Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dut -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_164_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_164_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_177_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_177_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_204_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_204_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_231_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_231_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_40_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_40_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_mul_32s_5ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_32s_5ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_var_string_length_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_var_string_length_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dut_var_string_length_RAM_AUTO_1...
Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_63_3...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_40_2
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_88_5...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_112_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_132_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_153_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_164_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_177_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_192_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_204_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_231_...
Compiling module xil_defaultlib.dut_control_s_axi
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.dut_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=34...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.dut_gmem_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.dut_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=4,...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=4...
Compiling module xil_defaultlib.dut_gmem_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.dut_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.dut_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.dut_gmem_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.dut_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dut_gmem_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.dut_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dut_gmem_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.dut_gmem_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.dut_mul_32s_5ns_32_2_1(NUM_STAGE...
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=70)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=10)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut
