// Seed: 1646373406
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3
    , id_9,
    output supply1 id_4,
    output tri id_5,
    input tri0 id_6,
    input tri id_7
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
module module_2 (
    input wor id_0
    , id_7,
    input wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output wire id_5
);
  assign id_7 = id_0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_4 = -1 ? id_1 : -1 ? 1 : id_7 - 1;
endmodule
