Verilator Tree Dump (format 0x3900) from <e1782> to <e1836>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556e52240 <e1206> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0x555556e2b900 <e1622> {c1ai}  ALU32_Test -> ALU32_Test [scopep=0]
    1:2: VAR 0x555556df5380 <e1210> {c2al} @dt=0x555556e3e680@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5500 <e1215> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5680 <e1221> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5800 <e1227> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5980 <e1233> {c6aq} @dt=0x555556e3e680@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5b00 <e1239> {c6aw} @dt=0x555556e3e680@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df5c80 <e1245> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e50f20 <e1631> {c2al} @dt=0x555556e3e680@(G/w1)
    1:2:1: VARREF 0x555556e52c60 <e1628> {c2al} @dt=0x555556e3e680@(G/w1)  sub_add [RV] <- VAR 0x555556df5380 <e1210> {c2al} @dt=0x555556e3e680@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e52b40 <e1629> {c2al} @dt=0x555556e3e680@(G/w1)  sub_add [LV] => VAR 0x555556df4180 <e1687> {c2al} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__sub_add [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e50fd0 <e1640> {c3as} @dt=0x555556dfaa90@(G/w32)
    1:2:1: VARREF 0x555556e52ea0 <e1637> {c3as} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df5500 <e1215> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e52d80 <e1638> {c3as} @dt=0x555556dfaa90@(G/w32)  a [LV] => VAR 0x555556df4300 <e619> {c3as} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__a [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e51080 <e1649> {c4as} @dt=0x555556dfaa90@(G/w32)
    1:2:1: VARREF 0x555556e530e0 <e1646> {c4as} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VAR 0x555556df5680 <e1221> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e52fc0 <e1647> {c4as} @dt=0x555556dfaa90@(G/w32)  b [LV] => VAR 0x555556df4480 <e1057> {c4as} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e51130 <e1658> {c5aw} @dt=0x555556dfb1e0@(G/w1)
    1:2:1: VARREF 0x555556e53320 <e1655> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [RV] <- VAR 0x555556df5800 <e1227> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e53200 <e1656> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [LV] => VAR 0x555556df4600 <e635> {c5aw} @dt=0x555556dfb1e0@(G/w1)  ALU32_Test__DOT__carry [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e511e0 <e1667> {c6aq} @dt=0x555556e3e680@(G/w1)
    1:2:1: VARREF 0x555556e53560 <e1664> {c6aq} @dt=0x555556e3e680@(G/w1)  zero [RV] <- VAR 0x555556df5980 <e1233> {c6aq} @dt=0x555556e3e680@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e53440 <e1665> {c6aq} @dt=0x555556e3e680@(G/w1)  zero [LV] => VAR 0x555556df4780 <e1058> {c6aq} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__zero [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e51290 <e1676> {c6aw} @dt=0x555556e3e680@(G/w1)
    1:2:1: VARREF 0x555556e537a0 <e1673> {c6aw} @dt=0x555556e3e680@(G/w1)  overflow [RV] <- VAR 0x555556df5b00 <e1239> {c6aw} @dt=0x555556e3e680@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e53680 <e1674> {c6aw} @dt=0x555556e3e680@(G/w1)  overflow [LV] => VAR 0x555556df4900 <e1059> {c6aw} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__overflow [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0x555556e51340 <e1685> {c7ax} @dt=0x555556dfaa90@(G/w32)
    1:2:1: VARREF 0x555556e539e0 <e1682> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [RV] <- VAR 0x555556df5c80 <e1245> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0x555556e538c0 <e1683> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [LV] => VAR 0x555556df4a80 <e1060> {c7ax} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__result [VSTATIC]  PORT
    1:2: VAR 0x555556df4180 <e1687> {c2al} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__sub_add [VSTATIC]  PORT
    1:2: VAR 0x555556df4300 <e619> {c3as} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556df4480 <e1057> {c4as} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556df4600 <e635> {c5aw} @dt=0x555556dfb1e0@(G/w1)  ALU32_Test__DOT__carry [VSTATIC]  PORT
    1:2: VAR 0x555556df4780 <e1058> {c6aq} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__zero [VSTATIC]  PORT
    1:2: VAR 0x555556df4900 <e1059> {c6aw} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__overflow [VSTATIC]  PORT
    1:2: VAR 0x555556df4a80 <e1060> {c7ax} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__result [VSTATIC]  PORT
    1:2: VAR 0x555556df4c00 <e1061> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b_withCin [VSTATIC]  VAR
    1:2: ALWAYS 0x555556e3d760 <e327> {c10af}
    1:2:2: ASSIGN 0x555556e3c8f0 <e1371> {c13aj} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1: ADD 0x555556e3c840 <e1075> {c13bu} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1: XOR 0x555556e3c790 <e1073> {c13bq} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1:1: REPLICATE 0x555556e3c6e0 <e1071> {c13bg} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1:1:1: VARREF 0x555556de8360 <e660> {c13bh} @dt=0x555556e3e680@(G/w1)  sub_add [RV] <- VAR 0x555556df5380 <e1210> {c2al} @dt=0x555556e3e680@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:1:1:2: CONST 0x555556e43700 <e1070> {c13be} @dt=0x555556e28680@(G/sw32)  32'sh20
    1:2:2:1:1:2: VARREF 0x555556de8480 <e1072> {c13br} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VAR 0x555556df5680 <e1221> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: EXTEND 0x555556e50210 <e1074> {c13bw} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:2:1: VARREF 0x555556de85a0 <e683> {c13bw} @dt=0x555556e3e680@(G/w1)  sub_add [RV] <- VAR 0x555556df5380 <e1210> {c2al} @dt=0x555556e3e680@(G/w1)  sub_add [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: VARREF 0x555556de86c0 <e1076> {c13aq} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b_withCin [LV] => VAR 0x555556df4c00 <e1061> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b_withCin [VSTATIC]  VAR
    1:2:2: ASSIGN 0x555556e3ca50 <e1081> {c14aj} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1: ADD 0x555556e3c9a0 <e1079> {c14bb} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1:1: VARREF 0x555556de87e0 <e688> {c14az} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df5500 <e1215> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: VARREF 0x555556de8900 <e1078> {c14bd} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b_withCin [RV] <- VAR 0x555556df4c00 <e1061> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b_withCin [VSTATIC]  VAR
    1:2:2:2: VARREF 0x555556de8a20 <e1080> {c14aq} @dt=0x555556dfaa90@(G/w32)  result [LV] => VAR 0x555556df5c80 <e1245> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGN 0x555556e3ce70 <e697> {c15aj} @dt=0x555556dfb1e0@(G/w1)
    1:2:2:1: AND 0x555556e50420 <e1296> {c15bj} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1: SEL 0x555556e36000 <e1301> {c15az} @dt=0x555556e3e680@(G/w1) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x555556de8b40 <e708> {c15ay} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df5500 <e1215> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:1:2: CONST 0x555556e42a00 <e732> {c15ba} @dt=0x555556e44820@(G/sw5)  5'h1e
    1:2:2:1:1:3: CONST 0x555556e43800 <e1091> {c15az} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:2: SEL 0x555556e360c0 <e1307> {c15bn} @dt=0x555556e3e680@(G/w1) decl[31:0]]
    1:2:2:1:2:1: VARREF 0x555556de8c60 <e1103> {c15bm} @dt=0x555556dfaa90@(G/w32)  b [RV] <- VAR 0x555556df5680 <e1221> {c4as} @dt=0x555556dfaa90@(G/w32)  b [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2:2: CONST 0x555556e42c00 <e788> {c15bo} @dt=0x555556e44820@(G/sw5)  5'h1e
    1:2:2:1:2:3: CONST 0x555556e43a00 <e1113> {c15bn} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:2: VARREF 0x555556de8d80 <e696> {c15aq} @dt=0x555556dfb1e0@(G/w1)  carry [LV] => VAR 0x555556df5800 <e1227> {c5aw} @dt=0x555556dfb1e0@(G/w1)  carry [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGN 0x555556e3d3f0 <e1168> {c16aj} @dt=0x555556e3e680@(G/w1)
    1:2:2:1: AND 0x555556e504d0 <e1318> {c16bz} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1: EQ 0x555556e3d080 <e1314> {c16bi} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:1: SEL 0x555556e36180 <e825> {c16bd} @dt=0x555556e3e680@(G/w1) decl[31:0]]
    1:2:2:1:1:1:1: VARREF 0x555556de8ea0 <e816> {c16bc} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df5500 <e1215> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:1:1:2: CONST 0x555556e42e00 <e842> {c16be} @dt=0x555556e44820@(G/sw5)  5'h1f
    1:2:2:1:1:1:3: CONST 0x555556e43c00 <e1134> {c16bd} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:1:2: SEL 0x555556e36240 <e867> {c16bu} @dt=0x555556e3e680@(G/w1) decl[31:0]]
    1:2:2:1:1:2:1: VARREF 0x555556de8fc0 <e1135> {c16bl} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b_withCin [RV] <- VAR 0x555556df4c00 <e1061> {c8aq} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__b_withCin [VSTATIC]  VAR
    1:2:2:1:1:2:2: CONST 0x555556e43000 <e884> {c16bv} @dt=0x555556e44820@(G/sw5)  5'h1f
    1:2:2:1:1:2:3: CONST 0x555556e43d00 <e1145> {c16bu} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:2: NEQ 0x555556e3d290 <e1315> {c16cn} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:2:1: SEL 0x555556e36300 <e913> {c16ci} @dt=0x555556e3e680@(G/w1) decl[31:0]]
    1:2:2:1:2:1:1: VARREF 0x555556de90e0 <e1146> {c16cc} @dt=0x555556dfaa90@(G/w32)  result [RV] <- VAR 0x555556df5c80 <e1245> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1:2:1:2: CONST 0x555556e43200 <e930> {c16cj} @dt=0x555556e44820@(G/sw5)  5'h1f
    1:2:2:1:2:1:3: CONST 0x555556e43e00 <e1156> {c16ci} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:1:2:2: SEL 0x555556e363c0 <e955> {c16cr} @dt=0x555556e3e680@(G/w1) decl[31:0]]
    1:2:2:1:2:2:1: VARREF 0x555556de9200 <e946> {c16cq} @dt=0x555556dfaa90@(G/w32)  a [RV] <- VAR 0x555556df5500 <e1215> {c3as} @dt=0x555556dfaa90@(G/w32)  a [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2:2:2: CONST 0x555556e43400 <e972> {c16cs} @dt=0x555556e44820@(G/sw5)  5'h1f
    1:2:2:1:2:2:3: CONST 0x555556e43f00 <e1166> {c16cr} @dt=0x555556dfaa90@(G/w32)  32'h1
    1:2:2:2: VARREF 0x555556de9320 <e1167> {c16aq} @dt=0x555556e3e680@(G/w1)  overflow [LV] => VAR 0x555556df5b00 <e1239> {c6aw} @dt=0x555556e3e680@(G/w1)  overflow [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGN 0x555556e3d600 <e1172> {c17aj} @dt=0x555556e3e680@(G/w1)
    1:2:2:1: NOT 0x555556e3d550 <e1170> {c17ax} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1: REDOR 0x555556e3d4a0 <e320> {c17az} @dt=0x555556e3e680@(G/w1)
    1:2:2:1:1:1: VARREF 0x555556de9440 <e1169> {c17bb} @dt=0x555556dfaa90@(G/w32)  result [RV] <- VAR 0x555556df5c80 <e1245> {c7ax} @dt=0x555556dfaa90@(G/w32)  result [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: VARREF 0x555556de9560 <e1171> {c17aq} @dt=0x555556e3e680@(G/w1)  zero [LV] => VAR 0x555556df5980 <e1233> {c6aq} @dt=0x555556e3e680@(G/w1)  zero [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e1173> {c22aq} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__testF1S2B1T1_expected_result [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2a300 <e1332> {c25br} @dt=0x555556dfaa90@(G/w32)  32'h46aea154
    1:2: VAR 0x555556df4f00 <e1174> {c23ap} @dt=0x555556dfb1e0@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_carry [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2a400 <e1344> {c26bq} @dt=0x555556e3e680@(G/w1)  1'h0
    1:2: VAR 0x555556df5080 <e1175> {c24aj} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_zero [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2a600 <e1368> {c28bp} @dt=0x555556e3e680@(G/w1)  1'h0
    1:2: VAR 0x555556df5200 <e1176> {c24bl} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_overflow [VSTATIC]  VAR
    1:2:3: CONST 0x555556e2a500 <e1356> {c27bt} @dt=0x555556e3e680@(G/w1)  1'h0
    1:2: INITIAL 0x555556e50630 <e1328> {c25bp}
    1:2:2: ASSIGN 0x555556e50580 <e1326> {c25bp} @dt=0x555556dfaa90@(G/w32)
    1:2:2:1: CONST 0x555556e42500 <e1324> {c25br} @dt=0x555556dfaa90@(G/w32)  32'h46aea154
    1:2:2:2: VARREF 0x555556de9680 <e1325> {c25am} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__testF1S2B1T1_expected_result [LV] => VAR 0x555556df4d80 <e1173> {c22aq} @dt=0x555556dfaa90@(G/w32)  ALU32_Test__DOT__testF1S2B1T1_expected_result [VSTATIC]  VAR
    1:2: INITIAL 0x555556e50790 <e1340> {c26bo}
    1:2:2: ASSIGN 0x555556e506e0 <e1338> {c26bo} @dt=0x555556dfb1e0@(G/w1)
    1:2:2:1: CONST 0x555556e42600 <e1336> {c26bq} @dt=0x555556e3e680@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556de97a0 <e1337> {c26am} @dt=0x555556dfb1e0@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_carry [LV] => VAR 0x555556df4f00 <e1174> {c23ap} @dt=0x555556dfb1e0@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_carry [VSTATIC]  VAR
    1:2: INITIAL 0x555556e508f0 <e1352> {c27br}
    1:2:2: ASSIGN 0x555556e50840 <e1350> {c27br} @dt=0x555556e3e680@(G/w1)
    1:2:2:1: CONST 0x555556e43500 <e1348> {c27bt} @dt=0x555556e3e680@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556de98c0 <e1349> {c27am} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_overflow [LV] => VAR 0x555556df5200 <e1176> {c24bl} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_overflow [VSTATIC]  VAR
    1:2: INITIAL 0x555556e50a50 <e1364> {c28bn}
    1:2:2: ASSIGN 0x555556e509a0 <e1362> {c28bn} @dt=0x555556e3e680@(G/w1)
    1:2:2:1: CONST 0x555556e43600 <e1360> {c28bp} @dt=0x555556e3e680@(G/w1)  1'h0
    1:2:2:2: VARREF 0x555556de99e0 <e1361> {c28am} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_zero [LV] => VAR 0x555556df5080 <e1175> {c24aj} @dt=0x555556e3e680@(G/w1)  ALU32_Test__DOT__testF1S2B1T1_expected_zero [VSTATIC]  VAR
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x555556e3e680 <e226> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556dfb1e0 <e634> {c5am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
		detailed  ->  BASICDTYPE 0x555556e44820 <e724> {c15az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x555556dfaa90 <e618> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e28680 <e1065> {c13be} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e3e680 <e226> {c15be} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556dfaa90 <e618> {c3al} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556dfb1e0 <e634> {c5am} @dt=this@(G/w1)  logic [GENERIC] kwd=logic range=[0:0]
    3:1: BASICDTYPE 0x555556e44820 <e724> {c15az} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x555556e28680 <e1065> {c13be} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556de8120]
