{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508970896332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508970896332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 01:34:55 2017 " "Processing started: Thu Oct 26 01:34:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508970896332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508970896332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508970896333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508970898318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "E:/Verilogworkspace/Project1/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "E:/Verilogworkspace/Project1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4inputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _4inputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4inputmux " "Found entity 1: _4inputmux" {  } { { "_4inputmux.v" "" { Text "E:/Verilogworkspace/Project1/_4inputmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_5bitand.v 1 1 " "Found 1 design units, including 1 entities, in source file _5bitand.v" { { "Info" "ISGN_ENTITY_NAME" "1 _5bitand " "Found entity 1: _5bitand" {  } { { "_5bitand.v" "" { Text "E:/Verilogworkspace/Project1/_5bitand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_5bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file _5bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _5bitadder " "Found entity 1: _5bitadder" {  } { { "_5bitadder.v" "" { Text "E:/Verilogworkspace/Project1/_5bitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_5bitor.v 1 1 " "Found 1 design units, including 1 entities, in source file _5bitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _5bitor " "Found entity 1: _5bitor" {  } { { "_5bitor.v" "" { Text "E:/Verilogworkspace/Project1/_5bitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_5bitxor.v 1 1 " "Found 1 design units, including 1 entities, in source file _5bitxor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _5bitxor " "Found entity 1: _5bitxor" {  } { { "_5bitxor.v" "" { Text "E:/Verilogworkspace/Project1/_5bitxor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_testbench " "Found entity 1: half_adder_testbench" {  } { { "half_adder_testbench.v" "" { Text "E:/Verilogworkspace/Project1/half_adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_testbench " "Found entity 1: full_adder_testbench" {  } { { "full_adder_testbench.v" "" { Text "E:/Verilogworkspace/Project1/full_adder_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "likealu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file likealu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 likeALU_testbench " "Found entity 1: likeALU_testbench" {  } { { "likeALU_testbench.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "likealu_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file likealu_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 likeALU_demo " "Found entity 1: likeALU_demo" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970899996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508970899996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inpA_inpB_select likeALU_demo.v(36) " "Verilog HDL Implicit Net warning at likeALU_demo.v(36): created implicit net for \"inpA_inpB_select\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970900020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "likeALU_demo " "Elaborating entity \"likeALU_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508970900521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "likealu.v 1 1 " "Using design file likealu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 likeALU " "Found entity 1: likeALU" {  } { { "likealu.v" "" { Text "E:/Verilogworkspace/Project1/likealu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508970900746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1508970900746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "likeALU likeALU:testme " "Elaborating entity \"likeALU\" for hierarchy \"likeALU:testme\"" {  } { { "likeALU_demo.v" "testme" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508970900748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_5bitand likeALU:testme\|_5bitand:InAandInB " "Elaborating entity \"_5bitand\" for hierarchy \"likeALU:testme\|_5bitand:InAandInB\"" {  } { { "likeALU.v" "InAandInB" { Text "E:/Verilogworkspace/Project1/likeALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508970900780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_5bitadder likeALU:testme\|_5bitadder:InAaddInB " "Elaborating entity \"_5bitadder\" for hierarchy \"likeALU:testme\|_5bitadder:InAaddInB\"" {  } { { "likeALU.v" "InAaddInB" { Text "E:/Verilogworkspace/Project1/likeALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508970900835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder likeALU:testme\|_5bitadder:InAaddInB\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"likeALU:testme\|_5bitadder:InAaddInB\|full_adder:FA0\"" {  } { { "_5bitadder.v" "FA0" { Text "E:/Verilogworkspace/Project1/_5bitadder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508970900845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder likeALU:testme\|_5bitadder:InAaddInB\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"likeALU:testme\|_5bitadder:InAaddInB\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "E:/Verilogworkspace/Project1/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508970900858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_5bitor likeALU:testme\|_5bitor:InAorInB " "Elaborating entity \"_5bitor\" for hierarchy \"likeALU:testme\|_5bitor:InAorInB\"" {  } { { "likeALU.v" "InAorInB" { Text "E:/Verilogworkspace/Project1/likeALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508970900902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_5bitxor likeALU:testme\|_5bitxor:InxorInB " "Elaborating entity \"_5bitxor\" for hierarchy \"likeALU:testme\|_5bitxor:InxorInB\"" {  } { { "likeALU.v" "InxorInB" { Text "E:/Verilogworkspace/Project1/likeALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508970900930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4inputmux likeALU:testme\|_4inputmux:muxof0 " "Elaborating entity \"_4inputmux\" for hierarchy \"likeALU:testme\|_4inputmux:muxof0\"" {  } { { "likeALU.v" "muxof0" { Text "E:/Verilogworkspace/Project1/likeALU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508970900941 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1508970902753 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508970903435 "|likeALU_demo|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508970903435 "|likeALU_demo|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508970903435 "|likeALU_demo|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508970903435 "|likeALU_demo|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1508970903435 "|likeALU_demo|out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1508970903435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508970905594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970905594 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[0\] " "No output dependent on input pin \"inp_A\[0\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[1\] " "No output dependent on input pin \"inp_A\[1\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[2\] " "No output dependent on input pin \"inp_A\[2\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[3\] " "No output dependent on input pin \"inp_A\[3\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_A\[4\] " "No output dependent on input pin \"inp_A\[4\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[0\] " "No output dependent on input pin \"inp_B\[0\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[1\] " "No output dependent on input pin \"inp_B\[1\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[2\] " "No output dependent on input pin \"inp_B\[2\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[3\] " "No output dependent on input pin \"inp_B\[3\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_B\[4\] " "No output dependent on input pin \"inp_B\[4\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|inp_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select\[0\] " "No output dependent on input pin \"select\[0\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select\[1\] " "No output dependent on input pin \"select\[1\]\"" {  } { { "likeALU_demo.v" "" { Text "E:/Verilogworkspace/Project1/likeALU_demo.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508970907008 "|likeALU_demo|select[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508970907008 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508970907012 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508970907012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508970907012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508970907080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 01:35:07 2017 " "Processing ended: Thu Oct 26 01:35:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508970907080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508970907080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508970907080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508970907080 ""}
