strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7b6c9bd710>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7b6c9bdc90>",
		fillcolor=turquoise,
		label="21:BL
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b6c9a6890>]",
		style=filled,
		typ=Block];
	"16:IF" -> "21:BL"	[cond="['in']",
		label="!(in[0])",
		lineno=16];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7b6c9b1490>",
		fillcolor=turquoise,
		label="17:BL
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b6c9bd650>]",
		style=filled,
		typ=Block];
	"16:IF" -> "17:BL"	[cond="['in']",
		label="in[0]",
		lineno=16];
	"8:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7b6c956850>",
		fillcolor=springgreen,
		label="8:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7b6c94ed10>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"8:IF" -> "12:IF"	[cond="['in']",
		label="!(in[2])",
		lineno=8];
	"9:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7b6c943690>",
		fillcolor=turquoise,
		label="9:BL
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b6c956790>]",
		style=filled,
		typ=Block];
	"8:IF" -> "9:BL"	[cond="['in']",
		label="in[2]",
		lineno=8];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"21:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:IF" -> "16:IF"	[cond="['in']",
		label="!(in[1])",
		lineno=12];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7b6c9a3e50>",
		fillcolor=turquoise,
		label="13:BL
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7b6c94e2d0>]",
		style=filled,
		typ=Block];
	"12:IF" -> "13:BL"	[cond="['in']",
		label="in[1]",
		lineno=12];
	"17:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7b6cc75110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7b6cc75e50>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"9:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL" -> "8:IF"	[cond="[]",
		lineno=None];
}
