{"schemaVersion":{"major":0,"minor":3,"patch":0},"abstract":[{"text":"The external signals in the arrangement that map to physical pins.","type":"text"}],"metadata":{"fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"externalSignals","kind":"identifier"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10PortSignalV","text":"PortSignal","kind":"typeIdentifier"},{"text":"]","kind":"text"}],"symbolKind":"property","roleHeading":"Instance Property","modules":[{"name":"VHDLMachines"}],"role":"symbol","externalID":"s:12VHDLMachines11ArrangementV15externalSignalsSay11VHDLParsing10PortSignalVGvp","title":"externalSignals"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement\/externalSignals","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement"]]},"variants":[{"paths":["\/documentation\/vhdlmachines\/arrangement\/externalsignals"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"externalSignals"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing10PortSignalV","kind":"typeIdentifier","text":"PortSignal"},{"kind":"text","text":"]"}],"platforms":["Linux"],"languages":["swift"]}]}],"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/Arrangement/externalSignals":{"abstract":[{"type":"text","text":"The external signals in the arrangement that map to physical pins."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement\/externalsignals","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement\/externalSignals","title":"externalSignals","kind":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"externalSignals"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10PortSignalV","text":"PortSignal"},{"kind":"text","text":"]"}]},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}