<paper id="1563584846"><title>A Framework for Modular Formal Specification and Verification</title><year>1997</year><authors><author org="Onera/Cert" id="2652820709">Pierre Michel</author><author org="Onera/Cert" id="342554022">Virginie Wiels</author></authors><n_citation>11</n_citation><doc_type>Conference</doc_type><references><reference>1487667540</reference><reference>1914906025</reference><reference>2005819264</reference><reference>2015688007</reference><reference>2066381570</reference></references><venue id="1169806927" type="C">Formal Methods</venue><doi>10.1007/3-540-63533-5_28</doi><keywords><keyword weight="0.472">Programming language</keyword><keyword weight="0.46045">Computer science</keyword><keyword weight="0.63003">Formal specification</keyword><keyword weight="0.55657">Linear temporal logic</keyword><keyword weight="0.45815">Theoretical computer science</keyword><keyword weight="0.64196">Language Of Temporal Ordering Specification</keyword><keyword weight="0.5423">Temporal logic</keyword><keyword weight="0.49848">Formalism (philosophy)</keyword><keyword weight="0.5856">Modular design</keyword><keyword weight="0.60192">Formal methods</keyword><keyword weight="0.60466">Formal verification</keyword><keyword weight="0.45187">Embedded system</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>This paper presents a specification formalism that combines temporal logic with actions and algebraic modules. This formalism allows to write modular specifications of complex systems and is supported by a tool. We show that we can also exploit the structure of the specification in order to realize modular verifications. It is applied to a telecommunication example.</abstract></paper>