`timescale 1ns / 1ps
module Dff(clk, rst, q,d);

parameter n=8;
input clk,rst;
input [n-1:0] d;
output reg [n-1:0] q;

always @ (posedge clk)

    if(!rst) q<=d;
    else q<=0;
    
endmodule

