
base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000153b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013d8  08015548  08015548  00025548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016920  08016920  00030668  2**0
                  CONTENTS
  4 .ARM          00000008  08016920  08016920  00026920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016928  08016928  00030668  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016928  08016928  00026928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801692c  0801692c  0002692c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000668  20000000  08016930  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003ae8  20000668  08016f98  00030668  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004150  08016f98  00034150  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030668  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b5a0  00000000  00000000  00030698  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000628b  00000000  00000000  0006bc38  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000029b0  00000000  00000000  00071ec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000026e8  00000000  00000000  00074878  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002d555  00000000  00000000  00076f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00021fa9  00000000  00000000  000a44b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00109ec8  00000000  00000000  000c645e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d0326  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c0e8  00000000  00000000  001d03a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000668 	.word	0x20000668
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801552c 	.word	0x0801552c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000066c 	.word	0x2000066c
 80001cc:	0801552c 	.word	0x0801552c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	2b2f      	cmp	r3, #47	; 0x2f
 8000eb6:	d906      	bls.n	8000ec6 <Hex2Num+0x1e>
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b39      	cmp	r3, #57	; 0x39
 8000ebc:	d803      	bhi.n	8000ec6 <Hex2Num+0x1e>
        return a - '0';
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	3b30      	subs	r3, #48	; 0x30
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	e014      	b.n	8000ef0 <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	2b60      	cmp	r3, #96	; 0x60
 8000eca:	d906      	bls.n	8000eda <Hex2Num+0x32>
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	2b66      	cmp	r3, #102	; 0x66
 8000ed0:	d803      	bhi.n	8000eda <Hex2Num+0x32>
        return (a - 'a') + 10;
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	3b57      	subs	r3, #87	; 0x57
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	e00a      	b.n	8000ef0 <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	2b40      	cmp	r3, #64	; 0x40
 8000ede:	d906      	bls.n	8000eee <Hex2Num+0x46>
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	2b46      	cmp	r3, #70	; 0x46
 8000ee4:	d803      	bhi.n	8000eee <Hex2Num+0x46>
        return (a - 'A') + 10;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	3b37      	subs	r3, #55	; 0x37
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	e000      	b.n	8000ef0 <Hex2Num+0x48>
    }

    return 0;
 8000eee:	2300      	movs	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8000f0e:	e012      	b.n	8000f36 <ParseHexNumber+0x3a>
        sum <<= 4;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	011b      	lsls	r3, r3, #4
 8000f14:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff ffc4 	bl	8000ea8 <Hex2Num>
 8000f20:	4603      	mov	r3, r0
 8000f22:	461a      	mov	r2, r3
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	4413      	add	r3, r2
 8000f28:	60fb      	str	r3, [r7, #12]
        ptr++;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	607b      	str	r3, [r7, #4]
        i++;
 8000f30:	7afb      	ldrb	r3, [r7, #11]
 8000f32:	3301      	adds	r3, #1
 8000f34:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	2b2f      	cmp	r3, #47	; 0x2f
 8000f3c:	d903      	bls.n	8000f46 <ParseHexNumber+0x4a>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	2b39      	cmp	r3, #57	; 0x39
 8000f44:	d9e4      	bls.n	8000f10 <ParseHexNumber+0x14>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	2b60      	cmp	r3, #96	; 0x60
 8000f4c:	d903      	bls.n	8000f56 <ParseHexNumber+0x5a>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b66      	cmp	r3, #102	; 0x66
 8000f54:	d9dc      	bls.n	8000f10 <ParseHexNumber+0x14>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b40      	cmp	r3, #64	; 0x40
 8000f5c:	d903      	bls.n	8000f66 <ParseHexNumber+0x6a>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b46      	cmp	r3, #70	; 0x46
 8000f64:	d9d4      	bls.n	8000f10 <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d002      	beq.n	8000f72 <ParseHexNumber+0x76>
        *cnt = i;
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	7afa      	ldrb	r2, [r7, #11]
 8000f70:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8000f72:	68fb      	ldr	r3, [r7, #12]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	73fb      	strb	r3, [r7, #15]
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b2d      	cmp	r3, #45	; 0x2d
 8000f98:	d119      	bne.n	8000fce <ParseNumber+0x52>
        minus = 1;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	607b      	str	r3, [r7, #4]
        i++;
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8000faa:	e010      	b.n	8000fce <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4413      	add	r3, r2
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	3b30      	subs	r3, #48	; 0x30
 8000fbe:	4413      	add	r3, r2
 8000fc0:	60bb      	str	r3, [r7, #8]
        ptr++;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	607b      	str	r3, [r7, #4]
        i++;
 8000fc8:	7bbb      	ldrb	r3, [r7, #14]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	2b2f      	cmp	r3, #47	; 0x2f
 8000fd4:	d903      	bls.n	8000fde <ParseNumber+0x62>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b39      	cmp	r3, #57	; 0x39
 8000fdc:	d9e6      	bls.n	8000fac <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d002      	beq.n	8000fea <ParseNumber+0x6e>
        *cnt = i;
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	7bba      	ldrb	r2, [r7, #14]
 8000fe8:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d002      	beq.n	8000ff6 <ParseNumber+0x7a>
        return 0 - sum;
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	425b      	negs	r3, r3
 8000ff4:	e000      	b.n	8000ff8 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8000ff6:	68bb      	ldr	r3, [r7, #8]
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800100e:	2300      	movs	r3, #0
 8001010:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8001012:	e019      	b.n	8001048 <ParseMAC+0x44>
    hexcnt = 1;
 8001014:	2301      	movs	r3, #1
 8001016:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b3a      	cmp	r3, #58	; 0x3a
 800101e:	d00e      	beq.n	800103e <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 8001020:	f107 030e 	add.w	r3, r7, #14
 8001024:	4619      	mov	r1, r3
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff ff68 	bl	8000efc <ParseHexNumber>
 800102c:	4601      	mov	r1, r0
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	1c5a      	adds	r2, r3, #1
 8001032:	73fa      	strb	r2, [r7, #15]
 8001034:	461a      	mov	r2, r3
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	4413      	add	r3, r2
 800103a:	b2ca      	uxtb	r2, r1
 800103c:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 800103e:	7bbb      	ldrb	r3, [r7, #14]
 8001040:	461a      	mov	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4413      	add	r3, r2
 8001046:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d1e1      	bne.n	8001014 <ParseMAC+0x10>
  }
}
 8001050:	bf00      	nop
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 8001062:	2300      	movs	r3, #0
 8001064:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8001066:	e019      	b.n	800109c <ParseIP+0x44>
    hexcnt = 1;
 8001068:	2301      	movs	r3, #1
 800106a:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b2e      	cmp	r3, #46	; 0x2e
 8001072:	d00e      	beq.n	8001092 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8001074:	f107 030e 	add.w	r3, r7, #14
 8001078:	4619      	mov	r1, r3
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ff7e 	bl	8000f7c <ParseNumber>
 8001080:	4601      	mov	r1, r0
 8001082:	7bfb      	ldrb	r3, [r7, #15]
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	73fa      	strb	r2, [r7, #15]
 8001088:	461a      	mov	r2, r3
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	4413      	add	r3, r2
 800108e:	b2ca      	uxtb	r2, r1
 8001090:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8001092:	7bbb      	ldrb	r3, [r7, #14]
 8001094:	461a      	mov	r2, r3
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1e1      	bne.n	8001068 <ParseIP+0x10>
  }
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	3302      	adds	r3, #2
 80010be:	4934      	ldr	r1, [pc, #208]	; (8001190 <AT_ParseInfo+0xe4>)
 80010c0:	4618      	mov	r0, r3
 80010c2:	f012 f82b 	bl	801311c <strtok>
 80010c6:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80010c8:	e05a      	b.n	8001180 <AT_ParseInfo+0xd4>
    switch (num++) {
 80010ca:	7afb      	ldrb	r3, [r7, #11]
 80010cc:	1c5a      	adds	r2, r3, #1
 80010ce:	72fa      	strb	r2, [r7, #11]
 80010d0:	2b06      	cmp	r3, #6
 80010d2:	d84f      	bhi.n	8001174 <AT_ParseInfo+0xc8>
 80010d4:	a201      	add	r2, pc, #4	; (adr r2, 80010dc <AT_ParseInfo+0x30>)
 80010d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010da:	bf00      	nop
 80010dc:	080010f9 	.word	0x080010f9
 80010e0:	08001107 	.word	0x08001107
 80010e4:	08001117 	.word	0x08001117
 80010e8:	08001127 	.word	0x08001127
 80010ec:	08001137 	.word	0x08001137
 80010f0:	08001147 	.word	0x08001147
 80010f4:	0800115b 	.word	0x0800115b
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2220      	movs	r2, #32
 80010fc:	68f9      	ldr	r1, [r7, #12]
 80010fe:	4618      	mov	r0, r3
 8001100:	f011 ffdc 	bl	80130bc <strncpy>
      break;
 8001104:	e037      	b.n	8001176 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3320      	adds	r3, #32
 800110a:	2218      	movs	r2, #24
 800110c:	68f9      	ldr	r1, [r7, #12]
 800110e:	4618      	mov	r0, r3
 8001110:	f011 ffd4 	bl	80130bc <strncpy>
      break;
 8001114:	e02f      	b.n	8001176 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	3338      	adds	r3, #56	; 0x38
 800111a:	2210      	movs	r2, #16
 800111c:	68f9      	ldr	r1, [r7, #12]
 800111e:	4618      	mov	r0, r3
 8001120:	f011 ffcc 	bl	80130bc <strncpy>
      break;
 8001124:	e027      	b.n	8001176 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3348      	adds	r3, #72	; 0x48
 800112a:	2210      	movs	r2, #16
 800112c:	68f9      	ldr	r1, [r7, #12]
 800112e:	4618      	mov	r0, r3
 8001130:	f011 ffc4 	bl	80130bc <strncpy>
      break;
 8001134:	e01f      	b.n	8001176 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3358      	adds	r3, #88	; 0x58
 800113a:	2210      	movs	r2, #16
 800113c:	68f9      	ldr	r1, [r7, #12]
 800113e:	4618      	mov	r0, r3
 8001140:	f011 ffbc 	bl	80130bc <strncpy>
      break;
 8001144:	e017      	b.n	8001176 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8001146:	2100      	movs	r1, #0
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f7ff ff17 	bl	8000f7c <ParseNumber>
 800114e:	4603      	mov	r3, r0
 8001150:	461a      	mov	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      break;
 8001158:	e00d      	b.n	8001176 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 800115a:	490e      	ldr	r1, [pc, #56]	; (8001194 <AT_ParseInfo+0xe8>)
 800115c:	68f8      	ldr	r0, [r7, #12]
 800115e:	f011 ffdd 	bl	801311c <strtok>
 8001162:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3368      	adds	r3, #104	; 0x68
 8001168:	2220      	movs	r2, #32
 800116a:	68f9      	ldr	r1, [r7, #12]
 800116c:	4618      	mov	r0, r3
 800116e:	f011 ffa5 	bl	80130bc <strncpy>
      break;
 8001172:	e000      	b.n	8001176 <AT_ParseInfo+0xca>

    default: break;
 8001174:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8001176:	4906      	ldr	r1, [pc, #24]	; (8001190 <AT_ParseInfo+0xe4>)
 8001178:	2000      	movs	r0, #0
 800117a:	f011 ffcf 	bl	801311c <strtok>
 800117e:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1a1      	bne.n	80010ca <AT_ParseInfo+0x1e>
  }
}
 8001186:	bf00      	nop
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	08015578 	.word	0x08015578
 8001194:	0801557c 	.word	0x0801557c

08001198 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	3302      	adds	r3, #2
 80011aa:	4952      	ldr	r1, [pc, #328]	; (80012f4 <AT_ParseConnSettings+0x15c>)
 80011ac:	4618      	mov	r0, r3
 80011ae:	f011 ffb5 	bl	801311c <strtok>
 80011b2:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 80011b4:	e095      	b.n	80012e2 <AT_ParseConnSettings+0x14a>
    switch (num++) {
 80011b6:	7bfb      	ldrb	r3, [r7, #15]
 80011b8:	1c5a      	adds	r2, r3, #1
 80011ba:	73fa      	strb	r2, [r7, #15]
 80011bc:	2b0b      	cmp	r3, #11
 80011be:	d87f      	bhi.n	80012c0 <AT_ParseConnSettings+0x128>
 80011c0:	a201      	add	r2, pc, #4	; (adr r2, 80011c8 <AT_ParseConnSettings+0x30>)
 80011c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c6:	bf00      	nop
 80011c8:	080011f9 	.word	0x080011f9
 80011cc:	08001207 	.word	0x08001207
 80011d0:	08001217 	.word	0x08001217
 80011d4:	0800122b 	.word	0x0800122b
 80011d8:	0800123f 	.word	0x0800123f
 80011dc:	08001253 	.word	0x08001253
 80011e0:	08001261 	.word	0x08001261
 80011e4:	0800126f 	.word	0x0800126f
 80011e8:	0800127d 	.word	0x0800127d
 80011ec:	0800128b 	.word	0x0800128b
 80011f0:	08001299 	.word	0x08001299
 80011f4:	080012ad 	.word	0x080012ad
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	2221      	movs	r2, #33	; 0x21
 80011fc:	68b9      	ldr	r1, [r7, #8]
 80011fe:	4618      	mov	r0, r3
 8001200:	f011 ff5c 	bl	80130bc <strncpy>
      break;
 8001204:	e05d      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	3321      	adds	r3, #33	; 0x21
 800120a:	2221      	movs	r2, #33	; 0x21
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	4618      	mov	r0, r3
 8001210:	f011 ff54 	bl	80130bc <strncpy>
      break;
 8001214:	e055      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 8001216:	2100      	movs	r1, #0
 8001218:	68b8      	ldr	r0, [r7, #8]
 800121a:	f7ff feaf 	bl	8000f7c <ParseNumber>
 800121e:	4603      	mov	r3, r0
 8001220:	b2da      	uxtb	r2, r3
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        break;
 8001228:	e04b      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 800122a:	2100      	movs	r1, #0
 800122c:	68b8      	ldr	r0, [r7, #8]
 800122e:	f7ff fea5 	bl	8000f7c <ParseNumber>
 8001232:	4603      	mov	r3, r0
 8001234:	b2da      	uxtb	r2, r3
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      break;
 800123c:	e041      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 800123e:	2100      	movs	r1, #0
 8001240:	68b8      	ldr	r0, [r7, #8]
 8001242:	f7ff fe9b 	bl	8000f7c <ParseNumber>
 8001246:	4603      	mov	r3, r0
 8001248:	b2da      	uxtb	r2, r3
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
      break;
 8001250:	e037      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	3348      	adds	r3, #72	; 0x48
 8001256:	4619      	mov	r1, r3
 8001258:	68b8      	ldr	r0, [r7, #8]
 800125a:	f7ff fefd 	bl	8001058 <ParseIP>
      break;
 800125e:	e030      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	334c      	adds	r3, #76	; 0x4c
 8001264:	4619      	mov	r1, r3
 8001266:	68b8      	ldr	r0, [r7, #8]
 8001268:	f7ff fef6 	bl	8001058 <ParseIP>
      break;
 800126c:	e029      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	3350      	adds	r3, #80	; 0x50
 8001272:	4619      	mov	r1, r3
 8001274:	68b8      	ldr	r0, [r7, #8]
 8001276:	f7ff feef 	bl	8001058 <ParseIP>
      break;
 800127a:	e022      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	3354      	adds	r3, #84	; 0x54
 8001280:	4619      	mov	r1, r3
 8001282:	68b8      	ldr	r0, [r7, #8]
 8001284:	f7ff fee8 	bl	8001058 <ParseIP>
      break;
 8001288:	e01b      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	3358      	adds	r3, #88	; 0x58
 800128e:	4619      	mov	r1, r3
 8001290:	68b8      	ldr	r0, [r7, #8]
 8001292:	f7ff fee1 	bl	8001058 <ParseIP>
      break;
 8001296:	e014      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8001298:	2100      	movs	r1, #0
 800129a:	68b8      	ldr	r0, [r7, #8]
 800129c:	f7ff fe6e 	bl	8000f7c <ParseNumber>
 80012a0:	4603      	mov	r3, r0
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      break;
 80012aa:	e00a      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 80012ac:	2100      	movs	r1, #0
 80012ae:	68b8      	ldr	r0, [r7, #8]
 80012b0:	f7ff fe64 	bl	8000f7c <ParseNumber>
 80012b4:	4603      	mov	r3, r0
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
      break;
 80012be:	e000      	b.n	80012c2 <AT_ParseConnSettings+0x12a>

    default:
      break;
 80012c0:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 80012c2:	490c      	ldr	r1, [pc, #48]	; (80012f4 <AT_ParseConnSettings+0x15c>)
 80012c4:	2000      	movs	r0, #0
 80012c6:	f011 ff29 	bl	801311c <strtok>
 80012ca:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d007      	beq.n	80012e2 <AT_ParseConnSettings+0x14a>
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b2c      	cmp	r3, #44	; 0x2c
 80012da:	d102      	bne.n	80012e2 <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	3301      	adds	r3, #1
 80012e0:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	f47f af66 	bne.w	80011b6 <AT_ParseConnSettings+0x1e>
    }
  }
}
 80012ea:	bf00      	nop
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	08015578 	.word	0x08015578

080012f8 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	3302      	adds	r3, #2
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b31      	cmp	r3, #49	; 0x31
 800130a:	bf0c      	ite	eq
 800130c:	2301      	moveq	r3, #1
 800130e:	2300      	movne	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	461a      	mov	r2, r3
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	701a      	strb	r2, [r3, #0]
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8001324:	b590      	push	{r4, r7, lr}
 8001326:	b087      	sub	sp, #28
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8001330:	2300      	movs	r3, #0
 8001332:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 800133e:	68b8      	ldr	r0, [r7, #8]
 8001340:	f7fe ff46 	bl	80001d0 <strlen>
 8001344:	4603      	mov	r3, r0
 8001346:	b299      	uxth	r1, r3
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800134e:	461a      	mov	r2, r3
 8001350:	68b8      	ldr	r0, [r7, #8]
 8001352:	47a0      	blx	r4
 8001354:	4603      	mov	r3, r0
 8001356:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	2b00      	cmp	r3, #0
 800135c:	dd3e      	ble.n	80013dc <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800136a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	4798      	blx	r3
 8001372:	4603      	mov	r3, r0
 8001374:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8001376:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800137a:	2b00      	cmp	r3, #0
 800137c:	dd27      	ble.n	80013ce <AT_ExecuteCommand+0xaa>
 800137e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001382:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001386:	dc22      	bgt.n	80013ce <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8001388:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800138c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001390:	d105      	bne.n	800139e <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8001392:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001396:	b29b      	uxth	r3, r3
 8001398:	3b01      	subs	r3, #1
 800139a:	b29b      	uxth	r3, r3
 800139c:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 800139e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	4413      	add	r3, r2
 80013a6:	2200      	movs	r2, #0
 80013a8:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 80013aa:	490f      	ldr	r1, [pc, #60]	; (80013e8 <AT_ExecuteCommand+0xc4>)
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f011 fe9a 	bl	80130e6 <strstr>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	e010      	b.n	80013de <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 80013bc:	490b      	ldr	r1, [pc, #44]	; (80013ec <AT_ExecuteCommand+0xc8>)
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f011 fe91 	bl	80130e6 <strstr>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80013ca:	2305      	movs	r3, #5
 80013cc:	e007      	b.n	80013de <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80013ce:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013d2:	f113 0f04 	cmn.w	r3, #4
 80013d6:	d101      	bne.n	80013dc <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 80013d8:	2306      	movs	r3, #6
 80013da:	e000      	b.n	80013de <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80013dc:	2304      	movs	r3, #4
}
 80013de:	4618      	mov	r0, r3
 80013e0:	371c      	adds	r7, #28
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	bf00      	nop
 80013e8:	0801558c 	.word	0x0801558c
 80013ec:	08015598 	.word	0x08015598

080013f0 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
 80013fc:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8001406:	2300      	movs	r3, #0
 8001408:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 800140a:	68b8      	ldr	r0, [r7, #8]
 800140c:	f7fe fee0 	bl	80001d0 <strlen>
 8001410:	4603      	mov	r3, r0
 8001412:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8001414:	8a7b      	ldrh	r3, [r7, #18]
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <AT_RequestSendData+0x32>
 800141e:	2302      	movs	r3, #2
 8001420:	e053      	b.n	80014ca <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8001428:	68fa      	ldr	r2, [r7, #12]
 800142a:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800142e:	8a79      	ldrh	r1, [r7, #18]
 8001430:	68b8      	ldr	r0, [r7, #8]
 8001432:	4798      	blx	r3
 8001434:	4603      	mov	r3, r0
 8001436:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8001438:	8a3a      	ldrh	r2, [r7, #16]
 800143a:	8a7b      	ldrh	r3, [r7, #18]
 800143c:	429a      	cmp	r2, r3
 800143e:	d143      	bne.n	80014c8 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8001446:	68fa      	ldr	r2, [r7, #12]
 8001448:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800144c:	8879      	ldrh	r1, [r7, #2]
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	4798      	blx	r3
 8001452:	4603      	mov	r3, r0
 8001454:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8001456:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800145a:	887b      	ldrh	r3, [r7, #2]
 800145c:	429a      	cmp	r2, r3
 800145e:	d131      	bne.n	80014c4 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 800146c:	2100      	movs	r1, #0
 800146e:	6a38      	ldr	r0, [r7, #32]
 8001470:	4798      	blx	r3
 8001472:	4603      	mov	r3, r0
 8001474:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8001476:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800147a:	2b00      	cmp	r3, #0
 800147c:	dd19      	ble.n	80014b2 <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 800147e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001482:	6a3a      	ldr	r2, [r7, #32]
 8001484:	4413      	add	r3, r2
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 800148a:	4912      	ldr	r1, [pc, #72]	; (80014d4 <AT_RequestSendData+0xe4>)
 800148c:	6a38      	ldr	r0, [r7, #32]
 800148e:	f011 fe2a 	bl	80130e6 <strstr>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8001498:	2300      	movs	r3, #0
 800149a:	e016      	b.n	80014ca <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 800149c:	490e      	ldr	r1, [pc, #56]	; (80014d8 <AT_RequestSendData+0xe8>)
 800149e:	6a38      	ldr	r0, [r7, #32]
 80014a0:	f011 fe21 	bl	80130e6 <strstr>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80014aa:	2305      	movs	r3, #5
 80014ac:	e00d      	b.n	80014ca <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 80014ae:	2302      	movs	r3, #2
 80014b0:	e00b      	b.n	80014ca <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80014b2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014b6:	f113 0f04 	cmn.w	r3, #4
 80014ba:	d101      	bne.n	80014c0 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 80014bc:	2306      	movs	r3, #6
 80014be:	e004      	b.n	80014ca <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 80014c0:	2302      	movs	r3, #2
 80014c2:	e002      	b.n	80014ca <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 80014c4:	2302      	movs	r3, #2
 80014c6:	e000      	b.n	80014ca <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 80014c8:	2304      	movs	r3, #4
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	0801558c 	.word	0x0801558c
 80014d8:	08015598 	.word	0x08015598

080014dc <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 80014dc:	b590      	push	{r4, r7, lr}
 80014de:	b087      	sub	sp, #28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	607a      	str	r2, [r7, #4]
 80014e8:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80014f0:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 80014f8:	68b8      	ldr	r0, [r7, #8]
 80014fa:	f7fe fe69 	bl	80001d0 <strlen>
 80014fe:	4603      	mov	r3, r0
 8001500:	b299      	uxth	r1, r3
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8001508:	461a      	mov	r2, r3
 800150a:	68b8      	ldr	r0, [r7, #8]
 800150c:	47a0      	blx	r4
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	dd6f      	ble.n	80015f4 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800151a:	68fa      	ldr	r2, [r7, #12]
 800151c:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	; 0x8f8
 8001520:	2100      	movs	r1, #0
 8001522:	6938      	ldr	r0, [r7, #16]
 8001524:	4798      	blx	r3
 8001526:	4603      	mov	r3, r0
 8001528:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2b0d      	cmp	r3, #13
 8001530:	d104      	bne.n	800153c <AT_RequestReceiveData+0x60>
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	3301      	adds	r3, #1
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b0a      	cmp	r3, #10
 800153a:	d001      	beq.n	8001540 <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 800153c:	2304      	movs	r3, #4
 800153e:	e05a      	b.n	80015f6 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	3b02      	subs	r3, #2
 8001544:	617b      	str	r3, [r7, #20]
    p+=2;
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	3302      	adds	r3, #2
 800154a:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	2b07      	cmp	r3, #7
 8001550:	d94a      	bls.n	80015e8 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 8001552:	e002      	b.n	800155a <AT_RequestReceiveData+0x7e>
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	3b01      	subs	r3, #1
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d006      	beq.n	800156e <AT_RequestReceiveData+0x92>
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	3b01      	subs	r3, #1
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	4413      	add	r3, r2
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	2b15      	cmp	r3, #21
 800156c:	d0f2      	beq.n	8001554 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	4413      	add	r3, r2
 8001574:	2200      	movs	r2, #0
 8001576:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	3b08      	subs	r3, #8
 800157c:	693a      	ldr	r2, [r7, #16]
 800157e:	4413      	add	r3, r2
 8001580:	491f      	ldr	r1, [pc, #124]	; (8001600 <AT_RequestReceiveData+0x124>)
 8001582:	4618      	mov	r0, r3
 8001584:	f011 fdaf 	bl	80130e6 <strstr>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d016      	beq.n	80015bc <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	b29b      	uxth	r3, r3
 8001592:	3b08      	subs	r3, #8
 8001594:	b29a      	uxth	r2, r3
 8001596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001598:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800159a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800159c:	881b      	ldrh	r3, [r3, #0]
 800159e:	887a      	ldrh	r2, [r7, #2]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d202      	bcs.n	80015aa <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 80015a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015a6:	887a      	ldrh	r2, [r7, #2]
 80015a8:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 80015aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	461a      	mov	r2, r3
 80015b0:	6939      	ldr	r1, [r7, #16]
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f011 fc97 	bl	8012ee6 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 80015b8:	2300      	movs	r3, #0
 80015ba:	e01c      	b.n	80015f6 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	3b04      	subs	r3, #4
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	4413      	add	r3, r2
 80015c4:	2204      	movs	r2, #4
 80015c6:	490f      	ldr	r1, [pc, #60]	; (8001604 <AT_RequestReceiveData+0x128>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f011 fc7d 	bl	8012ec8 <memcmp>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d104      	bne.n	80015de <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 80015d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d6:	2200      	movs	r2, #0
 80015d8:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80015da:	2305      	movs	r3, #5
 80015dc:	e00b      	b.n	80015f6 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 80015de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015e0:	2200      	movs	r2, #0
 80015e2:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 80015e4:	2305      	movs	r3, #5
 80015e6:	e006      	b.n	80015f6 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	f113 0f04 	cmn.w	r3, #4
 80015ee:	d101      	bne.n	80015f4 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 80015f0:	2306      	movs	r3, #6
 80015f2:	e000      	b.n	80015f6 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 80015f4:	2304      	movs	r3, #4
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	371c      	adds	r7, #28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd90      	pop	{r4, r7, pc}
 80015fe:	bf00      	nop
 8001600:	0801558c 	.word	0x0801558c
 8001604:	080155a0 	.word	0x080155a0

08001608 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001610:	2302      	movs	r3, #2
 8001612:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f247 5230 	movw	r2, #30000	; 0x7530
 800161a:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001624:	2000      	movs	r0, #0
 8001626:	4798      	blx	r3
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d113      	bne.n	8001656 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001634:	461a      	mov	r2, r3
 8001636:	490a      	ldr	r1, [pc, #40]	; (8001660 <ES_WIFI_Init+0x58>)
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff fe73 	bl	8001324 <AT_ExecuteCommand>
 800163e:	4603      	mov	r3, r0
 8001640:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d106      	bne.n	8001656 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800164e:	4619      	mov	r1, r3
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff fd2b 	bl	80010ac <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001656:	7bfb      	ldrb	r3, [r7, #15]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	080155a8 	.word	0x080155a8

08001664 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
 8001670:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d00b      	beq.n	8001690 <ES_WIFI_RegisterBusIO+0x2c>
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d008      	beq.n	8001690 <ES_WIFI_RegisterBusIO+0x2c>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <ES_WIFI_RegisterBusIO+0x2c>
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d002      	beq.n	8001690 <ES_WIFI_RegisterBusIO+0x2c>
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d101      	bne.n	8001694 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8001690:	2302      	movs	r3, #2
 8001692:	e014      	b.n	80016be <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	68ba      	ldr	r2, [r7, #8]
 8001698:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  Obj->fops.IO_Send = IO_Send;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
  Obj->fops.IO_Receive = IO_Receive;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	69fa      	ldr	r2, [r7, #28]
 80016b0:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
  Obj->fops.IO_Delay = IO_Delay;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  return ES_WIFI_STATUS_OK;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3714      	adds	r7, #20
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
	...

080016cc <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
 80016d8:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	4931      	ldr	r1, [pc, #196]	; (80017a8 <ES_WIFI_Connect+0xdc>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f011 fcc1 	bl	801306c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80016f6:	461a      	mov	r2, r3
 80016f8:	68f8      	ldr	r0, [r7, #12]
 80016fa:	f7ff fe13 	bl	8001324 <AT_ExecuteCommand>
 80016fe:	4603      	mov	r3, r0
 8001700:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8001702:	7dfb      	ldrb	r3, [r7, #23]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d14a      	bne.n	800179e <ES_WIFI_Connect+0xd2>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	4926      	ldr	r1, [pc, #152]	; (80017ac <ES_WIFI_Connect+0xe0>)
 8001712:	4618      	mov	r0, r3
 8001714:	f011 fcaa 	bl	801306c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001724:	461a      	mov	r2, r3
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f7ff fdfc 	bl	8001324 <AT_ExecuteCommand>
 800172c:	4603      	mov	r3, r0
 800172e:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8001730:	7dfb      	ldrb	r3, [r7, #23]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d133      	bne.n	800179e <ES_WIFI_Connect+0xd2>
    {
      Obj->Security = SecType;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	78fa      	ldrb	r2, [r7, #3]
 800173a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001744:	78fa      	ldrb	r2, [r7, #3]
 8001746:	491a      	ldr	r1, [pc, #104]	; (80017b0 <ES_WIFI_Connect+0xe4>)
 8001748:	4618      	mov	r0, r3
 800174a:	f011 fc8f 	bl	801306c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800175a:	461a      	mov	r2, r3
 800175c:	68f8      	ldr	r0, [r7, #12]
 800175e:	f7ff fde1 	bl	8001324 <AT_ExecuteCommand>
 8001762:	4603      	mov	r3, r0
 8001764:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8001766:	7dfb      	ldrb	r3, [r7, #23]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d118      	bne.n	800179e <ES_WIFI_Connect+0xd2>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001772:	4a10      	ldr	r2, [pc, #64]	; (80017b4 <ES_WIFI_Connect+0xe8>)
 8001774:	6810      	ldr	r0, [r2, #0]
 8001776:	6018      	str	r0, [r3, #0]
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001784:	461a      	mov	r2, r3
 8001786:	68f8      	ldr	r0, [r7, #12]
 8001788:	f7ff fdcc 	bl	8001324 <AT_ExecuteCommand>
 800178c:	4603      	mov	r3, r0
 800178e:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8001790:	7dfb      	ldrb	r3, [r7, #23]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d103      	bne.n	800179e <ES_WIFI_Connect+0xd2>
        {
           Obj->NetSettings.IsConnected = 1;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2201      	movs	r2, #1
 800179a:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 800179e:	7dfb      	ldrb	r3, [r7, #23]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	080155c0 	.word	0x080155c0
 80017ac:	080155c8 	.word	0x080155c8
 80017b0:	080155d0 	.word	0x080155d0
 80017b4:	080155d8 	.word	0x080155d8

080017b8 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017c6:	4a11      	ldr	r2, [pc, #68]	; (800180c <ES_WIFI_IsConnected+0x54>)
 80017c8:	6810      	ldr	r0, [r2, #0]
 80017ca:	6018      	str	r0, [r3, #0]
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80017d8:	461a      	mov	r2, r3
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff fda2 	bl	8001324 <AT_ExecuteCommand>
 80017e0:	4603      	mov	r3, r0
 80017e2:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d108      	bne.n	80017fc <ES_WIFI_IsConnected+0x44>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	f503 7294 	add.w	r2, r3, #296	; 0x128
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	33d2      	adds	r3, #210	; 0xd2
 80017f4:	4619      	mov	r1, r3
 80017f6:	4610      	mov	r0, r2
 80017f8:	f7ff fd7e 	bl	80012f8 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f893 30d2 	ldrb.w	r3, [r3, #210]	; 0xd2
}
 8001802:	4618      	mov	r0, r3
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	080155dc 	.word	0x080155dc

08001810 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800181e:	4a10      	ldr	r2, [pc, #64]	; (8001860 <ES_WIFI_GetNetworkSettings+0x50>)
 8001820:	6810      	ldr	r0, [r2, #0]
 8001822:	6018      	str	r0, [r3, #0]
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f503 7194 	add.w	r1, r3, #296	; 0x128
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001830:	461a      	mov	r2, r3
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff fd76 	bl	8001324 <AT_ExecuteCommand>
 8001838:	4603      	mov	r3, r0
 800183a:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800183c:	7bfb      	ldrb	r3, [r7, #15]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d108      	bne.n	8001854 <ES_WIFI_GetNetworkSettings+0x44>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f503 7294 	add.w	r2, r3, #296	; 0x128
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	338d      	adds	r3, #141	; 0x8d
 800184c:	4619      	mov	r1, r3
 800184e:	4610      	mov	r0, r2
 8001850:	f7ff fca2 	bl	8001198 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8001854:	7bfb      	ldrb	r3, [r7, #15]
}
 8001856:	4618      	mov	r0, r3
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	080155e4 	.word	0x080155e4

08001864 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001874:	4a11      	ldr	r2, [pc, #68]	; (80018bc <ES_WIFI_GetMACAddress+0x58>)
 8001876:	6810      	ldr	r0, [r2, #0]
 8001878:	6018      	str	r0, [r3, #0]
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001886:	461a      	mov	r2, r3
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f7ff fd4b 	bl	8001324 <AT_ExecuteCommand>
 800188e:	4603      	mov	r3, r0
 8001890:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8001892:	7bfb      	ldrb	r3, [r7, #15]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d10c      	bne.n	80018b2 <ES_WIFI_GetMACAddress+0x4e>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800189e:	3302      	adds	r3, #2
 80018a0:	4907      	ldr	r1, [pc, #28]	; (80018c0 <ES_WIFI_GetMACAddress+0x5c>)
 80018a2:	4618      	mov	r0, r3
 80018a4:	f011 fc3a 	bl	801311c <strtok>
 80018a8:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 80018aa:	6839      	ldr	r1, [r7, #0]
 80018ac:	68b8      	ldr	r0, [r7, #8]
 80018ae:	f7ff fba9 	bl	8001004 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 80018b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3710      	adds	r7, #16
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	08015640 	.word	0x08015640
 80018c0:	08015644 	.word	0x08015644

080018c4 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80018c4:	b590      	push	{r4, r7, lr}
 80018c6:	b087      	sub	sp, #28
 80018c8:	af02      	add	r7, sp, #8
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <ES_WIFI_StartClientConnection+0x1e>
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b03      	cmp	r3, #3
 80018e0:	d105      	bne.n	80018ee <ES_WIFI_StartClientConnection+0x2a>
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	885b      	ldrh	r3, [r3, #2]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d101      	bne.n	80018ee <ES_WIFI_StartClientConnection+0x2a>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e0c3      	b.n	8001a76 <ES_WIFI_StartClientConnection+0x1b2>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	785b      	ldrb	r3, [r3, #1]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4961      	ldr	r1, [pc, #388]	; (8001a80 <ES_WIFI_StartClientConnection+0x1bc>)
 80018fc:	f011 fbb6 	bl	801306c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800190c:	461a      	mov	r2, r3
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff fd08 	bl	8001324 <AT_ExecuteCommand>
 8001914:	4603      	mov	r3, r0
 8001916:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d114      	bne.n	8001948 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	4956      	ldr	r1, [pc, #344]	; (8001a84 <ES_WIFI_StartClientConnection+0x1c0>)
 800192c:	f011 fb9e 	bl	801306c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800193c:	461a      	mov	r2, r3
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff fcf0 	bl	8001324 <AT_ExecuteCommand>
 8001944:	4603      	mov	r3, r0
 8001946:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d114      	bne.n	8001978 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	889b      	ldrh	r3, [r3, #4]
 8001958:	461a      	mov	r2, r3
 800195a:	494b      	ldr	r1, [pc, #300]	; (8001a88 <ES_WIFI_StartClientConnection+0x1c4>)
 800195c:	f011 fb86 	bl	801306c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800196c:	461a      	mov	r2, r3
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff fcd8 	bl	8001324 <AT_ExecuteCommand>
 8001974:	4603      	mov	r3, r0
 8001976:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8001978:	7bfb      	ldrb	r3, [r7, #15]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d11c      	bne.n	80019b8 <ES_WIFI_StartClientConnection+0xf4>
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <ES_WIFI_StartClientConnection+0xca>
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b03      	cmp	r3, #3
 800198c:	d114      	bne.n	80019b8 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f503 7094 	add.w	r0, r3, #296	; 0x128
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	885b      	ldrh	r3, [r3, #2]
 8001998:	461a      	mov	r2, r3
 800199a:	493c      	ldr	r1, [pc, #240]	; (8001a8c <ES_WIFI_StartClientConnection+0x1c8>)
 800199c:	f011 fb66 	bl	801306c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80019ac:	461a      	mov	r2, r3
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f7ff fcb8 	bl	8001324 <AT_ExecuteCommand>
 80019b4:	4603      	mov	r3, r0
 80019b6:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d128      	bne.n	8001a10 <ES_WIFI_StartClientConnection+0x14c>
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <ES_WIFI_StartClientConnection+0x10a>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d120      	bne.n	8001a10 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f503 7094 	add.w	r0, r3, #296	; 0x128
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	799b      	ldrb	r3, [r3, #6]
 80019d8:	4619      	mov	r1, r3
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	79db      	ldrb	r3, [r3, #7]
 80019de:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80019e4:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	9200      	str	r2, [sp, #0]
 80019ee:	4623      	mov	r3, r4
 80019f0:	460a      	mov	r2, r1
 80019f2:	4927      	ldr	r1, [pc, #156]	; (8001a90 <ES_WIFI_StartClientConnection+0x1cc>)
 80019f4:	f011 fb3a 	bl	801306c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f503 7194 	add.w	r1, r3, #296	; 0x128
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a04:	461a      	mov	r2, r3
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff fc8c 	bl	8001324 <AT_ExecuteCommand>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d117      	bne.n	8001a46 <ES_WIFI_StartClientConnection+0x182>
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b03      	cmp	r3, #3
 8001a1c:	d113      	bne.n	8001a46 <ES_WIFI_StartClientConnection+0x182>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a24:	4a1b      	ldr	r2, [pc, #108]	; (8001a94 <ES_WIFI_StartClientConnection+0x1d0>)
 8001a26:	6810      	ldr	r0, [r2, #0]
 8001a28:	6018      	str	r0, [r3, #0]
 8001a2a:	8892      	ldrh	r2, [r2, #4]
 8001a2c:	809a      	strh	r2, [r3, #4]
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff fc71 	bl	8001324 <AT_ExecuteCommand>
 8001a42:	4603      	mov	r3, r0
 8001a44:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d113      	bne.n	8001a74 <ES_WIFI_StartClientConnection+0x1b0>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a52:	4a11      	ldr	r2, [pc, #68]	; (8001a98 <ES_WIFI_StartClientConnection+0x1d4>)
 8001a54:	6810      	ldr	r0, [r2, #0]
 8001a56:	6018      	str	r0, [r3, #0]
 8001a58:	8892      	ldrh	r2, [r2, #4]
 8001a5a:	809a      	strh	r2, [r3, #4]
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001a68:	461a      	mov	r2, r3
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fc5a 	bl	8001324 <AT_ExecuteCommand>
 8001a70:	4603      	mov	r3, r0
 8001a72:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd90      	pop	{r4, r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	080156a8 	.word	0x080156a8
 8001a84:	080156b0 	.word	0x080156b0
 8001a88:	080156b8 	.word	0x080156b8
 8001a8c:	080156c0 	.word	0x080156c0
 8001a90:	080156c8 	.word	0x080156c8
 8001a94:	080156d8 	.word	0x080156d8
 8001a98:	080156e0 	.word	0x080156e0

08001a9c <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af02      	add	r7, sp, #8
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	607a      	str	r2, [r7, #4]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	72fb      	strb	r3, [r7, #11]
 8001aac:	4613      	mov	r3, r2
 8001aae:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d102      	bne.n	8001ac0 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8001aba:	2301      	movs	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	e001      	b.n	8001ac4 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac2:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8001ac4:	893b      	ldrh	r3, [r7, #8]
 8001ac6:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001aca:	d302      	bcc.n	8001ad2 <ES_WIFI_SendData+0x36>
 8001acc:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8001ad0:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8001ad2:	6a3b      	ldr	r3, [r7, #32]
 8001ad4:	893a      	ldrh	r2, [r7, #8]
 8001ad6:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ade:	7afa      	ldrb	r2, [r7, #11]
 8001ae0:	4942      	ldr	r1, [pc, #264]	; (8001bec <ES_WIFI_SendData+0x150>)
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f011 fac2 	bl	801306c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001af4:	461a      	mov	r2, r3
 8001af6:	68f8      	ldr	r0, [r7, #12]
 8001af8:	f7ff fc14 	bl	8001324 <AT_ExecuteCommand>
 8001afc:	4603      	mov	r3, r0
 8001afe:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8001b00:	7cfb      	ldrb	r3, [r7, #19]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d15e      	bne.n	8001bc4 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	4938      	ldr	r1, [pc, #224]	; (8001bf0 <ES_WIFI_SendData+0x154>)
 8001b10:	4618      	mov	r0, r3
 8001b12:	f011 faab 	bl	801306c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b22:	461a      	mov	r2, r3
 8001b24:	68f8      	ldr	r0, [r7, #12]
 8001b26:	f7ff fbfd 	bl	8001324 <AT_ExecuteCommand>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8001b2e:	7cfb      	ldrb	r3, [r7, #19]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d13d      	bne.n	8001bb0 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b3a:	893a      	ldrh	r2, [r7, #8]
 8001b3c:	492d      	ldr	r1, [pc, #180]	; (8001bf4 <ES_WIFI_SendData+0x158>)
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f011 fa94 	bl	801306c <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b50:	893a      	ldrh	r2, [r7, #8]
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	4613      	mov	r3, r2
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f7ff fc49 	bl	80013f0 <AT_RequestSendData>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8001b62:	7cfb      	ldrb	r3, [r7, #19]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d119      	bne.n	8001b9c <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b6e:	4922      	ldr	r1, [pc, #136]	; (8001bf8 <ES_WIFI_SendData+0x15c>)
 8001b70:	4618      	mov	r0, r3
 8001b72:	f011 fab8 	bl	80130e6 <strstr>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d02c      	beq.n	8001bd6 <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8001b7c:	f640 025b 	movw	r2, #2139	; 0x85b
 8001b80:	491e      	ldr	r1, [pc, #120]	; (8001bfc <ES_WIFI_SendData+0x160>)
 8001b82:	481f      	ldr	r0, [pc, #124]	; (8001c00 <ES_WIFI_SendData+0x164>)
 8001b84:	f011 f9c2 	bl	8012f0c <iprintf>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b8e:	4619      	mov	r1, r3
 8001b90:	481c      	ldr	r0, [pc, #112]	; (8001c04 <ES_WIFI_SendData+0x168>)
 8001b92:	f011 f9bb 	bl	8012f0c <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 8001b96:	2302      	movs	r3, #2
 8001b98:	74fb      	strb	r3, [r7, #19]
 8001b9a:	e01c      	b.n	8001bd6 <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8001b9c:	f640 0261 	movw	r2, #2145	; 0x861
 8001ba0:	4916      	ldr	r1, [pc, #88]	; (8001bfc <ES_WIFI_SendData+0x160>)
 8001ba2:	4817      	ldr	r0, [pc, #92]	; (8001c00 <ES_WIFI_SendData+0x164>)
 8001ba4:	f011 f9b2 	bl	8012f0c <iprintf>
 8001ba8:	4817      	ldr	r0, [pc, #92]	; (8001c08 <ES_WIFI_SendData+0x16c>)
 8001baa:	f011 fa23 	bl	8012ff4 <puts>
 8001bae:	e012      	b.n	8001bd6 <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8001bb0:	f640 0266 	movw	r2, #2150	; 0x866
 8001bb4:	4911      	ldr	r1, [pc, #68]	; (8001bfc <ES_WIFI_SendData+0x160>)
 8001bb6:	4812      	ldr	r0, [pc, #72]	; (8001c00 <ES_WIFI_SendData+0x164>)
 8001bb8:	f011 f9a8 	bl	8012f0c <iprintf>
 8001bbc:	4813      	ldr	r0, [pc, #76]	; (8001c0c <ES_WIFI_SendData+0x170>)
 8001bbe:	f011 fa19 	bl	8012ff4 <puts>
 8001bc2:	e008      	b.n	8001bd6 <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8001bc4:	f640 026b 	movw	r2, #2155	; 0x86b
 8001bc8:	490c      	ldr	r1, [pc, #48]	; (8001bfc <ES_WIFI_SendData+0x160>)
 8001bca:	480d      	ldr	r0, [pc, #52]	; (8001c00 <ES_WIFI_SendData+0x164>)
 8001bcc:	f011 f99e 	bl	8012f0c <iprintf>
 8001bd0:	480f      	ldr	r0, [pc, #60]	; (8001c10 <ES_WIFI_SendData+0x174>)
 8001bd2:	f011 fa0f 	bl	8012ff4 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8001bd6:	7cfb      	ldrb	r3, [r7, #19]
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d102      	bne.n	8001be2 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8001bdc:	6a3b      	ldr	r3, [r7, #32]
 8001bde:	2200      	movs	r2, #0
 8001be0:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8001be2:	7cfb      	ldrb	r3, [r7, #19]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	080156a8 	.word	0x080156a8
 8001bf0:	0801585c 	.word	0x0801585c
 8001bf4:	08015864 	.word	0x08015864
 8001bf8:	08015870 	.word	0x08015870
 8001bfc:	08015738 	.word	0x08015738
 8001c00:	08015750 	.word	0x08015750
 8001c04:	08015878 	.word	0x08015878
 8001c08:	08015894 	.word	0x08015894
 8001c0c:	080158b0 	.word	0x080158b0
 8001c10:	080158c4 	.word	0x080158c4

08001c14 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af02      	add	r7, sp, #8
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	607a      	str	r2, [r7, #4]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	460b      	mov	r3, r1
 8001c22:	72fb      	strb	r3, [r7, #11]
 8001c24:	4613      	mov	r3, r2
 8001c26:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d102      	bne.n	8001c38 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8001c32:	2301      	movs	r3, #1
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	e001      	b.n	8001c3c <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8001c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c3a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8001c3c:	893b      	ldrh	r3, [r7, #8]
 8001c3e:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001c42:	f200 808a 	bhi.w	8001d5a <ES_WIFI_ReceiveData+0x146>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001c4c:	7afa      	ldrb	r2, [r7, #11]
 8001c4e:	4945      	ldr	r1, [pc, #276]	; (8001d64 <ES_WIFI_ReceiveData+0x150>)
 8001c50:	4618      	mov	r0, r3
 8001c52:	f011 fa0b 	bl	801306c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001c62:	461a      	mov	r2, r3
 8001c64:	68f8      	ldr	r0, [r7, #12]
 8001c66:	f7ff fb5d 	bl	8001324 <AT_ExecuteCommand>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8001c6e:	7cfb      	ldrb	r3, [r7, #19]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d164      	bne.n	8001d3e <ES_WIFI_ReceiveData+0x12a>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001c7a:	893a      	ldrh	r2, [r7, #8]
 8001c7c:	493a      	ldr	r1, [pc, #232]	; (8001d68 <ES_WIFI_ReceiveData+0x154>)
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f011 f9f4 	bl	801306c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001c90:	461a      	mov	r2, r3
 8001c92:	68f8      	ldr	r0, [r7, #12]
 8001c94:	f7ff fb46 	bl	8001324 <AT_ExecuteCommand>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8001c9c:	7cfb      	ldrb	r3, [r7, #19]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d140      	bne.n	8001d24 <ES_WIFI_ReceiveData+0x110>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	4930      	ldr	r1, [pc, #192]	; (8001d6c <ES_WIFI_ReceiveData+0x158>)
 8001cac:	4618      	mov	r0, r3
 8001cae:	f011 f9dd 	bl	801306c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	68f8      	ldr	r0, [r7, #12]
 8001cc2:	f7ff fb2f 	bl	8001324 <AT_ExecuteCommand>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8001cca:	7cfb      	ldrb	r3, [r7, #19]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d11f      	bne.n	8001d10 <ES_WIFI_ReceiveData+0xfc>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001cd6:	4a26      	ldr	r2, [pc, #152]	; (8001d70 <ES_WIFI_ReceiveData+0x15c>)
 8001cd8:	6810      	ldr	r0, [r2, #0]
 8001cda:	6018      	str	r0, [r3, #0]
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f503 7194 	add.w	r1, r3, #296	; 0x128
 8001ce2:	893a      	ldrh	r2, [r7, #8]
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	f7ff fbf5 	bl	80014dc <AT_RequestReceiveData>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8001cf6:	7cfb      	ldrb	r3, [r7, #19]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d02e      	beq.n	8001d5a <ES_WIFI_ReceiveData+0x146>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 8001cfc:	f640 02fc 	movw	r2, #2300	; 0x8fc
 8001d00:	491c      	ldr	r1, [pc, #112]	; (8001d74 <ES_WIFI_ReceiveData+0x160>)
 8001d02:	481d      	ldr	r0, [pc, #116]	; (8001d78 <ES_WIFI_ReceiveData+0x164>)
 8001d04:	f011 f902 	bl	8012f0c <iprintf>
 8001d08:	481c      	ldr	r0, [pc, #112]	; (8001d7c <ES_WIFI_ReceiveData+0x168>)
 8001d0a:	f011 f973 	bl	8012ff4 <puts>
 8001d0e:	e024      	b.n	8001d5a <ES_WIFI_ReceiveData+0x146>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 8001d10:	f640 1201 	movw	r2, #2305	; 0x901
 8001d14:	4917      	ldr	r1, [pc, #92]	; (8001d74 <ES_WIFI_ReceiveData+0x160>)
 8001d16:	4818      	ldr	r0, [pc, #96]	; (8001d78 <ES_WIFI_ReceiveData+0x164>)
 8001d18:	f011 f8f8 	bl	8012f0c <iprintf>
 8001d1c:	4818      	ldr	r0, [pc, #96]	; (8001d80 <ES_WIFI_ReceiveData+0x16c>)
 8001d1e:	f011 f969 	bl	8012ff4 <puts>
 8001d22:	e01a      	b.n	8001d5a <ES_WIFI_ReceiveData+0x146>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 8001d24:	f640 1206 	movw	r2, #2310	; 0x906
 8001d28:	4912      	ldr	r1, [pc, #72]	; (8001d74 <ES_WIFI_ReceiveData+0x160>)
 8001d2a:	4813      	ldr	r0, [pc, #76]	; (8001d78 <ES_WIFI_ReceiveData+0x164>)
 8001d2c:	f011 f8ee 	bl	8012f0c <iprintf>
 8001d30:	4814      	ldr	r0, [pc, #80]	; (8001d84 <ES_WIFI_ReceiveData+0x170>)
 8001d32:	f011 f95f 	bl	8012ff4 <puts>
        *Receivedlen = 0;
 8001d36:	6a3b      	ldr	r3, [r7, #32]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	801a      	strh	r2, [r3, #0]
 8001d3c:	e00d      	b.n	8001d5a <ES_WIFI_ReceiveData+0x146>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 8001d3e:	f640 120c 	movw	r2, #2316	; 0x90c
 8001d42:	490c      	ldr	r1, [pc, #48]	; (8001d74 <ES_WIFI_ReceiveData+0x160>)
 8001d44:	480c      	ldr	r0, [pc, #48]	; (8001d78 <ES_WIFI_ReceiveData+0x164>)
 8001d46:	f011 f8e1 	bl	8012f0c <iprintf>
 8001d4a:	480f      	ldr	r0, [pc, #60]	; (8001d88 <ES_WIFI_ReceiveData+0x174>)
 8001d4c:	f011 f952 	bl	8012ff4 <puts>
      issue15++;
 8001d50:	4b0e      	ldr	r3, [pc, #56]	; (8001d8c <ES_WIFI_ReceiveData+0x178>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	3301      	adds	r3, #1
 8001d56:	4a0d      	ldr	r2, [pc, #52]	; (8001d8c <ES_WIFI_ReceiveData+0x178>)
 8001d58:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8001d5a:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	080156a8 	.word	0x080156a8
 8001d68:	080158e8 	.word	0x080158e8
 8001d6c:	080158f0 	.word	0x080158f0
 8001d70:	080158f8 	.word	0x080158f8
 8001d74:	08015738 	.word	0x08015738
 8001d78:	08015750 	.word	0x08015750
 8001d7c:	080158fc 	.word	0x080158fc
 8001d80:	0801591c 	.word	0x0801591c
 8001d84:	08015934 	.word	0x08015934
 8001d88:	08015954 	.word	0x08015954
 8001d8c:	20000684 	.word	0x20000684

08001d90 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b08c      	sub	sp, #48	; 0x30
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8001d98:	4b56      	ldr	r3, [pc, #344]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9c:	4a55      	ldr	r2, [pc, #340]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001d9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001da2:	6593      	str	r3, [r2, #88]	; 0x58
 8001da4:	4b53      	ldr	r3, [pc, #332]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001dac:	61bb      	str	r3, [r7, #24]
 8001dae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db0:	4b50      	ldr	r3, [pc, #320]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001db4:	4a4f      	ldr	r2, [pc, #316]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001db6:	f043 0302 	orr.w	r3, r3, #2
 8001dba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dbc:	4b4d      	ldr	r3, [pc, #308]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	617b      	str	r3, [r7, #20]
 8001dc6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dc8:	4b4a      	ldr	r3, [pc, #296]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dcc:	4a49      	ldr	r2, [pc, #292]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001dce:	f043 0304 	orr.w	r3, r3, #4
 8001dd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dd4:	4b47      	ldr	r3, [pc, #284]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001de0:	4b44      	ldr	r3, [pc, #272]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de4:	4a43      	ldr	r2, [pc, #268]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001de6:	f043 0310 	orr.w	r3, r3, #16
 8001dea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dec:	4b41      	ldr	r3, [pc, #260]	; (8001ef4 <SPI_WIFI_MspInit+0x164>)
 8001dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001df0:	f003 0310 	and.w	r3, r3, #16
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dfe:	483e      	ldr	r0, [pc, #248]	; (8001ef8 <SPI_WIFI_MspInit+0x168>)
 8001e00:	f008 fd84 	bl	800a90c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8001e04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e08:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001e12:	2300      	movs	r3, #0
 8001e14:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8001e16:	f107 031c 	add.w	r3, r7, #28
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4836      	ldr	r0, [pc, #216]	; (8001ef8 <SPI_WIFI_MspInit+0x168>)
 8001e1e:	f008 fac1 	bl	800a3a4 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8001e22:	2302      	movs	r3, #2
 8001e24:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8001e26:	4b35      	ldr	r3, [pc, #212]	; (8001efc <SPI_WIFI_MspInit+0x16c>)
 8001e28:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8001e32:	f107 031c 	add.w	r3, r7, #28
 8001e36:	4619      	mov	r1, r3
 8001e38:	4831      	ldr	r0, [pc, #196]	; (8001f00 <SPI_WIFI_MspInit+0x170>)
 8001e3a:	f008 fab3 	bl	800a3a4 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8001e3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e42:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001e44:	2301      	movs	r3, #1
 8001e46:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8001e54:	f107 031c 	add.w	r3, r7, #28
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4829      	ldr	r0, [pc, #164]	; (8001f00 <SPI_WIFI_MspInit+0x170>)
 8001e5c:	f008 faa2 	bl	800a3a4 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8001e60:	2201      	movs	r2, #1
 8001e62:	2101      	movs	r1, #1
 8001e64:	4826      	ldr	r0, [pc, #152]	; (8001f00 <SPI_WIFI_MspInit+0x170>)
 8001e66:	f008 fd51 	bl	800a90c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001e72:	2300      	movs	r3, #0
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001e76:	2301      	movs	r3, #1
 8001e78:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8001e7a:	f107 031c 	add.w	r3, r7, #28
 8001e7e:	4619      	mov	r1, r3
 8001e80:	481f      	ldr	r0, [pc, #124]	; (8001f00 <SPI_WIFI_MspInit+0x170>)
 8001e82:	f008 fa8f 	bl	800a3a4 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8001e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e8a:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001e94:	2301      	movs	r3, #1
 8001e96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001e98:	2306      	movs	r3, #6
 8001e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8001e9c:	f107 031c 	add.w	r3, r7, #28
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4818      	ldr	r0, [pc, #96]	; (8001f04 <SPI_WIFI_MspInit+0x174>)
 8001ea4:	f008 fa7e 	bl	800a3a4 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8001ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001eac:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001eae:	2302      	movs	r3, #2
 8001eb0:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001eba:	2306      	movs	r3, #6
 8001ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8001ebe:	f107 031c 	add.w	r3, r7, #28
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	480f      	ldr	r0, [pc, #60]	; (8001f04 <SPI_WIFI_MspInit+0x174>)
 8001ec6:	f008 fa6d 	bl	800a3a4 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8001eca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ece:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8001edc:	2306      	movs	r3, #6
 8001ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8001ee0:	f107 031c 	add.w	r3, r7, #28
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4807      	ldr	r0, [pc, #28]	; (8001f04 <SPI_WIFI_MspInit+0x174>)
 8001ee8:	f008 fa5c 	bl	800a3a4 <HAL_GPIO_Init>
}
 8001eec:	bf00      	nop
 8001eee:	3730      	adds	r7, #48	; 0x30
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	48000400 	.word	0x48000400
 8001efc:	10110000 	.word	0x10110000
 8001f00:	48001000 	.word	0x48001000
 8001f04:	48000800 	.word	0x48000800

08001f08 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d145      	bne.n	8001fa8 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8001f1c:	4b27      	ldr	r3, [pc, #156]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f1e:	4a28      	ldr	r2, [pc, #160]	; (8001fc0 <SPI_WIFI_Init+0xb8>)
 8001f20:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8001f22:	4826      	ldr	r0, [pc, #152]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f24:	f7ff ff34 	bl	8001d90 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8001f28:	4b24      	ldr	r3, [pc, #144]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f2a:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f2e:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8001f30:	4b22      	ldr	r3, [pc, #136]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8001f36:	4b21      	ldr	r3, [pc, #132]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f38:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8001f3c:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8001f3e:	4b1f      	ldr	r3, [pc, #124]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8001f44:	4b1d      	ldr	r3, [pc, #116]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8001f4a:	4b1c      	ldr	r3, [pc, #112]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f50:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8001f52:	4b1a      	ldr	r3, [pc, #104]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f54:	2210      	movs	r2, #16
 8001f56:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8001f58:	4b18      	ldr	r3, [pc, #96]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8001f5e:	4b17      	ldr	r3, [pc, #92]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	625a      	str	r2, [r3, #36]	; 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8001f64:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	629a      	str	r2, [r3, #40]	; 0x28
    hspi.Init.CRCPolynomial     = 0;
 8001f6a:	4b14      	ldr	r3, [pc, #80]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	62da      	str	r2, [r3, #44]	; 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8001f70:	4812      	ldr	r0, [pc, #72]	; (8001fbc <SPI_WIFI_Init+0xb4>)
 8001f72:	f00b fa3d 	bl	800d3f0 <HAL_SPI_Init>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d002      	beq.n	8001f82 <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f80:	e018      	b.n	8001fb4 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2100      	movs	r1, #0
 8001f86:	2007      	movs	r0, #7
 8001f88:	f008 f887 	bl	800a09a <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8001f8c:	2007      	movs	r0, #7
 8001f8e:	f008 f8a0 	bl	800a0d2 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8001f92:	2200      	movs	r2, #0
 8001f94:	2100      	movs	r1, #0
 8001f96:	2033      	movs	r0, #51	; 0x33
 8001f98:	f008 f87f 	bl	800a09a <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8001f9c:	2033      	movs	r0, #51	; 0x33
 8001f9e:	f008 f898 	bl	800a0d2 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8001fa2:	200a      	movs	r0, #10
 8001fa4:	f000 f9fe 	bl	80023a4 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8001fa8:	f000 f80c 	bl	8001fc4 <SPI_WIFI_ResetModule>
 8001fac:	4603      	mov	r3, r0
 8001fae:	73fb      	strb	r3, [r7, #15]

  return rc;
 8001fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	2000302c 	.word	0x2000302c
 8001fc0:	40003c00 	.word	0x40003c00

08001fc4 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8001fca:	f007 ff5d 	bl	8009e88 <HAL_GetTick>
 8001fce:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fda:	4830      	ldr	r0, [pc, #192]	; (800209c <SPI_WIFI_ResetModule+0xd8>)
 8001fdc:	f008 fc96 	bl	800a90c <HAL_GPIO_WritePin>
 8001fe0:	200a      	movs	r0, #10
 8001fe2:	f007 ff5d 	bl	8009ea0 <HAL_Delay>
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fec:	482b      	ldr	r0, [pc, #172]	; (800209c <SPI_WIFI_ResetModule+0xd8>)
 8001fee:	f008 fc8d 	bl	800a90c <HAL_GPIO_WritePin>
 8001ff2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ff6:	f007 ff53 	bl	8009ea0 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	4827      	ldr	r0, [pc, #156]	; (800209c <SPI_WIFI_ResetModule+0xd8>)
 8002000:	f008 fc84 	bl	800a90c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8002004:	200f      	movs	r0, #15
 8002006:	f000 f9cd 	bl	80023a4 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 800200a:	e020      	b.n	800204e <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 800200c:	7bfb      	ldrb	r3, [r7, #15]
 800200e:	463a      	mov	r2, r7
 8002010:	18d1      	adds	r1, r2, r3
 8002012:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002016:	2201      	movs	r2, #1
 8002018:	4821      	ldr	r0, [pc, #132]	; (80020a0 <SPI_WIFI_ResetModule+0xdc>)
 800201a:	f00b fab4 	bl	800d586 <HAL_SPI_Receive>
 800201e:	4603      	mov	r3, r0
 8002020:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	3302      	adds	r3, #2
 8002026:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8002028:	f007 ff2e 	bl	8009e88 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002036:	d202      	bcs.n	800203e <SPI_WIFI_ResetModule+0x7a>
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d007      	beq.n	800204e <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 800203e:	2201      	movs	r2, #1
 8002040:	2101      	movs	r1, #1
 8002042:	4816      	ldr	r0, [pc, #88]	; (800209c <SPI_WIFI_ResetModule+0xd8>)
 8002044:	f008 fc62 	bl	800a90c <HAL_GPIO_WritePin>
      return -1;
 8002048:	f04f 33ff 	mov.w	r3, #4294967295
 800204c:	e021      	b.n	8002092 <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 800204e:	2102      	movs	r1, #2
 8002050:	4812      	ldr	r0, [pc, #72]	; (800209c <SPI_WIFI_ResetModule+0xd8>)
 8002052:	f008 fc43 	bl	800a8dc <HAL_GPIO_ReadPin>
 8002056:	4603      	mov	r3, r0
 8002058:	2b01      	cmp	r3, #1
 800205a:	d0d7      	beq.n	800200c <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 800205c:	2201      	movs	r2, #1
 800205e:	2101      	movs	r1, #1
 8002060:	480e      	ldr	r0, [pc, #56]	; (800209c <SPI_WIFI_ResetModule+0xd8>)
 8002062:	f008 fc53 	bl	800a90c <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8002066:	783b      	ldrb	r3, [r7, #0]
 8002068:	2b15      	cmp	r3, #21
 800206a:	d10e      	bne.n	800208a <SPI_WIFI_ResetModule+0xc6>
 800206c:	787b      	ldrb	r3, [r7, #1]
 800206e:	2b15      	cmp	r3, #21
 8002070:	d10b      	bne.n	800208a <SPI_WIFI_ResetModule+0xc6>
 8002072:	78bb      	ldrb	r3, [r7, #2]
 8002074:	2b0d      	cmp	r3, #13
 8002076:	d108      	bne.n	800208a <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8002078:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800207a:	2b0a      	cmp	r3, #10
 800207c:	d105      	bne.n	800208a <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800207e:	793b      	ldrb	r3, [r7, #4]
 8002080:	2b3e      	cmp	r3, #62	; 0x3e
 8002082:	d102      	bne.n	800208a <SPI_WIFI_ResetModule+0xc6>
 8002084:	797b      	ldrb	r3, [r7, #5]
 8002086:	2b20      	cmp	r3, #32
 8002088:	d002      	beq.n	8002090 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 800208a:	f04f 33ff 	mov.w	r3, #4294967295
 800208e:	e000      	b.n	8002092 <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3710      	adds	r7, #16
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	48001000 	.word	0x48001000
 80020a0:	2000302c 	.word	0x2000302c

080020a4 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 80020a8:	4802      	ldr	r0, [pc, #8]	; (80020b4 <SPI_WIFI_DeInit+0x10>)
 80020aa:	f00b fa44 	bl	800d536 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	2000302c 	.word	0x2000302c

080020b8 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 80020c0:	f007 fee2 	bl	8009e88 <HAL_GetTick>
 80020c4:	4603      	mov	r3, r0
 80020c6:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 80020c8:	e00a      	b.n	80020e0 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80020ca:	f007 fedd 	bl	8009e88 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	1ad2      	subs	r2, r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d902      	bls.n	80020e0 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 80020da:	f04f 33ff 	mov.w	r3, #4294967295
 80020de:	e007      	b.n	80020f0 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 80020e0:	2102      	movs	r1, #2
 80020e2:	4805      	ldr	r0, [pc, #20]	; (80020f8 <wait_cmddata_rdy_high+0x40>)
 80020e4:	f008 fbfa 	bl	800a8dc <HAL_GPIO_ReadPin>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d1ed      	bne.n	80020ca <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	48001000 	.word	0x48001000

080020fc <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002104:	f007 fec0 	bl	8009e88 <HAL_GetTick>
 8002108:	4603      	mov	r3, r0
 800210a:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 800210c:	e00a      	b.n	8002124 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800210e:	f007 febb 	bl	8009e88 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	1ad2      	subs	r2, r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	429a      	cmp	r2, r3
 800211c:	d902      	bls.n	8002124 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 800211e:	f04f 33ff 	mov.w	r3, #4294967295
 8002122:	e004      	b.n	800212e <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 8002124:	4b04      	ldr	r3, [pc, #16]	; (8002138 <wait_cmddata_rdy_rising_event+0x3c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d0f0      	beq.n	800210e <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 800212c:	2300      	movs	r3, #0
#endif
}
 800212e:	4618      	mov	r0, r3
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20000690 	.word	0x20000690

0800213c <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002144:	f007 fea0 	bl	8009e88 <HAL_GetTick>
 8002148:	4603      	mov	r3, r0
 800214a:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 800214c:	e00a      	b.n	8002164 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800214e:	f007 fe9b 	bl	8009e88 <HAL_GetTick>
 8002152:	4602      	mov	r2, r0
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	1ad2      	subs	r2, r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	429a      	cmp	r2, r3
 800215c:	d902      	bls.n	8002164 <wait_spi_rx_event+0x28>
    {
      return -1;
 800215e:	f04f 33ff 	mov.w	r3, #4294967295
 8002162:	e004      	b.n	800216e <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8002164:	4b04      	ldr	r3, [pc, #16]	; (8002178 <wait_spi_rx_event+0x3c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d0f0      	beq.n	800214e <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 800216c:	2300      	movs	r3, #0
#endif
}
 800216e:	4618      	mov	r0, r3
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000688 	.word	0x20000688

0800217c <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8002184:	f007 fe80 	bl	8009e88 <HAL_GetTick>
 8002188:	4603      	mov	r3, r0
 800218a:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 800218c:	e00a      	b.n	80021a4 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800218e:	f007 fe7b 	bl	8009e88 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	1ad2      	subs	r2, r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	429a      	cmp	r2, r3
 800219c:	d902      	bls.n	80021a4 <wait_spi_tx_event+0x28>
    {
      return -1;
 800219e:	f04f 33ff 	mov.w	r3, #4294967295
 80021a2:	e004      	b.n	80021ae <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 80021a4:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <wait_spi_tx_event+0x3c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d0f0      	beq.n	800218e <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 80021ac:	2300      	movs	r3, #0
#endif
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	2000068c 	.word	0x2000068c

080021bc <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	460b      	mov	r3, r1
 80021c6:	607a      	str	r2, [r7, #4]
 80021c8:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 80021ce:	2201      	movs	r2, #1
 80021d0:	2101      	movs	r1, #1
 80021d2:	4834      	ldr	r0, [pc, #208]	; (80022a4 <SPI_WIFI_ReceiveData+0xe8>)
 80021d4:	f008 fb9a 	bl	800a90c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 80021d8:	2003      	movs	r0, #3
 80021da:	f000 f8e3 	bl	80023a4 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff ff8b 	bl	80020fc <wait_cmddata_rdy_rising_event>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	da02      	bge.n	80021f2 <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 80021ec:	f06f 0302 	mvn.w	r3, #2
 80021f0:	e054      	b.n	800229c <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80021f2:	2200      	movs	r2, #0
 80021f4:	2101      	movs	r1, #1
 80021f6:	482b      	ldr	r0, [pc, #172]	; (80022a4 <SPI_WIFI_ReceiveData+0xe8>)
 80021f8:	f008 fb88 	bl	800a90c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80021fc:	200f      	movs	r0, #15
 80021fe:	f000 f8d1 	bl	80023a4 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8002202:	e03d      	b.n	8002280 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 8002204:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002208:	897b      	ldrh	r3, [r7, #10]
 800220a:	429a      	cmp	r2, r3
 800220c:	db02      	blt.n	8002214 <SPI_WIFI_ReceiveData+0x58>
 800220e:	897b      	ldrh	r3, [r7, #10]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d13c      	bne.n	800228e <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 8002214:	4b24      	ldr	r3, [pc, #144]	; (80022a8 <SPI_WIFI_ReceiveData+0xec>)
 8002216:	2201      	movs	r2, #1
 8002218:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	2201      	movs	r2, #1
 8002220:	4619      	mov	r1, r3
 8002222:	4822      	ldr	r0, [pc, #136]	; (80022ac <SPI_WIFI_ReceiveData+0xf0>)
 8002224:	f00b fd80 	bl	800dd28 <HAL_SPI_Receive_IT>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d007      	beq.n	800223e <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 800222e:	2201      	movs	r2, #1
 8002230:	2101      	movs	r1, #1
 8002232:	481c      	ldr	r0, [pc, #112]	; (80022a4 <SPI_WIFI_ReceiveData+0xe8>)
 8002234:	f008 fb6a 	bl	800a90c <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8002238:	f04f 33ff 	mov.w	r3, #4294967295
 800223c:	e02e      	b.n	800229c <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff ff7b 	bl	800213c <wait_spi_rx_event>

      pData[0] = tmp[0];
 8002246:	7d3a      	ldrb	r2, [r7, #20]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	3301      	adds	r3, #1
 8002250:	7d7a      	ldrb	r2, [r7, #21]
 8002252:	701a      	strb	r2, [r3, #0]
      length += 2;
 8002254:	8afb      	ldrh	r3, [r7, #22]
 8002256:	3302      	adds	r3, #2
 8002258:	b29b      	uxth	r3, r3
 800225a:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	3302      	adds	r3, #2
 8002260:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8002262:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002266:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800226a:	db09      	blt.n	8002280 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 800226c:	2201      	movs	r2, #1
 800226e:	2101      	movs	r1, #1
 8002270:	480c      	ldr	r0, [pc, #48]	; (80022a4 <SPI_WIFI_ReceiveData+0xe8>)
 8002272:	f008 fb4b 	bl	800a90c <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8002276:	f7ff fea5 	bl	8001fc4 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 800227a:	f06f 0303 	mvn.w	r3, #3
 800227e:	e00d      	b.n	800229c <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8002280:	2102      	movs	r1, #2
 8002282:	4808      	ldr	r0, [pc, #32]	; (80022a4 <SPI_WIFI_ReceiveData+0xe8>)
 8002284:	f008 fb2a 	bl	800a8dc <HAL_GPIO_ReadPin>
 8002288:	4603      	mov	r3, r0
 800228a:	2b01      	cmp	r3, #1
 800228c:	d0ba      	beq.n	8002204 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 800228e:	2201      	movs	r2, #1
 8002290:	2101      	movs	r1, #1
 8002292:	4804      	ldr	r0, [pc, #16]	; (80022a4 <SPI_WIFI_ReceiveData+0xe8>)
 8002294:	f008 fb3a 	bl	800a90c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8002298:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	48001000 	.word	0x48001000
 80022a8:	20000688 	.word	0x20000688
 80022ac:	2000302c 	.word	0x2000302c

080022b0 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b086      	sub	sp, #24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	460b      	mov	r3, r1
 80022ba:	607a      	str	r2, [r7, #4]
 80022bc:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff fef9 	bl	80020b8 <wait_cmddata_rdy_high>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	da02      	bge.n	80022d2 <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 80022cc:	f04f 33ff 	mov.w	r3, #4294967295
 80022d0:	e04f      	b.n	8002372 <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 80022d2:	4b2a      	ldr	r3, [pc, #168]	; (800237c <SPI_WIFI_SendData+0xcc>)
 80022d4:	2201      	movs	r2, #1
 80022d6:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80022d8:	2200      	movs	r2, #0
 80022da:	2101      	movs	r1, #1
 80022dc:	4828      	ldr	r0, [pc, #160]	; (8002380 <SPI_WIFI_SendData+0xd0>)
 80022de:	f008 fb15 	bl	800a90c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80022e2:	200f      	movs	r0, #15
 80022e4:	f000 f85e 	bl	80023a4 <SPI_WIFI_DelayUs>
  if (len > 1)
 80022e8:	897b      	ldrh	r3, [r7, #10]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d919      	bls.n	8002322 <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 80022ee:	4b25      	ldr	r3, [pc, #148]	; (8002384 <SPI_WIFI_SendData+0xd4>)
 80022f0:	2201      	movs	r2, #1
 80022f2:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 80022f4:	897b      	ldrh	r3, [r7, #10]
 80022f6:	085b      	lsrs	r3, r3, #1
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	461a      	mov	r2, r3
 80022fc:	68f9      	ldr	r1, [r7, #12]
 80022fe:	4822      	ldr	r0, [pc, #136]	; (8002388 <SPI_WIFI_SendData+0xd8>)
 8002300:	f00b fc84 	bl	800dc0c <HAL_SPI_Transmit_IT>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d007      	beq.n	800231a <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 800230a:	2201      	movs	r2, #1
 800230c:	2101      	movs	r1, #1
 800230e:	481c      	ldr	r0, [pc, #112]	; (8002380 <SPI_WIFI_SendData+0xd0>)
 8002310:	f008 fafc 	bl	800a90c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002314:	f04f 33ff 	mov.w	r3, #4294967295
 8002318:	e02b      	b.n	8002372 <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff ff2d 	bl	800217c <wait_spi_tx_event>
  }
  
  if ( len & 1)
 8002322:	897b      	ldrh	r3, [r7, #10]
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	2b00      	cmp	r3, #0
 800232a:	d020      	beq.n	800236e <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 800232c:	897b      	ldrh	r3, [r7, #10]
 800232e:	3b01      	subs	r3, #1
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	4413      	add	r3, r2
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8002338:	230a      	movs	r3, #10
 800233a:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 800233c:	4b11      	ldr	r3, [pc, #68]	; (8002384 <SPI_WIFI_SendData+0xd4>)
 800233e:	2201      	movs	r2, #1
 8002340:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8002342:	f107 0314 	add.w	r3, r7, #20
 8002346:	2201      	movs	r2, #1
 8002348:	4619      	mov	r1, r3
 800234a:	480f      	ldr	r0, [pc, #60]	; (8002388 <SPI_WIFI_SendData+0xd8>)
 800234c:	f00b fc5e 	bl	800dc0c <HAL_SPI_Transmit_IT>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d007      	beq.n	8002366 <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8002356:	2201      	movs	r2, #1
 8002358:	2101      	movs	r1, #1
 800235a:	4809      	ldr	r0, [pc, #36]	; (8002380 <SPI_WIFI_SendData+0xd0>)
 800235c:	f008 fad6 	bl	800a90c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8002360:	f04f 33ff 	mov.w	r3, #4294967295
 8002364:	e005      	b.n	8002372 <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff07 	bl	800217c <wait_spi_tx_event>
    
  }
  return len;
 800236e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20000690 	.word	0x20000690
 8002380:	48001000 	.word	0x48001000
 8002384:	2000068c 	.word	0x2000068c
 8002388:	2000302c 	.word	0x2000302c

0800238c <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f007 fd83 	bl	8009ea0 <HAL_Delay>
}
 800239a:	bf00      	nop
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 80023b4:	4b20      	ldr	r3, [pc, #128]	; (8002438 <SPI_WIFI_DelayUs+0x94>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d122      	bne.n	8002402 <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 80023bc:	4b1f      	ldr	r3, [pc, #124]	; (800243c <SPI_WIFI_DelayUs+0x98>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a1f      	ldr	r2, [pc, #124]	; (8002440 <SPI_WIFI_DelayUs+0x9c>)
 80023c2:	fba2 2303 	umull	r2, r3, r2, r3
 80023c6:	099b      	lsrs	r3, r3, #6
 80023c8:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 80023ca:	2300      	movs	r3, #0
 80023cc:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 80023d2:	f007 fd59 	bl	8009e88 <HAL_GetTick>
 80023d6:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 80023d8:	e002      	b.n	80023e0 <SPI_WIFI_DelayUs+0x3c>
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	3b01      	subs	r3, #1
 80023de:	60bb      	str	r3, [r7, #8]
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d1f9      	bne.n	80023da <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 80023e6:	f007 fd4f 	bl	8009e88 <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	4a11      	ldr	r2, [pc, #68]	; (8002438 <SPI_WIFI_DelayUs+0x94>)
 80023f2:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 80023f4:	4b10      	ldr	r3, [pc, #64]	; (8002438 <SPI_WIFI_DelayUs+0x94>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d102      	bne.n	8002402 <SPI_WIFI_DelayUs+0x5e>
 80023fc:	4b0e      	ldr	r3, [pc, #56]	; (8002438 <SPI_WIFI_DelayUs+0x94>)
 80023fe:	2201      	movs	r2, #1
 8002400:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8002402:	4b0e      	ldr	r3, [pc, #56]	; (800243c <SPI_WIFI_DelayUs+0x98>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a0f      	ldr	r2, [pc, #60]	; (8002444 <SPI_WIFI_DelayUs+0xa0>)
 8002408:	fba2 2303 	umull	r2, r3, r2, r3
 800240c:	0c9a      	lsrs	r2, r3, #18
 800240e:	4b0a      	ldr	r3, [pc, #40]	; (8002438 <SPI_WIFI_DelayUs+0x94>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	fbb2 f3f3 	udiv	r3, r2, r3
 8002416:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	fb02 f303 	mul.w	r3, r2, r3
 8002420:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8002422:	e002      	b.n	800242a <SPI_WIFI_DelayUs+0x86>
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	3b01      	subs	r3, #1
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1f9      	bne.n	8002424 <SPI_WIFI_DelayUs+0x80>
  return;
 8002430:	bf00      	nop
}
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20000694 	.word	0x20000694
 800243c:	2000018c 	.word	0x2000018c
 8002440:	10624dd3 	.word	0x10624dd3
 8002444:	431bde83 	.word	0x431bde83

08002448 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8002450:	4b06      	ldr	r3, [pc, #24]	; (800246c <HAL_SPI_RxCpltCallback+0x24>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d002      	beq.n	800245e <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8002458:	4b04      	ldr	r3, [pc, #16]	; (800246c <HAL_SPI_RxCpltCallback+0x24>)
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
  }
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000688 	.word	0x20000688

08002470 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_SPI_TxCpltCallback+0x24>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d002      	beq.n	8002486 <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8002480:	4b04      	ldr	r3, [pc, #16]	; (8002494 <HAL_SPI_TxCpltCallback+0x24>)
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
  }
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	2000068c 	.word	0x2000068c

08002498 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 800249c:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <SPI_WIFI_ISR+0x1c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d102      	bne.n	80024aa <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 80024a4:	4b03      	ldr	r3, [pc, #12]	; (80024b4 <SPI_WIFI_ISR+0x1c>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
   }
}
 80024aa:	bf00      	nop
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	20000690 	.word	0x20000690

080024b8 <inizialize>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void inizialize(struct sharedValues_t *sv){
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]

	sv->temperature_val1=0;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
	sv->temperature_val2=0;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	605a      	str	r2, [r3, #4]
	sv->humidity_val1=0;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f04f 0200 	mov.w	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
	sv->humidity_val2=0;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f04f 0200 	mov.w	r2, #0
 80024da:	60da      	str	r2, [r3, #12]
	sv->pressure_val1=0;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f04f 0200 	mov.w	r2, #0
 80024e2:	611a      	str	r2, [r3, #16]
	sv->pressure_val2=0;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f04f 0200 	mov.w	r2, #0
 80024ea:	615a      	str	r2, [r3, #20]
	sv->proximity=0;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	619a      	str	r2, [r3, #24]
	sv->dewpoint=0;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	61da      	str	r2, [r3, #28]


	sv->primo = osSemaphoreNew(1, 1, NULL);
 80024f8:	2200      	movs	r2, #0
 80024fa:	2101      	movs	r1, #1
 80024fc:	2001      	movs	r0, #1
 80024fe:	f00d fb43 	bl	800fb88 <osSemaphoreNew>
 8002502:	4602      	mov	r2, r0
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	621a      	str	r2, [r3, #32]
	sv->secondo = osSemaphoreNew(1, 1, NULL);
 8002508:	2200      	movs	r2, #0
 800250a:	2101      	movs	r1, #1
 800250c:	2001      	movs	r0, #1
 800250e:	f00d fb3b 	bl	800fb88 <osSemaphoreNew>
 8002512:	4602      	mov	r2, r0
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	625a      	str	r2, [r3, #36]	; 0x24


}
 8002518:	bf00      	nop
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <main>:
  * @retval int
  */


int main(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	   HAL_Init();
 8002524:	f007 fc47 	bl	8009db6 <HAL_Init>

	   /* Configure the system clock */
	   SystemClock_Config();
 8002528:	f000 f8ae 	bl	8002688 <SystemClock_Config>
	   /* Configure LED2 */
	   BSP_LED_Init(LED2);
 800252c:	2000      	movs	r0, #0
 800252e:	f006 ff0f 	bl	8009350 <BSP_LED_Init>

      /* Configure the User Button in GPIO Mode */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8002532:	2100      	movs	r1, #0
 8002534:	2000      	movs	r0, #0
 8002536:	f006 ff51 	bl	80093dc <BSP_PB_Init>

#if defined (TERMINAL_USE)
  /* Initialize all configured peripherals */
  hDiscoUart.Instance = DISCOVERY_COM1;
 800253a:	4b3d      	ldr	r3, [pc, #244]	; (8002630 <main+0x110>)
 800253c:	4a3d      	ldr	r2, [pc, #244]	; (8002634 <main+0x114>)
 800253e:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 8002540:	4b3b      	ldr	r3, [pc, #236]	; (8002630 <main+0x110>)
 8002542:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002546:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 8002548:	4b39      	ldr	r3, [pc, #228]	; (8002630 <main+0x110>)
 800254a:	2200      	movs	r2, #0
 800254c:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 800254e:	4b38      	ldr	r3, [pc, #224]	; (8002630 <main+0x110>)
 8002550:	2200      	movs	r2, #0
 8002552:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 8002554:	4b36      	ldr	r3, [pc, #216]	; (8002630 <main+0x110>)
 8002556:	2200      	movs	r2, #0
 8002558:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 800255a:	4b35      	ldr	r3, [pc, #212]	; (8002630 <main+0x110>)
 800255c:	220c      	movs	r2, #12
 800255e:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002560:	4b33      	ldr	r3, [pc, #204]	; (8002630 <main+0x110>)
 8002562:	2200      	movs	r2, #0
 8002564:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 8002566:	4b32      	ldr	r3, [pc, #200]	; (8002630 <main+0x110>)
 8002568:	2200      	movs	r2, #0
 800256a:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800256c:	4b30      	ldr	r3, [pc, #192]	; (8002630 <main+0x110>)
 800256e:	2200      	movs	r2, #0
 8002570:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002572:	4b2f      	ldr	r3, [pc, #188]	; (8002630 <main+0x110>)
 8002574:	2200      	movs	r2, #0
 8002576:	625a      	str	r2, [r3, #36]	; 0x24

  BSP_COM_Init(COM1, &hDiscoUart);
 8002578:	492d      	ldr	r1, [pc, #180]	; (8002630 <main+0x110>)
 800257a:	2000      	movs	r0, #0
 800257c:	f006 ff84 	bl	8009488 <BSP_COM_Init>
#endif /* TERMINAL_USE */

		MX_GPIO_Init();
 8002580:	f000 faa2 	bl	8002ac8 <MX_GPIO_Init>
		MX_DFSDM1_Init();
 8002584:	f000 f936 	bl	80027f4 <MX_DFSDM1_Init>
		MX_I2C2_Init();
 8002588:	f000 f96c 	bl	8002864 <MX_I2C2_Init>
		MX_QUADSPI_Init();
 800258c:	f000 f9aa 	bl	80028e4 <MX_QUADSPI_Init>
		MX_SPI3_Init();
 8002590:	f000 f9ce 	bl	8002930 <MX_SPI3_Init>
		MX_USART1_UART_Init();
 8002594:	f000 fa0a 	bl	80029ac <MX_USART1_UART_Init>
		MX_USART3_UART_Init();
 8002598:	f000 fa38 	bl	8002a0c <MX_USART3_UART_Init>
		MX_USB_OTG_FS_PCD_Init();
 800259c:	f000 fa66 	bl	8002a6c <MX_USB_OTG_FS_PCD_Init>
		BSP_TSENSOR_Init();
 80025a0:	f007 f98a 	bl	80098b8 <BSP_TSENSOR_Init>
		BSP_PSENSOR_Init();
 80025a4:	f007 f95a 	bl	800985c <BSP_PSENSOR_Init>
		BSP_HSENSOR_Init();
 80025a8:	f007 f92a 	bl	8009800 <BSP_HSENSOR_Init>
		VL53L0X_PROXIMITY_Init();
 80025ac:	f000 fc3c 	bl	8002e28 <VL53L0X_PROXIMITY_Init>


	  TERMOUT("****** WIFI Module in TCP Client mode demonstration ****** \n\n");
 80025b0:	4821      	ldr	r0, [pc, #132]	; (8002638 <main+0x118>)
 80025b2:	f010 fd1f 	bl	8012ff4 <puts>
	  TERMOUT("TCP Client Instructions :\n");
 80025b6:	4821      	ldr	r0, [pc, #132]	; (800263c <main+0x11c>)
 80025b8:	f010 fd1c 	bl	8012ff4 <puts>
	  TERMOUT("1- Make sure your Phone is connected to the same network that\n");
 80025bc:	4820      	ldr	r0, [pc, #128]	; (8002640 <main+0x120>)
 80025be:	f010 fd19 	bl	8012ff4 <puts>
	  TERMOUT("   you configured using the Configuration Access Point.\n");
 80025c2:	4820      	ldr	r0, [pc, #128]	; (8002644 <main+0x124>)
 80025c4:	f010 fd16 	bl	8012ff4 <puts>
	  TERMOUT("2- Create a server by using the android application TCP Server\n");
 80025c8:	481f      	ldr	r0, [pc, #124]	; (8002648 <main+0x128>)
 80025ca:	f010 fd13 	bl	8012ff4 <puts>
	  TERMOUT("   with port(8002).\n");
 80025ce:	481f      	ldr	r0, [pc, #124]	; (800264c <main+0x12c>)
 80025d0:	f010 fd10 	bl	8012ff4 <puts>
	  TERMOUT("3- Get the Network Name or IP Address of your Android from the step 2.\n\n");
 80025d4:	481e      	ldr	r0, [pc, #120]	; (8002650 <main+0x130>)
 80025d6:	f010 fd0d 	bl	8012ff4 <puts>


		    /* Init scheduler ----------------------------------------------------------------------------*/
	  osKernelInitialize();
 80025da:	f00d f997 	bl	800f90c <osKernelInitialize>


	  /* USER CODE BEGIN RTOS_THREADS */
	  //inizialize the structure
	  inizialize(&sharedValues);
 80025de:	481d      	ldr	r0, [pc, #116]	; (8002654 <main+0x134>)
 80025e0:	f7ff ff6a 	bl	80024b8 <inizialize>
	  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80025e4:	4a1c      	ldr	r2, [pc, #112]	; (8002658 <main+0x138>)
 80025e6:	2100      	movs	r1, #0
 80025e8:	481c      	ldr	r0, [pc, #112]	; (800265c <main+0x13c>)
 80025ea:	f00d f9f9 	bl	800f9e0 <osThreadNew>
 80025ee:	4602      	mov	r2, r0
 80025f0:	4b1b      	ldr	r3, [pc, #108]	; (8002660 <main+0x140>)
 80025f2:	601a      	str	r2, [r3, #0]
	  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80025f4:	4a1b      	ldr	r2, [pc, #108]	; (8002664 <main+0x144>)
 80025f6:	2100      	movs	r1, #0
 80025f8:	481b      	ldr	r0, [pc, #108]	; (8002668 <main+0x148>)
 80025fa:	f00d f9f1 	bl	800f9e0 <osThreadNew>
 80025fe:	4602      	mov	r2, r0
 8002600:	4b1a      	ldr	r3, [pc, #104]	; (800266c <main+0x14c>)
 8002602:	601a      	str	r2, [r3, #0]
	  proximityThreadHandle = osThreadNew(Proximity_Test, NULL, &proximityThread_attributes);
 8002604:	4a1a      	ldr	r2, [pc, #104]	; (8002670 <main+0x150>)
 8002606:	2100      	movs	r1, #0
 8002608:	481a      	ldr	r0, [pc, #104]	; (8002674 <main+0x154>)
 800260a:	f00d f9e9 	bl	800f9e0 <osThreadNew>
 800260e:	4602      	mov	r2, r0
 8002610:	4b19      	ldr	r3, [pc, #100]	; (8002678 <main+0x158>)
 8002612:	601a      	str	r2, [r3, #0]
	  dewpointTaskHandle = osThreadNew(StartDewpointTask, NULL, &dewpointTask_attributes);
 8002614:	4a19      	ldr	r2, [pc, #100]	; (800267c <main+0x15c>)
 8002616:	2100      	movs	r1, #0
 8002618:	4819      	ldr	r0, [pc, #100]	; (8002680 <main+0x160>)
 800261a:	f00d f9e1 	bl	800f9e0 <osThreadNew>
 800261e:	4602      	mov	r2, r0
 8002620:	4b18      	ldr	r3, [pc, #96]	; (8002684 <main+0x164>)
 8002622:	601a      	str	r2, [r3, #0]

	  /* USER CODE END RTOS_THREADS */

	  /* Start scheduler */
	  osKernelStart();
 8002624:	f00d f9a6 	bl	800f974 <osKernelStart>
 8002628:	2300      	movs	r3, #0


}
 800262a:	4618      	mov	r0, r3
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	2000403c 	.word	0x2000403c
 8002634:	40013800 	.word	0x40013800
 8002638:	08015a40 	.word	0x08015a40
 800263c:	08015a80 	.word	0x08015a80
 8002640:	08015a9c 	.word	0x08015a9c
 8002644:	08015adc 	.word	0x08015adc
 8002648:	08015b14 	.word	0x08015b14
 800264c:	08015b54 	.word	0x08015b54
 8002650:	08015b68 	.word	0x08015b68
 8002654:	200035a0 	.word	0x200035a0
 8002658:	08016680 	.word	0x08016680
 800265c:	08003301 	.word	0x08003301
 8002660:	200030c8 	.word	0x200030c8
 8002664:	080166a4 	.word	0x080166a4
 8002668:	08003595 	.word	0x08003595
 800266c:	200036b0 	.word	0x200036b0
 8002670:	080166c8 	.word	0x080166c8
 8002674:	08003609 	.word	0x08003609
 8002678:	200036ac 	.word	0x200036ac
 800267c:	0801665c 	.word	0x0801665c
 8002680:	0800372d 	.word	0x0800372d
 8002684:	200036b4 	.word	0x200036b4

08002688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b0b8      	sub	sp, #224	; 0xe0
 800268c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800268e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002692:	2244      	movs	r2, #68	; 0x44
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f010 fc30 	bl	8012efc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800269c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026ac:	463b      	mov	r3, r7
 80026ae:	2288      	movs	r2, #136	; 0x88
 80026b0:	2100      	movs	r1, #0
 80026b2:	4618      	mov	r0, r3
 80026b4:	f010 fc22 	bl	8012efc <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80026b8:	f009 fab0 	bl	800bc1c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80026bc:	4b42      	ldr	r3, [pc, #264]	; (80027c8 <SystemClock_Config+0x140>)
 80026be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c2:	4a41      	ldr	r2, [pc, #260]	; (80027c8 <SystemClock_Config+0x140>)
 80026c4:	f023 0318 	bic.w	r3, r3, #24
 80026c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80026cc:	2314      	movs	r3, #20
 80026ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80026d2:	2301      	movs	r3, #1
 80026d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80026d8:	2301      	movs	r3, #1
 80026da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80026e4:	2360      	movs	r3, #96	; 0x60
 80026e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026ea:	2302      	movs	r3, #2
 80026ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80026f0:	2301      	movs	r3, #1
 80026f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026f6:	2301      	movs	r3, #1
 80026f8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 80026fc:	2328      	movs	r3, #40	; 0x28
 80026fe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002702:	2307      	movs	r3, #7
 8002704:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002708:	2302      	movs	r3, #2
 800270a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800270e:	2302      	movs	r3, #2
 8002710:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002714:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002718:	4618      	mov	r0, r3
 800271a:	f009 fbbf 	bl	800be9c <HAL_RCC_OscConfig>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002724:	f001 f80c 	bl	8003740 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002728:	230f      	movs	r3, #15
 800272a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800272e:	2303      	movs	r3, #3
 8002730:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002734:	2300      	movs	r3, #0
 8002736:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800273a:	2300      	movs	r3, #0
 800273c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002740:	2300      	movs	r3, #0
 8002742:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002746:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800274a:	2104      	movs	r1, #4
 800274c:	4618      	mov	r0, r3
 800274e:	f009 ff8b 	bl	800c668 <HAL_RCC_ClockConfig>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002758:	f000 fff2 	bl	8003740 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 800275c:	4b1b      	ldr	r3, [pc, #108]	; (80027cc <SystemClock_Config+0x144>)
 800275e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_DFSDM1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002760:	2300      	movs	r3, #0
 8002762:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002764:	2300      	movs	r3, #0
 8002766:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002768:	2300      	movs	r3, #0
 800276a:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800276c:	2300      	movs	r3, #0
 800276e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002772:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002776:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002778:	2301      	movs	r3, #1
 800277a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800277c:	2301      	movs	r3, #1
 800277e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002780:	2318      	movs	r3, #24
 8002782:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002784:	2307      	movs	r3, #7
 8002786:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002788:	2302      	movs	r3, #2
 800278a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800278c:	2302      	movs	r3, #2
 800278e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002790:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002794:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002796:	463b      	mov	r3, r7
 8002798:	4618      	mov	r0, r3
 800279a:	f00a f969 	bl	800ca70 <HAL_RCCEx_PeriphCLKConfig>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <SystemClock_Config+0x120>
  {
    Error_Handler();
 80027a4:	f000 ffcc 	bl	8003740 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80027a8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80027ac:	f009 fa54 	bl	800bc58 <HAL_PWREx_ControlVoltageScaling>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <SystemClock_Config+0x132>
  {
    Error_Handler();
 80027b6:	f000 ffc3 	bl	8003740 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80027ba:	f00a fc3f 	bl	800d03c <HAL_RCCEx_EnableMSIPLLMode>
}
 80027be:	bf00      	nop
 80027c0:	37e0      	adds	r7, #224	; 0xe0
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	40021000 	.word	0x40021000
 80027cc:	00012085 	.word	0x00012085

080027d0 <__io_putchar>:
  * @brief  Retargets the C library TERMOUT function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 80027d8:	1d39      	adds	r1, r7, #4
 80027da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027de:	2201      	movs	r2, #1
 80027e0:	4803      	ldr	r0, [pc, #12]	; (80027f0 <__io_putchar+0x20>)
 80027e2:	f00c f97c 	bl	800eade <HAL_UART_Transmit>

  return ch;
 80027e6:	687b      	ldr	r3, [r7, #4]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	2000403c 	.word	0x2000403c

080027f4 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 80027f8:	4b18      	ldr	r3, [pc, #96]	; (800285c <MX_DFSDM1_Init+0x68>)
 80027fa:	4a19      	ldr	r2, [pc, #100]	; (8002860 <MX_DFSDM1_Init+0x6c>)
 80027fc:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 80027fe:	4b17      	ldr	r3, [pc, #92]	; (800285c <MX_DFSDM1_Init+0x68>)
 8002800:	2201      	movs	r2, #1
 8002802:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8002804:	4b15      	ldr	r3, [pc, #84]	; (800285c <MX_DFSDM1_Init+0x68>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800280a:	4b14      	ldr	r3, [pc, #80]	; (800285c <MX_DFSDM1_Init+0x68>)
 800280c:	2202      	movs	r2, #2
 800280e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8002810:	4b12      	ldr	r3, [pc, #72]	; (800285c <MX_DFSDM1_Init+0x68>)
 8002812:	2200      	movs	r2, #0
 8002814:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8002816:	4b11      	ldr	r3, [pc, #68]	; (800285c <MX_DFSDM1_Init+0x68>)
 8002818:	2200      	movs	r2, #0
 800281a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800281c:	4b0f      	ldr	r3, [pc, #60]	; (800285c <MX_DFSDM1_Init+0x68>)
 800281e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002822:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8002824:	4b0d      	ldr	r3, [pc, #52]	; (800285c <MX_DFSDM1_Init+0x68>)
 8002826:	2200      	movs	r2, #0
 8002828:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800282a:	4b0c      	ldr	r3, [pc, #48]	; (800285c <MX_DFSDM1_Init+0x68>)
 800282c:	2204      	movs	r2, #4
 800282e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8002830:	4b0a      	ldr	r3, [pc, #40]	; (800285c <MX_DFSDM1_Init+0x68>)
 8002832:	2200      	movs	r2, #0
 8002834:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8002836:	4b09      	ldr	r3, [pc, #36]	; (800285c <MX_DFSDM1_Init+0x68>)
 8002838:	2201      	movs	r2, #1
 800283a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 800283c:	4b07      	ldr	r3, [pc, #28]	; (800285c <MX_DFSDM1_Init+0x68>)
 800283e:	2200      	movs	r2, #0
 8002840:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8002842:	4b06      	ldr	r3, [pc, #24]	; (800285c <MX_DFSDM1_Init+0x68>)
 8002844:	2200      	movs	r2, #0
 8002846:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8002848:	4804      	ldr	r0, [pc, #16]	; (800285c <MX_DFSDM1_Init+0x68>)
 800284a:	f007 fc5d 	bl	800a108 <HAL_DFSDM_ChannelInit>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8002854:	f000 ff74 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8002858:	bf00      	nop
 800285a:	bd80      	pop	{r7, pc}
 800285c:	20003090 	.word	0x20003090
 8002860:	40016020 	.word	0x40016020

08002864 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002868:	4b1b      	ldr	r3, [pc, #108]	; (80028d8 <MX_I2C2_Init+0x74>)
 800286a:	4a1c      	ldr	r2, [pc, #112]	; (80028dc <MX_I2C2_Init+0x78>)
 800286c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 800286e:	4b1a      	ldr	r3, [pc, #104]	; (80028d8 <MX_I2C2_Init+0x74>)
 8002870:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <MX_I2C2_Init+0x7c>)
 8002872:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002874:	4b18      	ldr	r3, [pc, #96]	; (80028d8 <MX_I2C2_Init+0x74>)
 8002876:	2200      	movs	r2, #0
 8002878:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800287a:	4b17      	ldr	r3, [pc, #92]	; (80028d8 <MX_I2C2_Init+0x74>)
 800287c:	2201      	movs	r2, #1
 800287e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002880:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <MX_I2C2_Init+0x74>)
 8002882:	2200      	movs	r2, #0
 8002884:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002886:	4b14      	ldr	r3, [pc, #80]	; (80028d8 <MX_I2C2_Init+0x74>)
 8002888:	2200      	movs	r2, #0
 800288a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800288c:	4b12      	ldr	r3, [pc, #72]	; (80028d8 <MX_I2C2_Init+0x74>)
 800288e:	2200      	movs	r2, #0
 8002890:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002892:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <MX_I2C2_Init+0x74>)
 8002894:	2200      	movs	r2, #0
 8002896:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002898:	4b0f      	ldr	r3, [pc, #60]	; (80028d8 <MX_I2C2_Init+0x74>)
 800289a:	2200      	movs	r2, #0
 800289c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800289e:	480e      	ldr	r0, [pc, #56]	; (80028d8 <MX_I2C2_Init+0x74>)
 80028a0:	f008 f87e 	bl	800a9a0 <HAL_I2C_Init>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80028aa:	f000 ff49 	bl	8003740 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80028ae:	2100      	movs	r1, #0
 80028b0:	4809      	ldr	r0, [pc, #36]	; (80028d8 <MX_I2C2_Init+0x74>)
 80028b2:	f008 ffd3 	bl	800b85c <HAL_I2CEx_ConfigAnalogFilter>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80028bc:	f000 ff40 	bl	8003740 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80028c0:	2100      	movs	r1, #0
 80028c2:	4805      	ldr	r0, [pc, #20]	; (80028d8 <MX_I2C2_Init+0x74>)
 80028c4:	f009 f815 	bl	800b8f2 <HAL_I2CEx_ConfigDigitalFilter>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80028ce:	f000 ff37 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20003554 	.word	0x20003554
 80028dc:	40005800 	.word	0x40005800
 80028e0:	10909cec 	.word	0x10909cec

080028e4 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80028e8:	4b0f      	ldr	r3, [pc, #60]	; (8002928 <MX_QUADSPI_Init+0x44>)
 80028ea:	4a10      	ldr	r2, [pc, #64]	; (800292c <MX_QUADSPI_Init+0x48>)
 80028ec:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 80028ee:	4b0e      	ldr	r3, [pc, #56]	; (8002928 <MX_QUADSPI_Init+0x44>)
 80028f0:	22ff      	movs	r2, #255	; 0xff
 80028f2:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80028f4:	4b0c      	ldr	r3, [pc, #48]	; (8002928 <MX_QUADSPI_Init+0x44>)
 80028f6:	2201      	movs	r2, #1
 80028f8:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80028fa:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <MX_QUADSPI_Init+0x44>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8002900:	4b09      	ldr	r3, [pc, #36]	; (8002928 <MX_QUADSPI_Init+0x44>)
 8002902:	2201      	movs	r2, #1
 8002904:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002906:	4b08      	ldr	r3, [pc, #32]	; (8002928 <MX_QUADSPI_Init+0x44>)
 8002908:	2200      	movs	r2, #0
 800290a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800290c:	4b06      	ldr	r3, [pc, #24]	; (8002928 <MX_QUADSPI_Init+0x44>)
 800290e:	2200      	movs	r2, #0
 8002910:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002912:	4805      	ldr	r0, [pc, #20]	; (8002928 <MX_QUADSPI_Init+0x44>)
 8002914:	f009 fa06 	bl	800bd24 <HAL_QSPI_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 800291e:	f000 ff0f 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	200036b8 	.word	0x200036b8
 800292c:	a0001000 	.word	0xa0001000

08002930 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002934:	4b1b      	ldr	r3, [pc, #108]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002936:	4a1c      	ldr	r2, [pc, #112]	; (80029a8 <MX_SPI3_Init+0x78>)
 8002938:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800293a:	4b1a      	ldr	r3, [pc, #104]	; (80029a4 <MX_SPI3_Init+0x74>)
 800293c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002940:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002942:	4b18      	ldr	r3, [pc, #96]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002944:	2200      	movs	r2, #0
 8002946:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002948:	4b16      	ldr	r3, [pc, #88]	; (80029a4 <MX_SPI3_Init+0x74>)
 800294a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800294e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002950:	4b14      	ldr	r3, [pc, #80]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002952:	2200      	movs	r2, #0
 8002954:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002956:	4b13      	ldr	r3, [pc, #76]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002958:	2200      	movs	r2, #0
 800295a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800295c:	4b11      	ldr	r3, [pc, #68]	; (80029a4 <MX_SPI3_Init+0x74>)
 800295e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002962:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002964:	4b0f      	ldr	r3, [pc, #60]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002966:	2200      	movs	r2, #0
 8002968:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800296a:	4b0e      	ldr	r3, [pc, #56]	; (80029a4 <MX_SPI3_Init+0x74>)
 800296c:	2200      	movs	r2, #0
 800296e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002970:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002972:	2200      	movs	r2, #0
 8002974:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002976:	4b0b      	ldr	r3, [pc, #44]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002978:	2200      	movs	r2, #0
 800297a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800297c:	4b09      	ldr	r3, [pc, #36]	; (80029a4 <MX_SPI3_Init+0x74>)
 800297e:	2207      	movs	r2, #7
 8002980:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002982:	4b08      	ldr	r3, [pc, #32]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002984:	2200      	movs	r2, #0
 8002986:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002988:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <MX_SPI3_Init+0x74>)
 800298a:	2208      	movs	r2, #8
 800298c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800298e:	4805      	ldr	r0, [pc, #20]	; (80029a4 <MX_SPI3_Init+0x74>)
 8002990:	f00a fd2e 	bl	800d3f0 <HAL_SPI_Init>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800299a:	f000 fed1 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800299e:	bf00      	nop
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	200035c8 	.word	0x200035c8
 80029a8:	40003c00 	.word	0x40003c00

080029ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029b0:	4b14      	ldr	r3, [pc, #80]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029b2:	4a15      	ldr	r2, [pc, #84]	; (8002a08 <MX_USART1_UART_Init+0x5c>)
 80029b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029b6:	4b13      	ldr	r3, [pc, #76]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029be:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029c4:	4b0f      	ldr	r3, [pc, #60]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029ca:	4b0e      	ldr	r3, [pc, #56]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029d0:	4b0c      	ldr	r3, [pc, #48]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029d2:	220c      	movs	r2, #12
 80029d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029d6:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029d8:	2200      	movs	r2, #0
 80029da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029dc:	4b09      	ldr	r3, [pc, #36]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029de:	2200      	movs	r2, #0
 80029e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029e2:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029e8:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029ee:	4805      	ldr	r0, [pc, #20]	; (8002a04 <MX_USART1_UART_Init+0x58>)
 80029f0:	f00c f827 	bl	800ea42 <HAL_UART_Init>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80029fa:	f000 fea1 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	2000362c 	.word	0x2000362c
 8002a08:	40013800 	.word	0x40013800

08002a0c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002a10:	4b14      	ldr	r3, [pc, #80]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a12:	4a15      	ldr	r2, [pc, #84]	; (8002a68 <MX_USART3_UART_Init+0x5c>)
 8002a14:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002a16:	4b13      	ldr	r3, [pc, #76]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a1c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002a1e:	4b11      	ldr	r3, [pc, #68]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002a24:	4b0f      	ldr	r3, [pc, #60]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002a2a:	4b0e      	ldr	r3, [pc, #56]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002a30:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a32:	220c      	movs	r2, #12
 8002a34:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a36:	4b0b      	ldr	r3, [pc, #44]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a3c:	4b09      	ldr	r3, [pc, #36]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a42:	4b08      	ldr	r3, [pc, #32]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a48:	4b06      	ldr	r3, [pc, #24]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002a4e:	4805      	ldr	r0, [pc, #20]	; (8002a64 <MX_USART3_UART_Init+0x58>)
 8002a50:	f00b fff7 	bl	800ea42 <HAL_UART_Init>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002a5a:	f000 fe71 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	200030cc 	.word	0x200030cc
 8002a68:	40004800 	.word	0x40004800

08002a6c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002a70:	4b14      	ldr	r3, [pc, #80]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a72:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002a76:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002a78:	4b12      	ldr	r3, [pc, #72]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a7a:	2206      	movs	r2, #6
 8002a7c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002a7e:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a80:	2202      	movs	r2, #2
 8002a82:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002a84:	4b0f      	ldr	r3, [pc, #60]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a86:	2202      	movs	r2, #2
 8002a88:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8002a8a:	4b0e      	ldr	r3, [pc, #56]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002a90:	4b0c      	ldr	r3, [pc, #48]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002a96:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8002a9c:	4b09      	ldr	r3, [pc, #36]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002aa2:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8002aa8:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002aae:	4805      	ldr	r0, [pc, #20]	; (8002ac4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ab0:	f008 ff6b 	bl	800b98a <HAL_PCD_Init>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002aba:	f000 fe41 	bl	8003740 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002abe:	bf00      	nop
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	2000314c 	.word	0x2000314c

08002ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b08a      	sub	sp, #40	; 0x28
 8002acc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ace:	f107 0314 	add.w	r3, r7, #20
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	605a      	str	r2, [r3, #4]
 8002ad8:	609a      	str	r2, [r3, #8]
 8002ada:	60da      	str	r2, [r3, #12]
 8002adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ade:	4bba      	ldr	r3, [pc, #744]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae2:	4ab9      	ldr	r2, [pc, #740]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002ae4:	f043 0310 	orr.w	r3, r3, #16
 8002ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aea:	4bb7      	ldr	r3, [pc, #732]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aee:	f003 0310 	and.w	r3, r3, #16
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af6:	4bb4      	ldr	r3, [pc, #720]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	4ab3      	ldr	r2, [pc, #716]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b02:	4bb1      	ldr	r3, [pc, #708]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b0e:	4bae      	ldr	r3, [pc, #696]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b12:	4aad      	ldr	r2, [pc, #692]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b1a:	4bab      	ldr	r3, [pc, #684]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	60bb      	str	r3, [r7, #8]
 8002b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b26:	4ba8      	ldr	r3, [pc, #672]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2a:	4aa7      	ldr	r2, [pc, #668]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b2c:	f043 0302 	orr.w	r3, r3, #2
 8002b30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b32:	4ba5      	ldr	r3, [pc, #660]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b3e:	4ba2      	ldr	r3, [pc, #648]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b42:	4aa1      	ldr	r2, [pc, #644]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b44:	f043 0308 	orr.w	r3, r3, #8
 8002b48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b4a:	4b9f      	ldr	r3, [pc, #636]	; (8002dc8 <MX_GPIO_Init+0x300>)
 8002b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	603b      	str	r3, [r7, #0]
 8002b54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8002b56:	2200      	movs	r2, #0
 8002b58:	f44f 718a 	mov.w	r1, #276	; 0x114
 8002b5c:	489b      	ldr	r0, [pc, #620]	; (8002dcc <MX_GPIO_Init+0x304>)
 8002b5e:	f007 fed5 	bl	800a90c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8002b62:	2200      	movs	r2, #0
 8002b64:	f248 1104 	movw	r1, #33028	; 0x8104
 8002b68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b6c:	f007 fece 	bl	800a90c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8002b70:	2200      	movs	r2, #0
 8002b72:	f24f 0114 	movw	r1, #61460	; 0xf014
 8002b76:	4896      	ldr	r0, [pc, #600]	; (8002dd0 <MX_GPIO_Init+0x308>)
 8002b78:	f007 fec8 	bl	800a90c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f241 0181 	movw	r1, #4225	; 0x1081
 8002b82:	4894      	ldr	r0, [pc, #592]	; (8002dd4 <MX_GPIO_Init+0x30c>)
 8002b84:	f007 fec2 	bl	800a90c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b8e:	4891      	ldr	r0, [pc, #580]	; (8002dd4 <MX_GPIO_Init+0x30c>)
 8002b90:	f007 febc 	bl	800a90c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8002b94:	2200      	movs	r2, #0
 8002b96:	f44f 7110 	mov.w	r1, #576	; 0x240
 8002b9a:	488f      	ldr	r0, [pc, #572]	; (8002dd8 <MX_GPIO_Init+0x310>)
 8002b9c:	f007 feb6 	bl	800a90c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	2120      	movs	r1, #32
 8002ba4:	488a      	ldr	r0, [pc, #552]	; (8002dd0 <MX_GPIO_Init+0x308>)
 8002ba6:	f007 feb1 	bl	800a90c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8002baa:	2201      	movs	r2, #1
 8002bac:	2101      	movs	r1, #1
 8002bae:	4887      	ldr	r0, [pc, #540]	; (8002dcc <MX_GPIO_Init+0x304>)
 8002bb0:	f007 feac 	bl	800a90c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8002bb4:	f240 1315 	movw	r3, #277	; 0x115
 8002bb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bc6:	f107 0314 	add.w	r3, r7, #20
 8002bca:	4619      	mov	r1, r3
 8002bcc:	487f      	ldr	r0, [pc, #508]	; (8002dcc <MX_GPIO_Init+0x304>)
 8002bce:	f007 fbe9 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8002bd2:	236a      	movs	r3, #106	; 0x6a
 8002bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002bd6:	4b81      	ldr	r3, [pc, #516]	; (8002ddc <MX_GPIO_Init+0x314>)
 8002bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bde:	f107 0314 	add.w	r3, r7, #20
 8002be2:	4619      	mov	r1, r3
 8002be4:	4879      	ldr	r0, [pc, #484]	; (8002dcc <MX_GPIO_Init+0x304>)
 8002be6:	f007 fbdd 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8002bea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002bf0:	4b7b      	ldr	r3, [pc, #492]	; (8002de0 <MX_GPIO_Init+0x318>)
 8002bf2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8002bf8:	f107 0314 	add.w	r3, r7, #20
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4876      	ldr	r0, [pc, #472]	; (8002dd8 <MX_GPIO_Init+0x310>)
 8002c00:	f007 fbd0 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8002c04:	233f      	movs	r3, #63	; 0x3f
 8002c06:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002c08:	230b      	movs	r3, #11
 8002c0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c10:	f107 0314 	add.w	r3, r7, #20
 8002c14:	4619      	mov	r1, r3
 8002c16:	4870      	ldr	r0, [pc, #448]	; (8002dd8 <MX_GPIO_Init+0x310>)
 8002c18:	f007 fbc4 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c20:	2302      	movs	r3, #2
 8002c22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002c2c:	2308      	movs	r3, #8
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c30:	f107 0314 	add.w	r3, r7, #20
 8002c34:	4619      	mov	r1, r3
 8002c36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c3a:	f007 fbb3 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8002c3e:	f248 1304 	movw	r3, #33028	; 0x8104
 8002c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c44:	2301      	movs	r3, #1
 8002c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	4619      	mov	r1, r3
 8002c56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c5a:	f007 fba3 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8002c5e:	2308      	movs	r3, #8
 8002c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c62:	2302      	movs	r3, #2
 8002c64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8002c72:	f107 0314 	add.w	r3, r7, #20
 8002c76:	4619      	mov	r1, r3
 8002c78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c7c:	f007 fb92 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8002c80:	2310      	movs	r3, #16
 8002c82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002c84:	230b      	movs	r3, #11
 8002c86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8002c8c:	f107 0314 	add.w	r3, r7, #20
 8002c90:	4619      	mov	r1, r3
 8002c92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c96:	f007 fb85 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8002c9a:	23e0      	movs	r3, #224	; 0xe0
 8002c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002caa:	2305      	movs	r3, #5
 8002cac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cae:	f107 0314 	add.w	r3, r7, #20
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cb8:	f007 fb74 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002cc0:	4b46      	ldr	r3, [pc, #280]	; (8002ddc <MX_GPIO_Init+0x314>)
 8002cc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8002cc8:	f107 0314 	add.w	r3, r7, #20
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4840      	ldr	r0, [pc, #256]	; (8002dd0 <MX_GPIO_Init+0x308>)
 8002cd0:	f007 fb68 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002cd8:	230b      	movs	r3, #11
 8002cda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8002ce0:	f107 0314 	add.w	r3, r7, #20
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	483a      	ldr	r0, [pc, #232]	; (8002dd0 <MX_GPIO_Init+0x308>)
 8002ce8:	f007 fb5c 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8002cec:	f24f 0334 	movw	r3, #61492	; 0xf034
 8002cf0:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cfe:	f107 0314 	add.w	r3, r7, #20
 8002d02:	4619      	mov	r1, r3
 8002d04:	4832      	ldr	r0, [pc, #200]	; (8002dd0 <MX_GPIO_Init+0x308>)
 8002d06:	f007 fb4d 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8002d0a:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8002d0e:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d10:	4b32      	ldr	r3, [pc, #200]	; (8002ddc <MX_GPIO_Init+0x314>)
 8002d12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d18:	f107 0314 	add.w	r3, r7, #20
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	482d      	ldr	r0, [pc, #180]	; (8002dd4 <MX_GPIO_Init+0x30c>)
 8002d20:	f007 fb40 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8002d24:	f243 0381 	movw	r3, #12417	; 0x3081
 8002d28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d32:	2300      	movs	r3, #0
 8002d34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d36:	f107 0314 	add.w	r3, r7, #20
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	4825      	ldr	r0, [pc, #148]	; (8002dd4 <MX_GPIO_Init+0x30c>)
 8002d3e:	f007 fb31 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8002d42:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002d46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d50:	2300      	movs	r3, #0
 8002d52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d54:	f107 0314 	add.w	r3, r7, #20
 8002d58:	4619      	mov	r1, r3
 8002d5a:	481f      	ldr	r0, [pc, #124]	; (8002dd8 <MX_GPIO_Init+0x310>)
 8002d5c:	f007 fb22 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8002d60:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d66:	4b1d      	ldr	r3, [pc, #116]	; (8002ddc <MX_GPIO_Init+0x314>)
 8002d68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d6e:	f107 0314 	add.w	r3, r7, #20
 8002d72:	4619      	mov	r1, r3
 8002d74:	4818      	ldr	r0, [pc, #96]	; (8002dd8 <MX_GPIO_Init+0x310>)
 8002d76:	f007 fb15 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d7e:	2302      	movs	r3, #2
 8002d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d82:	2300      	movs	r3, #0
 8002d84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d86:	2303      	movs	r3, #3
 8002d88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d8a:	2305      	movs	r3, #5
 8002d8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8002d8e:	f107 0314 	add.w	r3, r7, #20
 8002d92:	4619      	mov	r1, r3
 8002d94:	480f      	ldr	r0, [pc, #60]	; (8002dd4 <MX_GPIO_Init+0x30c>)
 8002d96:	f007 fb05 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8002d9a:	2378      	movs	r3, #120	; 0x78
 8002d9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9e:	2302      	movs	r3, #2
 8002da0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da6:	2303      	movs	r3, #3
 8002da8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002daa:	2307      	movs	r3, #7
 8002dac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dae:	f107 0314 	add.w	r3, r7, #20
 8002db2:	4619      	mov	r1, r3
 8002db4:	4807      	ldr	r0, [pc, #28]	; (8002dd4 <MX_GPIO_Init+0x30c>)
 8002db6:	f007 faf5 	bl	800a3a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8002dba:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dc0:	2312      	movs	r3, #18
 8002dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e00d      	b.n	8002de4 <MX_GPIO_Init+0x31c>
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	48001000 	.word	0x48001000
 8002dd0:	48000400 	.word	0x48000400
 8002dd4:	48000c00 	.word	0x48000c00
 8002dd8:	48000800 	.word	0x48000800
 8002ddc:	10110000 	.word	0x10110000
 8002de0:	10210000 	.word	0x10210000
 8002de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de6:	2303      	movs	r3, #3
 8002de8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dea:	2304      	movs	r3, #4
 8002dec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dee:	f107 0314 	add.w	r3, r7, #20
 8002df2:	4619      	mov	r1, r3
 8002df4:	480b      	ldr	r0, [pc, #44]	; (8002e24 <MX_GPIO_Init+0x35c>)
 8002df6:	f007 fad5 	bl	800a3a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	2017      	movs	r0, #23
 8002e00:	f007 f94b 	bl	800a09a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e04:	2017      	movs	r0, #23
 8002e06:	f007 f964 	bl	800a0d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	2028      	movs	r0, #40	; 0x28
 8002e10:	f007 f943 	bl	800a09a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e14:	2028      	movs	r0, #40	; 0x28
 8002e16:	f007 f95c 	bl	800a0d2 <HAL_NVIC_EnableIRQ>

}
 8002e1a:	bf00      	nop
 8002e1c:	3728      	adds	r7, #40	; 0x28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	48000400 	.word	0x48000400

08002e28 <VL53L0X_PROXIMITY_Init>:
/* USER CODE END 4 */



static void VL53L0X_PROXIMITY_Init(void)
{
 8002e28:	b590      	push	{r4, r7, lr}
 8002e2a:	b0f9      	sub	sp, #484	; 0x1e4
 8002e2c:	af5e      	add	r7, sp, #376	; 0x178
  uint16_t vl53l0x_id = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;

  /* Initialize IO interface */
  SENSOR_IO_Init();
 8002e34:	f006 fc84 	bl	8009740 <SENSOR_IO_Init>
  VL53L0X_PROXIMITY_MspInit();
 8002e38:	f000 f85e 	bl	8002ef8 <VL53L0X_PROXIMITY_MspInit>

  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 8002e3c:	463b      	mov	r3, r7
 8002e3e:	2263      	movs	r2, #99	; 0x63
 8002e40:	2100      	movs	r1, #0
 8002e42:	4618      	mov	r0, r3
 8002e44:	f010 f85a 	bl	8012efc <memset>

  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&Dev, &VL53L0X_DeviceInfo))
 8002e48:	463b      	mov	r3, r7
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	481e      	ldr	r0, [pc, #120]	; (8002ec8 <VL53L0X_PROXIMITY_Init+0xa0>)
 8002e4e:	f001 f821 	bl	8003e94 <VL53L0X_GetDeviceInfo>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d12f      	bne.n	8002eb8 <VL53L0X_PROXIMITY_Init+0x90>
  {
    if (VL53L0X_ERROR_NONE == VL53L0X_RdWord(&Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, (uint16_t *) &vl53l0x_id))
 8002e58:	f107 0366 	add.w	r3, r7, #102	; 0x66
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	21c0      	movs	r1, #192	; 0xc0
 8002e60:	4819      	ldr	r0, [pc, #100]	; (8002ec8 <VL53L0X_PROXIMITY_Init+0xa0>)
 8002e62:	f005 ff69 	bl	8008d38 <VL53L0X_RdWord>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d121      	bne.n	8002eb0 <VL53L0X_PROXIMITY_Init+0x88>
    {
      if (vl53l0x_id == VL53L0X_ID)
 8002e6c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002e70:	f64e 62aa 	movw	r2, #61098	; 0xeeaa
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d122      	bne.n	8002ebe <VL53L0X_PROXIMITY_Init+0x96>
      {
        if (VL53L0X_ERROR_NONE == VL53L0X_DataInit(&Dev))
 8002e78:	4813      	ldr	r0, [pc, #76]	; (8002ec8 <VL53L0X_PROXIMITY_Init+0xa0>)
 8002e7a:	f001 f831 	bl	8003ee0 <VL53L0X_DataInit>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d111      	bne.n	8002ea8 <VL53L0X_PROXIMITY_Init+0x80>
        {
          Dev.Present = 1;
 8002e84:	4b10      	ldr	r3, [pc, #64]	; (8002ec8 <VL53L0X_PROXIMITY_Init+0xa0>)
 8002e86:	2201      	movs	r2, #1
 8002e88:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
          SetupSingleShot(Dev);
 8002e8c:	4c0e      	ldr	r4, [pc, #56]	; (8002ec8 <VL53L0X_PROXIMITY_Init+0xa0>)
 8002e8e:	4668      	mov	r0, sp
 8002e90:	f104 0310 	add.w	r3, r4, #16
 8002e94:	f44f 72bc 	mov.w	r2, #376	; 0x178
 8002e98:	4619      	mov	r1, r3
 8002e9a:	f010 f824 	bl	8012ee6 <memcpy>
 8002e9e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ea2:	f006 f84f 	bl	8008f44 <SetupSingleShot>
  }
  else
  {
    printf("VL53L0X Time of Flight Failed to get infos!\n");
  }
}
 8002ea6:	e00a      	b.n	8002ebe <VL53L0X_PROXIMITY_Init+0x96>
          printf("VL53L0X Time of Flight Failed to send its ID!\n");
 8002ea8:	4808      	ldr	r0, [pc, #32]	; (8002ecc <VL53L0X_PROXIMITY_Init+0xa4>)
 8002eaa:	f010 f8a3 	bl	8012ff4 <puts>
}
 8002eae:	e006      	b.n	8002ebe <VL53L0X_PROXIMITY_Init+0x96>
      printf("VL53L0X Time of Flight Failed to Initialize!\n");
 8002eb0:	4807      	ldr	r0, [pc, #28]	; (8002ed0 <VL53L0X_PROXIMITY_Init+0xa8>)
 8002eb2:	f010 f89f 	bl	8012ff4 <puts>
}
 8002eb6:	e002      	b.n	8002ebe <VL53L0X_PROXIMITY_Init+0x96>
    printf("VL53L0X Time of Flight Failed to get infos!\n");
 8002eb8:	4806      	ldr	r0, [pc, #24]	; (8002ed4 <VL53L0X_PROXIMITY_Init+0xac>)
 8002eba:	f010 f89b 	bl	8012ff4 <puts>
}
 8002ebe:	bf00      	nop
 8002ec0:	376c      	adds	r7, #108	; 0x6c
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd90      	pop	{r4, r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000004 	.word	0x20000004
 8002ecc:	08015bb0 	.word	0x08015bb0
 8002ed0:	08015be0 	.word	0x08015be0
 8002ed4:	08015c10 	.word	0x08015c10

08002ed8 <VL53L0X_PROXIMITY_GetDistance>:
/**
  * @brief  Get distance from VL53L0X proximity sensor.
  * @retval Distance in mm
  */
static uint16_t VL53L0X_PROXIMITY_GetDistance(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
  VL53L0X_RangingMeasurementData_t RangingMeasurementData;

  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 8002ede:	1d3b      	adds	r3, r7, #4
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4804      	ldr	r0, [pc, #16]	; (8002ef4 <VL53L0X_PROXIMITY_GetDistance+0x1c>)
 8002ee4:	f002 fa62 	bl	80053ac <VL53L0X_PerformSingleRangingMeasurement>

  return RangingMeasurementData.RangeMilliMeter;
 8002ee8:	89bb      	ldrh	r3, [r7, #12]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3720      	adds	r7, #32
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	20000004 	.word	0x20000004

08002ef8 <VL53L0X_PROXIMITY_MspInit>:

static void VL53L0X_PROXIMITY_MspInit(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 8002efe:	2340      	movs	r3, #64	; 0x40
 8002f00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f02:	2301      	movs	r3, #1
 8002f04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f06:	2301      	movs	r3, #1
 8002f08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8002f0e:	1d3b      	adds	r3, r7, #4
 8002f10:	4619      	mov	r1, r3
 8002f12:	4808      	ldr	r0, [pc, #32]	; (8002f34 <VL53L0X_PROXIMITY_MspInit+0x3c>)
 8002f14:	f007 fa46 	bl	800a3a4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_SET);
 8002f18:	2201      	movs	r2, #1
 8002f1a:	2140      	movs	r1, #64	; 0x40
 8002f1c:	4805      	ldr	r0, [pc, #20]	; (8002f34 <VL53L0X_PROXIMITY_MspInit+0x3c>)
 8002f1e:	f007 fcf5 	bl	800a90c <HAL_GPIO_WritePin>

  HAL_Delay(1000);
 8002f22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f26:	f006 ffbb 	bl	8009ea0 <HAL_Delay>
}
 8002f2a:	bf00      	nop
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	48000800 	.word	0x48000800

08002f38 <controlla_valori_telefono>:
  * @brief  Function implementing the defaultTask thread.
  * @param  argument: Not used
  * @retval None
  */

void controlla_valori_telefono(struct sharedValues_t *sv){
 8002f38:	b5b0      	push	{r4, r5, r7, lr}
 8002f3a:	b0a2      	sub	sp, #136	; 0x88
 8002f3c:	af04      	add	r7, sp, #16
 8002f3e:	6078      	str	r0, [r7, #4]

	uint8_t TxData[] = "STM32 : Hello!\n";
 8002f40:	4b5b      	ldr	r3, [pc, #364]	; (80030b0 <controlla_valori_telefono+0x178>)
 8002f42:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8002f46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			int32_t ret;
			uint16_t Datalen;
			uint8_t  MAC_Addr[6];
			uint8_t  IP_Addr[4];
			char msg[30] = "";
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	60da      	str	r2, [r3, #12]
 8002f5e:	611a      	str	r2, [r3, #16]
 8002f60:	615a      	str	r2, [r3, #20]
 8002f62:	831a      	strh	r2, [r3, #24]

			int32_t Socket = -1;
 8002f64:	f04f 33ff 	mov.w	r3, #4294967295
 8002f68:	673b      	str	r3, [r7, #112]	; 0x70

			int16_t Trials = CONNECTION_TRIAL_MAX;
 8002f6a:	230a      	movs	r3, #10
 8002f6c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
			char text[30];

			/*Initialize  WIFI module */
			  if(WIFI_Init() ==  WIFI_STATUS_OK)
 8002f70:	f006 f8c6 	bl	8009100 <WIFI_Init>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f040 80b8 	bne.w	80030ec <controlla_valori_telefono+0x1b4>
			  {
				TERMOUT("> WIFI Module Initialized.\n");
 8002f7c:	484d      	ldr	r0, [pc, #308]	; (80030b4 <controlla_valori_telefono+0x17c>)
 8002f7e:	f010 f839 	bl	8012ff4 <puts>
				if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 8002f82:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002f86:	4618      	mov	r0, r3
 8002f88:	f006 f908 	bl	800919c <WIFI_GetMAC_Address>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d118      	bne.n	8002fc4 <controlla_valori_telefono+0x8c>
				{
				  TERMOUT("> es-wifi module MAC Address : %X:%X:%X:%X:%X:%X\n",
 8002f92:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002f96:	4618      	mov	r0, r3
 8002f98:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8002f9c:	461c      	mov	r4, r3
 8002f9e:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8002fa2:	461d      	mov	r5, r3
 8002fa4:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8002fa8:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8002fac:	f897 1055 	ldrb.w	r1, [r7, #85]	; 0x55
 8002fb0:	9102      	str	r1, [sp, #8]
 8002fb2:	9201      	str	r2, [sp, #4]
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	462b      	mov	r3, r5
 8002fb8:	4622      	mov	r2, r4
 8002fba:	4601      	mov	r1, r0
 8002fbc:	483e      	ldr	r0, [pc, #248]	; (80030b8 <controlla_valori_telefono+0x180>)
 8002fbe:	f00f ffa5 	bl	8012f0c <iprintf>
 8002fc2:	e005      	b.n	8002fd0 <controlla_valori_telefono+0x98>
						   MAC_Addr[4],
						   MAC_Addr[5]);
				}
				else
				{
				  TERMOUT("> ERROR : CANNOT get MAC address\n");
 8002fc4:	483d      	ldr	r0, [pc, #244]	; (80030bc <controlla_valori_telefono+0x184>)
 8002fc6:	f010 f815 	bl	8012ff4 <puts>
				  BSP_LED_On(LED2);
 8002fca:	2000      	movs	r0, #0
 8002fcc:	f006 f9f0 	bl	80093b0 <BSP_LED_On>
				}

				if( WIFI_Connect(SSID, PASSWORD, WIFI_ECN_WPA2_PSK) == WIFI_STATUS_OK)
 8002fd0:	2203      	movs	r2, #3
 8002fd2:	493b      	ldr	r1, [pc, #236]	; (80030c0 <controlla_valori_telefono+0x188>)
 8002fd4:	483b      	ldr	r0, [pc, #236]	; (80030c4 <controlla_valori_telefono+0x18c>)
 8002fd6:	f006 f8bf 	bl	8009158 <WIFI_Connect>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d15f      	bne.n	80030a0 <controlla_valori_telefono+0x168>
				{
				  TERMOUT("> es-wifi module connected \n");
 8002fe0:	4839      	ldr	r0, [pc, #228]	; (80030c8 <controlla_valori_telefono+0x190>)
 8002fe2:	f010 f807 	bl	8012ff4 <puts>
				  if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8002fe6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002fea:	4618      	mov	r0, r3
 8002fec:	f006 f8ec 	bl	80091c8 <WIFI_GetIP_Address>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d14d      	bne.n	8003092 <controlla_valori_telefono+0x15a>
				  {
					TERMOUT("> es-wifi module got IP Address : %d.%d.%d.%d\n",
 8002ff6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003000:	461a      	mov	r2, r3
 8003002:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8003006:	4618      	mov	r0, r3
 8003008:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	4603      	mov	r3, r0
 8003010:	482e      	ldr	r0, [pc, #184]	; (80030cc <controlla_valori_telefono+0x194>)
 8003012:	f00f ff7b 	bl	8012f0c <iprintf>
						   IP_Addr[0],
						   IP_Addr[1],
						   IP_Addr[2],
						   IP_Addr[3]);

					TERMOUT("> Trying to connect to Server: %d.%d.%d.%d:%d ...\n",
 8003016:	4b2e      	ldr	r3, [pc, #184]	; (80030d0 <controlla_valori_telefono+0x198>)
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	4619      	mov	r1, r3
 800301c:	4b2c      	ldr	r3, [pc, #176]	; (80030d0 <controlla_valori_telefono+0x198>)
 800301e:	785b      	ldrb	r3, [r3, #1]
 8003020:	4618      	mov	r0, r3
 8003022:	4b2b      	ldr	r3, [pc, #172]	; (80030d0 <controlla_valori_telefono+0x198>)
 8003024:	789b      	ldrb	r3, [r3, #2]
 8003026:	461c      	mov	r4, r3
 8003028:	4b29      	ldr	r3, [pc, #164]	; (80030d0 <controlla_valori_telefono+0x198>)
 800302a:	78db      	ldrb	r3, [r3, #3]
 800302c:	461a      	mov	r2, r3
 800302e:	f641 7342 	movw	r3, #8002	; 0x1f42
 8003032:	9301      	str	r3, [sp, #4]
 8003034:	9200      	str	r2, [sp, #0]
 8003036:	4623      	mov	r3, r4
 8003038:	4602      	mov	r2, r0
 800303a:	4826      	ldr	r0, [pc, #152]	; (80030d4 <controlla_valori_telefono+0x19c>)
 800303c:	f00f ff66 	bl	8012f0c <iprintf>
						   RemoteIP[1],
						   RemoteIP[2],
						   RemoteIP[3],
										 RemotePORT);

					while (Trials--)
 8003040:	e013      	b.n	800306a <controlla_valori_telefono+0x132>
					{
					  if( WIFI_OpenClientConnection(0, WIFI_TCP_PROTOCOL, "TCP_CLIENT", RemoteIP, RemotePORT, 0) == WIFI_STATUS_OK)
 8003042:	2300      	movs	r3, #0
 8003044:	9301      	str	r3, [sp, #4]
 8003046:	f641 7342 	movw	r3, #8002	; 0x1f42
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	4b20      	ldr	r3, [pc, #128]	; (80030d0 <controlla_valori_telefono+0x198>)
 800304e:	4a22      	ldr	r2, [pc, #136]	; (80030d8 <controlla_valori_telefono+0x1a0>)
 8003050:	2100      	movs	r1, #0
 8003052:	2000      	movs	r0, #0
 8003054:	f006 f8d4 	bl	8009200 <WIFI_OpenClientConnection>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d105      	bne.n	800306a <controlla_valori_telefono+0x132>
					  {
						TERMOUT("> TCP Connection opened successfully.\n");
 800305e:	481f      	ldr	r0, [pc, #124]	; (80030dc <controlla_valori_telefono+0x1a4>)
 8003060:	f00f ffc8 	bl	8012ff4 <puts>
						Socket = 0;
 8003064:	2300      	movs	r3, #0
 8003066:	673b      	str	r3, [r7, #112]	; 0x70
						break;
 8003068:	e008      	b.n	800307c <controlla_valori_telefono+0x144>
					while (Trials--)
 800306a:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 800306e:	b29a      	uxth	r2, r3
 8003070:	3a01      	subs	r2, #1
 8003072:	b292      	uxth	r2, r2
 8003074:	f8a7 206e 	strh.w	r2, [r7, #110]	; 0x6e
 8003078:	2b00      	cmp	r3, #0
 800307a:	d1e2      	bne.n	8003042 <controlla_valori_telefono+0x10a>
					  }

					}
					if(Socket == -1)
 800307c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800307e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003082:	d139      	bne.n	80030f8 <controlla_valori_telefono+0x1c0>
					{
					  TERMOUT("> ERROR : Cannot open Connection\n");
 8003084:	4816      	ldr	r0, [pc, #88]	; (80030e0 <controlla_valori_telefono+0x1a8>)
 8003086:	f00f ffb5 	bl	8012ff4 <puts>
					  BSP_LED_On(LED2);
 800308a:	2000      	movs	r0, #0
 800308c:	f006 f990 	bl	80093b0 <BSP_LED_On>
 8003090:	e032      	b.n	80030f8 <controlla_valori_telefono+0x1c0>
					}
				  }
				  else
				  {
					TERMOUT("> ERROR : es-wifi module CANNOT get IP address\n");
 8003092:	4814      	ldr	r0, [pc, #80]	; (80030e4 <controlla_valori_telefono+0x1ac>)
 8003094:	f00f ffae 	bl	8012ff4 <puts>
					BSP_LED_On(LED2);
 8003098:	2000      	movs	r0, #0
 800309a:	f006 f989 	bl	80093b0 <BSP_LED_On>
 800309e:	e02b      	b.n	80030f8 <controlla_valori_telefono+0x1c0>
				  }
				}
				else
				{
				  TERMOUT("> ERROR : es-wifi module NOT connected\n");
 80030a0:	4811      	ldr	r0, [pc, #68]	; (80030e8 <controlla_valori_telefono+0x1b0>)
 80030a2:	f00f ffa7 	bl	8012ff4 <puts>
				  BSP_LED_On(LED2);
 80030a6:	2000      	movs	r0, #0
 80030a8:	f006 f982 	bl	80093b0 <BSP_LED_On>
 80030ac:	e024      	b.n	80030f8 <controlla_valori_telefono+0x1c0>
 80030ae:	bf00      	nop
 80030b0:	08015f28 	.word	0x08015f28
 80030b4:	08015c3c 	.word	0x08015c3c
 80030b8:	08015c58 	.word	0x08015c58
 80030bc:	08015c8c 	.word	0x08015c8c
 80030c0:	08015cb0 	.word	0x08015cb0
 80030c4:	08015cc0 	.word	0x08015cc0
 80030c8:	08015cd4 	.word	0x08015cd4
 80030cc:	08015cf0 	.word	0x08015cf0
 80030d0:	20000000 	.word	0x20000000
 80030d4:	08015d20 	.word	0x08015d20
 80030d8:	08015d54 	.word	0x08015d54
 80030dc:	08015d60 	.word	0x08015d60
 80030e0:	08015d88 	.word	0x08015d88
 80030e4:	08015dac 	.word	0x08015dac
 80030e8:	08015ddc 	.word	0x08015ddc
				}
			  }
			  else
			  {
				TERMOUT("> ERROR : WIFI Module cannot be initialized.\n");
 80030ec:	487a      	ldr	r0, [pc, #488]	; (80032d8 <controlla_valori_telefono+0x3a0>)
 80030ee:	f00f ff81 	bl	8012ff4 <puts>
				BSP_LED_On(LED2);
 80030f2:	2000      	movs	r0, #0
 80030f4:	f006 f95c 	bl	80093b0 <BSP_LED_On>
			  }

			  while(1)
			  {
				 // osSemaphoreAcquire(primo, portMAX_DELAY);
				if(Socket != -1)
 80030f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030fe:	d0fb      	beq.n	80030f8 <controlla_valori_telefono+0x1c0>
				{
				  ret = WIFI_ReceiveData(Socket, RxData, sizeof(RxData)-1, &Datalen, WIFI_READ_TIMEOUT);
 8003100:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003102:	b2d8      	uxtb	r0, r3
 8003104:	f107 0256 	add.w	r2, r7, #86	; 0x56
 8003108:	f242 7310 	movw	r3, #10000	; 0x2710
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	4613      	mov	r3, r2
 8003110:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003114:	4971      	ldr	r1, [pc, #452]	; (80032dc <controlla_valori_telefono+0x3a4>)
 8003116:	f006 f8cf 	bl	80092b8 <WIFI_ReceiveData>
 800311a:	4603      	mov	r3, r0
 800311c:	677b      	str	r3, [r7, #116]	; 0x74
				  if(ret == WIFI_STATUS_OK)
 800311e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003120:	2b00      	cmp	r3, #0
 8003122:	f040 80d2 	bne.w	80032ca <controlla_valori_telefono+0x392>
				  {
					if(Datalen > 0)
 8003126:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800312a:	2b00      	cmp	r3, #0
 800312c:	d0e4      	beq.n	80030f8 <controlla_valori_telefono+0x1c0>
					{
					  RxData[Datalen]=0;
 800312e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003132:	461a      	mov	r2, r3
 8003134:	4b69      	ldr	r3, [pc, #420]	; (80032dc <controlla_valori_telefono+0x3a4>)
 8003136:	2100      	movs	r1, #0
 8003138:	5499      	strb	r1, [r3, r2]
					  TERMOUT("Received: %s\n",RxData);
 800313a:	4968      	ldr	r1, [pc, #416]	; (80032dc <controlla_valori_telefono+0x3a4>)
 800313c:	4868      	ldr	r0, [pc, #416]	; (80032e0 <controlla_valori_telefono+0x3a8>)
 800313e:	f00f fee5 	bl	8012f0c <iprintf>
					  int ritorno = atoi(RxData);
 8003142:	4866      	ldr	r0, [pc, #408]	; (80032dc <controlla_valori_telefono+0x3a4>)
 8003144:	f00f fe92 	bl	8012e6c <atoi>
 8003148:	66b8      	str	r0, [r7, #104]	; 0x68
					  if(ritorno==45){
 800314a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800314c:	2b2d      	cmp	r3, #45	; 0x2d
 800314e:	d10e      	bne.n	800316e <controlla_valori_telefono+0x236>
						  ret = WIFI_SendData(Socket, TxData, sizeof(TxData), &Datalen, WIFI_WRITE_TIMEOUT);
 8003150:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003152:	b2d8      	uxtb	r0, r3
 8003154:	f107 0256 	add.w	r2, r7, #86	; 0x56
 8003158:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800315c:	f242 7310 	movw	r3, #10000	; 0x2710
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	4613      	mov	r3, r2
 8003164:	2210      	movs	r2, #16
 8003166:	f006 f885 	bl	8009274 <WIFI_SendData>
 800316a:	4603      	mov	r3, r0
 800316c:	677b      	str	r3, [r7, #116]	; 0x74
					  }

					  //PROXIMITY
					  if(ritorno == 0){
 800316e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003170:	2b00      	cmp	r3, #0
 8003172:	d116      	bne.n	80031a2 <controlla_valori_telefono+0x26a>
						  snprintf(text, 30, "Proximity value: %d \n", sv->proximity); // puts string into buffer
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f107 000c 	add.w	r0, r7, #12
 800317c:	4a59      	ldr	r2, [pc, #356]	; (80032e4 <controlla_valori_telefono+0x3ac>)
 800317e:	211e      	movs	r1, #30
 8003180:	f00f ff40 	bl	8013004 <sniprintf>
						  ret = WIFI_SendData(Socket, text, sizeof(text), &Datalen, WIFI_WRITE_TIMEOUT);
 8003184:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003186:	b2d8      	uxtb	r0, r3
 8003188:	f107 0256 	add.w	r2, r7, #86	; 0x56
 800318c:	f107 010c 	add.w	r1, r7, #12
 8003190:	f242 7310 	movw	r3, #10000	; 0x2710
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	4613      	mov	r3, r2
 8003198:	221e      	movs	r2, #30
 800319a:	f006 f86b 	bl	8009274 <WIFI_SendData>
 800319e:	4603      	mov	r3, r0
 80031a0:	677b      	str	r3, [r7, #116]	; 0x74
					  }

					  //TEMPERATURE
					  if(ritorno==1){
 80031a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d11a      	bne.n	80031de <controlla_valori_telefono+0x2a6>
						  snprintf(text,30," Temperature = %d.%02d\n\r", sv->temperature_val1, sv->temperature_val2);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f107 000c 	add.w	r0, r7, #12
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	4613      	mov	r3, r2
 80031b8:	4a4b      	ldr	r2, [pc, #300]	; (80032e8 <controlla_valori_telefono+0x3b0>)
 80031ba:	211e      	movs	r1, #30
 80031bc:	f00f ff22 	bl	8013004 <sniprintf>
						  ret = WIFI_SendData(Socket, text, sizeof(text), &Datalen, WIFI_WRITE_TIMEOUT);
 80031c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031c2:	b2d8      	uxtb	r0, r3
 80031c4:	f107 0256 	add.w	r2, r7, #86	; 0x56
 80031c8:	f107 010c 	add.w	r1, r7, #12
 80031cc:	f242 7310 	movw	r3, #10000	; 0x2710
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	4613      	mov	r3, r2
 80031d4:	221e      	movs	r2, #30
 80031d6:	f006 f84d 	bl	8009274 <WIFI_SendData>
 80031da:	4603      	mov	r3, r0
 80031dc:	677b      	str	r3, [r7, #116]	; 0x74
					  }

					  //HUMIDITY
					  if(ritorno==2){
 80031de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d126      	bne.n	8003232 <controlla_valori_telefono+0x2fa>
						  snprintf(text,30," Humidity = %d.%02d\n\r", sv->humidity_val1, sv->humidity_val2);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7fd f9ad 	bl	8000548 <__aeabi_f2d>
 80031ee:	4604      	mov	r4, r0
 80031f0:	460d      	mov	r5, r1
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fd f9a6 	bl	8000548 <__aeabi_f2d>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	f107 000c 	add.w	r0, r7, #12
 8003204:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003208:	e9cd 4500 	strd	r4, r5, [sp]
 800320c:	4a37      	ldr	r2, [pc, #220]	; (80032ec <controlla_valori_telefono+0x3b4>)
 800320e:	211e      	movs	r1, #30
 8003210:	f00f fef8 	bl	8013004 <sniprintf>
						  ret = WIFI_SendData(Socket, text, sizeof(text), &Datalen, WIFI_WRITE_TIMEOUT);
 8003214:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003216:	b2d8      	uxtb	r0, r3
 8003218:	f107 0256 	add.w	r2, r7, #86	; 0x56
 800321c:	f107 010c 	add.w	r1, r7, #12
 8003220:	f242 7310 	movw	r3, #10000	; 0x2710
 8003224:	9300      	str	r3, [sp, #0]
 8003226:	4613      	mov	r3, r2
 8003228:	221e      	movs	r2, #30
 800322a:	f006 f823 	bl	8009274 <WIFI_SendData>
 800322e:	4603      	mov	r3, r0
 8003230:	677b      	str	r3, [r7, #116]	; 0x74
					  }

					  //PRESSSURE 1mBar = 1hPa (100Pa)
					  if(ritorno==3){
 8003232:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003234:	2b03      	cmp	r3, #3
 8003236:	d126      	bne.n	8003286 <controlla_valori_telefono+0x34e>
						  snprintf(text,30," Pressure = %d.%02d hPa\n\r", sv->pressure_val1, sv->pressure_val2);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	4618      	mov	r0, r3
 800323e:	f7fd f983 	bl	8000548 <__aeabi_f2d>
 8003242:	4604      	mov	r4, r0
 8003244:	460d      	mov	r5, r1
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	4618      	mov	r0, r3
 800324c:	f7fd f97c 	bl	8000548 <__aeabi_f2d>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	f107 000c 	add.w	r0, r7, #12
 8003258:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800325c:	e9cd 4500 	strd	r4, r5, [sp]
 8003260:	4a23      	ldr	r2, [pc, #140]	; (80032f0 <controlla_valori_telefono+0x3b8>)
 8003262:	211e      	movs	r1, #30
 8003264:	f00f fece 	bl	8013004 <sniprintf>
						  ret = WIFI_SendData(Socket, text, sizeof(text), &Datalen, WIFI_WRITE_TIMEOUT);
 8003268:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800326a:	b2d8      	uxtb	r0, r3
 800326c:	f107 0256 	add.w	r2, r7, #86	; 0x56
 8003270:	f107 010c 	add.w	r1, r7, #12
 8003274:	f242 7310 	movw	r3, #10000	; 0x2710
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	4613      	mov	r3, r2
 800327c:	221e      	movs	r2, #30
 800327e:	f005 fff9 	bl	8009274 <WIFI_SendData>
 8003282:	4603      	mov	r3, r0
 8003284:	677b      	str	r3, [r7, #116]	; 0x74
					  }

					  if(ritorno==4){
 8003286:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003288:	2b04      	cmp	r3, #4
 800328a:	d116      	bne.n	80032ba <controlla_valori_telefono+0x382>
						  snprintf(text,30," Dewpoint = %d\n\r", sv->dewpoint);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	f107 000c 	add.w	r0, r7, #12
 8003294:	4a17      	ldr	r2, [pc, #92]	; (80032f4 <controlla_valori_telefono+0x3bc>)
 8003296:	211e      	movs	r1, #30
 8003298:	f00f feb4 	bl	8013004 <sniprintf>
						  ret = WIFI_SendData(Socket, text, sizeof(text), &Datalen, WIFI_WRITE_TIMEOUT);
 800329c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800329e:	b2d8      	uxtb	r0, r3
 80032a0:	f107 0256 	add.w	r2, r7, #86	; 0x56
 80032a4:	f107 010c 	add.w	r1, r7, #12
 80032a8:	f242 7310 	movw	r3, #10000	; 0x2710
 80032ac:	9300      	str	r3, [sp, #0]
 80032ae:	4613      	mov	r3, r2
 80032b0:	221e      	movs	r2, #30
 80032b2:	f005 ffdf 	bl	8009274 <WIFI_SendData>
 80032b6:	4603      	mov	r3, r0
 80032b8:	677b      	str	r3, [r7, #116]	; 0x74

		              }


						  if (ret != WIFI_STATUS_OK)
 80032ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f43f af1b 	beq.w	80030f8 <controlla_valori_telefono+0x1c0>
					  {
						TERMOUT("> ERROR : Failed to Send Data, connection closed\n");
 80032c2:	480d      	ldr	r0, [pc, #52]	; (80032f8 <controlla_valori_telefono+0x3c0>)
 80032c4:	f00f fe96 	bl	8012ff4 <puts>
						break;
 80032c8:	e002      	b.n	80032d0 <controlla_valori_telefono+0x398>
					  }
					}
				  }
				  else
				  {
					TERMOUT("> ERROR : Failed to Receive Data, connection closed\n");
 80032ca:	480c      	ldr	r0, [pc, #48]	; (80032fc <controlla_valori_telefono+0x3c4>)
 80032cc:	f00f fe92 	bl	8012ff4 <puts>
			  }




}
 80032d0:	bf00      	nop
 80032d2:	3778      	adds	r7, #120	; 0x78
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bdb0      	pop	{r4, r5, r7, pc}
 80032d8:	08015e04 	.word	0x08015e04
 80032dc:	20000698 	.word	0x20000698
 80032e0:	08015e34 	.word	0x08015e34
 80032e4:	08015e44 	.word	0x08015e44
 80032e8:	08015e5c 	.word	0x08015e5c
 80032ec:	08015e78 	.word	0x08015e78
 80032f0:	08015e90 	.word	0x08015e90
 80032f4:	08015eac 	.word	0x08015eac
 80032f8:	08015ec0 	.word	0x08015ec0
 80032fc:	08015ef4 	.word	0x08015ef4

08003300 <StartDefaultTask>:

/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *arguments)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]

	controlla_valori_telefono(&sharedValues);
 8003308:	4803      	ldr	r0, [pc, #12]	; (8003318 <StartDefaultTask+0x18>)
 800330a:	f7ff fe15 	bl	8002f38 <controlla_valori_telefono>



}
 800330e:	bf00      	nop
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	200035a0 	.word	0x200035a0

0800331c <stampa>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */

void stampa(struct sharedValues_t *sv){
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	b0a3      	sub	sp, #140	; 0x8c
 8003320:	af02      	add	r7, sp, #8
 8003322:	6078      	str	r0, [r7, #4]
	 osSemaphoreAcquire(sv->secondo, portMAX_DELAY);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003328:	f04f 31ff 	mov.w	r1, #4294967295
 800332c:	4618      	mov	r0, r3
 800332e:	f00c fcc9 	bl	800fcc4 <osSemaphoreAcquire>

		float temperature,humidity,pressure;
		float separa = 0;
 8003332:	f04f 0300 	mov.w	r3, #0
 8003336:	67fb      	str	r3, [r7, #124]	; 0x7c
		int val1,val2;
		char msg_t[30] = "";
 8003338:	2300      	movs	r3, #0
 800333a:	64bb      	str	r3, [r7, #72]	; 0x48
 800333c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
 8003344:	605a      	str	r2, [r3, #4]
 8003346:	609a      	str	r2, [r3, #8]
 8003348:	60da      	str	r2, [r3, #12]
 800334a:	611a      	str	r2, [r3, #16]
 800334c:	615a      	str	r2, [r3, #20]
 800334e:	831a      	strh	r2, [r3, #24]
		char msg_h[30] = "";
 8003350:	2300      	movs	r3, #0
 8003352:	62bb      	str	r3, [r7, #40]	; 0x28
 8003354:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003358:	2200      	movs	r2, #0
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	605a      	str	r2, [r3, #4]
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	60da      	str	r2, [r3, #12]
 8003362:	611a      	str	r2, [r3, #16]
 8003364:	615a      	str	r2, [r3, #20]
 8003366:	831a      	strh	r2, [r3, #24]
		char msg_p[30] = "";
 8003368:	2300      	movs	r3, #0
 800336a:	60bb      	str	r3, [r7, #8]
 800336c:	f107 030c 	add.w	r3, r7, #12
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	605a      	str	r2, [r3, #4]
 8003376:	609a      	str	r2, [r3, #8]
 8003378:	60da      	str	r2, [r3, #12]
 800337a:	611a      	str	r2, [r3, #16]
 800337c:	615a      	str	r2, [r3, #20]
 800337e:	831a      	strh	r2, [r3, #24]

		temperature = BSP_TSENSOR_ReadTemp();
 8003380:	f006 fab6 	bl	80098f0 <BSP_TSENSOR_ReadTemp>
 8003384:	ed87 0a1e 	vstr	s0, [r7, #120]	; 0x78
		humidity = BSP_HSENSOR_ReadHumidity();
 8003388:	f006 fa5a 	bl	8009840 <BSP_HSENSOR_ReadHumidity>
 800338c:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
		pressure = BSP_PSENSOR_ReadPressure();
 8003390:	f006 fa84 	bl	800989c <BSP_PSENSOR_ReadPressure>
 8003394:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70

		if(temperature>29)
 8003398:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800339c:	eeb3 7a0d 	vmov.f32	s14, #61	; 0x41e80000  29.0
 80033a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a8:	dd04      	ble.n	80033b4 <stampa+0x98>
					HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 80033aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80033ae:	4873      	ldr	r0, [pc, #460]	; (800357c <stampa+0x260>)
 80033b0:	f007 fac4 	bl	800a93c <HAL_GPIO_TogglePin>



		val1 = temperature;
 80033b4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80033b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033bc:	ee17 3a90 	vmov	r3, s15
 80033c0:	66fb      	str	r3, [r7, #108]	; 0x6c
		separa = temperature - val1;
 80033c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033c4:	ee07 3a90 	vmov	s15, r3
 80033c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033cc:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80033d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033d4:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		val2 = trunc(separa * 100);
 80033d8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80033dc:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8003580 <stampa+0x264>
 80033e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033e4:	ee17 0a90 	vmov	r0, s15
 80033e8:	f7fd f8ae 	bl	8000548 <__aeabi_f2d>
 80033ec:	4603      	mov	r3, r0
 80033ee:	460c      	mov	r4, r1
 80033f0:	ec44 3b10 	vmov	d0, r3, r4
 80033f4:	f011 f808 	bl	8014408 <trunc>
 80033f8:	ec54 3b10 	vmov	r3, r4, d0
 80033fc:	4618      	mov	r0, r3
 80033fe:	4621      	mov	r1, r4
 8003400:	f7fd fbaa 	bl	8000b58 <__aeabi_d2iz>
 8003404:	4603      	mov	r3, r0
 8003406:	66bb      	str	r3, [r7, #104]	; 0x68
		sv->temperature_val1 = val1;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800340c:	601a      	str	r2, [r3, #0]
		sv->temperature_val2 = val2;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003412:	605a      	str	r2, [r3, #4]
		snprintf(msg_t,30," TEMPERATURE = %d.%02d\n\r", val1, val2);
 8003414:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8003418:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800341e:	4a59      	ldr	r2, [pc, #356]	; (8003584 <stampa+0x268>)
 8003420:	211e      	movs	r1, #30
 8003422:	f00f fdef 	bl	8013004 <sniprintf>


		HAL_UART_Transmit(&huart1, (uint8_t*) msg_t, sizeof(msg_t), 10);
 8003426:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800342a:	230a      	movs	r3, #10
 800342c:	221e      	movs	r2, #30
 800342e:	4856      	ldr	r0, [pc, #344]	; (8003588 <stampa+0x26c>)
 8003430:	f00b fb55 	bl	800eade <HAL_UART_Transmit>

		val1 = humidity;
 8003434:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003438:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800343c:	ee17 3a90 	vmov	r3, s15
 8003440:	66fb      	str	r3, [r7, #108]	; 0x6c
		separa = humidity - val1;
 8003442:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003444:	ee07 3a90 	vmov	s15, r3
 8003448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800344c:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8003450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003454:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		val2 = trunc(separa * 100);
 8003458:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800345c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8003580 <stampa+0x264>
 8003460:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003464:	ee17 0a90 	vmov	r0, s15
 8003468:	f7fd f86e 	bl	8000548 <__aeabi_f2d>
 800346c:	4603      	mov	r3, r0
 800346e:	460c      	mov	r4, r1
 8003470:	ec44 3b10 	vmov	d0, r3, r4
 8003474:	f010 ffc8 	bl	8014408 <trunc>
 8003478:	ec54 3b10 	vmov	r3, r4, d0
 800347c:	4618      	mov	r0, r3
 800347e:	4621      	mov	r1, r4
 8003480:	f7fd fb6a 	bl	8000b58 <__aeabi_d2iz>
 8003484:	4603      	mov	r3, r0
 8003486:	66bb      	str	r3, [r7, #104]	; 0x68
		sv->humidity_val1 = val1;
 8003488:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800348a:	ee07 3a90 	vmov	s15, r3
 800348e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	edc3 7a02 	vstr	s15, [r3, #8]
		sv->humidity_val2 = val2;
 8003498:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800349a:	ee07 3a90 	vmov	s15, r3
 800349e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	edc3 7a03 	vstr	s15, [r3, #12]
		snprintf(msg_h,30," humidity = %d.%02d\n\r", val1, val2);
 80034a8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80034ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034b2:	4a36      	ldr	r2, [pc, #216]	; (800358c <stampa+0x270>)
 80034b4:	211e      	movs	r1, #30
 80034b6:	f00f fda5 	bl	8013004 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) msg_h, sizeof(msg_h), 1000);
 80034ba:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80034be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034c2:	221e      	movs	r2, #30
 80034c4:	4830      	ldr	r0, [pc, #192]	; (8003588 <stampa+0x26c>)
 80034c6:	f00b fb0a 	bl	800eade <HAL_UART_Transmit>


		val1 = pressure;
 80034ca:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80034ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034d2:	ee17 3a90 	vmov	r3, s15
 80034d6:	66fb      	str	r3, [r7, #108]	; 0x6c
		separa = pressure - val1;
 80034d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034da:	ee07 3a90 	vmov	s15, r3
 80034de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034e2:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80034e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034ea:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		val2 = trunc(separa * 100);
 80034ee:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80034f2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8003580 <stampa+0x264>
 80034f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034fa:	ee17 0a90 	vmov	r0, s15
 80034fe:	f7fd f823 	bl	8000548 <__aeabi_f2d>
 8003502:	4603      	mov	r3, r0
 8003504:	460c      	mov	r4, r1
 8003506:	ec44 3b10 	vmov	d0, r3, r4
 800350a:	f010 ff7d 	bl	8014408 <trunc>
 800350e:	ec54 3b10 	vmov	r3, r4, d0
 8003512:	4618      	mov	r0, r3
 8003514:	4621      	mov	r1, r4
 8003516:	f7fd fb1f 	bl	8000b58 <__aeabi_d2iz>
 800351a:	4603      	mov	r3, r0
 800351c:	66bb      	str	r3, [r7, #104]	; 0x68
		sv->pressure_val1 = val1;
 800351e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003520:	ee07 3a90 	vmov	s15, r3
 8003524:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	edc3 7a04 	vstr	s15, [r3, #16]
		sv->pressure_val2 = val2;
 800352e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003530:	ee07 3a90 	vmov	s15, r3
 8003534:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	edc3 7a05 	vstr	s15, [r3, #20]
		snprintf(msg_p,30," pressure = %d.%02d\n\r", val1, val2);
 800353e:	f107 0008 	add.w	r0, r7, #8
 8003542:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003548:	4a11      	ldr	r2, [pc, #68]	; (8003590 <stampa+0x274>)
 800354a:	211e      	movs	r1, #30
 800354c:	f00f fd5a 	bl	8013004 <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*) msg_p, sizeof(msg_p), 1000);
 8003550:	f107 0108 	add.w	r1, r7, #8
 8003554:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003558:	221e      	movs	r2, #30
 800355a:	480b      	ldr	r0, [pc, #44]	; (8003588 <stampa+0x26c>)
 800355c:	f00b fabf 	bl	800eade <HAL_UART_Transmit>



  osSemaphoreRelease(sv->secondo);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003564:	4618      	mov	r0, r3
 8003566:	f00c fc13 	bl	800fd90 <osSemaphoreRelease>
  osDelay(500);
 800356a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800356e:	f00c fadd 	bl	800fb2c <osDelay>
}
 8003572:	bf00      	nop
 8003574:	3784      	adds	r7, #132	; 0x84
 8003576:	46bd      	mov	sp, r7
 8003578:	bd90      	pop	{r4, r7, pc}
 800357a:	bf00      	nop
 800357c:	48000400 	.word	0x48000400
 8003580:	42c80000 	.word	0x42c80000
 8003584:	08015f38 	.word	0x08015f38
 8003588:	2000362c 	.word	0x2000362c
 800358c:	08015f54 	.word	0x08015f54
 8003590:	08015f6c 	.word	0x08015f6c

08003594 <StartTask02>:
void StartTask02(void *arguments)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {

	  stampa(&sharedValues);
 800359c:	4801      	ldr	r0, [pc, #4]	; (80035a4 <StartTask02+0x10>)
 800359e:	f7ff febd 	bl	800331c <stampa>
 80035a2:	e7fb      	b.n	800359c <StartTask02+0x8>
 80035a4:	200035a0 	.word	0x200035a0

080035a8 <aggiorna_contatore>:
  }
  /* USER CODE END StartTask02 */
}

void aggiorna_contatore(struct sharedValues_t *sv){
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
	uint32_t ret = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	60fb      	str	r3, [r7, #12]
	uint16_t prox_value = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	817b      	strh	r3, [r7, #10]



	//prendo il mutex
	osSemaphoreAcquire(sv->primo, portMAX_DELAY);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	f04f 31ff 	mov.w	r1, #4294967295
 80035c0:	4618      	mov	r0, r3
 80035c2:	f00c fb7f 	bl	800fcc4 <osSemaphoreAcquire>

	prox_value = VL53L0X_PROXIMITY_GetDistance();
 80035c6:	f7ff fc87 	bl	8002ed8 <VL53L0X_PROXIMITY_GetDistance>
 80035ca:	4603      	mov	r3, r0
 80035cc:	817b      	strh	r3, [r7, #10]
	printf("DISTANCE is = %d mm \n", prox_value);
 80035ce:	897b      	ldrh	r3, [r7, #10]
 80035d0:	4619      	mov	r1, r3
 80035d2:	480b      	ldr	r0, [pc, #44]	; (8003600 <aggiorna_contatore+0x58>)
 80035d4:	f00f fc9a 	bl	8012f0c <iprintf>

	sv->proximity = prox_value;
 80035d8:	897a      	ldrh	r2, [r7, #10]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	619a      	str	r2, [r3, #24]
	if(prox_value<100)
 80035de:	897b      	ldrh	r3, [r7, #10]
 80035e0:	2b63      	cmp	r3, #99	; 0x63
 80035e2:	d804      	bhi.n	80035ee <aggiorna_contatore+0x46>
		HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 80035e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80035e8:	4806      	ldr	r0, [pc, #24]	; (8003604 <aggiorna_contatore+0x5c>)
 80035ea:	f007 f9a7 	bl	800a93c <HAL_GPIO_TogglePin>
	osSemaphoreRelease(sv->primo);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f00c fbcc 	bl	800fd90 <osSemaphoreRelease>

}
 80035f8:	bf00      	nop
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	08015f84 	.word	0x08015f84
 8003604:	48000400 	.word	0x48000400

08003608 <Proximity_Test>:

void Proximity_Test(void *arguments)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]

  printf("\n*************************************************************\n");
 8003610:	4808      	ldr	r0, [pc, #32]	; (8003634 <Proximity_Test+0x2c>)
 8003612:	f00f fcef 	bl	8012ff4 <puts>
  printf("\n********************** Proximity Test ************************\n");
 8003616:	4808      	ldr	r0, [pc, #32]	; (8003638 <Proximity_Test+0x30>)
 8003618:	f00f fcec 	bl	8012ff4 <puts>
  printf("\n*************************************************************\n\n");
 800361c:	4807      	ldr	r0, [pc, #28]	; (800363c <Proximity_Test+0x34>)
 800361e:	f00f fce9 	bl	8012ff4 <puts>


  while(1)
  {

	  	  aggiorna_contatore(&sharedValues);
 8003622:	4807      	ldr	r0, [pc, #28]	; (8003640 <Proximity_Test+0x38>)
 8003624:	f7ff ffc0 	bl	80035a8 <aggiorna_contatore>
	  	  HAL_Delay(1000);
 8003628:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800362c:	f006 fc38 	bl	8009ea0 <HAL_Delay>
	  	  aggiorna_contatore(&sharedValues);
 8003630:	e7f7      	b.n	8003622 <Proximity_Test+0x1a>
 8003632:	bf00      	nop
 8003634:	08015f9c 	.word	0x08015f9c
 8003638:	08015fdc 	.word	0x08015fdc
 800363c:	0801601c 	.word	0x0801601c
 8003640:	200035a0 	.word	0x200035a0
 8003644:	00000000 	.word	0x00000000

08003648 <stampaDewpoint>:
  }

}


void stampaDewpoint(struct sharedValues_t *sv){
 8003648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800364a:	b08d      	sub	sp, #52	; 0x34
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
	 //osSemaphoreAcquire(sv->terzo, portMAX_DELAY);

	 int dewpoint;
	 char msg_d[30] = "";
 8003650:	2300      	movs	r3, #0
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	f107 0310 	add.w	r3, r7, #16
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	605a      	str	r2, [r3, #4]
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	60da      	str	r2, [r3, #12]
 8003662:	611a      	str	r2, [r3, #16]
 8003664:	615a      	str	r2, [r3, #20]
 8003666:	831a      	strh	r2, [r3, #24]

	 dewpoint = pow(sv->humidity_val1, 8)*(112+(0,9*sv->temperature_val1))+(0,1*sv->temperature_val1)-112;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	4618      	mov	r0, r3
 800366e:	f7fc ff6b 	bl	8000548 <__aeabi_f2d>
 8003672:	4603      	mov	r3, r0
 8003674:	460c      	mov	r4, r1
 8003676:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8003718 <stampaDewpoint+0xd0>
 800367a:	ec44 3b10 	vmov	d0, r3, r4
 800367e:	f010 fefd 	bl	801447c <pow>
 8003682:	ec56 5b10 	vmov	r5, r6, d0
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	4613      	mov	r3, r2
 800368c:	00db      	lsls	r3, r3, #3
 800368e:	4413      	add	r3, r2
 8003690:	3370      	adds	r3, #112	; 0x70
 8003692:	4618      	mov	r0, r3
 8003694:	f7fc ff46 	bl	8000524 <__aeabi_i2d>
 8003698:	4603      	mov	r3, r0
 800369a:	460c      	mov	r4, r1
 800369c:	461a      	mov	r2, r3
 800369e:	4623      	mov	r3, r4
 80036a0:	4628      	mov	r0, r5
 80036a2:	4631      	mov	r1, r6
 80036a4:	f7fc ffa8 	bl	80005f8 <__aeabi_dmul>
 80036a8:	4603      	mov	r3, r0
 80036aa:	460c      	mov	r4, r1
 80036ac:	4625      	mov	r5, r4
 80036ae:	461c      	mov	r4, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7fc ff35 	bl	8000524 <__aeabi_i2d>
 80036ba:	4602      	mov	r2, r0
 80036bc:	460b      	mov	r3, r1
 80036be:	4620      	mov	r0, r4
 80036c0:	4629      	mov	r1, r5
 80036c2:	f7fc fde3 	bl	800028c <__adddf3>
 80036c6:	4603      	mov	r3, r0
 80036c8:	460c      	mov	r4, r1
 80036ca:	4618      	mov	r0, r3
 80036cc:	4621      	mov	r1, r4
 80036ce:	f04f 0200 	mov.w	r2, #0
 80036d2:	4b13      	ldr	r3, [pc, #76]	; (8003720 <stampaDewpoint+0xd8>)
 80036d4:	f7fc fdd8 	bl	8000288 <__aeabi_dsub>
 80036d8:	4603      	mov	r3, r0
 80036da:	460c      	mov	r4, r1
 80036dc:	4618      	mov	r0, r3
 80036de:	4621      	mov	r1, r4
 80036e0:	f7fd fa3a 	bl	8000b58 <__aeabi_d2iz>
 80036e4:	4603      	mov	r3, r0
 80036e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	 snprintf(msg_d,30," DEWPOINT = %d\n\r", dewpoint);
 80036e8:	f107 000c 	add.w	r0, r7, #12
 80036ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ee:	4a0d      	ldr	r2, [pc, #52]	; (8003724 <stampaDewpoint+0xdc>)
 80036f0:	211e      	movs	r1, #30
 80036f2:	f00f fc87 	bl	8013004 <sniprintf>
	 HAL_UART_Transmit(&huart1, (uint8_t*) msg_d, sizeof(msg_d), 1000);
 80036f6:	f107 010c 	add.w	r1, r7, #12
 80036fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036fe:	221e      	movs	r2, #30
 8003700:	4809      	ldr	r0, [pc, #36]	; (8003728 <stampaDewpoint+0xe0>)
 8003702:	f00b f9ec 	bl	800eade <HAL_UART_Transmit>

	 //osSemaphoreRelease(sv->terzo);
	 osDelay(500);
 8003706:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800370a:	f00c fa0f 	bl	800fb2c <osDelay>
}
 800370e:	bf00      	nop
 8003710:	3734      	adds	r7, #52	; 0x34
 8003712:	46bd      	mov	sp, r7
 8003714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003716:	bf00      	nop
 8003718:	00000000 	.word	0x00000000
 800371c:	40200000 	.word	0x40200000
 8003720:	405c0000 	.word	0x405c0000
 8003724:	0801605c 	.word	0x0801605c
 8003728:	2000362c 	.word	0x2000362c

0800372c <StartDewpointTask>:

void StartDewpointTask(void *arguments){
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
	/*USER CODE BEGIN StartDewpointTask*/
	/* Infinite loop */
	for(;;)
	{
		stampaDewpoint(&sharedValues);
 8003734:	4801      	ldr	r0, [pc, #4]	; (800373c <StartDewpointTask+0x10>)
 8003736:	f7ff ff87 	bl	8003648 <stampaDewpoint>
 800373a:	e7fb      	b.n	8003734 <StartDewpointTask+0x8>
 800373c:	200035a0 	.word	0x200035a0

08003740 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <HAL_GPIO_EXTI_Callback>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b082      	sub	sp, #8
 8003752:	af00      	add	r7, sp, #0
 8003754:	4603      	mov	r3, r0
 8003756:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8003758:	88fb      	ldrh	r3, [r7, #6]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d000      	beq.n	8003760 <HAL_GPIO_EXTI_Callback+0x12>
      SPI_WIFI_ISR();
      break;
    }
    default:
    {
      break;
 800375e:	e002      	b.n	8003766 <HAL_GPIO_EXTI_Callback+0x18>
      SPI_WIFI_ISR();
 8003760:	f7fe fe9a 	bl	8002498 <SPI_WIFI_ISR>
      break;
 8003764:	bf00      	nop
    }
  }
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
	...

08003770 <SPI3_IRQHandler>:

void SPI3_IRQHandler(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8003774:	4802      	ldr	r0, [pc, #8]	; (8003780 <SPI3_IRQHandler+0x10>)
 8003776:	f00a fc37 	bl	800dfe8 <HAL_SPI_IRQHandler>
}
 800377a:	bf00      	nop
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	2000302c 	.word	0x2000302c

08003784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800378a:	4b0f      	ldr	r3, [pc, #60]	; (80037c8 <HAL_MspInit+0x44>)
 800378c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800378e:	4a0e      	ldr	r2, [pc, #56]	; (80037c8 <HAL_MspInit+0x44>)
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	6613      	str	r3, [r2, #96]	; 0x60
 8003796:	4b0c      	ldr	r3, [pc, #48]	; (80037c8 <HAL_MspInit+0x44>)
 8003798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	607b      	str	r3, [r7, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037a2:	4b09      	ldr	r3, [pc, #36]	; (80037c8 <HAL_MspInit+0x44>)
 80037a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037a6:	4a08      	ldr	r2, [pc, #32]	; (80037c8 <HAL_MspInit+0x44>)
 80037a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ac:	6593      	str	r3, [r2, #88]	; 0x58
 80037ae:	4b06      	ldr	r3, [pc, #24]	; (80037c8 <HAL_MspInit+0x44>)
 80037b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b6:	603b      	str	r3, [r7, #0]
 80037b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	40021000 	.word	0x40021000

080037cc <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b08a      	sub	sp, #40	; 0x28
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037d4:	f107 0314 	add.w	r3, r7, #20
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	605a      	str	r2, [r3, #4]
 80037de:	609a      	str	r2, [r3, #8]
 80037e0:	60da      	str	r2, [r3, #12]
 80037e2:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 80037e4:	4b18      	ldr	r3, [pc, #96]	; (8003848 <HAL_DFSDM_ChannelMspInit+0x7c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d128      	bne.n	800383e <HAL_DFSDM_ChannelMspInit+0x72>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80037ec:	4b17      	ldr	r3, [pc, #92]	; (800384c <HAL_DFSDM_ChannelMspInit+0x80>)
 80037ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037f0:	4a16      	ldr	r2, [pc, #88]	; (800384c <HAL_DFSDM_ChannelMspInit+0x80>)
 80037f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037f6:	6613      	str	r3, [r2, #96]	; 0x60
 80037f8:	4b14      	ldr	r3, [pc, #80]	; (800384c <HAL_DFSDM_ChannelMspInit+0x80>)
 80037fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003800:	613b      	str	r3, [r7, #16]
 8003802:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <HAL_DFSDM_ChannelMspInit+0x80>)
 8003806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003808:	4a10      	ldr	r2, [pc, #64]	; (800384c <HAL_DFSDM_ChannelMspInit+0x80>)
 800380a:	f043 0310 	orr.w	r3, r3, #16
 800380e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003810:	4b0e      	ldr	r3, [pc, #56]	; (800384c <HAL_DFSDM_ChannelMspInit+0x80>)
 8003812:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003814:	f003 0310 	and.w	r3, r3, #16
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800381c:	f44f 7320 	mov.w	r3, #640	; 0x280
 8003820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003822:	2302      	movs	r3, #2
 8003824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003826:	2300      	movs	r3, #0
 8003828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800382a:	2300      	movs	r3, #0
 800382c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800382e:	2306      	movs	r3, #6
 8003830:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003832:	f107 0314 	add.w	r3, r7, #20
 8003836:	4619      	mov	r1, r3
 8003838:	4805      	ldr	r0, [pc, #20]	; (8003850 <HAL_DFSDM_ChannelMspInit+0x84>)
 800383a:	f006 fdb3 	bl	800a3a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 800383e:	bf00      	nop
 8003840:	3728      	adds	r7, #40	; 0x28
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	2000088c 	.word	0x2000088c
 800384c:	40021000 	.word	0x40021000
 8003850:	48001000 	.word	0x48001000

08003854 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08a      	sub	sp, #40	; 0x28
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 0314 	add.w	r3, r7, #20
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a17      	ldr	r2, [pc, #92]	; (80038d0 <HAL_I2C_MspInit+0x7c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d128      	bne.n	80038c8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003876:	4b17      	ldr	r3, [pc, #92]	; (80038d4 <HAL_I2C_MspInit+0x80>)
 8003878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800387a:	4a16      	ldr	r2, [pc, #88]	; (80038d4 <HAL_I2C_MspInit+0x80>)
 800387c:	f043 0302 	orr.w	r3, r3, #2
 8003880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003882:	4b14      	ldr	r3, [pc, #80]	; (80038d4 <HAL_I2C_MspInit+0x80>)
 8003884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	613b      	str	r3, [r7, #16]
 800388c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800388e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003894:	2312      	movs	r3, #18
 8003896:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003898:	2301      	movs	r3, #1
 800389a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800389c:	2303      	movs	r3, #3
 800389e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80038a0:	2304      	movs	r3, #4
 80038a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a4:	f107 0314 	add.w	r3, r7, #20
 80038a8:	4619      	mov	r1, r3
 80038aa:	480b      	ldr	r0, [pc, #44]	; (80038d8 <HAL_I2C_MspInit+0x84>)
 80038ac:	f006 fd7a 	bl	800a3a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80038b0:	4b08      	ldr	r3, [pc, #32]	; (80038d4 <HAL_I2C_MspInit+0x80>)
 80038b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b4:	4a07      	ldr	r2, [pc, #28]	; (80038d4 <HAL_I2C_MspInit+0x80>)
 80038b6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80038ba:	6593      	str	r3, [r2, #88]	; 0x58
 80038bc:	4b05      	ldr	r3, [pc, #20]	; (80038d4 <HAL_I2C_MspInit+0x80>)
 80038be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038c4:	60fb      	str	r3, [r7, #12]
 80038c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80038c8:	bf00      	nop
 80038ca:	3728      	adds	r7, #40	; 0x28
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40005800 	.word	0x40005800
 80038d4:	40021000 	.word	0x40021000
 80038d8:	48000400 	.word	0x48000400

080038dc <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a0b      	ldr	r2, [pc, #44]	; (8003918 <HAL_I2C_MspDeInit+0x3c>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d10f      	bne.n	800390e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80038ee:	4b0b      	ldr	r3, [pc, #44]	; (800391c <HAL_I2C_MspDeInit+0x40>)
 80038f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f2:	4a0a      	ldr	r2, [pc, #40]	; (800391c <HAL_I2C_MspDeInit+0x40>)
 80038f4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80038f8:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 80038fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80038fe:	4808      	ldr	r0, [pc, #32]	; (8003920 <HAL_I2C_MspDeInit+0x44>)
 8003900:	f006 fef8 	bl	800a6f4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8003904:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003908:	4805      	ldr	r0, [pc, #20]	; (8003920 <HAL_I2C_MspDeInit+0x44>)
 800390a:	f006 fef3 	bl	800a6f4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	40005800 	.word	0x40005800
 800391c:	40021000 	.word	0x40021000
 8003920:	48000400 	.word	0x48000400

08003924 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b08a      	sub	sp, #40	; 0x28
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800392c:	f107 0314 	add.w	r3, r7, #20
 8003930:	2200      	movs	r2, #0
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	605a      	str	r2, [r3, #4]
 8003936:	609a      	str	r2, [r3, #8]
 8003938:	60da      	str	r2, [r3, #12]
 800393a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a17      	ldr	r2, [pc, #92]	; (80039a0 <HAL_QSPI_MspInit+0x7c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d128      	bne.n	8003998 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003946:	4b17      	ldr	r3, [pc, #92]	; (80039a4 <HAL_QSPI_MspInit+0x80>)
 8003948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800394a:	4a16      	ldr	r2, [pc, #88]	; (80039a4 <HAL_QSPI_MspInit+0x80>)
 800394c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003950:	6513      	str	r3, [r2, #80]	; 0x50
 8003952:	4b14      	ldr	r3, [pc, #80]	; (80039a4 <HAL_QSPI_MspInit+0x80>)
 8003954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800395a:	613b      	str	r3, [r7, #16]
 800395c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800395e:	4b11      	ldr	r3, [pc, #68]	; (80039a4 <HAL_QSPI_MspInit+0x80>)
 8003960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003962:	4a10      	ldr	r2, [pc, #64]	; (80039a4 <HAL_QSPI_MspInit+0x80>)
 8003964:	f043 0310 	orr.w	r3, r3, #16
 8003968:	64d3      	str	r3, [r2, #76]	; 0x4c
 800396a:	4b0e      	ldr	r3, [pc, #56]	; (80039a4 <HAL_QSPI_MspInit+0x80>)
 800396c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800396e:	f003 0310 	and.w	r3, r3, #16
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8003976:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800397a:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800397c:	2302      	movs	r3, #2
 800397e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003980:	2300      	movs	r3, #0
 8003982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003984:	2303      	movs	r3, #3
 8003986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003988:	230a      	movs	r3, #10
 800398a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800398c:	f107 0314 	add.w	r3, r7, #20
 8003990:	4619      	mov	r1, r3
 8003992:	4805      	ldr	r0, [pc, #20]	; (80039a8 <HAL_QSPI_MspInit+0x84>)
 8003994:	f006 fd06 	bl	800a3a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8003998:	bf00      	nop
 800399a:	3728      	adds	r7, #40	; 0x28
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	a0001000 	.word	0xa0001000
 80039a4:	40021000 	.word	0x40021000
 80039a8:	48001000 	.word	0x48001000

080039ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08a      	sub	sp, #40	; 0x28
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039b4:	f107 0314 	add.w	r3, r7, #20
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	605a      	str	r2, [r3, #4]
 80039be:	609a      	str	r2, [r3, #8]
 80039c0:	60da      	str	r2, [r3, #12]
 80039c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a17      	ldr	r2, [pc, #92]	; (8003a28 <HAL_SPI_MspInit+0x7c>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d128      	bne.n	8003a20 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80039ce:	4b17      	ldr	r3, [pc, #92]	; (8003a2c <HAL_SPI_MspInit+0x80>)
 80039d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d2:	4a16      	ldr	r2, [pc, #88]	; (8003a2c <HAL_SPI_MspInit+0x80>)
 80039d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039d8:	6593      	str	r3, [r2, #88]	; 0x58
 80039da:	4b14      	ldr	r3, [pc, #80]	; (8003a2c <HAL_SPI_MspInit+0x80>)
 80039dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039e2:	613b      	str	r3, [r7, #16]
 80039e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039e6:	4b11      	ldr	r3, [pc, #68]	; (8003a2c <HAL_SPI_MspInit+0x80>)
 80039e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ea:	4a10      	ldr	r2, [pc, #64]	; (8003a2c <HAL_SPI_MspInit+0x80>)
 80039ec:	f043 0304 	orr.w	r3, r3, #4
 80039f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80039f2:	4b0e      	ldr	r3, [pc, #56]	; (8003a2c <HAL_SPI_MspInit+0x80>)
 80039f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039f6:	f003 0304 	and.w	r3, r3, #4
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 80039fe:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a04:	2302      	movs	r3, #2
 8003a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003a10:	2306      	movs	r3, #6
 8003a12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a14:	f107 0314 	add.w	r3, r7, #20
 8003a18:	4619      	mov	r1, r3
 8003a1a:	4805      	ldr	r0, [pc, #20]	; (8003a30 <HAL_SPI_MspInit+0x84>)
 8003a1c:	f006 fcc2 	bl	800a3a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003a20:	bf00      	nop
 8003a22:	3728      	adds	r7, #40	; 0x28
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40003c00 	.word	0x40003c00
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	48000800 	.word	0x48000800

08003a34 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a08      	ldr	r2, [pc, #32]	; (8003a64 <HAL_SPI_MspDeInit+0x30>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d10a      	bne.n	8003a5c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8003a46:	4b08      	ldr	r3, [pc, #32]	; (8003a68 <HAL_SPI_MspDeInit+0x34>)
 8003a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a4a:	4a07      	ldr	r2, [pc, #28]	; (8003a68 <HAL_SPI_MspDeInit+0x34>)
 8003a4c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003a50:	6593      	str	r3, [r2, #88]	; 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8003a52:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8003a56:	4805      	ldr	r0, [pc, #20]	; (8003a6c <HAL_SPI_MspDeInit+0x38>)
 8003a58:	f006 fe4c 	bl	800a6f4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8003a5c:	bf00      	nop
 8003a5e:	3708      	adds	r7, #8
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40003c00 	.word	0x40003c00
 8003a68:	40021000 	.word	0x40021000
 8003a6c:	48000800 	.word	0x48000800

08003a70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b08c      	sub	sp, #48	; 0x30
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a78:	f107 031c 	add.w	r3, r7, #28
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]
 8003a80:	605a      	str	r2, [r3, #4]
 8003a82:	609a      	str	r2, [r3, #8]
 8003a84:	60da      	str	r2, [r3, #12]
 8003a86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a2e      	ldr	r2, [pc, #184]	; (8003b48 <HAL_UART_MspInit+0xd8>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d128      	bne.n	8003ae4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a92:	4b2e      	ldr	r3, [pc, #184]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a96:	4a2d      	ldr	r2, [pc, #180]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003a98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a9c:	6613      	str	r3, [r2, #96]	; 0x60
 8003a9e:	4b2b      	ldr	r3, [pc, #172]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003aa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003aa6:	61bb      	str	r3, [r7, #24]
 8003aa8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aaa:	4b28      	ldr	r3, [pc, #160]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aae:	4a27      	ldr	r2, [pc, #156]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003ab0:	f043 0302 	orr.w	r3, r3, #2
 8003ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ab6:	4b25      	ldr	r3, [pc, #148]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	617b      	str	r3, [r7, #20]
 8003ac0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8003ac2:	23c0      	movs	r3, #192	; 0xc0
 8003ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aca:	2300      	movs	r3, #0
 8003acc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ad2:	2307      	movs	r3, #7
 8003ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ad6:	f107 031c 	add.w	r3, r7, #28
 8003ada:	4619      	mov	r1, r3
 8003adc:	481c      	ldr	r0, [pc, #112]	; (8003b50 <HAL_UART_MspInit+0xe0>)
 8003ade:	f006 fc61 	bl	800a3a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003ae2:	e02d      	b.n	8003b40 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART3)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a1a      	ldr	r2, [pc, #104]	; (8003b54 <HAL_UART_MspInit+0xe4>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d128      	bne.n	8003b40 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003aee:	4b17      	ldr	r3, [pc, #92]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af2:	4a16      	ldr	r2, [pc, #88]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003af4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003af8:	6593      	str	r3, [r2, #88]	; 0x58
 8003afa:	4b14      	ldr	r3, [pc, #80]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b02:	613b      	str	r3, [r7, #16]
 8003b04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b06:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b0a:	4a10      	ldr	r2, [pc, #64]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003b0c:	f043 0308 	orr.w	r3, r3, #8
 8003b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b12:	4b0e      	ldr	r3, [pc, #56]	; (8003b4c <HAL_UART_MspInit+0xdc>)
 8003b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b16:	f003 0308 	and.w	r3, r3, #8
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8003b1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b24:	2302      	movs	r3, #2
 8003b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003b30:	2307      	movs	r3, #7
 8003b32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b34:	f107 031c 	add.w	r3, r7, #28
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4807      	ldr	r0, [pc, #28]	; (8003b58 <HAL_UART_MspInit+0xe8>)
 8003b3c:	f006 fc32 	bl	800a3a4 <HAL_GPIO_Init>
}
 8003b40:	bf00      	nop
 8003b42:	3730      	adds	r7, #48	; 0x30
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40013800 	.word	0x40013800
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	48000400 	.word	0x48000400
 8003b54:	40004800 	.word	0x40004800
 8003b58:	48000c00 	.word	0x48000c00

08003b5c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b08a      	sub	sp, #40	; 0x28
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b64:	f107 0314 	add.w	r3, r7, #20
 8003b68:	2200      	movs	r2, #0
 8003b6a:	601a      	str	r2, [r3, #0]
 8003b6c:	605a      	str	r2, [r3, #4]
 8003b6e:	609a      	str	r2, [r3, #8]
 8003b70:	60da      	str	r2, [r3, #12]
 8003b72:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b7c:	d154      	bne.n	8003c28 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b7e:	4b2c      	ldr	r3, [pc, #176]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b82:	4a2b      	ldr	r2, [pc, #172]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003b84:	f043 0301 	orr.w	r3, r3, #1
 8003b88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b8a:	4b29      	ldr	r3, [pc, #164]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	613b      	str	r3, [r7, #16]
 8003b94:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8003b96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003ba4:	f107 0314 	add.w	r3, r7, #20
 8003ba8:	4619      	mov	r1, r3
 8003baa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bae:	f006 fbf9 	bl	800a3a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8003bb2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb8:	2302      	movs	r3, #2
 8003bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003bc4:	230a      	movs	r3, #10
 8003bc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc8:	f107 0314 	add.w	r3, r7, #20
 8003bcc:	4619      	mov	r1, r3
 8003bce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bd2:	f006 fbe7 	bl	800a3a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003bd6:	4b16      	ldr	r3, [pc, #88]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bda:	4a15      	ldr	r2, [pc, #84]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003bdc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003be0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003be2:	4b13      	ldr	r3, [pc, #76]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003be6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bee:	4b10      	ldr	r3, [pc, #64]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d114      	bne.n	8003c24 <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bfa:	4b0d      	ldr	r3, [pc, #52]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bfe:	4a0c      	ldr	r2, [pc, #48]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c04:	6593      	str	r3, [r2, #88]	; 0x58
 8003c06:	4b0a      	ldr	r3, [pc, #40]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c0e:	60bb      	str	r3, [r7, #8]
 8003c10:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8003c12:	f008 f877 	bl	800bd04 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c16:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1a:	4a05      	ldr	r2, [pc, #20]	; (8003c30 <HAL_PCD_MspInit+0xd4>)
 8003c1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c20:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003c22:	e001      	b.n	8003c28 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8003c24:	f008 f86e 	bl	800bd04 <HAL_PWREx_EnableVddUSB>
}
 8003c28:	bf00      	nop
 8003c2a:	3728      	adds	r7, #40	; 0x28
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	40021000 	.word	0x40021000

08003c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003c38:	bf00      	nop
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c42:	b480      	push	{r7}
 8003c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c46:	e7fe      	b.n	8003c46 <HardFault_Handler+0x4>

08003c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c4c:	e7fe      	b.n	8003c4c <MemManage_Handler+0x4>

08003c4e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c52:	e7fe      	b.n	8003c52 <BusFault_Handler+0x4>

08003c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c58:	e7fe      	b.n	8003c58 <UsageFault_Handler+0x4>

08003c5a <DebugMon_Handler>:
*/
/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c5e:	bf00      	nop
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c6c:	f006 f8f8 	bl	8009e60 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003c70:	f00d ffc4 	bl	8011bfc <xTaskGetSchedulerState>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d001      	beq.n	8003c7e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003c7a:	f00e fe95 	bl	80129a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c7e:	bf00      	nop
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003c86:	2020      	movs	r0, #32
 8003c88:	f006 fe72 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8003c8c:	2040      	movs	r0, #64	; 0x40
 8003c8e:	f006 fe6f 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003c92:	2080      	movs	r0, #128	; 0x80
 8003c94:	f006 fe6c 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8003c98:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003c9c:	f006 fe68 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003ca0:	bf00      	nop
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI1_IRQHandler(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003ca8:	2002      	movs	r0, #2
 8003caa:	f006 fe61 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
}
 8003cae:	bf00      	nop
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <EXTI15_10_IRQHandler>:



void EXTI15_10_IRQHandler(void)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003cb6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003cba:	f006 fe59 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003cbe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003cc2:	f006 fe55 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003cc6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003cca:	f006 fe51 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003cce:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003cd2:	f006 fe4d 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003cd6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003cda:	f006 fe49 	bl	800a970 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003cde:	bf00      	nop
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b086      	sub	sp, #24
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	60f8      	str	r0, [r7, #12]
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cee:	2300      	movs	r3, #0
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	e00a      	b.n	8003d0a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003cf4:	f3af 8000 	nop.w
 8003cf8:	4601      	mov	r1, r0
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	1c5a      	adds	r2, r3, #1
 8003cfe:	60ba      	str	r2, [r7, #8]
 8003d00:	b2ca      	uxtb	r2, r1
 8003d02:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	3301      	adds	r3, #1
 8003d08:	617b      	str	r3, [r7, #20]
 8003d0a:	697a      	ldr	r2, [r7, #20]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	dbf0      	blt.n	8003cf4 <_read+0x12>
	}

return len;
 8003d12:	687b      	ldr	r3, [r7, #4]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d28:	2300      	movs	r3, #0
 8003d2a:	617b      	str	r3, [r7, #20]
 8003d2c:	e009      	b.n	8003d42 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	1c5a      	adds	r2, r3, #1
 8003d32:	60ba      	str	r2, [r7, #8]
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fe fd4a 	bl	80027d0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	3301      	adds	r3, #1
 8003d40:	617b      	str	r3, [r7, #20]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	dbf1      	blt.n	8003d2e <_write+0x12>
	}
	return len;
 8003d4a:	687b      	ldr	r3, [r7, #4]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3718      	adds	r7, #24
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <_close>:

int _close(int file)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
	return -1;
 8003d5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d7c:	605a      	str	r2, [r3, #4]
	return 0;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <_isatty>:

int _isatty(int file)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
	return 1;
 8003d94:	2301      	movs	r3, #1
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr

08003da2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003da2:	b480      	push	{r7}
 8003da4:	b085      	sub	sp, #20
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	60f8      	str	r0, [r7, #12]
 8003daa:	60b9      	str	r1, [r7, #8]
 8003dac:	607a      	str	r2, [r7, #4]
	return 0;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b086      	sub	sp, #24
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dc4:	4a14      	ldr	r2, [pc, #80]	; (8003e18 <_sbrk+0x5c>)
 8003dc6:	4b15      	ldr	r3, [pc, #84]	; (8003e1c <_sbrk+0x60>)
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003dd0:	4b13      	ldr	r3, [pc, #76]	; (8003e20 <_sbrk+0x64>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d102      	bne.n	8003dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003dd8:	4b11      	ldr	r3, [pc, #68]	; (8003e20 <_sbrk+0x64>)
 8003dda:	4a12      	ldr	r2, [pc, #72]	; (8003e24 <_sbrk+0x68>)
 8003ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dde:	4b10      	ldr	r3, [pc, #64]	; (8003e20 <_sbrk+0x64>)
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4413      	add	r3, r2
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d207      	bcs.n	8003dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003dec:	f00f f842 	bl	8012e74 <__errno>
 8003df0:	4602      	mov	r2, r0
 8003df2:	230c      	movs	r3, #12
 8003df4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003df6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dfa:	e009      	b.n	8003e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003dfc:	4b08      	ldr	r3, [pc, #32]	; (8003e20 <_sbrk+0x64>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e02:	4b07      	ldr	r3, [pc, #28]	; (8003e20 <_sbrk+0x64>)
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4413      	add	r3, r2
 8003e0a:	4a05      	ldr	r2, [pc, #20]	; (8003e20 <_sbrk+0x64>)
 8003e0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3718      	adds	r7, #24
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	20018000 	.word	0x20018000
 8003e1c:	00000400 	.word	0x00000400
 8003e20:	20000890 	.word	0x20000890
 8003e24:	20004150 	.word	0x20004150

08003e28 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e2c:	4b17      	ldr	r3, [pc, #92]	; (8003e8c <SystemInit+0x64>)
 8003e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e32:	4a16      	ldr	r2, [pc, #88]	; (8003e8c <SystemInit+0x64>)
 8003e34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003e3c:	4b14      	ldr	r3, [pc, #80]	; (8003e90 <SystemInit+0x68>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a13      	ldr	r2, [pc, #76]	; (8003e90 <SystemInit+0x68>)
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003e48:	4b11      	ldr	r3, [pc, #68]	; (8003e90 <SystemInit+0x68>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003e4e:	4b10      	ldr	r3, [pc, #64]	; (8003e90 <SystemInit+0x68>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a0f      	ldr	r2, [pc, #60]	; (8003e90 <SystemInit+0x68>)
 8003e54:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003e58:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003e5c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003e5e:	4b0c      	ldr	r3, [pc, #48]	; (8003e90 <SystemInit+0x68>)
 8003e60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e64:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003e66:	4b0a      	ldr	r3, [pc, #40]	; (8003e90 <SystemInit+0x68>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a09      	ldr	r2, [pc, #36]	; (8003e90 <SystemInit+0x68>)
 8003e6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e70:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003e72:	4b07      	ldr	r3, [pc, #28]	; (8003e90 <SystemInit+0x68>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003e78:	4b04      	ldr	r3, [pc, #16]	; (8003e8c <SystemInit+0x64>)
 8003e7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e7e:	609a      	str	r2, [r3, #8]
#endif
}
 8003e80:	bf00      	nop
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	e000ed00 	.word	0xe000ed00
 8003e90:	40021000 	.word	0x40021000

08003e94 <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8003ea2:	6839      	ldr	r1, [r7, #0]
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f004 fdfb 	bl	8008aa0 <VL53L0X_get_device_info>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8003eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b084      	sub	sp, #16
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
 8003ec2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8003ec8:	6839      	ldr	r1, [r7, #0]
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f001 fc6f 	bl	80057ae <VL53L0X_get_offset_calibration_data_micro_meter>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8003ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3710      	adds	r7, #16
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8003ee0:	b5b0      	push	{r4, r5, r7, lr}
 8003ee2:	b094      	sub	sp, #80	; 0x50
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8003eee:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d107      	bne.n	8003f06 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	2188      	movs	r1, #136	; 0x88
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f004 ff90 	bl	8008e20 <VL53L0X_WrByte>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003f14:	f8a3 214e 	strh.w	r2, [r3, #334]	; 0x14e

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003f1e:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a71      	ldr	r2, [pc, #452]	; (80040ec <VL53L0X_DataInit+0x20c>)
 8003f26:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a70      	ldr	r2, [pc, #448]	; (80040f0 <VL53L0X_DataInit+0x210>)
 8003f2e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8003f38:	f107 0308 	add.w	r3, r7, #8
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 fa5a 	bl	80043f8 <VL53L0X_GetDeviceParameters>
 8003f44:	4603      	mov	r3, r0
 8003f46:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	if (Status == VL53L0X_ERROR_NONE) {
 8003f4a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d112      	bne.n	8003f78 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8003f52:	2300      	movs	r3, #0
 8003f54:	723b      	strb	r3, [r7, #8]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8003f56:	2300      	movs	r3, #0
 8003f58:	727b      	strb	r3, [r7, #9]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f103 0410 	add.w	r4, r3, #16
 8003f60:	f107 0508 	add.w	r5, r7, #8
 8003f64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f70:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003f74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2264      	movs	r2, #100	; 0x64
 8003f7c:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003f86:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003f90:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8003f9a:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003faa:	e014      	b.n	8003fd6 <VL53L0X_DataInit+0xf6>
		if (Status == VL53L0X_ERROR_NONE)
 8003fac:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d114      	bne.n	8003fde <VL53L0X_DataInit+0xfe>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8003fb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2201      	movs	r2, #1
 8003fba:	4619      	mov	r1, r3
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 fd83 	bl	8004ac8 <VL53L0X_SetLimitCheckEnable>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003fd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fd8:	2b05      	cmp	r3, #5
 8003fda:	dde7      	ble.n	8003fac <VL53L0X_DataInit+0xcc>
 8003fdc:	e000      	b.n	8003fe0 <VL53L0X_DataInit+0x100>
		else
			break;
 8003fde:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8003fe0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d107      	bne.n	8003ff8 <VL53L0X_DataInit+0x118>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8003fe8:	2200      	movs	r2, #0
 8003fea:	2102      	movs	r1, #2
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fd6b 	bl	8004ac8 <VL53L0X_SetLimitCheckEnable>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8003ff8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d107      	bne.n	8004010 <VL53L0X_DataInit+0x130>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004000:	2200      	movs	r2, #0
 8004002:	2103      	movs	r1, #3
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 fd5f 	bl	8004ac8 <VL53L0X_SetLimitCheckEnable>
 800400a:	4603      	mov	r3, r0
 800400c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004010:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004014:	2b00      	cmp	r3, #0
 8004016:	d107      	bne.n	8004028 <VL53L0X_DataInit+0x148>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004018:	2200      	movs	r2, #0
 800401a:	2104      	movs	r1, #4
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f000 fd53 	bl	8004ac8 <VL53L0X_SetLimitCheckEnable>
 8004022:	4603      	mov	r3, r0
 8004024:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8004028:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800402c:	2b00      	cmp	r3, #0
 800402e:	d107      	bne.n	8004040 <VL53L0X_DataInit+0x160>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8004030:	2200      	movs	r2, #0
 8004032:	2105      	movs	r1, #5
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 fd47 	bl	8004ac8 <VL53L0X_SetLimitCheckEnable>
 800403a:	4603      	mov	r3, r0
 800403c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8004040:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004044:	2b00      	cmp	r3, #0
 8004046:	d108      	bne.n	800405a <VL53L0X_DataInit+0x17a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004048:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800404c:	2100      	movs	r1, #0
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 fdea 	bl	8004c28 <VL53L0X_SetLimitCheckValue>
 8004054:	4603      	mov	r3, r0
 8004056:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800405a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800405e:	2b00      	cmp	r3, #0
 8004060:	d108      	bne.n	8004074 <VL53L0X_DataInit+0x194>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004062:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004066:	2101      	movs	r1, #1
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 fddd 	bl	8004c28 <VL53L0X_SetLimitCheckValue>
 800406e:	4603      	mov	r3, r0
 8004070:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004074:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004078:	2b00      	cmp	r3, #0
 800407a:	d108      	bne.n	800408e <VL53L0X_DataInit+0x1ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800407c:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8004080:	2102      	movs	r1, #2
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fdd0 	bl	8004c28 <VL53L0X_SetLimitCheckValue>
 8004088:	4603      	mov	r3, r0
 800408a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800408e:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004092:	2b00      	cmp	r3, #0
 8004094:	d107      	bne.n	80040a6 <VL53L0X_DataInit+0x1c6>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8004096:	2200      	movs	r2, #0
 8004098:	2103      	movs	r1, #3
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 fdc4 	bl	8004c28 <VL53L0X_SetLimitCheckValue>
 80040a0:	4603      	mov	r3, r0
 80040a2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80040a6:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10f      	bne.n	80040ce <VL53L0X_DataInit+0x1ee>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	22ff      	movs	r2, #255	; 0xff
 80040b2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80040b6:	22ff      	movs	r2, #255	; 0xff
 80040b8:	2101      	movs	r1, #1
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f004 feb0 	bl	8008e20 <VL53L0X_WrByte>
 80040c0:	4603      	mov	r3, r0
 80040c2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 80040ce:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d103      	bne.n	80040de <VL53L0X_DataInit+0x1fe>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 80040de:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3750      	adds	r7, #80	; 0x50
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bdb0      	pop	{r4, r5, r7, pc}
 80040ea:	bf00      	nop
 80040ec:	00016b85 	.word	0x00016b85
 80040f0:	000970a4 	.word	0x000970a4

080040f4 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80040f4:	b5b0      	push	{r4, r5, r7, lr}
 80040f6:	b09e      	sub	sp, #120	; 0x78
 80040f8:	af02      	add	r7, sp, #8
 80040fa:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80040fc:	2300      	movs	r3, #0
 80040fe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8004102:	f107 031c 	add.w	r3, r7, #28
 8004106:	2240      	movs	r2, #64	; 0x40
 8004108:	2100      	movs	r1, #0
 800410a:	4618      	mov	r0, r3
 800410c:	f00e fef6 	bl	8012efc <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8004110:	2300      	movs	r3, #0
 8004112:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8004114:	2300      	movs	r3, #0
 8004116:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8004118:	2300      	movs	r3, #0
 800411a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800411e:	2300      	movs	r3, #0
 8004120:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8004122:	2300      	movs	r3, #0
 8004124:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8004126:	2300      	movs	r3, #0
 8004128:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800412a:	2300      	movs	r3, #0
 800412c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	FixPoint1616_t seqTimeoutMilliSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8004130:	2101      	movs	r1, #1
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f002 fa8e 	bl	8006654 <VL53L0X_get_info_from_device>
 8004138:	4603      	mov	r3, r0
 800413a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8004144:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800414c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8004150:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004154:	2b01      	cmp	r3, #1
 8004156:	d80d      	bhi.n	8004174 <VL53L0X_StaticInit+0x80>
 8004158:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800415c:	2b01      	cmp	r3, #1
 800415e:	d102      	bne.n	8004166 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8004160:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004162:	2b20      	cmp	r3, #32
 8004164:	d806      	bhi.n	8004174 <VL53L0X_StaticInit+0x80>
 8004166:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10e      	bne.n	800418c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800416e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004170:	2b0c      	cmp	r3, #12
 8004172:	d90b      	bls.n	800418c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8004174:	f107 0218 	add.w	r2, r7, #24
 8004178:	f107 0314 	add.w	r3, r7, #20
 800417c:	4619      	mov	r1, r3
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f001 fd10 	bl	8005ba4 <VL53L0X_perform_ref_spad_management>
 8004184:	4603      	mov	r3, r0
 8004186:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800418a:	e009      	b.n	80041a0 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800418c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004190:	461a      	mov	r2, r3
 8004192:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f001 ff11 	bl	8005fbc <VL53L0X_set_reference_spads>
 800419a:	4603      	mov	r3, r0
 800419c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 80041a0:	4b94      	ldr	r3, [pc, #592]	; (80043f4 <VL53L0X_StaticInit+0x300>)
 80041a2:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 80041a4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d10f      	bne.n	80041cc <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f893 314c 	ldrb.w	r3, [r3, #332]	; 0x14c
 80041b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 80041b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d104      	bne.n	80041c8 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80041c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80041c6:	e001      	b.n	80041cc <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80041c8:	4b8a      	ldr	r3, [pc, #552]	; (80043f4 <VL53L0X_StaticInit+0x300>)
 80041ca:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 80041cc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d106      	bne.n	80041e2 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 80041d4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f003 fde4 	bl	8007da4 <VL53L0X_load_tuning_settings>
 80041dc:	4603      	mov	r3, r0
 80041de:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 80041e2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10a      	bne.n	8004200 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 80041ea:	2300      	movs	r3, #0
 80041ec:	9300      	str	r3, [sp, #0]
 80041ee:	2304      	movs	r3, #4
 80041f0:	2200      	movs	r2, #0
 80041f2:	2100      	movs	r1, #0
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f001 f909 	bl	800540c <VL53L0X_SetGpioConfig>
 80041fa:	4603      	mov	r3, r0
 80041fc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004200:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004204:	2b00      	cmp	r3, #0
 8004206:	d121      	bne.n	800424c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004208:	2201      	movs	r2, #1
 800420a:	21ff      	movs	r1, #255	; 0xff
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f004 fe07 	bl	8008e20 <VL53L0X_WrByte>
 8004212:	4603      	mov	r3, r0
 8004214:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8004218:	f107 031a 	add.w	r3, r7, #26
 800421c:	461a      	mov	r2, r3
 800421e:	2184      	movs	r1, #132	; 0x84
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f004 fd89 	bl	8008d38 <VL53L0X_RdWord>
 8004226:	4603      	mov	r3, r0
 8004228:	461a      	mov	r2, r3
 800422a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800422e:	4313      	orrs	r3, r2
 8004230:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004234:	2200      	movs	r2, #0
 8004236:	21ff      	movs	r1, #255	; 0xff
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f004 fdf1 	bl	8008e20 <VL53L0X_WrByte>
 800423e:	4603      	mov	r3, r0
 8004240:	461a      	mov	r2, r3
 8004242:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004246:	4313      	orrs	r3, r2
 8004248:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800424c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004250:	2b00      	cmp	r3, #0
 8004252:	d105      	bne.n	8004260 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8004254:	8b7b      	ldrh	r3, [r7, #26]
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	461a      	mov	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8004260:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004264:	2b00      	cmp	r3, #0
 8004266:	d108      	bne.n	800427a <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8004268:	f107 031c 	add.w	r3, r7, #28
 800426c:	4619      	mov	r1, r3
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f8c2 	bl	80043f8 <VL53L0X_GetDeviceParameters>
 8004274:	4603      	mov	r3, r0
 8004276:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800427a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800427e:	2b00      	cmp	r3, #0
 8004280:	d110      	bne.n	80042a4 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8004282:	f107 0319 	add.w	r3, r7, #25
 8004286:	4619      	mov	r1, r3
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f000 f9a0 	bl	80045ce <VL53L0X_GetFractionEnable>
 800428e:	4603      	mov	r3, r0
 8004290:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8004294:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004298:	2b00      	cmp	r3, #0
 800429a:	d103      	bne.n	80042a4 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800429c:	7e7a      	ldrb	r2, [r7, #25]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 80042a4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10e      	bne.n	80042ca <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f103 0410 	add.w	r4, r3, #16
 80042b2:	f107 051c 	add.w	r5, r7, #28
 80042b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042c2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80042c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 80042ca:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d111      	bne.n	80042f6 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 80042d2:	f107 0319 	add.w	r3, r7, #25
 80042d6:	461a      	mov	r2, r3
 80042d8:	2101      	movs	r1, #1
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f004 fca5 	bl	8008c2a <VL53L0X_RdByte>
 80042e0:	4603      	mov	r3, r0
 80042e2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 80042e6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d103      	bne.n	80042f6 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 80042ee:	7e7a      	ldrb	r2, [r7, #25]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 80042f6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d107      	bne.n	800430e <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80042fe:	2200      	movs	r2, #0
 8004300:	2100      	movs	r1, #0
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f9d8 	bl	80046b8 <VL53L0X_SetSequenceStepEnable>
 8004308:	4603      	mov	r3, r0
 800430a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800430e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004312:	2b00      	cmp	r3, #0
 8004314:	d107      	bne.n	8004326 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8004316:	2200      	movs	r2, #0
 8004318:	2102      	movs	r1, #2
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 f9cc 	bl	80046b8 <VL53L0X_SetSequenceStepEnable>
 8004320:	4603      	mov	r3, r0
 8004322:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8004326:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800432a:	2b00      	cmp	r3, #0
 800432c:	d103      	bne.n	8004336 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2203      	movs	r2, #3
 8004332:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8004336:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800433a:	2b00      	cmp	r3, #0
 800433c:	d109      	bne.n	8004352 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800433e:	f107 0313 	add.w	r3, r7, #19
 8004342:	461a      	mov	r2, r3
 8004344:	2100      	movs	r1, #0
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f99e 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 800434c:	4603      	mov	r3, r0
 800434e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004352:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004356:	2b00      	cmp	r3, #0
 8004358:	d103      	bne.n	8004362 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800435a:	7cfa      	ldrb	r2, [r7, #19]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8004362:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004366:	2b00      	cmp	r3, #0
 8004368:	d109      	bne.n	800437e <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800436a:	f107 0313 	add.w	r3, r7, #19
 800436e:	461a      	mov	r2, r3
 8004370:	2101      	movs	r1, #1
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f988 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 8004378:	4603      	mov	r3, r0
 800437a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800437e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004382:	2b00      	cmp	r3, #0
 8004384:	d103      	bne.n	800438e <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8004386:	7cfa      	ldrb	r2, [r7, #19]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800438e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8004392:	2b00      	cmp	r3, #0
 8004394:	d109      	bne.n	80043aa <VL53L0X_StaticInit+0x2b6>
		Status = VL53L0X_GetSequenceStepTimeout(
 8004396:	f107 030c 	add.w	r3, r7, #12
 800439a:	461a      	mov	r2, r3
 800439c:	2103      	movs	r1, #3
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 fad6 	bl	8004950 <VL53L0X_GetSequenceStepTimeout>
 80043a4:	4603      	mov	r3, r0
 80043a6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80043aa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d103      	bne.n	80043ba <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80043ba:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d109      	bne.n	80043d6 <VL53L0X_StaticInit+0x2e2>
		Status = VL53L0X_GetSequenceStepTimeout(
 80043c2:	f107 030c 	add.w	r3, r7, #12
 80043c6:	461a      	mov	r2, r3
 80043c8:	2104      	movs	r1, #4
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 fac0 	bl	8004950 <VL53L0X_GetSequenceStepTimeout>
 80043d0:	4603      	mov	r3, r0
 80043d2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80043d6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d103      	bne.n	80043e6 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80043e6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3770      	adds	r7, #112	; 0x70
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bdb0      	pop	{r4, r5, r7, pc}
 80043f2:	bf00      	nop
 80043f4:	20000190 	.word	0x20000190

080043f8 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004402:	2300      	movs	r3, #0
 8004404:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	4619      	mov	r1, r3
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f8cc 	bl	80045a8 <VL53L0X_GetDeviceMode>
 8004410:	4603      	mov	r3, r0
 8004412:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004414:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d107      	bne.n	800442c <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	3308      	adds	r3, #8
 8004420:	4619      	mov	r1, r3
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 fad4 	bl	80049d0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8004428:	4603      	mov	r3, r0
 800442a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 800442c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d102      	bne.n	800443a <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	2200      	movs	r2, #0
 8004438:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800443a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d107      	bne.n	8004452 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	3310      	adds	r3, #16
 8004446:	4619      	mov	r1, r3
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 fb0a 	bl	8004a62 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800444e:	4603      	mov	r3, r0
 8004450:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8004452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d107      	bne.n	800446a <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	3314      	adds	r3, #20
 800445e:	4619      	mov	r1, r3
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f7ff fd2a 	bl	8003eba <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8004466:	4603      	mov	r3, r0
 8004468:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800446a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d134      	bne.n	80044dc <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8004472:	2300      	movs	r3, #0
 8004474:	60bb      	str	r3, [r7, #8]
 8004476:	e02a      	b.n	80044ce <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8004478:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d12a      	bne.n	80044d6 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	b299      	uxth	r1, r3
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	3308      	adds	r3, #8
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	4413      	add	r3, r2
 800448e:	3304      	adds	r3, #4
 8004490:	461a      	mov	r2, r3
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 fc2a 	bl	8004cec <VL53L0X_GetLimitCheckValue>
 8004498:	4603      	mov	r3, r0
 800449a:	461a      	mov	r2, r3
 800449c:	7bfb      	ldrb	r3, [r7, #15]
 800449e:	4313      	orrs	r3, r2
 80044a0:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80044a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d117      	bne.n	80044da <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	b299      	uxth	r1, r3
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	3318      	adds	r3, #24
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	4413      	add	r3, r2
 80044b6:	461a      	mov	r2, r3
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 fb91 	bl	8004be0 <VL53L0X_GetLimitCheckEnable>
 80044be:	4603      	mov	r3, r0
 80044c0:	461a      	mov	r2, r3
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	3301      	adds	r3, #1
 80044cc:	60bb      	str	r3, [r7, #8]
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	2b05      	cmp	r3, #5
 80044d2:	ddd1      	ble.n	8004478 <VL53L0X_GetDeviceParameters+0x80>
 80044d4:	e002      	b.n	80044dc <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80044d6:	bf00      	nop
 80044d8:	e000      	b.n	80044dc <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80044da:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80044dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d107      	bne.n	80044f4 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	333c      	adds	r3, #60	; 0x3c
 80044e8:	4619      	mov	r1, r3
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 fc8c 	bl	8004e08 <VL53L0X_GetWrapAroundCheckEnable>
 80044f0:	4603      	mov	r3, r0
 80044f2:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80044f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d107      	bne.n	800450c <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	3304      	adds	r3, #4
 8004500:	4619      	mov	r1, r3
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f895 	bl	8004632 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8004508:	4603      	mov	r3, r0
 800450a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800450c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004510:	4618      	mov	r0, r3
 8004512:	3710      	adds	r7, #16
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	460b      	mov	r3, r1
 8004522:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004524:	2300      	movs	r3, #0
 8004526:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8004528:	78fb      	ldrb	r3, [r7, #3]
 800452a:	2b15      	cmp	r3, #21
 800452c:	d832      	bhi.n	8004594 <VL53L0X_SetDeviceMode+0x7c>
 800452e:	a201      	add	r2, pc, #4	; (adr r2, 8004534 <VL53L0X_SetDeviceMode+0x1c>)
 8004530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004534:	0800458d 	.word	0x0800458d
 8004538:	0800458d 	.word	0x0800458d
 800453c:	08004595 	.word	0x08004595
 8004540:	0800458d 	.word	0x0800458d
 8004544:	08004595 	.word	0x08004595
 8004548:	08004595 	.word	0x08004595
 800454c:	08004595 	.word	0x08004595
 8004550:	08004595 	.word	0x08004595
 8004554:	08004595 	.word	0x08004595
 8004558:	08004595 	.word	0x08004595
 800455c:	08004595 	.word	0x08004595
 8004560:	08004595 	.word	0x08004595
 8004564:	08004595 	.word	0x08004595
 8004568:	08004595 	.word	0x08004595
 800456c:	08004595 	.word	0x08004595
 8004570:	08004595 	.word	0x08004595
 8004574:	08004595 	.word	0x08004595
 8004578:	08004595 	.word	0x08004595
 800457c:	08004595 	.word	0x08004595
 8004580:	08004595 	.word	0x08004595
 8004584:	0800458d 	.word	0x0800458d
 8004588:	0800458d 	.word	0x0800458d
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	78fa      	ldrb	r2, [r7, #3]
 8004590:	741a      	strb	r2, [r3, #16]
		break;
 8004592:	e001      	b.n	8004598 <VL53L0X_SetDeviceMode+0x80>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8004594:	23f8      	movs	r3, #248	; 0xf8
 8004596:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004598:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800459c:	4618      	mov	r0, r3
 800459e:	3714      	adds	r7, #20
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80045b2:	2300      	movs	r3, #0
 80045b4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	7c1a      	ldrb	r2, [r3, #16]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80045be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045cc:	4770      	bx	lr

080045ce <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b084      	sub	sp, #16
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
 80045d6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80045d8:	2300      	movs	r3, #0
 80045da:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	2109      	movs	r1, #9
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f004 fb22 	bl	8008c2a <VL53L0X_RdByte>
 80045e6:	4603      	mov	r3, r0
 80045e8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80045ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d106      	bne.n	8004600 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	b2da      	uxtb	r2, r3
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004600:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004616:	2300      	movs	r3, #0
 8004618:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800461a:	6839      	ldr	r1, [r7, #0]
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f003 fa30 	bl	8007a82 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8004622:	4603      	mov	r3, r0
 8004624:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8004626:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b084      	sub	sp, #16
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800463c:	2300      	movs	r3, #0
 800463e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8004640:	6839      	ldr	r1, [r7, #0]
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f003 fafd 	bl	8007c42 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8004648:	4603      	mov	r3, r0
 800464a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800464c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004650:	4618      	mov	r0, r3
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	70fb      	strb	r3, [r7, #3]
 8004664:	4613      	mov	r3, r2
 8004666:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004668:	2300      	movs	r3, #0
 800466a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800466c:	78ba      	ldrb	r2, [r7, #2]
 800466e:	78fb      	ldrb	r3, [r7, #3]
 8004670:	4619      	mov	r1, r3
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f002 ff45 	bl	8007502 <VL53L0X_set_vcsel_pulse_period>
 8004678:	4603      	mov	r3, r0
 800467a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800467c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004680:	4618      	mov	r0, r3
 8004682:	3710      	adds	r7, #16
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	460b      	mov	r3, r1
 8004692:	607a      	str	r2, [r7, #4]
 8004694:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004696:	2300      	movs	r3, #0
 8004698:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800469a:	7afb      	ldrb	r3, [r7, #11]
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	4619      	mov	r1, r3
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f003 f9b7 	bl	8007a14 <VL53L0X_get_vcsel_pulse_period>
 80046a6:	4603      	mov	r3, r0
 80046a8:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80046aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3718      	adds	r7, #24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
	...

080046b8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b086      	sub	sp, #24
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	460b      	mov	r3, r1
 80046c2:	70fb      	strb	r3, [r7, #3]
 80046c4:	4613      	mov	r3, r2
 80046c6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80046c8:	2300      	movs	r3, #0
 80046ca:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80046d0:	2300      	movs	r3, #0
 80046d2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80046d4:	f107 030f 	add.w	r3, r7, #15
 80046d8:	461a      	mov	r2, r3
 80046da:	2101      	movs	r1, #1
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f004 faa4 	bl	8008c2a <VL53L0X_RdByte>
 80046e2:	4603      	mov	r3, r0
 80046e4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
 80046e8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80046ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d15a      	bne.n	80047a8 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 80046f2:	78bb      	ldrb	r3, [r7, #2]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d12b      	bne.n	8004750 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80046f8:	78fb      	ldrb	r3, [r7, #3]
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d825      	bhi.n	800474a <VL53L0X_SetSequenceStepEnable+0x92>
 80046fe:	a201      	add	r2, pc, #4	; (adr r2, 8004704 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8004700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004704:	08004719 	.word	0x08004719
 8004708:	08004723 	.word	0x08004723
 800470c:	0800472d 	.word	0x0800472d
 8004710:	08004737 	.word	0x08004737
 8004714:	08004741 	.word	0x08004741
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8004718:	7dbb      	ldrb	r3, [r7, #22]
 800471a:	f043 0310 	orr.w	r3, r3, #16
 800471e:	75bb      	strb	r3, [r7, #22]
				break;
 8004720:	e043      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8004722:	7dbb      	ldrb	r3, [r7, #22]
 8004724:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8004728:	75bb      	strb	r3, [r7, #22]
				break;
 800472a:	e03e      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800472c:	7dbb      	ldrb	r3, [r7, #22]
 800472e:	f043 0304 	orr.w	r3, r3, #4
 8004732:	75bb      	strb	r3, [r7, #22]
				break;
 8004734:	e039      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8004736:	7dbb      	ldrb	r3, [r7, #22]
 8004738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800473c:	75bb      	strb	r3, [r7, #22]
				break;
 800473e:	e034      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8004740:	7dbb      	ldrb	r3, [r7, #22]
 8004742:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004746:	75bb      	strb	r3, [r7, #22]
				break;
 8004748:	e02f      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800474a:	23fc      	movs	r3, #252	; 0xfc
 800474c:	75fb      	strb	r3, [r7, #23]
 800474e:	e02c      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8004750:	78fb      	ldrb	r3, [r7, #3]
 8004752:	2b04      	cmp	r3, #4
 8004754:	d825      	bhi.n	80047a2 <VL53L0X_SetSequenceStepEnable+0xea>
 8004756:	a201      	add	r2, pc, #4	; (adr r2, 800475c <VL53L0X_SetSequenceStepEnable+0xa4>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	08004771 	.word	0x08004771
 8004760:	0800477b 	.word	0x0800477b
 8004764:	08004785 	.word	0x08004785
 8004768:	0800478f 	.word	0x0800478f
 800476c:	08004799 	.word	0x08004799
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8004770:	7dbb      	ldrb	r3, [r7, #22]
 8004772:	f023 0310 	bic.w	r3, r3, #16
 8004776:	75bb      	strb	r3, [r7, #22]
				break;
 8004778:	e017      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800477a:	7dbb      	ldrb	r3, [r7, #22]
 800477c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8004780:	75bb      	strb	r3, [r7, #22]
				break;
 8004782:	e012      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8004784:	7dbb      	ldrb	r3, [r7, #22]
 8004786:	f023 0304 	bic.w	r3, r3, #4
 800478a:	75bb      	strb	r3, [r7, #22]
				break;
 800478c:	e00d      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800478e:	7dbb      	ldrb	r3, [r7, #22]
 8004790:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004794:	75bb      	strb	r3, [r7, #22]
				break;
 8004796:	e008      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8004798:	7dbb      	ldrb	r3, [r7, #22]
 800479a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800479e:	75bb      	strb	r3, [r7, #22]
				break;
 80047a0:	e003      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80047a2:	23fc      	movs	r3, #252	; 0xfc
 80047a4:	75fb      	strb	r3, [r7, #23]
 80047a6:	e000      	b.n	80047aa <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80047a8:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80047aa:	7bfb      	ldrb	r3, [r7, #15]
 80047ac:	7dba      	ldrb	r2, [r7, #22]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d01e      	beq.n	80047f0 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80047b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d107      	bne.n	80047ca <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80047ba:	7dbb      	ldrb	r3, [r7, #22]
 80047bc:	461a      	mov	r2, r3
 80047be:	2101      	movs	r1, #1
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f004 fb2d 	bl	8008e20 <VL53L0X_WrByte>
 80047c6:	4603      	mov	r3, r0
 80047c8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80047ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d103      	bne.n	80047da <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	7dba      	ldrb	r2, [r7, #22]
 80047d6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80047da:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80047e8:	6939      	ldr	r1, [r7, #16]
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7ff ff0e 	bl	800460c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80047f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3718      	adds	r7, #24
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b087      	sub	sp, #28
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	607b      	str	r3, [r7, #4]
 8004806:	460b      	mov	r3, r1
 8004808:	72fb      	strb	r3, [r7, #11]
 800480a:	4613      	mov	r3, r2
 800480c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800480e:	2300      	movs	r3, #0
 8004810:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8004818:	7afb      	ldrb	r3, [r7, #11]
 800481a:	2b04      	cmp	r3, #4
 800481c:	d836      	bhi.n	800488c <sequence_step_enabled+0x90>
 800481e:	a201      	add	r2, pc, #4	; (adr r2, 8004824 <sequence_step_enabled+0x28>)
 8004820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004824:	08004839 	.word	0x08004839
 8004828:	0800484b 	.word	0x0800484b
 800482c:	0800485d 	.word	0x0800485d
 8004830:	0800486f 	.word	0x0800486f
 8004834:	08004881 	.word	0x08004881
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8004838:	7abb      	ldrb	r3, [r7, #10]
 800483a:	111b      	asrs	r3, r3, #4
 800483c:	b2db      	uxtb	r3, r3
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	b2da      	uxtb	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	701a      	strb	r2, [r3, #0]
		break;
 8004848:	e022      	b.n	8004890 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800484a:	7abb      	ldrb	r3, [r7, #10]
 800484c:	10db      	asrs	r3, r3, #3
 800484e:	b2db      	uxtb	r3, r3
 8004850:	f003 0301 	and.w	r3, r3, #1
 8004854:	b2da      	uxtb	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	701a      	strb	r2, [r3, #0]
		break;
 800485a:	e019      	b.n	8004890 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800485c:	7abb      	ldrb	r3, [r7, #10]
 800485e:	109b      	asrs	r3, r3, #2
 8004860:	b2db      	uxtb	r3, r3
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	b2da      	uxtb	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	701a      	strb	r2, [r3, #0]
		break;
 800486c:	e010      	b.n	8004890 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800486e:	7abb      	ldrb	r3, [r7, #10]
 8004870:	119b      	asrs	r3, r3, #6
 8004872:	b2db      	uxtb	r3, r3
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	b2da      	uxtb	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	701a      	strb	r2, [r3, #0]
		break;
 800487e:	e007      	b.n	8004890 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8004880:	7abb      	ldrb	r3, [r7, #10]
 8004882:	09db      	lsrs	r3, r3, #7
 8004884:	b2da      	uxtb	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	701a      	strb	r2, [r3, #0]
		break;
 800488a:	e001      	b.n	8004890 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800488c:	23fc      	movs	r3, #252	; 0xfc
 800488e:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004890:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004894:	4618      	mov	r0, r3
 8004896:	371c      	adds	r7, #28
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80048aa:	2300      	movs	r3, #0
 80048ac:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80048ae:	2300      	movs	r3, #0
 80048b0:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80048b2:	f107 030e 	add.w	r3, r7, #14
 80048b6:	461a      	mov	r2, r3
 80048b8:	2101      	movs	r1, #1
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f004 f9b5 	bl	8008c2a <VL53L0X_RdByte>
 80048c0:	4603      	mov	r3, r0
 80048c2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80048c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d107      	bne.n	80048dc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80048cc:	7bba      	ldrb	r2, [r7, #14]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2100      	movs	r1, #0
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7ff ff92 	bl	80047fc <sequence_step_enabled>
 80048d8:	4603      	mov	r3, r0
 80048da:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80048dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d108      	bne.n	80048f6 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 80048e4:	7bba      	ldrb	r2, [r7, #14]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	3302      	adds	r3, #2
 80048ea:	2101      	movs	r1, #1
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7ff ff85 	bl	80047fc <sequence_step_enabled>
 80048f2:	4603      	mov	r3, r0
 80048f4:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80048f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d108      	bne.n	8004910 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 80048fe:	7bba      	ldrb	r2, [r7, #14]
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	3301      	adds	r3, #1
 8004904:	2102      	movs	r1, #2
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7ff ff78 	bl	80047fc <sequence_step_enabled>
 800490c:	4603      	mov	r3, r0
 800490e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004910:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d108      	bne.n	800492a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8004918:	7bba      	ldrb	r2, [r7, #14]
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	3303      	adds	r3, #3
 800491e:	2103      	movs	r1, #3
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f7ff ff6b 	bl	80047fc <sequence_step_enabled>
 8004926:	4603      	mov	r3, r0
 8004928:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800492a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d108      	bne.n	8004944 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8004932:	7bba      	ldrb	r2, [r7, #14]
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	3304      	adds	r3, #4
 8004938:	2104      	movs	r1, #4
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7ff ff5e 	bl	80047fc <sequence_step_enabled>
 8004940:	4603      	mov	r3, r0
 8004942:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004944:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004948:	4618      	mov	r0, r3
 800494a:	3710      	adds	r7, #16
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	460b      	mov	r3, r1
 800495a:	607a      	str	r2, [r7, #4]
 800495c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800495e:	2300      	movs	r3, #0
 8004960:	77fb      	strb	r3, [r7, #31]
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
 8004962:	2300      	movs	r3, #0
 8004964:	61bb      	str	r3, [r7, #24]
	uint32_t Fraction_ms = 0;
 8004966:	2300      	movs	r3, #0
 8004968:	617b      	str	r3, [r7, #20]
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 800496a:	f107 0210 	add.w	r2, r7, #16
 800496e:	7afb      	ldrb	r3, [r7, #11]
 8004970:	4619      	mov	r1, r3
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f002 fbf0 	bl	8007158 <get_sequence_step_timeout>
 8004978:	4603      	mov	r3, r0
 800497a:	77fb      	strb	r3, [r7, #31]
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 800497c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d11c      	bne.n	80049be <VL53L0X_GetSequenceStepTimeout+0x6e>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	4a11      	ldr	r2, [pc, #68]	; (80049cc <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8004988:	fba2 2303 	umull	r2, r3, r2, r3
 800498c:	099b      	lsrs	r3, r3, #6
 800498e:	61bb      	str	r3, [r7, #24]
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004998:	fb01 f303 	mul.w	r3, r1, r3
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	617b      	str	r3, [r7, #20]
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	0419      	lsls	r1, r3, #16
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	4613      	mov	r3, r2
 80049a8:	041b      	lsls	r3, r3, #16
 80049aa:	1a9b      	subs	r3, r3, r2
 80049ac:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80049b0:	4a06      	ldr	r2, [pc, #24]	; (80049cc <VL53L0X_GetSequenceStepTimeout+0x7c>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	099b      	lsrs	r3, r3, #6
 80049b8:	18ca      	adds	r2, r1, r3
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	601a      	str	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80049be:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3720      	adds	r7, #32
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	10624dd3 	.word	0x10624dd3

080049d0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80049da:	2300      	movs	r3, #0
 80049dc:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80049de:	f107 030c 	add.w	r3, r7, #12
 80049e2:	461a      	mov	r2, r3
 80049e4:	21f8      	movs	r1, #248	; 0xf8
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f004 f9a6 	bl	8008d38 <VL53L0X_RdWord>
 80049ec:	4603      	mov	r3, r0
 80049ee:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80049f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d108      	bne.n	8004a0a <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 80049f8:	f107 0308 	add.w	r3, r7, #8
 80049fc:	461a      	mov	r2, r3
 80049fe:	2104      	movs	r1, #4
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f004 f9d1 	bl	8008da8 <VL53L0X_RdDWord>
 8004a06:	4603      	mov	r3, r0
 8004a08:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10c      	bne.n	8004a2c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8004a12:	89bb      	ldrh	r3, [r7, #12]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d005      	beq.n	8004a24 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	89ba      	ldrh	r2, [r7, #12]
 8004a1c:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3710      	adds	r7, #16
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a42:	2300      	movs	r3, #0
 8004a44:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	7f1b      	ldrb	r3, [r3, #28]
 8004a4a:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	7bba      	ldrb	r2, [r7, #14]
 8004a50:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8004a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b086      	sub	sp, #24
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
 8004a6a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8004a70:	f107 030e 	add.w	r3, r7, #14
 8004a74:	461a      	mov	r2, r3
 8004a76:	2120      	movs	r1, #32
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f004 f95d 	bl	8008d38 <VL53L0X_RdWord>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8004a82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d118      	bne.n	8004abc <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8004a8a:	89fb      	ldrh	r3, [r7, #14]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d109      	bne.n	8004aa4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	771a      	strb	r2, [r3, #28]
 8004aa2:	e00b      	b.n	8004abc <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8004aa4:	89fb      	ldrh	r3, [r7, #14]
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004abc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	807b      	strh	r3, [r7, #2]
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8004adc:	2300      	movs	r3, #0
 8004ade:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004ae8:	887b      	ldrh	r3, [r7, #2]
 8004aea:	2b05      	cmp	r3, #5
 8004aec:	d902      	bls.n	8004af4 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004aee:	23fc      	movs	r3, #252	; 0xfc
 8004af0:	75fb      	strb	r3, [r7, #23]
 8004af2:	e05b      	b.n	8004bac <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8004af4:	787b      	ldrb	r3, [r7, #1]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d106      	bne.n	8004b08 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8004afa:	2300      	movs	r3, #0
 8004afc:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8004afe:	2300      	movs	r3, #0
 8004b00:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8004b02:	2301      	movs	r3, #1
 8004b04:	73bb      	strb	r3, [r7, #14]
 8004b06:	e00a      	b.n	8004b1e <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004b08:	887b      	ldrh	r3, [r7, #2]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	330c      	adds	r3, #12
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	4413      	add	r3, r2
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8004b16:	2300      	movs	r3, #0
 8004b18:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8004b1e:	887b      	ldrh	r3, [r7, #2]
 8004b20:	2b05      	cmp	r3, #5
 8004b22:	d841      	bhi.n	8004ba8 <VL53L0X_SetLimitCheckEnable+0xe0>
 8004b24:	a201      	add	r2, pc, #4	; (adr r2, 8004b2c <VL53L0X_SetLimitCheckEnable+0x64>)
 8004b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2a:	bf00      	nop
 8004b2c:	08004b45 	.word	0x08004b45
 8004b30:	08004b4f 	.word	0x08004b4f
 8004b34:	08004b65 	.word	0x08004b65
 8004b38:	08004b6f 	.word	0x08004b6f
 8004b3c:	08004b79 	.word	0x08004b79
 8004b40:	08004b91 	.word	0x08004b91

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	7bfa      	ldrb	r2, [r7, #15]
 8004b48:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8004b4c:	e02e      	b.n	8004bac <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	461a      	mov	r2, r3
 8004b56:	2144      	movs	r1, #68	; 0x44
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f004 f985 	bl	8008e68 <VL53L0X_WrWord>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	75fb      	strb	r3, [r7, #23]

			break;
 8004b62:	e023      	b.n	8004bac <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	7bfa      	ldrb	r2, [r7, #15]
 8004b68:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8004b6c:	e01e      	b.n	8004bac <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	7bfa      	ldrb	r2, [r7, #15]
 8004b72:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8004b76:	e019      	b.n	8004bac <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8004b78:	7bbb      	ldrb	r3, [r7, #14]
 8004b7a:	005b      	lsls	r3, r3, #1
 8004b7c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004b7e:	7b7b      	ldrb	r3, [r7, #13]
 8004b80:	22fe      	movs	r2, #254	; 0xfe
 8004b82:	2160      	movs	r1, #96	; 0x60
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f004 f999 	bl	8008ebc <VL53L0X_UpdateByte>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8004b8e:	e00d      	b.n	8004bac <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8004b90:	7bbb      	ldrb	r3, [r7, #14]
 8004b92:	011b      	lsls	r3, r3, #4
 8004b94:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004b96:	7b7b      	ldrb	r3, [r7, #13]
 8004b98:	22ef      	movs	r2, #239	; 0xef
 8004b9a:	2160      	movs	r1, #96	; 0x60
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f004 f98d 	bl	8008ebc <VL53L0X_UpdateByte>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8004ba6:	e001      	b.n	8004bac <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004ba8:	23fc      	movs	r3, #252	; 0xfc
 8004baa:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004bac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10f      	bne.n	8004bd4 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8004bb4:	787b      	ldrb	r3, [r7, #1]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d106      	bne.n	8004bc8 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004bba:	887b      	ldrh	r3, [r7, #2]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004bc6:	e005      	b.n	8004bd4 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004bc8:	887b      	ldrh	r3, [r7, #2]
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	4413      	add	r3, r2
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004bd4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3718      	adds	r7, #24
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	460b      	mov	r3, r1
 8004bea:	607a      	str	r2, [r7, #4]
 8004bec:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004bf2:	897b      	ldrh	r3, [r7, #10]
 8004bf4:	2b05      	cmp	r3, #5
 8004bf6:	d905      	bls.n	8004c04 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004bf8:	23fc      	movs	r3, #252	; 0xfc
 8004bfa:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	701a      	strb	r2, [r3, #0]
 8004c02:	e008      	b.n	8004c16 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004c04:	897b      	ldrh	r3, [r7, #10]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	4413      	add	r3, r2
 8004c0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c0e:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	7dba      	ldrb	r2, [r7, #22]
 8004c14:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004c16:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	371c      	adds	r7, #28
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
	...

08004c28 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	460b      	mov	r3, r1
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004c36:	2300      	movs	r3, #0
 8004c38:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8004c3a:	897b      	ldrh	r3, [r7, #10]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	4413      	add	r3, r2
 8004c40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c44:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8004c46:	7dbb      	ldrb	r3, [r7, #22]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d107      	bne.n	8004c5c <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c4c:	897b      	ldrh	r3, [r7, #10]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	330c      	adds	r3, #12
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	605a      	str	r2, [r3, #4]
 8004c5a:	e040      	b.n	8004cde <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8004c5c:	897b      	ldrh	r3, [r7, #10]
 8004c5e:	2b05      	cmp	r3, #5
 8004c60:	d830      	bhi.n	8004cc4 <VL53L0X_SetLimitCheckValue+0x9c>
 8004c62:	a201      	add	r2, pc, #4	; (adr r2, 8004c68 <VL53L0X_SetLimitCheckValue+0x40>)
 8004c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c68:	08004c81 	.word	0x08004c81
 8004c6c:	08004c89 	.word	0x08004c89
 8004c70:	08004c9f 	.word	0x08004c9f
 8004c74:	08004ca7 	.word	0x08004ca7
 8004c78:	08004caf 	.word	0x08004caf
 8004c7c:	08004caf 	.word	0x08004caf

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8004c86:	e01f      	b.n	8004cc8 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	461a      	mov	r2, r3
 8004c90:	2144      	movs	r1, #68	; 0x44
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	f004 f8e8 	bl	8008e68 <VL53L0X_WrWord>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004c9c:	e014      	b.n	8004cc8 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8004ca4:	e010      	b.n	8004cc8 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8004cac:	e00c      	b.n	8004cc8 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	2164      	movs	r1, #100	; 0x64
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f004 f8d5 	bl	8008e68 <VL53L0X_WrWord>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004cc2:	e001      	b.n	8004cc8 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004cc4:	23fc      	movs	r3, #252	; 0xfc
 8004cc6:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004cc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d106      	bne.n	8004cde <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004cd0:	897b      	ldrh	r3, [r7, #10]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	330c      	adds	r3, #12
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004cde:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3718      	adds	r7, #24
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop

08004cec <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	607a      	str	r2, [r7, #4]
 8004cf8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8004d02:	897b      	ldrh	r3, [r7, #10]
 8004d04:	2b05      	cmp	r3, #5
 8004d06:	d847      	bhi.n	8004d98 <VL53L0X_GetLimitCheckValue+0xac>
 8004d08:	a201      	add	r2, pc, #4	; (adr r2, 8004d10 <VL53L0X_GetLimitCheckValue+0x24>)
 8004d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d0e:	bf00      	nop
 8004d10:	08004d29 	.word	0x08004d29
 8004d14:	08004d35 	.word	0x08004d35
 8004d18:	08004d5b 	.word	0x08004d5b
 8004d1c:	08004d67 	.word	0x08004d67
 8004d20:	08004d73 	.word	0x08004d73
 8004d24:	08004d73 	.word	0x08004d73

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d2c:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	77bb      	strb	r3, [r7, #30]
		break;
 8004d32:	e033      	b.n	8004d9c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004d34:	f107 0316 	add.w	r3, r7, #22
 8004d38:	461a      	mov	r2, r3
 8004d3a:	2144      	movs	r1, #68	; 0x44
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f003 fffb 	bl	8008d38 <VL53L0X_RdWord>
 8004d42:	4603      	mov	r3, r0
 8004d44:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004d46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d102      	bne.n	8004d54 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004d4e:	8afb      	ldrh	r3, [r7, #22]
 8004d50:	025b      	lsls	r3, r3, #9
 8004d52:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8004d54:	2301      	movs	r3, #1
 8004d56:	77bb      	strb	r3, [r7, #30]
		break;
 8004d58:	e020      	b.n	8004d9c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8004d60:	2300      	movs	r3, #0
 8004d62:	77bb      	strb	r3, [r7, #30]
		break;
 8004d64:	e01a      	b.n	8004d9c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6a:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	77bb      	strb	r3, [r7, #30]
		break;
 8004d70:	e014      	b.n	8004d9c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8004d72:	f107 0316 	add.w	r3, r7, #22
 8004d76:	461a      	mov	r2, r3
 8004d78:	2164      	movs	r1, #100	; 0x64
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f003 ffdc 	bl	8008d38 <VL53L0X_RdWord>
 8004d80:	4603      	mov	r3, r0
 8004d82:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004d84:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d102      	bne.n	8004d92 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004d8c:	8afb      	ldrh	r3, [r7, #22]
 8004d8e:	025b      	lsls	r3, r3, #9
 8004d90:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8004d92:	2300      	movs	r3, #0
 8004d94:	77bb      	strb	r3, [r7, #30]
		break;
 8004d96:	e001      	b.n	8004d9c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004d98:	23fc      	movs	r3, #252	; 0xfc
 8004d9a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d9c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d12a      	bne.n	8004dfa <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8004da4:	7fbb      	ldrb	r3, [r7, #30]
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d124      	bne.n	8004df4 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d110      	bne.n	8004dd2 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8004db0:	897b      	ldrh	r3, [r7, #10]
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	330c      	adds	r3, #12
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	4413      	add	r3, r2
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69ba      	ldr	r2, [r7, #24]
 8004dc2:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004dc4:	897b      	ldrh	r3, [r7, #10]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	4413      	add	r3, r2
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004dd0:	e013      	b.n	8004dfa <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004dd8:	897b      	ldrh	r3, [r7, #10]
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	330c      	adds	r3, #12
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	4413      	add	r3, r2
 8004de2:	69ba      	ldr	r2, [r7, #24]
 8004de4:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004de6:	897b      	ldrh	r3, [r7, #10]
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	4413      	add	r3, r2
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8004df2:	e002      	b.n	8004dfa <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	69ba      	ldr	r2, [r7, #24]
 8004df8:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004dfa:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3720      	adds	r7, #32
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop

08004e08 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e12:	2300      	movs	r3, #0
 8004e14:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8004e16:	f107 030e 	add.w	r3, r7, #14
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f003 ff03 	bl	8008c2a <VL53L0X_RdByte>
 8004e24:	4603      	mov	r3, r0
 8004e26:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8004e28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10e      	bne.n	8004e4e <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8004e30:	7bba      	ldrb	r2, [r7, #14]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 8004e38:	7bbb      	ldrb	r3, [r7, #14]
 8004e3a:	b25b      	sxtb	r3, r3
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	da03      	bge.n	8004e48 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2201      	movs	r2, #1
 8004e44:	701a      	strb	r2, [r3, #0]
 8004e46:	e002      	b.n	8004e4e <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d104      	bne.n	8004e60 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	781a      	ldrb	r2, [r3, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004e60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e74:	2300      	movs	r3, #0
 8004e76:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004e78:	f107 030e 	add.w	r3, r7, #14
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f7ff fb92 	bl	80045a8 <VL53L0X_GetDeviceMode>
 8004e84:	4603      	mov	r3, r0
 8004e86:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8004e88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d107      	bne.n	8004ea0 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004e90:	7bbb      	ldrb	r3, [r7, #14]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d104      	bne.n	8004ea0 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f898 	bl	8004fcc <VL53L0X_StartMeasurement>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8004ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d104      	bne.n	8004eb2 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f001 fb09 	bl	80064c0 <VL53L0X_measurement_poll_for_completion>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8004eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d106      	bne.n	8004ec8 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004eba:	7bbb      	ldrb	r3, [r7, #14]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d103      	bne.n	8004ec8 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2203      	movs	r2, #3
 8004ec4:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8004ec8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3710      	adds	r7, #16
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b086      	sub	sp, #24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	68b9      	ldr	r1, [r7, #8]
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f001 faab 	bl	8006446 <VL53L0X_perform_ref_calibration>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8004ef4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3718      	adds	r7, #24
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	460b      	mov	r3, r1
 8004f0a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8004f16:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8004f18:	7dbb      	ldrb	r3, [r7, #22]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d005      	beq.n	8004f2a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8004f1e:	7dbb      	ldrb	r3, [r7, #22]
 8004f20:	2b02      	cmp	r3, #2
 8004f22:	d002      	beq.n	8004f2a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8004f24:	7dbb      	ldrb	r3, [r7, #22]
 8004f26:	2b03      	cmp	r3, #3
 8004f28:	d147      	bne.n	8004fba <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8004f2a:	f107 030c 	add.w	r3, r7, #12
 8004f2e:	f107 0210 	add.w	r2, r7, #16
 8004f32:	2101      	movs	r1, #1
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 fb8d 	bl	8005654 <VL53L0X_GetInterruptThresholds>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8004f44:	d803      	bhi.n	8004f4e <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8004f46:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8004f48:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8004f4c:	d935      	bls.n	8004fba <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8004f4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d131      	bne.n	8004fba <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8004f56:	78fb      	ldrb	r3, [r7, #3]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d006      	beq.n	8004f6a <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8004f5c:	491a      	ldr	r1, [pc, #104]	; (8004fc8 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f002 ff20 	bl	8007da4 <VL53L0X_load_tuning_settings>
 8004f64:	4603      	mov	r3, r0
 8004f66:	75fb      	strb	r3, [r7, #23]
 8004f68:	e027      	b.n	8004fba <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	21ff      	movs	r1, #255	; 0xff
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f003 ff56 	bl	8008e20 <VL53L0X_WrByte>
 8004f74:	4603      	mov	r3, r0
 8004f76:	461a      	mov	r2, r3
 8004f78:	7dfb      	ldrb	r3, [r7, #23]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8004f7e:	2200      	movs	r2, #0
 8004f80:	2170      	movs	r1, #112	; 0x70
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f003 ff4c 	bl	8008e20 <VL53L0X_WrByte>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	7dfb      	ldrb	r3, [r7, #23]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004f92:	2200      	movs	r2, #0
 8004f94:	21ff      	movs	r1, #255	; 0xff
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f003 ff42 	bl	8008e20 <VL53L0X_WrByte>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	7dfb      	ldrb	r3, [r7, #23]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	2180      	movs	r1, #128	; 0x80
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f003 ff38 	bl	8008e20 <VL53L0X_WrByte>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	7dfb      	ldrb	r3, [r7, #23]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8004fba:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3718      	adds	r7, #24
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}
 8004fc6:	bf00      	nop
 8004fc8:	20000284 	.word	0x20000284

08004fcc <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004fdc:	f107 030e 	add.w	r3, r7, #14
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f7ff fae0 	bl	80045a8 <VL53L0X_GetDeviceMode>

	switch (DeviceMode) {
 8004fe8:	7bbb      	ldrb	r3, [r7, #14]
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d035      	beq.n	800505a <VL53L0X_StartMeasurement+0x8e>
 8004fee:	2b03      	cmp	r3, #3
 8004ff0:	d04d      	beq.n	800508e <VL53L0X_StartMeasurement+0xc2>
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d165      	bne.n	80050c2 <VL53L0X_StartMeasurement+0xf6>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	2100      	movs	r1, #0
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f003 ff10 	bl	8008e20 <VL53L0X_WrByte>
 8005000:	4603      	mov	r3, r0
 8005002:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8005004:	7bfb      	ldrb	r3, [r7, #15]
 8005006:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8005008:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d15b      	bne.n	80050c8 <VL53L0X_StartMeasurement+0xfc>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8005010:	2300      	movs	r3, #0
 8005012:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d008      	beq.n	800502c <VL53L0X_StartMeasurement+0x60>
					Status = VL53L0X_RdByte(Dev,
 800501a:	f107 030d 	add.w	r3, r7, #13
 800501e:	461a      	mov	r2, r3
 8005020:	2100      	movs	r1, #0
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f003 fe01 	bl	8008c2a <VL53L0X_RdByte>
 8005028:	4603      	mov	r3, r0
 800502a:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	3301      	adds	r3, #1
 8005030:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8005032:	7b7a      	ldrb	r2, [r7, #13]
 8005034:	7bfb      	ldrb	r3, [r7, #15]
 8005036:	4013      	ands	r3, r2
 8005038:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800503a:	7bfa      	ldrb	r2, [r7, #15]
 800503c:	429a      	cmp	r2, r3
 800503e:	d106      	bne.n	800504e <VL53L0X_StartMeasurement+0x82>
				&& (Status == VL53L0X_ERROR_NONE)
 8005040:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d102      	bne.n	800504e <VL53L0X_StartMeasurement+0x82>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	2bc7      	cmp	r3, #199	; 0xc7
 800504c:	d9e2      	bls.n	8005014 <VL53L0X_StartMeasurement+0x48>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	2bc7      	cmp	r3, #199	; 0xc7
 8005052:	d939      	bls.n	80050c8 <VL53L0X_StartMeasurement+0xfc>
				Status = VL53L0X_ERROR_TIME_OUT;
 8005054:	23f9      	movs	r3, #249	; 0xf9
 8005056:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8005058:	e036      	b.n	80050c8 <VL53L0X_StartMeasurement+0xfc>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800505a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d105      	bne.n	800506e <VL53L0X_StartMeasurement+0xa2>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005062:	2101      	movs	r1, #1
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f7ff ff4b 	bl	8004f00 <VL53L0X_CheckAndLoadInterruptSettings>
 800506a:	4603      	mov	r3, r0
 800506c:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800506e:	2202      	movs	r2, #2
 8005070:	2100      	movs	r1, #0
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f003 fed4 	bl	8008e20 <VL53L0X_WrByte>
 8005078:	4603      	mov	r3, r0
 800507a:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800507c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d123      	bne.n	80050cc <VL53L0X_StartMeasurement+0x100>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2204      	movs	r2, #4
 8005088:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800508c:	e01e      	b.n	80050cc <VL53L0X_StartMeasurement+0x100>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800508e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d105      	bne.n	80050a2 <VL53L0X_StartMeasurement+0xd6>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8005096:	2101      	movs	r1, #1
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f7ff ff31 	bl	8004f00 <VL53L0X_CheckAndLoadInterruptSettings>
 800509e:	4603      	mov	r3, r0
 80050a0:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80050a2:	2204      	movs	r2, #4
 80050a4:	2100      	movs	r1, #0
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f003 feba 	bl	8008e20 <VL53L0X_WrByte>
 80050ac:	4603      	mov	r3, r0
 80050ae:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80050b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10b      	bne.n	80050d0 <VL53L0X_StartMeasurement+0x104>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2204      	movs	r2, #4
 80050bc:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80050c0:	e006      	b.n	80050d0 <VL53L0X_StartMeasurement+0x104>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80050c2:	23f8      	movs	r3, #248	; 0xf8
 80050c4:	75fb      	strb	r3, [r7, #23]
 80050c6:	e004      	b.n	80050d2 <VL53L0X_StartMeasurement+0x106>
		break;
 80050c8:	bf00      	nop
 80050ca:	e002      	b.n	80050d2 <VL53L0X_StartMeasurement+0x106>
		break;
 80050cc:	bf00      	nop
 80050ce:	e000      	b.n	80050d2 <VL53L0X_StartMeasurement+0x106>
		break;
 80050d0:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80050d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3718      	adds	r7, #24
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b084      	sub	sp, #16
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
 80050e6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80050e8:	2300      	movs	r3, #0
 80050ea:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 80050f2:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80050f4:	7bbb      	ldrb	r3, [r7, #14]
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	d112      	bne.n	8005120 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80050fa:	f107 0308 	add.w	r3, r7, #8
 80050fe:	4619      	mov	r1, r3
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 fb1d 	bl	8005740 <VL53L0X_GetInterruptMaskStatus>
 8005106:	4603      	mov	r3, r0
 8005108:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	2b04      	cmp	r3, #4
 800510e:	d103      	bne.n	8005118 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2201      	movs	r2, #1
 8005114:	701a      	strb	r2, [r3, #0]
 8005116:	e01c      	b.n	8005152 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	2200      	movs	r2, #0
 800511c:	701a      	strb	r2, [r3, #0]
 800511e:	e018      	b.n	8005152 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8005120:	f107 030d 	add.w	r3, r7, #13
 8005124:	461a      	mov	r2, r3
 8005126:	2114      	movs	r1, #20
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f003 fd7e 	bl	8008c2a <VL53L0X_RdByte>
 800512e:	4603      	mov	r3, r0
 8005130:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8005132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10b      	bne.n	8005152 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800513a:	7b7b      	ldrb	r3, [r7, #13]
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2201      	movs	r2, #1
 8005148:	701a      	strb	r2, [r3, #0]
 800514a:	e002      	b.n	8005152 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	2200      	movs	r2, #0
 8005150:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005152:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005156:	4618      	mov	r0, r3
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8005160:	b5b0      	push	{r4, r5, r7, lr}
 8005162:	b096      	sub	sp, #88	; 0x58
 8005164:	af02      	add	r7, sp, #8
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800516a:	2300      	movs	r3, #0
 800516c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8005170:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005174:	230c      	movs	r3, #12
 8005176:	2114      	movs	r1, #20
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f003 fdb1 	bl	8008ce0 <VL53L0X_ReadMulti>
 800517e:	4603      	mov	r3, r0
 8005180:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8005184:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005188:	2b00      	cmp	r3, #0
 800518a:	f040 80d2 	bne.w	8005332 <VL53L0X_GetRangingMeasurementData+0x1d2>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2200      	movs	r2, #0
 8005192:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2200      	movs	r2, #0
 8005198:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800519a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800519e:	b29b      	uxth	r3, r3
 80051a0:	021b      	lsls	r3, r3, #8
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	4413      	add	r3, r2
 80051ac:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	2200      	movs	r2, #0
 80051b4:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80051b6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	021b      	lsls	r3, r3, #8
 80051be:	b29a      	uxth	r2, r3
 80051c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	4413      	add	r3, r2
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	025b      	lsls	r3, r3, #9
 80051cc:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80051d2:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80051d4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80051d8:	b29b      	uxth	r3, r3
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	b29a      	uxth	r2, r3
 80051de:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80051e2:	b29b      	uxth	r3, r3
 80051e4:	4413      	add	r3, r2
 80051e6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80051ea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80051ee:	025b      	lsls	r3, r3, #9
 80051f0:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80051f6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	021b      	lsls	r3, r3, #8
 80051fe:	b29a      	uxth	r2, r3
 8005200:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005204:	b29b      	uxth	r3, r3
 8005206:	4413      	add	r3, r2
 8005208:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005212:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8005214:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005218:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f8b3 314e 	ldrh.w	r3, [r3, #334]	; 0x14e
 8005222:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800522a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800522e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005230:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005234:	d047      	beq.n	80052c6 <VL53L0X_GetRangingMeasurementData+0x166>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8005236:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005238:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800523c:	fb02 f303 	mul.w	r3, r2, r3
 8005240:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005244:	4a58      	ldr	r2, [pc, #352]	; (80053a8 <VL53L0X_GetRangingMeasurementData+0x248>)
 8005246:	fb82 1203 	smull	r1, r2, r2, r3
 800524a:	1192      	asrs	r2, r2, #6
 800524c:	17db      	asrs	r3, r3, #31
 800524e:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8005250:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	7f1b      	ldrb	r3, [r3, #28]
 800525e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8005262:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005266:	2b00      	cmp	r3, #0
 8005268:	d02d      	beq.n	80052c6 <VL53L0X_GetRangingMeasurementData+0x166>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800526a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800526c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005270:	fb02 f303 	mul.w	r3, r2, r3
 8005274:	121b      	asrs	r3, r3, #8
 8005276:	461a      	mov	r2, r3
				if ((SignalRate
 8005278:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800527a:	4293      	cmp	r3, r2
 800527c:	d10d      	bne.n	800529a <VL53L0X_GetRangingMeasurementData+0x13a>
					<= 0) {
					if (RangeFractionalEnable)
 800527e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005282:	2b00      	cmp	r3, #0
 8005284:	d004      	beq.n	8005290 <VL53L0X_GetRangingMeasurementData+0x130>
						XtalkRangeMilliMeter = 8888;
 8005286:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800528a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800528e:	e016      	b.n	80052be <VL53L0X_GetRangingMeasurementData+0x15e>
					else
						XtalkRangeMilliMeter = 8888
 8005290:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8005294:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005298:	e011      	b.n	80052be <VL53L0X_GetRangingMeasurementData+0x15e>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800529a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800529e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052a0:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 80052a4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80052a6:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80052aa:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 80052ae:	121b      	asrs	r3, r3, #8
 80052b0:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80052b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052b4:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80052b6:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80052ba:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80052be:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80052c2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80052c6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00d      	beq.n	80052ea <VL53L0X_GetRangingMeasurementData+0x18a>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 80052ce:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80052d2:	089b      	lsrs	r3, r3, #2
 80052d4:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 80052da:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	019b      	lsls	r3, r3, #6
 80052e2:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	75da      	strb	r2, [r3, #23]
 80052e8:	e006      	b.n	80052f8 <VL53L0X_GetRangingMeasurementData+0x198>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80052f0:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	2200      	movs	r2, #0
 80052f6:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80052f8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80052fc:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8005300:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8005304:	9301      	str	r3, [sp, #4]
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	9300      	str	r3, [sp, #0]
 800530a:	4613      	mov	r3, r2
 800530c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f003 f9b6 	bl	8008680 <VL53L0X_get_pal_range_status>
 8005314:	4603      	mov	r3, r0
 8005316:	461a      	mov	r2, r3
 8005318:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800531c:	4313      	orrs	r3, r2
 800531e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8005322:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005326:	2b00      	cmp	r3, #0
 8005328:	d103      	bne.n	8005332 <VL53L0X_GetRangingMeasurementData+0x1d2>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800532a:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005332:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005336:	2b00      	cmp	r3, #0
 8005338:	d12f      	bne.n	800539a <VL53L0X_GetRangingMeasurementData+0x23a>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f107 040c 	add.w	r4, r7, #12
 8005340:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8005344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005348:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800534c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8005354:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800535a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8005362:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8005368:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800536e:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8005374:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800537a:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8005380:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800538a:	f107 050c 	add.w	r5, r7, #12
 800538e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005392:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005396:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800539a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800539e:	4618      	mov	r0, r3
 80053a0:	3750      	adds	r7, #80	; 0x50
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bdb0      	pop	{r4, r5, r7, pc}
 80053a6:	bf00      	nop
 80053a8:	10624dd3 	.word	0x10624dd3

080053ac <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b084      	sub	sp, #16
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80053b6:	2300      	movs	r3, #0
 80053b8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80053ba:	2100      	movs	r1, #0
 80053bc:	6878      	ldr	r0, [r7, #4]
 80053be:	f7ff f8ab 	bl	8004518 <VL53L0X_SetDeviceMode>
 80053c2:	4603      	mov	r3, r0
 80053c4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80053c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d104      	bne.n	80053d8 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7ff fd4c 	bl	8004e6c <VL53L0X_PerformSingleMeasurement>
 80053d4:	4603      	mov	r3, r0
 80053d6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80053d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d105      	bne.n	80053ec <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80053e0:	6839      	ldr	r1, [r7, #0]
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7ff febc 	bl	8005160 <VL53L0X_GetRangingMeasurementData>
 80053e8:	4603      	mov	r3, r0
 80053ea:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80053ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d105      	bne.n	8005400 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80053f4:	2100      	movs	r1, #0
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 f962 	bl	80056c0 <VL53L0X_ClearInterruptMask>
 80053fc:	4603      	mov	r3, r0
 80053fe:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8005400:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005404:	4618      	mov	r0, r3
 8005406:	3710      	adds	r7, #16
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	4608      	mov	r0, r1
 8005416:	4611      	mov	r1, r2
 8005418:	461a      	mov	r2, r3
 800541a:	4603      	mov	r3, r0
 800541c:	70fb      	strb	r3, [r7, #3]
 800541e:	460b      	mov	r3, r1
 8005420:	70bb      	strb	r3, [r7, #2]
 8005422:	4613      	mov	r3, r2
 8005424:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005426:	2300      	movs	r3, #0
 8005428:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800542a:	78fb      	ldrb	r3, [r7, #3]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8005430:	23f6      	movs	r3, #246	; 0xf6
 8005432:	73fb      	strb	r3, [r7, #15]
 8005434:	e107      	b.n	8005646 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8005436:	78bb      	ldrb	r3, [r7, #2]
 8005438:	2b14      	cmp	r3, #20
 800543a:	d110      	bne.n	800545e <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800543c:	7e3b      	ldrb	r3, [r7, #24]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d102      	bne.n	8005448 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8005442:	2310      	movs	r3, #16
 8005444:	73bb      	strb	r3, [r7, #14]
 8005446:	e001      	b.n	800544c <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8005448:	2301      	movs	r3, #1
 800544a:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800544c:	7bbb      	ldrb	r3, [r7, #14]
 800544e:	461a      	mov	r2, r3
 8005450:	2184      	movs	r1, #132	; 0x84
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f003 fce4 	bl	8008e20 <VL53L0X_WrByte>
 8005458:	4603      	mov	r3, r0
 800545a:	73fb      	strb	r3, [r7, #15]
 800545c:	e0f3      	b.n	8005646 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800545e:	78bb      	ldrb	r3, [r7, #2]
 8005460:	2b15      	cmp	r3, #21
 8005462:	f040 8097 	bne.w	8005594 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005466:	2201      	movs	r2, #1
 8005468:	21ff      	movs	r1, #255	; 0xff
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f003 fcd8 	bl	8008e20 <VL53L0X_WrByte>
 8005470:	4603      	mov	r3, r0
 8005472:	461a      	mov	r2, r3
 8005474:	7bfb      	ldrb	r3, [r7, #15]
 8005476:	4313      	orrs	r3, r2
 8005478:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800547a:	2200      	movs	r2, #0
 800547c:	2100      	movs	r1, #0
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f003 fcce 	bl	8008e20 <VL53L0X_WrByte>
 8005484:	4603      	mov	r3, r0
 8005486:	461a      	mov	r2, r3
 8005488:	7bfb      	ldrb	r3, [r7, #15]
 800548a:	4313      	orrs	r3, r2
 800548c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800548e:	2200      	movs	r2, #0
 8005490:	21ff      	movs	r1, #255	; 0xff
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f003 fcc4 	bl	8008e20 <VL53L0X_WrByte>
 8005498:	4603      	mov	r3, r0
 800549a:	461a      	mov	r2, r3
 800549c:	7bfb      	ldrb	r3, [r7, #15]
 800549e:	4313      	orrs	r3, r2
 80054a0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80054a2:	2201      	movs	r2, #1
 80054a4:	2180      	movs	r1, #128	; 0x80
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f003 fcba 	bl	8008e20 <VL53L0X_WrByte>
 80054ac:	4603      	mov	r3, r0
 80054ae:	461a      	mov	r2, r3
 80054b0:	7bfb      	ldrb	r3, [r7, #15]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80054b6:	2202      	movs	r2, #2
 80054b8:	2185      	movs	r1, #133	; 0x85
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f003 fcb0 	bl	8008e20 <VL53L0X_WrByte>
 80054c0:	4603      	mov	r3, r0
 80054c2:	461a      	mov	r2, r3
 80054c4:	7bfb      	ldrb	r3, [r7, #15]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80054ca:	2204      	movs	r2, #4
 80054cc:	21ff      	movs	r1, #255	; 0xff
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f003 fca6 	bl	8008e20 <VL53L0X_WrByte>
 80054d4:	4603      	mov	r3, r0
 80054d6:	461a      	mov	r2, r3
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
 80054da:	4313      	orrs	r3, r2
 80054dc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80054de:	2200      	movs	r2, #0
 80054e0:	21cd      	movs	r1, #205	; 0xcd
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f003 fc9c 	bl	8008e20 <VL53L0X_WrByte>
 80054e8:	4603      	mov	r3, r0
 80054ea:	461a      	mov	r2, r3
 80054ec:	7bfb      	ldrb	r3, [r7, #15]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80054f2:	2211      	movs	r2, #17
 80054f4:	21cc      	movs	r1, #204	; 0xcc
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f003 fc92 	bl	8008e20 <VL53L0X_WrByte>
 80054fc:	4603      	mov	r3, r0
 80054fe:	461a      	mov	r2, r3
 8005500:	7bfb      	ldrb	r3, [r7, #15]
 8005502:	4313      	orrs	r3, r2
 8005504:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8005506:	2207      	movs	r2, #7
 8005508:	21ff      	movs	r1, #255	; 0xff
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f003 fc88 	bl	8008e20 <VL53L0X_WrByte>
 8005510:	4603      	mov	r3, r0
 8005512:	461a      	mov	r2, r3
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	4313      	orrs	r3, r2
 8005518:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800551a:	2200      	movs	r2, #0
 800551c:	21be      	movs	r1, #190	; 0xbe
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f003 fc7e 	bl	8008e20 <VL53L0X_WrByte>
 8005524:	4603      	mov	r3, r0
 8005526:	461a      	mov	r2, r3
 8005528:	7bfb      	ldrb	r3, [r7, #15]
 800552a:	4313      	orrs	r3, r2
 800552c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800552e:	2206      	movs	r2, #6
 8005530:	21ff      	movs	r1, #255	; 0xff
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f003 fc74 	bl	8008e20 <VL53L0X_WrByte>
 8005538:	4603      	mov	r3, r0
 800553a:	461a      	mov	r2, r3
 800553c:	7bfb      	ldrb	r3, [r7, #15]
 800553e:	4313      	orrs	r3, r2
 8005540:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8005542:	2209      	movs	r2, #9
 8005544:	21cc      	movs	r1, #204	; 0xcc
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f003 fc6a 	bl	8008e20 <VL53L0X_WrByte>
 800554c:	4603      	mov	r3, r0
 800554e:	461a      	mov	r2, r3
 8005550:	7bfb      	ldrb	r3, [r7, #15]
 8005552:	4313      	orrs	r3, r2
 8005554:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005556:	2200      	movs	r2, #0
 8005558:	21ff      	movs	r1, #255	; 0xff
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f003 fc60 	bl	8008e20 <VL53L0X_WrByte>
 8005560:	4603      	mov	r3, r0
 8005562:	461a      	mov	r2, r3
 8005564:	7bfb      	ldrb	r3, [r7, #15]
 8005566:	4313      	orrs	r3, r2
 8005568:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800556a:	2201      	movs	r2, #1
 800556c:	21ff      	movs	r1, #255	; 0xff
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f003 fc56 	bl	8008e20 <VL53L0X_WrByte>
 8005574:	4603      	mov	r3, r0
 8005576:	461a      	mov	r2, r3
 8005578:	7bfb      	ldrb	r3, [r7, #15]
 800557a:	4313      	orrs	r3, r2
 800557c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800557e:	2200      	movs	r2, #0
 8005580:	2100      	movs	r1, #0
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f003 fc4c 	bl	8008e20 <VL53L0X_WrByte>
 8005588:	4603      	mov	r3, r0
 800558a:	461a      	mov	r2, r3
 800558c:	7bfb      	ldrb	r3, [r7, #15]
 800558e:	4313      	orrs	r3, r2
 8005590:	73fb      	strb	r3, [r7, #15]
 8005592:	e058      	b.n	8005646 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8005594:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d121      	bne.n	80055e0 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800559c:	787b      	ldrb	r3, [r7, #1]
 800559e:	2b04      	cmp	r3, #4
 80055a0:	d81b      	bhi.n	80055da <VL53L0X_SetGpioConfig+0x1ce>
 80055a2:	a201      	add	r2, pc, #4	; (adr r2, 80055a8 <VL53L0X_SetGpioConfig+0x19c>)
 80055a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a8:	080055bd 	.word	0x080055bd
 80055ac:	080055c3 	.word	0x080055c3
 80055b0:	080055c9 	.word	0x080055c9
 80055b4:	080055cf 	.word	0x080055cf
 80055b8:	080055d5 	.word	0x080055d5
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 80055bc:	2300      	movs	r3, #0
 80055be:	73bb      	strb	r3, [r7, #14]
				break;
 80055c0:	e00f      	b.n	80055e2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80055c2:	2301      	movs	r3, #1
 80055c4:	73bb      	strb	r3, [r7, #14]
				break;
 80055c6:	e00c      	b.n	80055e2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80055c8:	2302      	movs	r3, #2
 80055ca:	73bb      	strb	r3, [r7, #14]
				break;
 80055cc:	e009      	b.n	80055e2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 80055ce:	2303      	movs	r3, #3
 80055d0:	73bb      	strb	r3, [r7, #14]
				break;
 80055d2:	e006      	b.n	80055e2 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 80055d4:	2304      	movs	r3, #4
 80055d6:	73bb      	strb	r3, [r7, #14]
				break;
 80055d8:	e003      	b.n	80055e2 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 80055da:	23f5      	movs	r3, #245	; 0xf5
 80055dc:	73fb      	strb	r3, [r7, #15]
 80055de:	e000      	b.n	80055e2 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 80055e0:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 80055e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d107      	bne.n	80055fa <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 80055ea:	7bbb      	ldrb	r3, [r7, #14]
 80055ec:	461a      	mov	r2, r3
 80055ee:	210a      	movs	r1, #10
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f003 fc15 	bl	8008e20 <VL53L0X_WrByte>
 80055f6:	4603      	mov	r3, r0
 80055f8:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 80055fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10f      	bne.n	8005622 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8005602:	7e3b      	ldrb	r3, [r7, #24]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d102      	bne.n	800560e <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8005608:	2300      	movs	r3, #0
 800560a:	73bb      	strb	r3, [r7, #14]
 800560c:	e001      	b.n	8005612 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800560e:	2310      	movs	r3, #16
 8005610:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8005612:	7bbb      	ldrb	r3, [r7, #14]
 8005614:	22ef      	movs	r2, #239	; 0xef
 8005616:	2184      	movs	r1, #132	; 0x84
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f003 fc4f 	bl	8008ebc <VL53L0X_UpdateByte>
 800561e:	4603      	mov	r3, r0
 8005620:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8005622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d103      	bne.n	8005632 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	787a      	ldrb	r2, [r7, #1]
 800562e:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8005632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d105      	bne.n	8005646 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800563a:	2100      	movs	r1, #0
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 f83f 	bl	80056c0 <VL53L0X_ClearInterruptMask>
 8005642:	4603      	mov	r3, r0
 8005644:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005646:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop

08005654 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	607a      	str	r2, [r7, #4]
 800565e:	603b      	str	r3, [r7, #0]
 8005660:	460b      	mov	r3, r1
 8005662:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005664:	2300      	movs	r3, #0
 8005666:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8005668:	f107 0314 	add.w	r3, r7, #20
 800566c:	461a      	mov	r2, r3
 800566e:	210e      	movs	r1, #14
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f003 fb61 	bl	8008d38 <VL53L0X_RdWord>
 8005676:	4603      	mov	r3, r0
 8005678:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800567a:	8abb      	ldrh	r3, [r7, #20]
 800567c:	045b      	lsls	r3, r3, #17
 800567e:	461a      	mov	r2, r3
 8005680:	4b0e      	ldr	r3, [pc, #56]	; (80056bc <VL53L0X_GetInterruptThresholds+0x68>)
 8005682:	4013      	ands	r3, r2
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8005688:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d10f      	bne.n	80056b0 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8005690:	f107 0314 	add.w	r3, r7, #20
 8005694:	461a      	mov	r2, r3
 8005696:	210c      	movs	r1, #12
 8005698:	68f8      	ldr	r0, [r7, #12]
 800569a:	f003 fb4d 	bl	8008d38 <VL53L0X_RdWord>
 800569e:	4603      	mov	r3, r0
 80056a0:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80056a2:	8abb      	ldrh	r3, [r7, #20]
 80056a4:	045b      	lsls	r3, r3, #17
 80056a6:	461a      	mov	r2, r3
 80056a8:	4b04      	ldr	r3, [pc, #16]	; (80056bc <VL53L0X_GetInterruptThresholds+0x68>)
 80056aa:	4013      	ands	r3, r2
		*pThresholdHigh =
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80056b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3718      	adds	r7, #24
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	1ffe0000 	.word	0x1ffe0000

080056c0 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80056ca:	2300      	movs	r3, #0
 80056cc:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80056ce:	2300      	movs	r3, #0
 80056d0:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80056d2:	2201      	movs	r2, #1
 80056d4:	210b      	movs	r1, #11
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f003 fba2 	bl	8008e20 <VL53L0X_WrByte>
 80056dc:	4603      	mov	r3, r0
 80056de:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 80056e0:	2200      	movs	r2, #0
 80056e2:	210b      	movs	r1, #11
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f003 fb9b 	bl	8008e20 <VL53L0X_WrByte>
 80056ea:	4603      	mov	r3, r0
 80056ec:	461a      	mov	r2, r3
 80056ee:	7bfb      	ldrb	r3, [r7, #15]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 80056f4:	f107 030d 	add.w	r3, r7, #13
 80056f8:	461a      	mov	r2, r3
 80056fa:	2113      	movs	r1, #19
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f003 fa94 	bl	8008c2a <VL53L0X_RdByte>
 8005702:	4603      	mov	r3, r0
 8005704:	461a      	mov	r2, r3
 8005706:	7bfb      	ldrb	r3, [r7, #15]
 8005708:	4313      	orrs	r3, r2
 800570a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800570c:	7bbb      	ldrb	r3, [r7, #14]
 800570e:	3301      	adds	r3, #1
 8005710:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8005712:	7b7b      	ldrb	r3, [r7, #13]
 8005714:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8005718:	2b00      	cmp	r3, #0
 800571a:	d006      	beq.n	800572a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800571c:	7bbb      	ldrb	r3, [r7, #14]
 800571e:	2b02      	cmp	r3, #2
 8005720:	d803      	bhi.n	800572a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8005722:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d0d3      	beq.n	80056d2 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800572a:	7bbb      	ldrb	r3, [r7, #14]
 800572c:	2b02      	cmp	r3, #2
 800572e:	d901      	bls.n	8005734 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8005730:	23f4      	movs	r3, #244	; 0xf4
 8005732:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005734:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005738:	4618      	mov	r0, r3
 800573a:	3710      	adds	r7, #16
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800574a:	2300      	movs	r3, #0
 800574c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800574e:	f107 030e 	add.w	r3, r7, #14
 8005752:	461a      	mov	r2, r3
 8005754:	2113      	movs	r1, #19
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f003 fa67 	bl	8008c2a <VL53L0X_RdByte>
 800575c:	4603      	mov	r3, r0
 800575e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8005760:	7bbb      	ldrb	r3, [r7, #14]
 8005762:	f003 0207 	and.w	r2, r3, #7
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800576a:	7bbb      	ldrb	r3, [r7, #14]
 800576c:	f003 0318 	and.w	r3, r3, #24
 8005770:	2b00      	cmp	r3, #0
 8005772:	d001      	beq.n	8005778 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8005774:	23fa      	movs	r3, #250	; 0xfa
 8005776:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005778:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800577c:	4618      	mov	r0, r3
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b086      	sub	sp, #24
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005790:	2300      	movs	r3, #0
 8005792:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 fa03 	bl	8005ba4 <VL53L0X_perform_ref_spad_management>
 800579e:	4603      	mov	r3, r0
 80057a0:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 80057a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3718      	adds	r7, #24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b084      	sub	sp, #16
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80057b8:	2300      	movs	r3, #0
 80057ba:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80057bc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80057c0:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80057c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80057c6:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80057c8:	f107 0308 	add.w	r3, r7, #8
 80057cc:	461a      	mov	r2, r3
 80057ce:	2128      	movs	r1, #40	; 0x28
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f003 fab1 	bl	8008d38 <VL53L0X_RdWord>
 80057d6:	4603      	mov	r3, r0
 80057d8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80057da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d11e      	bne.n	8005820 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80057e2:	893b      	ldrh	r3, [r7, #8]
 80057e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80057ec:	893b      	ldrh	r3, [r7, #8]
 80057ee:	461a      	mov	r2, r3
 80057f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	dd0b      	ble.n	8005810 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80057f8:	893a      	ldrh	r2, [r7, #8]
 80057fa:	897b      	ldrh	r3, [r7, #10]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	b29b      	uxth	r3, r3
 8005800:	b21b      	sxth	r3, r3
 8005802:	461a      	mov	r2, r3
					* 250;
 8005804:	23fa      	movs	r3, #250	; 0xfa
 8005806:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	601a      	str	r2, [r3, #0]
 800580e:	e007      	b.n	8005820 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8005810:	893b      	ldrh	r3, [r7, #8]
 8005812:	b21b      	sxth	r3, r3
 8005814:	461a      	mov	r2, r3
 8005816:	23fa      	movs	r3, #250	; 0xfa
 8005818:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8005820:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800582c:	b480      	push	{r7}
 800582e:	b08b      	sub	sp, #44	; 0x2c
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
 8005838:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800583a:	2308      	movs	r3, #8
 800583c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800583e:	2300      	movs	r3, #0
 8005840:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	f04f 32ff 	mov.w	r2, #4294967295
 8005848:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005852:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	69ba      	ldr	r2, [r7, #24]
 8005858:	fbb3 f2f2 	udiv	r2, r3, r2
 800585c:	69b9      	ldr	r1, [r7, #24]
 800585e:	fb01 f202 	mul.w	r2, r1, r2
 8005862:	1a9b      	subs	r3, r3, r2
 8005864:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	627b      	str	r3, [r7, #36]	; 0x24
 800586a:	e030      	b.n	80058ce <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800586c:	2300      	movs	r3, #0
 800586e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005874:	4413      	add	r3, r2
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800587a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	429a      	cmp	r2, r3
 8005880:	d11e      	bne.n	80058c0 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8005882:	7ffa      	ldrb	r2, [r7, #31]
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	fa42 f303 	asr.w	r3, r2, r3
 800588a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8005890:	e016      	b.n	80058c0 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8005892:	7ffb      	ldrb	r3, [r7, #31]
 8005894:	f003 0301 	and.w	r3, r3, #1
 8005898:	2b00      	cmp	r3, #0
 800589a:	d00b      	beq.n	80058b4 <get_next_good_spad+0x88>
				success = 1;
 800589c:	2301      	movs	r3, #1
 800589e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a2:	69ba      	ldr	r2, [r7, #24]
 80058a4:	fb02 f203 	mul.w	r2, r2, r3
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	4413      	add	r3, r2
 80058ac:	461a      	mov	r2, r3
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	601a      	str	r2, [r3, #0]
				break;
 80058b2:	e009      	b.n	80058c8 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80058b4:	7ffb      	ldrb	r3, [r7, #31]
 80058b6:	085b      	lsrs	r3, r3, #1
 80058b8:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80058ba:	6a3b      	ldr	r3, [r7, #32]
 80058bc:	3301      	adds	r3, #1
 80058be:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80058c0:	6a3a      	ldr	r2, [r7, #32]
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d3e4      	bcc.n	8005892 <get_next_good_spad+0x66>
				coarseIndex++) {
 80058c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ca:	3301      	adds	r3, #1
 80058cc:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80058ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d202      	bcs.n	80058dc <get_next_good_spad+0xb0>
 80058d6:	7fbb      	ldrb	r3, [r7, #30]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d0c7      	beq.n	800586c <get_next_good_spad+0x40>
		}
	}
}
 80058dc:	bf00      	nop
 80058de:	372c      	adds	r7, #44	; 0x2c
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80058f0:	2301      	movs	r3, #1
 80058f2:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	099b      	lsrs	r3, r3, #6
 80058f8:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80058fa:	4a07      	ldr	r2, [pc, #28]	; (8005918 <is_aperture+0x30>)
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <is_aperture+0x22>
		isAperture = 0;
 8005906:	2300      	movs	r3, #0
 8005908:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800590a:	7bfb      	ldrb	r3, [r7, #15]
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	2000043c 	.word	0x2000043c

0800591c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800591c:	b480      	push	{r7}
 800591e:	b089      	sub	sp, #36	; 0x24
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005928:	2300      	movs	r3, #0
 800592a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800592c:	2308      	movs	r3, #8
 800592e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	fbb2 f3f3 	udiv	r3, r2, r3
 8005938:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	69ba      	ldr	r2, [r7, #24]
 800593e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005942:	69b9      	ldr	r1, [r7, #24]
 8005944:	fb01 f202 	mul.w	r2, r1, r2
 8005948:	1a9b      	subs	r3, r3, r2
 800594a:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800594c:	697a      	ldr	r2, [r7, #20]
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	429a      	cmp	r2, r3
 8005952:	d302      	bcc.n	800595a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005954:	23ce      	movs	r3, #206	; 0xce
 8005956:	77fb      	strb	r3, [r7, #31]
 8005958:	e010      	b.n	800597c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	4413      	add	r3, r2
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	b25a      	sxtb	r2, r3
 8005964:	2101      	movs	r1, #1
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	fa01 f303 	lsl.w	r3, r1, r3
 800596c:	b25b      	sxtb	r3, r3
 800596e:	4313      	orrs	r3, r2
 8005970:	b259      	sxtb	r1, r3
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	4413      	add	r3, r2
 8005978:	b2ca      	uxtb	r2, r1
 800597a:	701a      	strb	r2, [r3, #0]

	return status;
 800597c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005980:	4618      	mov	r0, r3
 8005982:	3724      	adds	r7, #36	; 0x24
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8005996:	2306      	movs	r3, #6
 8005998:	683a      	ldr	r2, [r7, #0]
 800599a:	21b0      	movs	r1, #176	; 0xb0
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f003 f96f 	bl	8008c80 <VL53L0X_WriteMulti>
 80059a2:	4603      	mov	r3, r0
 80059a4:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80059a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b084      	sub	sp, #16
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80059bc:	2306      	movs	r3, #6
 80059be:	683a      	ldr	r2, [r7, #0]
 80059c0:	21b0      	movs	r1, #176	; 0xb0
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f003 f98c 	bl	8008ce0 <VL53L0X_ReadMulti>
 80059c8:	4603      	mov	r3, r0
 80059ca:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80059cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3710      	adds	r7, #16
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b08c      	sub	sp, #48	; 0x30
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	607a      	str	r2, [r7, #4]
 80059e2:	603b      	str	r3, [r7, #0]
 80059e4:	460b      	mov	r3, r1
 80059e6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80059e8:	2300      	movs	r3, #0
 80059ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80059ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059f0:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80059f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059f4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80059f6:	2300      	movs	r3, #0
 80059f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80059fa:	e02b      	b.n	8005a54 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80059fc:	f107 031c 	add.w	r3, r7, #28
 8005a00:	6a3a      	ldr	r2, [r7, #32]
 8005a02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f7ff ff11 	bl	800582c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a10:	d103      	bne.n	8005a1a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005a12:	23ce      	movs	r3, #206	; 0xce
 8005a14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8005a18:	e020      	b.n	8005a5c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a20:	4413      	add	r3, r2
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7ff ff60 	bl	80058e8 <is_aperture>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	7afb      	ldrb	r3, [r7, #11]
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d003      	beq.n	8005a3a <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005a32:	23ce      	movs	r3, #206	; 0xce
 8005a34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8005a38:	e010      	b.n	8005a5c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8005a3e:	6a3a      	ldr	r2, [r7, #32]
 8005a40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a42:	6838      	ldr	r0, [r7, #0]
 8005a44:	f7ff ff6a 	bl	800591c <enable_spad_bit>
		currentSpad++;
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8005a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a50:	3301      	adds	r3, #1
 8005a52:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d3cf      	bcc.n	80059fc <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8005a5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a5e:	6a3a      	ldr	r2, [r7, #32]
 8005a60:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8005a62:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d106      	bne.n	8005a78 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8005a6a:	6839      	ldr	r1, [r7, #0]
 8005a6c:	68f8      	ldr	r0, [r7, #12]
 8005a6e:	f7ff ff8d 	bl	800598c <set_ref_spad_map>
 8005a72:	4603      	mov	r3, r0
 8005a74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8005a78:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d121      	bne.n	8005ac4 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8005a80:	f107 0314 	add.w	r3, r7, #20
 8005a84:	4619      	mov	r1, r3
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f7ff ff93 	bl	80059b2 <get_ref_spad_map>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8005a92:	2300      	movs	r3, #0
 8005a94:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8005a96:	e011      	b.n	8005abc <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9c:	4413      	add	r3, r2
 8005a9e:	781a      	ldrb	r2, [r3, #0]
 8005aa0:	f107 0114 	add.w	r1, r7, #20
 8005aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa6:	440b      	add	r3, r1
 8005aa8:	781b      	ldrb	r3, [r3, #0]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d003      	beq.n	8005ab6 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005aae:	23ce      	movs	r3, #206	; 0xce
 8005ab0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8005ab4:	e006      	b.n	8005ac4 <enable_ref_spads+0xec>
			}
			i++;
 8005ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab8:	3301      	adds	r3, #1
 8005aba:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8005abc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d3e9      	bcc.n	8005a98 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8005ac4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3730      	adds	r7, #48	; 0x30
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b08a      	sub	sp, #40	; 0x28
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005ada:	2300      	movs	r3, #0
 8005adc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8005aec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8005af0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d107      	bne.n	8005b08 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8005af8:	22c0      	movs	r2, #192	; 0xc0
 8005afa:	2101      	movs	r1, #1
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f003 f98f 	bl	8008e20 <VL53L0X_WrByte>
 8005b02:	4603      	mov	r3, r0
 8005b04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8005b08:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d108      	bne.n	8005b22 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8005b10:	f107 0308 	add.w	r3, r7, #8
 8005b14:	4619      	mov	r1, r3
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f7ff fc48 	bl	80053ac <VL53L0X_PerformSingleRangingMeasurement>
 8005b1c:	4603      	mov	r3, r0
 8005b1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8005b22:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d107      	bne.n	8005b3a <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	21ff      	movs	r1, #255	; 0xff
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f003 f976 	bl	8008e20 <VL53L0X_WrByte>
 8005b34:	4603      	mov	r3, r0
 8005b36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8005b3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d107      	bne.n	8005b52 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	21b6      	movs	r1, #182	; 0xb6
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f003 f8f6 	bl	8008d38 <VL53L0X_RdWord>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8005b52:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d107      	bne.n	8005b6a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	21ff      	movs	r1, #255	; 0xff
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f003 f95e 	bl	8008e20 <VL53L0X_WrByte>
 8005b64:	4603      	mov	r3, r0
 8005b66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8005b6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d112      	bne.n	8005b98 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005b72:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005b76:	461a      	mov	r2, r3
 8005b78:	2101      	movs	r1, #1
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f003 f950 	bl	8008e20 <VL53L0X_WrByte>
 8005b80:	4603      	mov	r3, r0
 8005b82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8005b86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d104      	bne.n	8005b98 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005b94:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8005b98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3728      	adds	r7, #40	; 0x28
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8005ba4:	b590      	push	{r4, r7, lr}
 8005ba6:	b09d      	sub	sp, #116	; 0x74
 8005ba8:	af06      	add	r7, sp, #24
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8005bb6:	23b4      	movs	r3, #180	; 0xb4
 8005bb8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8005bc0:	232c      	movs	r3, #44	; 0x2c
 8005bc2:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8005bd0:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005bd4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8005bde:	2306      	movs	r3, #6
 8005be0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8005be2:	2300      	movs	r3, #0
 8005be4:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8005be6:	2300      	movs	r3, #0
 8005be8:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8005bea:	2300      	movs	r3, #0
 8005bec:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 8005c08:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c0e:	e009      	b.n	8005c24 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c14:	4413      	add	r3, r2
 8005c16:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8005c1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c20:	3301      	adds	r3, #1
 8005c22:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d3f1      	bcc.n	8005c10 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	21ff      	movs	r1, #255	; 0xff
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f003 f8f5 	bl	8008e20 <VL53L0X_WrByte>
 8005c36:	4603      	mov	r3, r0
 8005c38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005c3c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d107      	bne.n	8005c54 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8005c44:	2200      	movs	r2, #0
 8005c46:	214f      	movs	r1, #79	; 0x4f
 8005c48:	68f8      	ldr	r0, [r7, #12]
 8005c4a:	f003 f8e9 	bl	8008e20 <VL53L0X_WrByte>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005c54:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d107      	bne.n	8005c6c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8005c5c:	222c      	movs	r2, #44	; 0x2c
 8005c5e:	214e      	movs	r1, #78	; 0x4e
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f003 f8dd 	bl	8008e20 <VL53L0X_WrByte>
 8005c66:	4603      	mov	r3, r0
 8005c68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8005c6c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d107      	bne.n	8005c84 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005c74:	2200      	movs	r2, #0
 8005c76:	21ff      	movs	r1, #255	; 0xff
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f003 f8d1 	bl	8008e20 <VL53L0X_WrByte>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005c84:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d109      	bne.n	8005ca0 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8005c8c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8005c90:	461a      	mov	r2, r3
 8005c92:	21b6      	movs	r1, #182	; 0xb6
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f003 f8c3 	bl	8008e20 <VL53L0X_WrByte>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8005ca0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d107      	bne.n	8005cb8 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2180      	movs	r1, #128	; 0x80
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f003 f8b7 	bl	8008e20 <VL53L0X_WrByte>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8005cb8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d10a      	bne.n	8005cd6 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8005cc0:	f107 0210 	add.w	r2, r7, #16
 8005cc4:	f107 0111 	add.w	r1, r7, #17
 8005cc8:	2300      	movs	r3, #0
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	f000 fbbb 	bl	8006446 <VL53L0X_perform_ref_calibration>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8005cd6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d121      	bne.n	8005d22 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8005ce2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ce4:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8005cea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cec:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8005cfa:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8005cfe:	f107 0218 	add.w	r2, r7, #24
 8005d02:	9204      	str	r2, [sp, #16]
 8005d04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d06:	9203      	str	r2, [sp, #12]
 8005d08:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005d0a:	9202      	str	r2, [sp, #8]
 8005d0c:	9301      	str	r3, [sp, #4]
 8005d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	4623      	mov	r3, r4
 8005d14:	4602      	mov	r2, r0
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f7ff fe5e 	bl	80059d8 <enable_ref_spads>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005d22:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d174      	bne.n	8005e14 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8005d2e:	f107 0312 	add.w	r3, r7, #18
 8005d32:	4619      	mov	r1, r3
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	f7ff fecb 	bl	8005ad0 <perform_ref_signal_measurement>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8005d40:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d161      	bne.n	8005e0c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8005d48:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8005d4a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d25d      	bcs.n	8005e0c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8005d50:	2300      	movs	r3, #0
 8005d52:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d54:	e009      	b.n	8005d6a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8005d60:	2200      	movs	r2, #0
 8005d62:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8005d64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d66:	3301      	adds	r3, #1
 8005d68:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d3f1      	bcc.n	8005d56 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8005d72:	e002      	b.n	8005d7a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8005d74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d76:	3301      	adds	r3, #1
 8005d78:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8005d7a:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8005d7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d80:	4413      	add	r3, r2
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff fdb0 	bl	80058e8 <is_aperture>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d103      	bne.n	8005d96 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8005d8e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d3ee      	bcc.n	8005d74 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8005d96:	2301      	movs	r3, #1
 8005d98:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 8005d9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d9c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 8005daa:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8005dae:	f107 0218 	add.w	r2, r7, #24
 8005db2:	9204      	str	r2, [sp, #16]
 8005db4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005db6:	9203      	str	r2, [sp, #12]
 8005db8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005dba:	9202      	str	r2, [sp, #8]
 8005dbc:	9301      	str	r3, [sp, #4]
 8005dbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc0:	9300      	str	r3, [sp, #0]
 8005dc2:	4623      	mov	r3, r4
 8005dc4:	4602      	mov	r2, r0
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f7ff fe06 	bl	80059d8 <enable_ref_spads>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8005dd2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d11b      	bne.n	8005e12 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8005dde:	f107 0312 	add.w	r3, r7, #18
 8005de2:	4619      	mov	r1, r3
 8005de4:	68f8      	ldr	r0, [r7, #12]
 8005de6:	f7ff fe73 	bl	8005ad0 <perform_ref_signal_measurement>
 8005dea:	4603      	mov	r3, r0
 8005dec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8005df0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10c      	bne.n	8005e12 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8005df8:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8005dfa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d208      	bcs.n	8005e12 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8005e00:	2301      	movs	r3, #1
 8005e02:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8005e06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e08:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8005e0a:	e002      	b.n	8005e12 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e10:	e000      	b.n	8005e14 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8005e12:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005e14:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f040 80af 	bne.w	8005f7c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8005e1e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8005e20:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005e22:	429a      	cmp	r2, r3
 8005e24:	f240 80aa 	bls.w	8005f7c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8005e28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e2a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8005e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e30:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f503 7192 	add.w	r1, r3, #292	; 0x124
 8005e38:	f107 031c 	add.w	r3, r7, #28
 8005e3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f00d f851 	bl	8012ee6 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005e44:	8a7b      	ldrh	r3, [r7, #18]
 8005e46:	461a      	mov	r2, r3
 8005e48:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	bfb8      	it	lt
 8005e50:	425b      	neglt	r3, r3
 8005e52:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8005e54:	2300      	movs	r3, #0
 8005e56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8005e5a:	e086      	b.n	8005f6a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8005e62:	f107 0314 	add.w	r3, r7, #20
 8005e66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005e68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e6a:	f7ff fcdf 	bl	800582c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e74:	d103      	bne.n	8005e7e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005e76:	23ce      	movs	r3, #206	; 0xce
 8005e78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8005e7c:	e07e      	b.n	8005f7c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8005e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e80:	3301      	adds	r3, #1
 8005e82:	63fb      	str	r3, [r7, #60]	; 0x3c

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8005e84:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7ff fd2b 	bl	80058e8 <is_aperture>
 8005e92:	4603      	mov	r3, r0
 8005e94:	461a      	mov	r2, r3
 8005e96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d003      	beq.n	8005ea4 <VL53L0X_perform_ref_spad_management+0x300>
					needAptSpads) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005e9c:	23ce      	movs	r3, #206	; 0xce
 8005e9e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8005ea2:	e06b      	b.n	8005f7c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			currentSpadIndex = nextGoodSpad;
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 8005eae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005eb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7ff fd32 	bl	800591c <enable_spad_bit>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8005ebe:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10c      	bne.n	8005ee0 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8005ec6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ec8:	3301      	adds	r3, #1
 8005eca:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	68f8      	ldr	r0, [r7, #12]
 8005ed6:	f7ff fd59 	bl	800598c <set_ref_spad_map>
 8005eda:	4603      	mov	r3, r0
 8005edc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8005ee0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d146      	bne.n	8005f76 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8005ee8:	f107 0312 	add.w	r3, r7, #18
 8005eec:	4619      	mov	r1, r3
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f7ff fdee 	bl	8005ad0 <perform_ref_signal_measurement>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8005efa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d13b      	bne.n	8005f7a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8005f02:	8a7b      	ldrh	r3, [r7, #18]
 8005f04:	461a      	mov	r2, r3
 8005f06:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	bfb8      	it	lt
 8005f0e:	425b      	neglt	r3, r3
 8005f10:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8005f12:	8a7b      	ldrh	r3, [r7, #18]
 8005f14:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d21c      	bcs.n	8005f54 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8005f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	d914      	bls.n	8005f4c <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8005f22:	f107 031c 	add.w	r3, r7, #28
 8005f26:	4619      	mov	r1, r3
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f7ff fd2f 	bl	800598c <set_ref_spad_map>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8005f3a:	f107 011c 	add.w	r1, r7, #28
 8005f3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f40:	4618      	mov	r0, r3
 8005f42:	f00c ffd0 	bl	8012ee6 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8005f46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005f52:	e00a      	b.n	8005f6a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8005f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f56:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8005f5e:	f107 031c 	add.w	r3, r7, #28
 8005f62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f64:	4618      	mov	r0, r3
 8005f66:	f00c ffbe 	bl	8012ee6 <memcpy>
		while (!complete) {
 8005f6a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f43f af74 	beq.w	8005e5c <VL53L0X_perform_ref_spad_management+0x2b8>
 8005f74:	e002      	b.n	8005f7c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005f76:	bf00      	nop
 8005f78:	e000      	b.n	8005f7c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005f7a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005f7c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d115      	bne.n	8005fb0 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f88:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8005f90:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2201      	movs	r2, #1
 8005f96:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	b2da      	uxtb	r2, r3
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	781a      	ldrb	r2, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8005fb0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	375c      	adds	r7, #92	; 0x5c
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd90      	pop	{r4, r7, pc}

08005fbc <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8005fbc:	b590      	push	{r4, r7, lr}
 8005fbe:	b093      	sub	sp, #76	; 0x4c
 8005fc0:	af06      	add	r7, sp, #24
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	4613      	mov	r3, r2
 8005fc8:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8005fd4:	23b4      	movs	r3, #180	; 0xb4
 8005fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8005fda:	2306      	movs	r3, #6
 8005fdc:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8005fde:	232c      	movs	r3, #44	; 0x2c
 8005fe0:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	21ff      	movs	r1, #255	; 0xff
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f002 ff1a 	bl	8008e20 <VL53L0X_WrByte>
 8005fec:	4603      	mov	r3, r0
 8005fee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8005ff2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d107      	bne.n	800600a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	214f      	movs	r1, #79	; 0x4f
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f002 ff0e 	bl	8008e20 <VL53L0X_WrByte>
 8006004:	4603      	mov	r3, r0
 8006006:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800600a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800600e:	2b00      	cmp	r3, #0
 8006010:	d107      	bne.n	8006022 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8006012:	222c      	movs	r2, #44	; 0x2c
 8006014:	214e      	movs	r1, #78	; 0x4e
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f002 ff02 	bl	8008e20 <VL53L0X_WrByte>
 800601c:	4603      	mov	r3, r0
 800601e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8006022:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006026:	2b00      	cmp	r3, #0
 8006028:	d107      	bne.n	800603a <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800602a:	2200      	movs	r2, #0
 800602c:	21ff      	movs	r1, #255	; 0xff
 800602e:	68f8      	ldr	r0, [r7, #12]
 8006030:	f002 fef6 	bl	8008e20 <VL53L0X_WrByte>
 8006034:	4603      	mov	r3, r0
 8006036:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800603a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800603e:	2b00      	cmp	r3, #0
 8006040:	d109      	bne.n	8006056 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8006042:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006046:	461a      	mov	r2, r3
 8006048:	21b6      	movs	r1, #182	; 0xb6
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f002 fee8 	bl	8008e20 <VL53L0X_WrByte>
 8006050:	4603      	mov	r3, r0
 8006052:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8006056:	2300      	movs	r3, #0
 8006058:	627b      	str	r3, [r7, #36]	; 0x24
 800605a:	e009      	b.n	8006070 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006060:	4413      	add	r3, r2
 8006062:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8006066:	2200      	movs	r2, #0
 8006068:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800606a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606c:	3301      	adds	r3, #1
 800606e:	627b      	str	r3, [r7, #36]	; 0x24
 8006070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	429a      	cmp	r2, r3
 8006076:	d3f1      	bcc.n	800605c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8006078:	79fb      	ldrb	r3, [r7, #7]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d011      	beq.n	80060a2 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800607e:	e002      	b.n	8006086 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8006080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006082:	3301      	adds	r3, #1
 8006084:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8006086:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800608a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800608c:	4413      	add	r3, r2
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff fc2a 	bl	80058e8 <is_aperture>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d103      	bne.n	80060a2 <VL53L0X_set_reference_spads+0xe6>
 800609a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d3ee      	bcc.n	8006080 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 80060ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80060b2:	79f9      	ldrb	r1, [r7, #7]
 80060b4:	f107 0214 	add.w	r2, r7, #20
 80060b8:	9204      	str	r2, [sp, #16]
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	9203      	str	r2, [sp, #12]
 80060be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060c0:	9202      	str	r2, [sp, #8]
 80060c2:	9301      	str	r3, [sp, #4]
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	9300      	str	r3, [sp, #0]
 80060c8:	4623      	mov	r3, r4
 80060ca:	4602      	mov	r2, r0
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f7ff fc83 	bl	80059d8 <enable_ref_spads>
 80060d2:	4603      	mov	r3, r0
 80060d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80060d8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10c      	bne.n	80060fa <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	b2da      	uxtb	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	79fa      	ldrb	r2, [r7, #7]
 80060f6:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80060fa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3734      	adds	r7, #52	; 0x34
 8006102:	46bd      	mov	sp, r7
 8006104:	bd90      	pop	{r4, r7, pc}

08006106 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8006106:	b580      	push	{r7, lr}
 8006108:	b084      	sub	sp, #16
 800610a:	af00      	add	r7, sp, #0
 800610c:	6078      	str	r0, [r7, #4]
 800610e:	460b      	mov	r3, r1
 8006110:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006112:	2300      	movs	r3, #0
 8006114:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d10a      	bne.n	8006134 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800611e:	78fb      	ldrb	r3, [r7, #3]
 8006120:	f043 0301 	orr.w	r3, r3, #1
 8006124:	b2db      	uxtb	r3, r3
 8006126:	461a      	mov	r2, r3
 8006128:	2100      	movs	r1, #0
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f002 fe78 	bl	8008e20 <VL53L0X_WrByte>
 8006130:	4603      	mov	r3, r0
 8006132:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8006134:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d104      	bne.n	8006146 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 f9bf 	bl	80064c0 <VL53L0X_measurement_poll_for_completion>
 8006142:	4603      	mov	r3, r0
 8006144:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d105      	bne.n	800615a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800614e:	2100      	movs	r1, #0
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f7ff fab5 	bl	80056c0 <VL53L0X_ClearInterruptMask>
 8006156:	4603      	mov	r3, r0
 8006158:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800615a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d106      	bne.n	8006170 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8006162:	2200      	movs	r2, #0
 8006164:	2100      	movs	r1, #0
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f002 fe5a 	bl	8008e20 <VL53L0X_WrByte>
 800616c:	4603      	mov	r3, r0
 800616e:	73fb      	strb	r3, [r7, #15]

	return Status;
 8006170:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	4608      	mov	r0, r1
 8006186:	4611      	mov	r1, r2
 8006188:	461a      	mov	r2, r3
 800618a:	4603      	mov	r3, r0
 800618c:	70fb      	strb	r3, [r7, #3]
 800618e:	460b      	mov	r3, r1
 8006190:	70bb      	strb	r3, [r7, #2]
 8006192:	4613      	mov	r3, r2
 8006194:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006196:	2300      	movs	r3, #0
 8006198:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800619a:	2300      	movs	r3, #0
 800619c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800619e:	2201      	movs	r2, #1
 80061a0:	21ff      	movs	r1, #255	; 0xff
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f002 fe3c 	bl	8008e20 <VL53L0X_WrByte>
 80061a8:	4603      	mov	r3, r0
 80061aa:	461a      	mov	r2, r3
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80061b2:	2200      	movs	r2, #0
 80061b4:	2100      	movs	r1, #0
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f002 fe32 	bl	8008e20 <VL53L0X_WrByte>
 80061bc:	4603      	mov	r3, r0
 80061be:	461a      	mov	r2, r3
 80061c0:	7bfb      	ldrb	r3, [r7, #15]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80061c6:	2200      	movs	r2, #0
 80061c8:	21ff      	movs	r1, #255	; 0xff
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f002 fe28 	bl	8008e20 <VL53L0X_WrByte>
 80061d0:	4603      	mov	r3, r0
 80061d2:	461a      	mov	r2, r3
 80061d4:	7bfb      	ldrb	r3, [r7, #15]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 80061da:	78fb      	ldrb	r3, [r7, #3]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d01e      	beq.n	800621e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 80061e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d009      	beq.n	80061fc <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	21cb      	movs	r1, #203	; 0xcb
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f002 fd1c 	bl	8008c2a <VL53L0X_RdByte>
 80061f2:	4603      	mov	r3, r0
 80061f4:	461a      	mov	r2, r3
 80061f6:	7bfb      	ldrb	r3, [r7, #15]
 80061f8:	4313      	orrs	r3, r2
 80061fa:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80061fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006200:	2b00      	cmp	r3, #0
 8006202:	d02a      	beq.n	800625a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8006204:	f107 030e 	add.w	r3, r7, #14
 8006208:	461a      	mov	r2, r3
 800620a:	21ee      	movs	r1, #238	; 0xee
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f002 fd0c 	bl	8008c2a <VL53L0X_RdByte>
 8006212:	4603      	mov	r3, r0
 8006214:	461a      	mov	r2, r3
 8006216:	7bfb      	ldrb	r3, [r7, #15]
 8006218:	4313      	orrs	r3, r2
 800621a:	73fb      	strb	r3, [r7, #15]
 800621c:	e01d      	b.n	800625a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800621e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00a      	beq.n	800623c <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8006226:	78bb      	ldrb	r3, [r7, #2]
 8006228:	461a      	mov	r2, r3
 800622a:	21cb      	movs	r1, #203	; 0xcb
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f002 fdf7 	bl	8008e20 <VL53L0X_WrByte>
 8006232:	4603      	mov	r3, r0
 8006234:	461a      	mov	r2, r3
 8006236:	7bfb      	ldrb	r3, [r7, #15]
 8006238:	4313      	orrs	r3, r2
 800623a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800623c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00a      	beq.n	800625a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8006244:	787b      	ldrb	r3, [r7, #1]
 8006246:	2280      	movs	r2, #128	; 0x80
 8006248:	21ee      	movs	r1, #238	; 0xee
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f002 fe36 	bl	8008ebc <VL53L0X_UpdateByte>
 8006250:	4603      	mov	r3, r0
 8006252:	461a      	mov	r2, r3
 8006254:	7bfb      	ldrb	r3, [r7, #15]
 8006256:	4313      	orrs	r3, r2
 8006258:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800625a:	2201      	movs	r2, #1
 800625c:	21ff      	movs	r1, #255	; 0xff
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f002 fdde 	bl	8008e20 <VL53L0X_WrByte>
 8006264:	4603      	mov	r3, r0
 8006266:	461a      	mov	r2, r3
 8006268:	7bfb      	ldrb	r3, [r7, #15]
 800626a:	4313      	orrs	r3, r2
 800626c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800626e:	2201      	movs	r2, #1
 8006270:	2100      	movs	r1, #0
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f002 fdd4 	bl	8008e20 <VL53L0X_WrByte>
 8006278:	4603      	mov	r3, r0
 800627a:	461a      	mov	r2, r3
 800627c:	7bfb      	ldrb	r3, [r7, #15]
 800627e:	4313      	orrs	r3, r2
 8006280:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006282:	2200      	movs	r2, #0
 8006284:	21ff      	movs	r1, #255	; 0xff
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f002 fdca 	bl	8008e20 <VL53L0X_WrByte>
 800628c:	4603      	mov	r3, r0
 800628e:	461a      	mov	r2, r3
 8006290:	7bfb      	ldrb	r3, [r7, #15]
 8006292:	4313      	orrs	r3, r2
 8006294:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8006296:	7bbb      	ldrb	r3, [r7, #14]
 8006298:	f023 0310 	bic.w	r3, r3, #16
 800629c:	b2da      	uxtb	r2, r3
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	701a      	strb	r2, [r3, #0]

	return Status;
 80062a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80062ae:	b580      	push	{r7, lr}
 80062b0:	b08a      	sub	sp, #40	; 0x28
 80062b2:	af04      	add	r7, sp, #16
 80062b4:	60f8      	str	r0, [r7, #12]
 80062b6:	60b9      	str	r1, [r7, #8]
 80062b8:	4611      	mov	r1, r2
 80062ba:	461a      	mov	r2, r3
 80062bc:	460b      	mov	r3, r1
 80062be:	71fb      	strb	r3, [r7, #7]
 80062c0:	4613      	mov	r3, r2
 80062c2:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062c4:	2300      	movs	r3, #0
 80062c6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80062c8:	2300      	movs	r3, #0
 80062ca:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80062cc:	2300      	movs	r3, #0
 80062ce:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80062d0:	2300      	movs	r3, #0
 80062d2:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 80062d4:	2300      	movs	r3, #0
 80062d6:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80062d8:	79bb      	ldrb	r3, [r7, #6]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80062e4:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80062e6:	2201      	movs	r2, #1
 80062e8:	2101      	movs	r1, #1
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f002 fd98 	bl	8008e20 <VL53L0X_WrByte>
 80062f0:	4603      	mov	r3, r0
 80062f2:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80062f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d105      	bne.n	8006308 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80062fc:	2140      	movs	r1, #64	; 0x40
 80062fe:	68f8      	ldr	r0, [r7, #12]
 8006300:	f7ff ff01 	bl	8006106 <VL53L0X_perform_single_ref_calibration>
 8006304:	4603      	mov	r3, r0
 8006306:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8006308:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d115      	bne.n	800633c <VL53L0X_perform_vhv_calibration+0x8e>
 8006310:	79fb      	ldrb	r3, [r7, #7]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d112      	bne.n	800633c <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8006316:	7d39      	ldrb	r1, [r7, #20]
 8006318:	7d7a      	ldrb	r2, [r7, #21]
 800631a:	2300      	movs	r3, #0
 800631c:	9303      	str	r3, [sp, #12]
 800631e:	2301      	movs	r3, #1
 8006320:	9302      	str	r3, [sp, #8]
 8006322:	f107 0313 	add.w	r3, r7, #19
 8006326:	9301      	str	r3, [sp, #4]
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	9300      	str	r3, [sp, #0]
 800632c:	460b      	mov	r3, r1
 800632e:	2101      	movs	r1, #1
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f7ff ff23 	bl	800617c <VL53L0X_ref_calibration_io>
 8006336:	4603      	mov	r3, r0
 8006338:	75fb      	strb	r3, [r7, #23]
 800633a:	e002      	b.n	8006342 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	2200      	movs	r2, #0
 8006340:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8006342:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d112      	bne.n	8006370 <VL53L0X_perform_vhv_calibration+0xc2>
 800634a:	79bb      	ldrb	r3, [r7, #6]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d00f      	beq.n	8006370 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006350:	7dbb      	ldrb	r3, [r7, #22]
 8006352:	461a      	mov	r2, r3
 8006354:	2101      	movs	r1, #1
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f002 fd62 	bl	8008e20 <VL53L0X_WrByte>
 800635c:	4603      	mov	r3, r0
 800635e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8006360:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d103      	bne.n	8006370 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	7dba      	ldrb	r2, [r7, #22]
 800636c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8006370:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006374:	4618      	mov	r0, r3
 8006376:	3718      	adds	r7, #24
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b08a      	sub	sp, #40	; 0x28
 8006380:	af04      	add	r7, sp, #16
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	4611      	mov	r1, r2
 8006388:	461a      	mov	r2, r3
 800638a:	460b      	mov	r3, r1
 800638c:	71fb      	strb	r3, [r7, #7]
 800638e:	4613      	mov	r3, r2
 8006390:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006392:	2300      	movs	r3, #0
 8006394:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8006396:	2300      	movs	r3, #0
 8006398:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800639a:	2300      	movs	r3, #0
 800639c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800639e:	2300      	movs	r3, #0
 80063a0:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80063a2:	79bb      	ldrb	r3, [r7, #6]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d003      	beq.n	80063b0 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80063ae:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 80063b0:	2202      	movs	r2, #2
 80063b2:	2101      	movs	r1, #1
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f002 fd33 	bl	8008e20 <VL53L0X_WrByte>
 80063ba:	4603      	mov	r3, r0
 80063bc:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80063be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d105      	bne.n	80063d2 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80063c6:	2100      	movs	r1, #0
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f7ff fe9c 	bl	8006106 <VL53L0X_perform_single_ref_calibration>
 80063ce:	4603      	mov	r3, r0
 80063d0:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80063d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d115      	bne.n	8006406 <VL53L0X_perform_phase_calibration+0x8a>
 80063da:	79fb      	ldrb	r3, [r7, #7]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d112      	bne.n	8006406 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80063e0:	7d39      	ldrb	r1, [r7, #20]
 80063e2:	7d7a      	ldrb	r2, [r7, #21]
 80063e4:	2301      	movs	r3, #1
 80063e6:	9303      	str	r3, [sp, #12]
 80063e8:	2300      	movs	r3, #0
 80063ea:	9302      	str	r3, [sp, #8]
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	9301      	str	r3, [sp, #4]
 80063f0:	f107 0313 	add.w	r3, r7, #19
 80063f4:	9300      	str	r3, [sp, #0]
 80063f6:	460b      	mov	r3, r1
 80063f8:	2101      	movs	r1, #1
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f7ff febe 	bl	800617c <VL53L0X_ref_calibration_io>
 8006400:	4603      	mov	r3, r0
 8006402:	75fb      	strb	r3, [r7, #23]
 8006404:	e002      	b.n	800640c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2200      	movs	r2, #0
 800640a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800640c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d112      	bne.n	800643a <VL53L0X_perform_phase_calibration+0xbe>
 8006414:	79bb      	ldrb	r3, [r7, #6]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00f      	beq.n	800643a <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800641a:	7dbb      	ldrb	r3, [r7, #22]
 800641c:	461a      	mov	r2, r3
 800641e:	2101      	movs	r1, #1
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f002 fcfd 	bl	8008e20 <VL53L0X_WrByte>
 8006426:	4603      	mov	r3, r0
 8006428:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800642a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d103      	bne.n	800643a <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	7dba      	ldrb	r2, [r7, #22]
 8006436:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800643a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800643e:	4618      	mov	r0, r3
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b086      	sub	sp, #24
 800644a:	af00      	add	r7, sp, #0
 800644c:	60f8      	str	r0, [r7, #12]
 800644e:	60b9      	str	r1, [r7, #8]
 8006450:	607a      	str	r2, [r7, #4]
 8006452:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006454:	2300      	movs	r3, #0
 8006456:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8006458:	2300      	movs	r3, #0
 800645a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8006462:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8006464:	78fa      	ldrb	r2, [r7, #3]
 8006466:	2300      	movs	r3, #0
 8006468:	68b9      	ldr	r1, [r7, #8]
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f7ff ff1f 	bl	80062ae <VL53L0X_perform_vhv_calibration>
 8006470:	4603      	mov	r3, r0
 8006472:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8006474:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d107      	bne.n	800648c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800647c:	78fa      	ldrb	r2, [r7, #3]
 800647e:	2300      	movs	r3, #0
 8006480:	6879      	ldr	r1, [r7, #4]
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f7ff ff7a 	bl	800637c <VL53L0X_perform_phase_calibration>
 8006488:	4603      	mov	r3, r0
 800648a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800648c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d10f      	bne.n	80064b4 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006494:	7dbb      	ldrb	r3, [r7, #22]
 8006496:	461a      	mov	r2, r3
 8006498:	2101      	movs	r1, #1
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f002 fcc0 	bl	8008e20 <VL53L0X_WrByte>
 80064a0:	4603      	mov	r3, r0
 80064a2:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80064a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d103      	bne.n	80064b4 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	7dba      	ldrb	r2, [r7, #22]
 80064b0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 80064b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3718      	adds	r7, #24
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80064c8:	2300      	movs	r3, #0
 80064ca:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80064cc:	2300      	movs	r3, #0
 80064ce:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80064d0:	2300      	movs	r3, #0
 80064d2:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80064d4:	f107 030f 	add.w	r3, r7, #15
 80064d8:	4619      	mov	r1, r3
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7fe fdff 	bl	80050de <VL53L0X_GetMeasurementDataReady>
 80064e0:	4603      	mov	r3, r0
 80064e2:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80064e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10f      	bne.n	800650c <VL53L0X_measurement_poll_for_completion+0x4c>
			break; /* the error is set */

		if (NewDataReady == 1)
 80064ec:	7bfb      	ldrb	r3, [r7, #15]
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d00e      	beq.n	8006510 <VL53L0X_measurement_poll_for_completion+0x50>
			break; /* done note that status == 0 */

		LoopNb++;
 80064f2:	693b      	ldr	r3, [r7, #16]
 80064f4:	3301      	adds	r3, #1
 80064f6:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	2bc7      	cmp	r3, #199	; 0xc7
 80064fc:	d902      	bls.n	8006504 <VL53L0X_measurement_poll_for_completion+0x44>
			Status = VL53L0X_ERROR_TIME_OUT;
 80064fe:	23f9      	movs	r3, #249	; 0xf9
 8006500:	75fb      	strb	r3, [r7, #23]
			break;
 8006502:	e006      	b.n	8006512 <VL53L0X_measurement_poll_for_completion+0x52>
		}

		VL53L0X_PollingDelay(Dev);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f002 fd0d 	bl	8008f24 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800650a:	e7e3      	b.n	80064d4 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800650c:	bf00      	nop
 800650e:	e000      	b.n	8006512 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */
 8006510:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8006512:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3718      	adds	r7, #24
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}

0800651e <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800651e:	b480      	push	{r7}
 8006520:	b085      	sub	sp, #20
 8006522:	af00      	add	r7, sp, #0
 8006524:	4603      	mov	r3, r0
 8006526:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8006528:	2300      	movs	r3, #0
 800652a:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800652c:	79fb      	ldrb	r3, [r7, #7]
 800652e:	3301      	adds	r3, #1
 8006530:	b2db      	uxtb	r3, r3
 8006532:	005b      	lsls	r3, r3, #1
 8006534:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8006536:	7bfb      	ldrb	r3, [r7, #15]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3714      	adds	r7, #20
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	4603      	mov	r3, r0
 800654c:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800654e:	2300      	movs	r3, #0
 8006550:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8006552:	79fb      	ldrb	r3, [r7, #7]
 8006554:	085b      	lsrs	r3, r3, #1
 8006556:	b2db      	uxtb	r3, r3
 8006558:	3b01      	subs	r3, #1
 800655a:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800655c:	7bfb      	ldrb	r3, [r7, #15]
}
 800655e:	4618      	mov	r0, r3
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr

0800656a <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800656a:	b480      	push	{r7}
 800656c:	b085      	sub	sp, #20
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8006572:	2300      	movs	r3, #0
 8006574:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8006576:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800657a:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800657c:	e002      	b.n	8006584 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	089b      	lsrs	r3, r3, #2
 8006582:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8006584:	68ba      	ldr	r2, [r7, #8]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	429a      	cmp	r2, r3
 800658a:	d8f8      	bhi.n	800657e <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800658c:	e017      	b.n	80065be <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	4413      	add	r3, r2
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	429a      	cmp	r2, r3
 8006598:	d30b      	bcc.n	80065b2 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	4413      	add	r3, r2
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	085b      	lsrs	r3, r3, #1
 80065aa:	68ba      	ldr	r2, [r7, #8]
 80065ac:	4413      	add	r3, r2
 80065ae:	60fb      	str	r3, [r7, #12]
 80065b0:	e002      	b.n	80065b8 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	085b      	lsrs	r3, r3, #1
 80065b6:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	089b      	lsrs	r3, r3, #2
 80065bc:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e4      	bne.n	800658e <VL53L0X_isqrt+0x24>
	}

	return res;
 80065c4:	68fb      	ldr	r3, [r7, #12]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b086      	sub	sp, #24
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80065da:	2300      	movs	r3, #0
 80065dc:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80065de:	2200      	movs	r2, #0
 80065e0:	2183      	movs	r1, #131	; 0x83
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f002 fc1c 	bl	8008e20 <VL53L0X_WrByte>
 80065e8:	4603      	mov	r3, r0
 80065ea:	461a      	mov	r2, r3
 80065ec:	7dfb      	ldrb	r3, [r7, #23]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 80065f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d11c      	bne.n	8006634 <VL53L0X_device_read_strobe+0x62>
		LoopNb = 0;
 80065fa:	2300      	movs	r3, #0
 80065fc:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80065fe:	f107 030f 	add.w	r3, r7, #15
 8006602:	461a      	mov	r2, r3
 8006604:	2183      	movs	r1, #131	; 0x83
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f002 fb0f 	bl	8008c2a <VL53L0X_RdByte>
 800660c:	4603      	mov	r3, r0
 800660e:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8006610:	7bfb      	ldrb	r3, [r7, #15]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d109      	bne.n	800662a <VL53L0X_device_read_strobe+0x58>
 8006616:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d105      	bne.n	800662a <VL53L0X_device_read_strobe+0x58>
					break;

			LoopNb = LoopNb + 1;
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	3301      	adds	r3, #1
 8006622:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	2bc7      	cmp	r3, #199	; 0xc7
 8006628:	d9e9      	bls.n	80065fe <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	2bc7      	cmp	r3, #199	; 0xc7
 800662e:	d901      	bls.n	8006634 <VL53L0X_device_read_strobe+0x62>
			Status = VL53L0X_ERROR_TIME_OUT;
 8006630:	23f9      	movs	r3, #249	; 0xf9
 8006632:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8006634:	2201      	movs	r2, #1
 8006636:	2183      	movs	r1, #131	; 0x83
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f002 fbf1 	bl	8008e20 <VL53L0X_WrByte>
 800663e:	4603      	mov	r3, r0
 8006640:	461a      	mov	r2, r3
 8006642:	7dfb      	ldrb	r3, [r7, #23]
 8006644:	4313      	orrs	r3, r2
 8006646:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8006648:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800664c:	4618      	mov	r0, r3
 800664e:	3718      	adds	r7, #24
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b098      	sub	sp, #96	; 0x60
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	460b      	mov	r3, r1
 800665e:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006660:	2300      	movs	r3, #0
 8006662:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8006666:	2300      	movs	r3, #0
 8006668:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800666c:	2300      	movs	r3, #0
 800666e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8006672:	2300      	movs	r3, #0
 8006674:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8006676:	2300      	movs	r3, #0
 8006678:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800667a:	2300      	movs	r3, #0
 800667c:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800667e:	2300      	movs	r3, #0
 8006680:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8006684:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8006688:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800668a:	2300      	movs	r3, #0
 800668c:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800668e:	2300      	movs	r3, #0
 8006690:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8006692:	2300      	movs	r3, #0
 8006694:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800669c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 80066a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80066a4:	2b07      	cmp	r3, #7
 80066a6:	f000 8408 	beq.w	8006eba <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80066aa:	2201      	movs	r2, #1
 80066ac:	2180      	movs	r1, #128	; 0x80
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f002 fbb6 	bl	8008e20 <VL53L0X_WrByte>
 80066b4:	4603      	mov	r3, r0
 80066b6:	461a      	mov	r2, r3
 80066b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066bc:	4313      	orrs	r3, r2
 80066be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80066c2:	2201      	movs	r2, #1
 80066c4:	21ff      	movs	r1, #255	; 0xff
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f002 fbaa 	bl	8008e20 <VL53L0X_WrByte>
 80066cc:	4603      	mov	r3, r0
 80066ce:	461a      	mov	r2, r3
 80066d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066d4:	4313      	orrs	r3, r2
 80066d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80066da:	2200      	movs	r2, #0
 80066dc:	2100      	movs	r1, #0
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f002 fb9e 	bl	8008e20 <VL53L0X_WrByte>
 80066e4:	4603      	mov	r3, r0
 80066e6:	461a      	mov	r2, r3
 80066e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066ec:	4313      	orrs	r3, r2
 80066ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80066f2:	2206      	movs	r2, #6
 80066f4:	21ff      	movs	r1, #255	; 0xff
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f002 fb92 	bl	8008e20 <VL53L0X_WrByte>
 80066fc:	4603      	mov	r3, r0
 80066fe:	461a      	mov	r2, r3
 8006700:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006704:	4313      	orrs	r3, r2
 8006706:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800670a:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800670e:	461a      	mov	r2, r3
 8006710:	2183      	movs	r1, #131	; 0x83
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f002 fa89 	bl	8008c2a <VL53L0X_RdByte>
 8006718:	4603      	mov	r3, r0
 800671a:	461a      	mov	r2, r3
 800671c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006720:	4313      	orrs	r3, r2
 8006722:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8006726:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800672a:	f043 0304 	orr.w	r3, r3, #4
 800672e:	b2db      	uxtb	r3, r3
 8006730:	461a      	mov	r2, r3
 8006732:	2183      	movs	r1, #131	; 0x83
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f002 fb73 	bl	8008e20 <VL53L0X_WrByte>
 800673a:	4603      	mov	r3, r0
 800673c:	461a      	mov	r2, r3
 800673e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006742:	4313      	orrs	r3, r2
 8006744:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8006748:	2207      	movs	r2, #7
 800674a:	21ff      	movs	r1, #255	; 0xff
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f002 fb67 	bl	8008e20 <VL53L0X_WrByte>
 8006752:	4603      	mov	r3, r0
 8006754:	461a      	mov	r2, r3
 8006756:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800675a:	4313      	orrs	r3, r2
 800675c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8006760:	2201      	movs	r2, #1
 8006762:	2181      	movs	r1, #129	; 0x81
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f002 fb5b 	bl	8008e20 <VL53L0X_WrByte>
 800676a:	4603      	mov	r3, r0
 800676c:	461a      	mov	r2, r3
 800676e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006772:	4313      	orrs	r3, r2
 8006774:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f002 fbd3 	bl	8008f24 <VL53L0X_PollingDelay>
 800677e:	4603      	mov	r3, r0
 8006780:	461a      	mov	r2, r3
 8006782:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006786:	4313      	orrs	r3, r2
 8006788:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800678c:	2201      	movs	r2, #1
 800678e:	2180      	movs	r1, #128	; 0x80
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f002 fb45 	bl	8008e20 <VL53L0X_WrByte>
 8006796:	4603      	mov	r3, r0
 8006798:	461a      	mov	r2, r3
 800679a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800679e:	4313      	orrs	r3, r2
 80067a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 80067a4:	78fb      	ldrb	r3, [r7, #3]
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f000 8098 	beq.w	80068e0 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80067b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80067b4:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f040 8091 	bne.w	80068e0 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 80067be:	226b      	movs	r2, #107	; 0x6b
 80067c0:	2194      	movs	r1, #148	; 0x94
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f002 fb2c 	bl	8008e20 <VL53L0X_WrByte>
 80067c8:	4603      	mov	r3, r0
 80067ca:	461a      	mov	r2, r3
 80067cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067d0:	4313      	orrs	r3, r2
 80067d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7ff fefb 	bl	80065d2 <VL53L0X_device_read_strobe>
 80067dc:	4603      	mov	r3, r0
 80067de:	461a      	mov	r2, r3
 80067e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067e4:	4313      	orrs	r3, r2
 80067e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80067ee:	461a      	mov	r2, r3
 80067f0:	2190      	movs	r1, #144	; 0x90
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f002 fad8 	bl	8008da8 <VL53L0X_RdDWord>
 80067f8:	4603      	mov	r3, r0
 80067fa:	461a      	mov	r2, r3
 80067fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006800:	4313      	orrs	r3, r2
 8006802:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8006806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006808:	0a1b      	lsrs	r3, r3, #8
 800680a:	b2db      	uxtb	r3, r3
 800680c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006810:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8006814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006816:	0bdb      	lsrs	r3, r3, #15
 8006818:	b2db      	uxtb	r3, r3
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8006822:	2224      	movs	r2, #36	; 0x24
 8006824:	2194      	movs	r1, #148	; 0x94
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f002 fafa 	bl	8008e20 <VL53L0X_WrByte>
 800682c:	4603      	mov	r3, r0
 800682e:	461a      	mov	r2, r3
 8006830:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006834:	4313      	orrs	r3, r2
 8006836:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f7ff fec9 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006840:	4603      	mov	r3, r0
 8006842:	461a      	mov	r2, r3
 8006844:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006848:	4313      	orrs	r3, r2
 800684a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800684e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006852:	461a      	mov	r2, r3
 8006854:	2190      	movs	r1, #144	; 0x90
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f002 faa6 	bl	8008da8 <VL53L0X_RdDWord>
 800685c:	4603      	mov	r3, r0
 800685e:	461a      	mov	r2, r3
 8006860:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006864:	4313      	orrs	r3, r2
 8006866:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800686a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800686c:	0e1b      	lsrs	r3, r3, #24
 800686e:	b2db      	uxtb	r3, r3
 8006870:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8006872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006874:	0c1b      	lsrs	r3, r3, #16
 8006876:	b2db      	uxtb	r3, r3
 8006878:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800687a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800687c:	0a1b      	lsrs	r3, r3, #8
 800687e:	b2db      	uxtb	r3, r3
 8006880:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8006882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006884:	b2db      	uxtb	r3, r3
 8006886:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8006888:	2225      	movs	r2, #37	; 0x25
 800688a:	2194      	movs	r1, #148	; 0x94
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f002 fac7 	bl	8008e20 <VL53L0X_WrByte>
 8006892:	4603      	mov	r3, r0
 8006894:	461a      	mov	r2, r3
 8006896:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800689a:	4313      	orrs	r3, r2
 800689c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7ff fe96 	bl	80065d2 <VL53L0X_device_read_strobe>
 80068a6:	4603      	mov	r3, r0
 80068a8:	461a      	mov	r2, r3
 80068aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80068ae:	4313      	orrs	r3, r2
 80068b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80068b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80068b8:	461a      	mov	r2, r3
 80068ba:	2190      	movs	r1, #144	; 0x90
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f002 fa73 	bl	8008da8 <VL53L0X_RdDWord>
 80068c2:	4603      	mov	r3, r0
 80068c4:	461a      	mov	r2, r3
 80068c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80068ca:	4313      	orrs	r3, r2
 80068cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 80068d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d2:	0e1b      	lsrs	r3, r3, #24
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	0c1b      	lsrs	r3, r3, #16
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 80068e0:	78fb      	ldrb	r3, [r7, #3]
 80068e2:	f003 0302 	and.w	r3, r3, #2
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f000 8189 	beq.w	8006bfe <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80068ec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80068f0:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	f040 8182 	bne.w	8006bfe <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80068fa:	2202      	movs	r2, #2
 80068fc:	2194      	movs	r1, #148	; 0x94
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f002 fa8e 	bl	8008e20 <VL53L0X_WrByte>
 8006904:	4603      	mov	r3, r0
 8006906:	461a      	mov	r2, r3
 8006908:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800690c:	4313      	orrs	r3, r2
 800690e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f7ff fe5d 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006918:	4603      	mov	r3, r0
 800691a:	461a      	mov	r2, r3
 800691c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006920:	4313      	orrs	r3, r2
 8006922:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8006926:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800692a:	461a      	mov	r2, r3
 800692c:	2190      	movs	r1, #144	; 0x90
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f002 f97b 	bl	8008c2a <VL53L0X_RdByte>
 8006934:	4603      	mov	r3, r0
 8006936:	461a      	mov	r2, r3
 8006938:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800693c:	4313      	orrs	r3, r2
 800693e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006942:	227b      	movs	r2, #123	; 0x7b
 8006944:	2194      	movs	r1, #148	; 0x94
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f002 fa6a 	bl	8008e20 <VL53L0X_WrByte>
 800694c:	4603      	mov	r3, r0
 800694e:	461a      	mov	r2, r3
 8006950:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006954:	4313      	orrs	r3, r2
 8006956:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7ff fe39 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006960:	4603      	mov	r3, r0
 8006962:	461a      	mov	r2, r3
 8006964:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006968:	4313      	orrs	r3, r2
 800696a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800696e:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8006972:	461a      	mov	r2, r3
 8006974:	2190      	movs	r1, #144	; 0x90
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f002 f957 	bl	8008c2a <VL53L0X_RdByte>
 800697c:	4603      	mov	r3, r0
 800697e:	461a      	mov	r2, r3
 8006980:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006984:	4313      	orrs	r3, r2
 8006986:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800698a:	2277      	movs	r2, #119	; 0x77
 800698c:	2194      	movs	r1, #148	; 0x94
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f002 fa46 	bl	8008e20 <VL53L0X_WrByte>
 8006994:	4603      	mov	r3, r0
 8006996:	461a      	mov	r2, r3
 8006998:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800699c:	4313      	orrs	r3, r2
 800699e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f7ff fe15 	bl	80065d2 <VL53L0X_device_read_strobe>
 80069a8:	4603      	mov	r3, r0
 80069aa:	461a      	mov	r2, r3
 80069ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80069b0:	4313      	orrs	r3, r2
 80069b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80069b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80069ba:	461a      	mov	r2, r3
 80069bc:	2190      	movs	r1, #144	; 0x90
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f002 f9f2 	bl	8008da8 <VL53L0X_RdDWord>
 80069c4:	4603      	mov	r3, r0
 80069c6:	461a      	mov	r2, r3
 80069c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80069cc:	4313      	orrs	r3, r2
 80069ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80069d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d4:	0e5b      	lsrs	r3, r3, #25
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80069e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e2:	0c9b      	lsrs	r3, r3, #18
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80069ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f0:	0adb      	lsrs	r3, r3, #11
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80069fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069fe:	091b      	lsrs	r3, r3, #4
 8006a00:	b2db      	uxtb	r3, r3
 8006a02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8006a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	00db      	lsls	r3, r3, #3
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8006a1c:	2278      	movs	r2, #120	; 0x78
 8006a1e:	2194      	movs	r1, #148	; 0x94
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f002 f9fd 	bl	8008e20 <VL53L0X_WrByte>
 8006a26:	4603      	mov	r3, r0
 8006a28:	461a      	mov	r2, r3
 8006a2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f7ff fdcc 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006a48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	2190      	movs	r1, #144	; 0x90
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f002 f9a9 	bl	8008da8 <VL53L0X_RdDWord>
 8006a56:	4603      	mov	r3, r0
 8006a58:	461a      	mov	r2, r3
 8006a5a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8006a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a66:	0f5b      	lsrs	r3, r3, #29
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a6e:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8006a70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006a74:	4413      	add	r3, r2
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8006a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7c:	0d9b      	lsrs	r3, r3, #22
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8006a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a8a:	0bdb      	lsrs	r3, r3, #15
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8006a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a98:	0a1b      	lsrs	r3, r3, #8
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8006aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa6:	085b      	lsrs	r3, r3, #1
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8006ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	019b      	lsls	r3, r3, #6
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8006ac4:	2279      	movs	r2, #121	; 0x79
 8006ac6:	2194      	movs	r1, #148	; 0x94
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f002 f9a9 	bl	8008e20 <VL53L0X_WrByte>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f7ff fd78 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006aea:	4313      	orrs	r3, r2
 8006aec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006af0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006af4:	461a      	mov	r2, r3
 8006af6:	2190      	movs	r1, #144	; 0x90
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f002 f955 	bl	8008da8 <VL53L0X_RdDWord>
 8006afe:	4603      	mov	r3, r0
 8006b00:	461a      	mov	r2, r3
 8006b02:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b06:	4313      	orrs	r3, r2
 8006b08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8006b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0e:	0e9b      	lsrs	r3, r3, #26
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b16:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8006b18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006b1c:	4413      	add	r3, r2
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8006b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b24:	0cdb      	lsrs	r3, r3, #19
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8006b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b32:	0b1b      	lsrs	r3, r3, #12
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b40:	095b      	lsrs	r3, r3, #5
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8006b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8006b5e:	227a      	movs	r2, #122	; 0x7a
 8006b60:	2194      	movs	r1, #148	; 0x94
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f002 f95c 	bl	8008e20 <VL53L0X_WrByte>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b70:	4313      	orrs	r3, r2
 8006b72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f7ff fd2b 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	461a      	mov	r2, r3
 8006b80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006b84:	4313      	orrs	r3, r2
 8006b86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006b8a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b8e:	461a      	mov	r2, r3
 8006b90:	2190      	movs	r1, #144	; 0x90
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f002 f908 	bl	8008da8 <VL53L0X_RdDWord>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	0f9b      	lsrs	r3, r3, #30
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bb0:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8006bb2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006bb6:	4413      	add	r3, r2
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bbe:	0ddb      	lsrs	r3, r3, #23
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8006bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bcc:	0c1b      	lsrs	r3, r3, #16
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8006bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bda:	0a5b      	lsrs	r3, r3, #9
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8006be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bea:	089b      	lsrs	r3, r3, #2
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8006bfe:	78fb      	ldrb	r3, [r7, #3]
 8006c00:	f003 0304 	and.w	r3, r3, #4
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 80f1 	beq.w	8006dec <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006c0a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006c0e:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f040 80ea 	bne.w	8006dec <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006c18:	227b      	movs	r2, #123	; 0x7b
 8006c1a:	2194      	movs	r1, #148	; 0x94
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f002 f8ff 	bl	8008e20 <VL53L0X_WrByte>
 8006c22:	4603      	mov	r3, r0
 8006c24:	461a      	mov	r2, r3
 8006c26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f7ff fcce 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006c36:	4603      	mov	r3, r0
 8006c38:	461a      	mov	r2, r3
 8006c3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8006c44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006c48:	461a      	mov	r2, r3
 8006c4a:	2190      	movs	r1, #144	; 0x90
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f002 f8ab 	bl	8008da8 <VL53L0X_RdDWord>
 8006c52:	4603      	mov	r3, r0
 8006c54:	461a      	mov	r2, r3
 8006c56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006c60:	227c      	movs	r2, #124	; 0x7c
 8006c62:	2194      	movs	r1, #148	; 0x94
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f002 f8db 	bl	8008e20 <VL53L0X_WrByte>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c72:	4313      	orrs	r3, r2
 8006c74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f7ff fcaa 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	461a      	mov	r2, r3
 8006c82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006c86:	4313      	orrs	r3, r2
 8006c88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8006c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c90:	461a      	mov	r2, r3
 8006c92:	2190      	movs	r1, #144	; 0x90
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f002 f887 	bl	8008da8 <VL53L0X_RdDWord>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8006ca8:	2273      	movs	r2, #115	; 0x73
 8006caa:	2194      	movs	r1, #148	; 0x94
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f002 f8b7 	bl	8008e20 <VL53L0X_WrByte>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff fc86 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	461a      	mov	r2, r3
 8006cca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006cd4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cd8:	461a      	mov	r2, r3
 8006cda:	2190      	movs	r1, #144	; 0x90
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f002 f863 	bl	8008da8 <VL53L0X_RdDWord>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	461a      	mov	r2, r3
 8006ce6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006cea:	4313      	orrs	r3, r2
 8006cec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x000000ff) << 8;
 8006cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf2:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8006cf8:	2274      	movs	r2, #116	; 0x74
 8006cfa:	2194      	movs	r1, #148	; 0x94
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f002 f88f 	bl	8008e20 <VL53L0X_WrByte>
 8006d02:	4603      	mov	r3, r0
 8006d04:	461a      	mov	r2, r3
 8006d06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f7ff fc5e 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006d16:	4603      	mov	r3, r0
 8006d18:	461a      	mov	r2, r3
 8006d1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006d24:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d28:	461a      	mov	r2, r3
 8006d2a:	2190      	movs	r1, #144	; 0x90
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f002 f83b 	bl	8008da8 <VL53L0X_RdDWord>
 8006d32:	4603      	mov	r3, r0
 8006d34:	461a      	mov	r2, r3
 8006d36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8006d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d42:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8006d44:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006d46:	4313      	orrs	r3, r2
 8006d48:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8006d4a:	2275      	movs	r2, #117	; 0x75
 8006d4c:	2194      	movs	r1, #148	; 0x94
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f002 f866 	bl	8008e20 <VL53L0X_WrByte>
 8006d54:	4603      	mov	r3, r0
 8006d56:	461a      	mov	r2, r3
 8006d58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f7ff fc35 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d70:	4313      	orrs	r3, r2
 8006d72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006d76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	2190      	movs	r1, #144	; 0x90
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f002 f812 	bl	8008da8 <VL53L0X_RdDWord>
 8006d84:	4603      	mov	r3, r0
 8006d86:	461a      	mov	r2, r3
 8006d88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
							<< 8;
 8006d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d94:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8006d9a:	2276      	movs	r2, #118	; 0x76
 8006d9c:	2194      	movs	r1, #148	; 0x94
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f002 f83e 	bl	8008e20 <VL53L0X_WrByte>
 8006da4:	4603      	mov	r3, r0
 8006da6:	461a      	mov	r2, r3
 8006da8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006dac:	4313      	orrs	r3, r2
 8006dae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f7ff fc0d 	bl	80065d2 <VL53L0X_device_read_strobe>
 8006db8:	4603      	mov	r3, r0
 8006dba:	461a      	mov	r2, r3
 8006dbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006dc6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006dca:	461a      	mov	r2, r3
 8006dcc:	2190      	movs	r1, #144	; 0x90
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f001 ffea 	bl	8008da8 <VL53L0X_RdDWord>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8006de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de4:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8006de6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006de8:	4313      	orrs	r3, r2
 8006dea:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8006dec:	2200      	movs	r2, #0
 8006dee:	2181      	movs	r1, #129	; 0x81
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f002 f815 	bl	8008e20 <VL53L0X_WrByte>
 8006df6:	4603      	mov	r3, r0
 8006df8:	461a      	mov	r2, r3
 8006dfa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006e04:	2206      	movs	r2, #6
 8006e06:	21ff      	movs	r1, #255	; 0xff
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f002 f809 	bl	8008e20 <VL53L0X_WrByte>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	461a      	mov	r2, r3
 8006e12:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e16:	4313      	orrs	r3, r2
 8006e18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006e1c:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8006e20:	461a      	mov	r2, r3
 8006e22:	2183      	movs	r1, #131	; 0x83
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f001 ff00 	bl	8008c2a <VL53L0X_RdByte>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e32:	4313      	orrs	r3, r2
 8006e34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8006e38:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006e3c:	f023 0304 	bic.w	r3, r3, #4
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	461a      	mov	r2, r3
 8006e44:	2183      	movs	r1, #131	; 0x83
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f001 ffea 	bl	8008e20 <VL53L0X_WrByte>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e54:	4313      	orrs	r3, r2
 8006e56:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	21ff      	movs	r1, #255	; 0xff
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f001 ffde 	bl	8008e20 <VL53L0X_WrByte>
 8006e64:	4603      	mov	r3, r0
 8006e66:	461a      	mov	r2, r3
 8006e68:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006e72:	2201      	movs	r2, #1
 8006e74:	2100      	movs	r1, #0
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f001 ffd2 	bl	8008e20 <VL53L0X_WrByte>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	461a      	mov	r2, r3
 8006e80:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e84:	4313      	orrs	r3, r2
 8006e86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	21ff      	movs	r1, #255	; 0xff
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f001 ffc6 	bl	8008e20 <VL53L0X_WrByte>
 8006e94:	4603      	mov	r3, r0
 8006e96:	461a      	mov	r2, r3
 8006e98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	2180      	movs	r1, #128	; 0x80
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f001 ffba 	bl	8008e20 <VL53L0X_WrByte>
 8006eac:	4603      	mov	r3, r0
 8006eae:	461a      	mov	r2, r3
 8006eb0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8006eba:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	f040 808f 	bne.w	8006fe2 <VL53L0X_get_info_from_device+0x98e>
 8006ec4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006ec8:	2b07      	cmp	r3, #7
 8006eca:	f000 808a 	beq.w	8006fe2 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8006ece:	78fb      	ldrb	r3, [r7, #3]
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d024      	beq.n	8006f22 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8006ed8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006edc:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d11e      	bne.n	8006f22 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8006eea:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8006ef4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006ef8:	2300      	movs	r3, #0
 8006efa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006efc:	e00e      	b.n	8006f1c <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8006efe:	f107 0208 	add.w	r2, r7, #8
 8006f02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f04:	4413      	add	r3, r2
 8006f06:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f0c:	4413      	add	r3, r2
 8006f0e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8006f12:	460a      	mov	r2, r1
 8006f14:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006f16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f18:	3301      	adds	r3, #1
 8006f1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f1e:	2b05      	cmp	r3, #5
 8006f20:	dded      	ble.n	8006efe <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8006f22:	78fb      	ldrb	r3, [r7, #3]
 8006f24:	f003 0302 	and.w	r3, r3, #2
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d018      	beq.n	8006f5e <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8006f2c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006f30:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d112      	bne.n	8006f5e <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f38:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f42:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	33f3      	adds	r3, #243	; 0xf3
 8006f50:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8006f52:	f107 0310 	add.w	r3, r7, #16
 8006f56:	4619      	mov	r1, r3
 8006f58:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006f5a:	f00c f8a7 	bl	80130ac <strcpy>

		}

		if (((option & 4) == 4) &&
 8006f5e:	78fb      	ldrb	r3, [r7, #3]
 8006f60:	f003 0304 	and.w	r3, r3, #4
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d030      	beq.n	8006fca <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006f68:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006f6c:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d12a      	bne.n	8006fca <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8006f84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f86:	025b      	lsls	r3, r3, #9
 8006f88:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006f8e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8006f92:	2300      	movs	r3, #0
 8006f94:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8006f98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d011      	beq.n	8006fc2 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8006f9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006fa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8006fa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fa8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006fac:	fb02 f303 	mul.w	r3, r2, r3
 8006fb0:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8006fb2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 8006fb6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8006fba:	425b      	negs	r3, r3
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8006fc2:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8006fca:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8006fce:	78fb      	ldrb	r3, [r7, #3]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8006fd8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006fe2:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3760      	adds	r7, #96	; 0x60
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8006fee:	b490      	push	{r4, r7}
 8006ff0:	b086      	sub	sp, #24
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8006ffa:	f240 6377 	movw	r3, #1655	; 0x677
 8006ffe:	f04f 0400 	mov.w	r4, #0
 8007002:	e9c7 3404 	strd	r3, r4, [r7, #16]

	macro_period_vclks = 2304;
 8007006:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800700a:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800700c:	78fb      	ldrb	r3, [r7, #3]
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8007014:	693a      	ldr	r2, [r7, #16]
 8007016:	fb02 f303 	mul.w	r3, r2, r3
 800701a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800701c:	68bb      	ldr	r3, [r7, #8]
}
 800701e:	4618      	mov	r0, r3
 8007020:	3718      	adds	r7, #24
 8007022:	46bd      	mov	sp, r7
 8007024:	bc90      	pop	{r4, r7}
 8007026:	4770      	bx	lr

08007028 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8007028:	b480      	push	{r7}
 800702a:	b087      	sub	sp, #28
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8007030:	2300      	movs	r3, #0
 8007032:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8007034:	2300      	movs	r3, #0
 8007036:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8007038:	2300      	movs	r3, #0
 800703a:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d017      	beq.n	8007072 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	3b01      	subs	r3, #1
 8007046:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007048:	e005      	b.n	8007056 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	085b      	lsrs	r3, r3, #1
 800704e:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8007050:	89fb      	ldrh	r3, [r7, #14]
 8007052:	3301      	adds	r3, #1
 8007054:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1f4      	bne.n	800704a <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8007060:	89fb      	ldrh	r3, [r7, #14]
 8007062:	021b      	lsls	r3, r3, #8
 8007064:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	b29b      	uxth	r3, r3
 800706a:	b2db      	uxtb	r3, r3
 800706c:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800706e:	4413      	add	r3, r2
 8007070:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8007072:	8afb      	ldrh	r3, [r7, #22]

}
 8007074:	4618      	mov	r0, r3
 8007076:	371c      	adds	r7, #28
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8007080:	b480      	push	{r7}
 8007082:	b085      	sub	sp, #20
 8007084:	af00      	add	r7, sp, #0
 8007086:	4603      	mov	r3, r0
 8007088:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800708a:	2300      	movs	r3, #0
 800708c:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800708e:	88fb      	ldrh	r3, [r7, #6]
 8007090:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8007092:	88fa      	ldrh	r2, [r7, #6]
 8007094:	0a12      	lsrs	r2, r2, #8
 8007096:	b292      	uxth	r2, r2
 8007098:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800709a:	3301      	adds	r3, #1
 800709c:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800709e:	68fb      	ldr	r3, [r7, #12]
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3714      	adds	r7, #20
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr

080070ac <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	4613      	mov	r3, r2
 80070b8:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 80070ba:	2300      	movs	r3, #0
 80070bc:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80070be:	79fb      	ldrb	r3, [r7, #7]
 80070c0:	4619      	mov	r1, r3
 80070c2:	68f8      	ldr	r0, [r7, #12]
 80070c4:	f7ff ff93 	bl	8006fee <VL53L0X_calc_macro_period_ps>
 80070c8:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80070d0:	4a0a      	ldr	r2, [pc, #40]	; (80070fc <VL53L0X_calc_timeout_mclks+0x50>)
 80070d2:	fba2 2303 	umull	r2, r3, r2, r3
 80070d6:	099b      	lsrs	r3, r3, #6
 80070d8:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80070e0:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	085b      	lsrs	r3, r3, #1
 80070e8:	441a      	add	r2, r3
	timeout_period_mclks =
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f0:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 80070f2:	69fb      	ldr	r3, [r7, #28]
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3720      	adds	r7, #32
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}
 80070fc:	10624dd3 	.word	0x10624dd3

08007100 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	460b      	mov	r3, r1
 800710a:	807b      	strh	r3, [r7, #2]
 800710c:	4613      	mov	r3, r2
 800710e:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8007110:	2300      	movs	r3, #0
 8007112:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8007114:	787b      	ldrb	r3, [r7, #1]
 8007116:	4619      	mov	r1, r3
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f7ff ff68 	bl	8006fee <VL53L0X_calc_macro_period_ps>
 800711e:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007126:	4a0b      	ldr	r2, [pc, #44]	; (8007154 <VL53L0X_calc_timeout_us+0x54>)
 8007128:	fba2 2303 	umull	r2, r3, r2, r3
 800712c:	099b      	lsrs	r3, r3, #6
 800712e:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
 8007130:	887b      	ldrh	r3, [r7, #2]
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / 1000;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	085b      	lsrs	r3, r3, #1
 800713c:	4413      	add	r3, r2
	actual_timeout_period_us =
 800713e:	4a05      	ldr	r2, [pc, #20]	; (8007154 <VL53L0X_calc_timeout_us+0x54>)
 8007140:	fba2 2303 	umull	r2, r3, r2, r3
 8007144:	099b      	lsrs	r3, r3, #6
 8007146:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8007148:	697b      	ldr	r3, [r7, #20]
}
 800714a:	4618      	mov	r0, r3
 800714c:	3718      	adds	r7, #24
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
 8007152:	bf00      	nop
 8007154:	10624dd3 	.word	0x10624dd3

08007158 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b08c      	sub	sp, #48	; 0x30
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	460b      	mov	r3, r1
 8007162:	607a      	str	r2, [r7, #4]
 8007164:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007166:	2300      	movs	r3, #0
 8007168:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800716c:	2300      	movs	r3, #0
 800716e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8007172:	2300      	movs	r3, #0
 8007174:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8007176:	2300      	movs	r3, #0
 8007178:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800717a:	2300      	movs	r3, #0
 800717c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800717e:	7afb      	ldrb	r3, [r7, #11]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d005      	beq.n	8007190 <get_sequence_step_timeout+0x38>
 8007184:	7afb      	ldrb	r3, [r7, #11]
 8007186:	2b01      	cmp	r3, #1
 8007188:	d002      	beq.n	8007190 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800718a:	7afb      	ldrb	r3, [r7, #11]
 800718c:	2b02      	cmp	r3, #2
 800718e:	d128      	bne.n	80071e2 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007190:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007194:	461a      	mov	r2, r3
 8007196:	2100      	movs	r1, #0
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f7fd fa75 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 800719e:	4603      	mov	r3, r0
 80071a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 80071a4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d109      	bne.n	80071c0 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 80071ac:	f107 0320 	add.w	r3, r7, #32
 80071b0:	461a      	mov	r2, r3
 80071b2:	2146      	movs	r1, #70	; 0x46
 80071b4:	68f8      	ldr	r0, [r7, #12]
 80071b6:	f001 fd38 	bl	8008c2a <VL53L0X_RdByte>
 80071ba:	4603      	mov	r3, r0
 80071bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 80071c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	4618      	mov	r0, r3
 80071c8:	f7ff ff5a 	bl	8007080 <VL53L0X_decode_timeout>
 80071cc:	4603      	mov	r3, r0
 80071ce:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80071d0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80071d4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80071d6:	4619      	mov	r1, r3
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f7ff ff91 	bl	8007100 <VL53L0X_calc_timeout_us>
 80071de:	62b8      	str	r0, [r7, #40]	; 0x28
 80071e0:	e092      	b.n	8007308 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80071e2:	7afb      	ldrb	r3, [r7, #11]
 80071e4:	2b03      	cmp	r3, #3
 80071e6:	d135      	bne.n	8007254 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80071e8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80071ec:	461a      	mov	r2, r3
 80071ee:	2100      	movs	r1, #0
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f7fd fa49 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 80071f6:	4603      	mov	r3, r0
 80071f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80071fc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007200:	2b00      	cmp	r3, #0
 8007202:	f040 8081 	bne.w	8007308 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007206:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800720a:	461a      	mov	r2, r3
 800720c:	2100      	movs	r1, #0
 800720e:	68f8      	ldr	r0, [r7, #12]
 8007210:	f7fd fa3a 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 8007214:	4603      	mov	r3, r0
 8007216:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800721a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800721e:	2b00      	cmp	r3, #0
 8007220:	d109      	bne.n	8007236 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8007222:	f107 031e 	add.w	r3, r7, #30
 8007226:	461a      	mov	r2, r3
 8007228:	2151      	movs	r1, #81	; 0x51
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f001 fd84 	bl	8008d38 <VL53L0X_RdWord>
 8007230:	4603      	mov	r3, r0
 8007232:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8007236:	8bfb      	ldrh	r3, [r7, #30]
 8007238:	4618      	mov	r0, r3
 800723a:	f7ff ff21 	bl	8007080 <VL53L0X_decode_timeout>
 800723e:	4603      	mov	r3, r0
 8007240:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8007242:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8007246:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007248:	4619      	mov	r1, r3
 800724a:	68f8      	ldr	r0, [r7, #12]
 800724c:	f7ff ff58 	bl	8007100 <VL53L0X_calc_timeout_us>
 8007250:	62b8      	str	r0, [r7, #40]	; 0x28
 8007252:	e059      	b.n	8007308 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8007254:	7afb      	ldrb	r3, [r7, #11]
 8007256:	2b04      	cmp	r3, #4
 8007258:	d156      	bne.n	8007308 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800725a:	f107 0314 	add.w	r3, r7, #20
 800725e:	4619      	mov	r1, r3
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f7fd fb1d 	bl	80048a0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8007266:	2300      	movs	r3, #0
 8007268:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800726a:	7dfb      	ldrb	r3, [r7, #23]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d01d      	beq.n	80072ac <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007270:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8007274:	461a      	mov	r2, r3
 8007276:	2100      	movs	r1, #0
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f7fd fa05 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 800727e:	4603      	mov	r3, r0
 8007280:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8007284:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007288:	2b00      	cmp	r3, #0
 800728a:	d10f      	bne.n	80072ac <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800728c:	f107 031e 	add.w	r3, r7, #30
 8007290:	461a      	mov	r2, r3
 8007292:	2151      	movs	r1, #81	; 0x51
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f001 fd4f 	bl	8008d38 <VL53L0X_RdWord>
 800729a:	4603      	mov	r3, r0
 800729c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 80072a0:	8bfb      	ldrh	r3, [r7, #30]
 80072a2:	4618      	mov	r0, r3
 80072a4:	f7ff feec 	bl	8007080 <VL53L0X_decode_timeout>
 80072a8:	4603      	mov	r3, r0
 80072aa:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 80072ac:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d109      	bne.n	80072c8 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80072b4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80072b8:	461a      	mov	r2, r3
 80072ba:	2101      	movs	r1, #1
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f7fd f9e3 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 80072c2:	4603      	mov	r3, r0
 80072c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80072c8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d10f      	bne.n	80072f0 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 80072d0:	f107 031c 	add.w	r3, r7, #28
 80072d4:	461a      	mov	r2, r3
 80072d6:	2171      	movs	r1, #113	; 0x71
 80072d8:	68f8      	ldr	r0, [r7, #12]
 80072da:	f001 fd2d 	bl	8008d38 <VL53L0X_RdWord>
 80072de:	4603      	mov	r3, r0
 80072e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 80072e4:	8bbb      	ldrh	r3, [r7, #28]
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7ff feca 	bl	8007080 <VL53L0X_decode_timeout>
 80072ec:	4603      	mov	r3, r0
 80072ee:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 80072f0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80072f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80072f8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80072fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80072fe:	4619      	mov	r1, r3
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f7ff fefd 	bl	8007100 <VL53L0X_calc_timeout_us>
 8007306:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800730c:	601a      	str	r2, [r3, #0]

	return Status;
 800730e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007312:	4618      	mov	r0, r3
 8007314:	3730      	adds	r7, #48	; 0x30
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}

0800731a <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b08a      	sub	sp, #40	; 0x28
 800731e:	af00      	add	r7, sp, #0
 8007320:	60f8      	str	r0, [r7, #12]
 8007322:	460b      	mov	r3, r1
 8007324:	607a      	str	r2, [r7, #4]
 8007326:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007328:	2300      	movs	r3, #0
 800732a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800732e:	7afb      	ldrb	r3, [r7, #11]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d005      	beq.n	8007340 <set_sequence_step_timeout+0x26>
 8007334:	7afb      	ldrb	r3, [r7, #11]
 8007336:	2b01      	cmp	r3, #1
 8007338:	d002      	beq.n	8007340 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800733a:	7afb      	ldrb	r3, [r7, #11]
 800733c:	2b02      	cmp	r3, #2
 800733e:	d138      	bne.n	80073b2 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007340:	f107 031d 	add.w	r3, r7, #29
 8007344:	461a      	mov	r2, r3
 8007346:	2100      	movs	r1, #0
 8007348:	68f8      	ldr	r0, [r7, #12]
 800734a:	f7fd f99d 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 800734e:	4603      	mov	r3, r0
 8007350:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8007354:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007358:	2b00      	cmp	r3, #0
 800735a:	d11a      	bne.n	8007392 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800735c:	7f7b      	ldrb	r3, [r7, #29]
 800735e:	461a      	mov	r2, r3
 8007360:	6879      	ldr	r1, [r7, #4]
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	f7ff fea2 	bl	80070ac <VL53L0X_calc_timeout_mclks>
 8007368:	4603      	mov	r3, r0
 800736a:	83fb      	strh	r3, [r7, #30]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800736c:	8bfb      	ldrh	r3, [r7, #30]
 800736e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007372:	d903      	bls.n	800737c <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8007374:	23ff      	movs	r3, #255	; 0xff
 8007376:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800737a:	e004      	b.n	8007386 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800737c:	8bfb      	ldrh	r3, [r7, #30]
 800737e:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8007380:	3b01      	subs	r3, #1
 8007382:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007386:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800738a:	b29a      	uxth	r2, r3
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007392:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007396:	2b00      	cmp	r3, #0
 8007398:	f040 80ad 	bne.w	80074f6 <set_sequence_step_timeout+0x1dc>
			Status = VL53L0X_WrByte(Dev,
 800739c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80073a0:	461a      	mov	r2, r3
 80073a2:	2146      	movs	r1, #70	; 0x46
 80073a4:	68f8      	ldr	r0, [r7, #12]
 80073a6:	f001 fd3b 	bl	8008e20 <VL53L0X_WrByte>
 80073aa:	4603      	mov	r3, r0
 80073ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 80073b0:	e0a1      	b.n	80074f6 <set_sequence_step_timeout+0x1dc>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80073b2:	7afb      	ldrb	r3, [r7, #11]
 80073b4:	2b03      	cmp	r3, #3
 80073b6:	d135      	bne.n	8007424 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 80073b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d11b      	bne.n	80073f8 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80073c0:	f107 031d 	add.w	r3, r7, #29
 80073c4:	461a      	mov	r2, r3
 80073c6:	2100      	movs	r1, #0
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f7fd f95d 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 80073ce:	4603      	mov	r3, r0
 80073d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 80073d4:	7f7b      	ldrb	r3, [r7, #29]
 80073d6:	461a      	mov	r2, r3
 80073d8:	6879      	ldr	r1, [r7, #4]
 80073da:	68f8      	ldr	r0, [r7, #12]
 80073dc:	f7ff fe66 	bl	80070ac <VL53L0X_calc_timeout_mclks>
 80073e0:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 80073e2:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 80073e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073e6:	4618      	mov	r0, r3
 80073e8:	f7ff fe1e 	bl	8007028 <VL53L0X_encode_timeout>
 80073ec:	4603      	mov	r3, r0
 80073ee:	837b      	strh	r3, [r7, #26]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80073f0:	8b7a      	ldrh	r2, [r7, #26]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80073f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d108      	bne.n	8007412 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8007400:	8b7b      	ldrh	r3, [r7, #26]
 8007402:	461a      	mov	r2, r3
 8007404:	2151      	movs	r1, #81	; 0x51
 8007406:	68f8      	ldr	r0, [r7, #12]
 8007408:	f001 fd2e 	bl	8008e68 <VL53L0X_WrWord>
 800740c:	4603      	mov	r3, r0
 800740e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8007412:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007416:	2b00      	cmp	r3, #0
 8007418:	d16d      	bne.n	80074f6 <set_sequence_step_timeout+0x1dc>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8007422:	e068      	b.n	80074f6 <set_sequence_step_timeout+0x1dc>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8007424:	7afb      	ldrb	r3, [r7, #11]
 8007426:	2b04      	cmp	r3, #4
 8007428:	d162      	bne.n	80074f0 <set_sequence_step_timeout+0x1d6>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800742a:	f107 0314 	add.w	r3, r7, #20
 800742e:	4619      	mov	r1, r3
 8007430:	68f8      	ldr	r0, [r7, #12]
 8007432:	f7fd fa35 	bl	80048a0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8007436:	2300      	movs	r3, #0
 8007438:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800743a:	7dfb      	ldrb	r3, [r7, #23]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d01d      	beq.n	800747c <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007440:	f107 031d 	add.w	r3, r7, #29
 8007444:	461a      	mov	r2, r3
 8007446:	2100      	movs	r1, #0
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f7fd f91d 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 800744e:	4603      	mov	r3, r0
 8007450:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8007454:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007458:	2b00      	cmp	r3, #0
 800745a:	d10f      	bne.n	800747c <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800745c:	f107 031a 	add.w	r3, r7, #26
 8007460:	461a      	mov	r2, r3
 8007462:	2151      	movs	r1, #81	; 0x51
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f001 fc67 	bl	8008d38 <VL53L0X_RdWord>
 800746a:	4603      	mov	r3, r0
 800746c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8007470:	8b7b      	ldrh	r3, [r7, #26]
 8007472:	4618      	mov	r0, r3
 8007474:	f7ff fe04 	bl	8007080 <VL53L0X_decode_timeout>
 8007478:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800747a:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800747c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007480:	2b00      	cmp	r3, #0
 8007482:	d109      	bne.n	8007498 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8007484:	f107 031d 	add.w	r3, r7, #29
 8007488:	461a      	mov	r2, r3
 800748a:	2101      	movs	r1, #1
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f7fd f8fb 	bl	8004688 <VL53L0X_GetVcselPulsePeriod>
 8007492:	4603      	mov	r3, r0
 8007494:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8007498:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800749c:	2b00      	cmp	r3, #0
 800749e:	d12a      	bne.n	80074f6 <set_sequence_step_timeout+0x1dc>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 80074a0:	7f7b      	ldrb	r3, [r7, #29]
 80074a2:	461a      	mov	r2, r3
 80074a4:	6879      	ldr	r1, [r7, #4]
 80074a6:	68f8      	ldr	r0, [r7, #12]
 80074a8:	f7ff fe00 	bl	80070ac <VL53L0X_calc_timeout_mclks>
 80074ac:	4603      	mov	r3, r0
				FinalRangeTimeOutMClks =
 80074ae:	847b      	strh	r3, [r7, #34]	; 0x22
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 80074b0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80074b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80074b4:	4413      	add	r3, r2
 80074b6:	847b      	strh	r3, [r7, #34]	; 0x22

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 80074b8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
				FinalRangeEncodedTimeOut =
 80074ba:	4618      	mov	r0, r3
 80074bc:	f7ff fdb4 	bl	8007028 <VL53L0X_encode_timeout>
 80074c0:	4603      	mov	r3, r0
 80074c2:	843b      	strh	r3, [r7, #32]

				if (Status == VL53L0X_ERROR_NONE) {
 80074c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d108      	bne.n	80074de <set_sequence_step_timeout+0x1c4>
					Status = VL53L0X_WrWord(Dev, 0x71,
 80074cc:	8c3b      	ldrh	r3, [r7, #32]
 80074ce:	461a      	mov	r2, r3
 80074d0:	2171      	movs	r1, #113	; 0x71
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f001 fcc8 	bl	8008e68 <VL53L0X_WrWord>
 80074d8:	4603      	mov	r3, r0
 80074da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 80074de:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d107      	bne.n	80074f6 <set_sequence_step_timeout+0x1dc>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 80074ee:	e002      	b.n	80074f6 <set_sequence_step_timeout+0x1dc>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80074f0:	23fc      	movs	r3, #252	; 0xfc
 80074f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 80074f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3728      	adds	r7, #40	; 0x28
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b08a      	sub	sp, #40	; 0x28
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
 800750a:	460b      	mov	r3, r1
 800750c:	70fb      	strb	r3, [r7, #3]
 800750e:	4613      	mov	r3, r2
 8007510:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007512:	2300      	movs	r3, #0
 8007514:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8007518:	230c      	movs	r3, #12
 800751a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800751e:	2312      	movs	r3, #18
 8007520:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8007524:	2308      	movs	r3, #8
 8007526:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800752a:	230e      	movs	r3, #14
 800752c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8007530:	2300      	movs	r3, #0
 8007532:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8007534:	78bb      	ldrb	r3, [r7, #2]
 8007536:	f003 0301 	and.w	r3, r3, #1
 800753a:	b2db      	uxtb	r3, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	d003      	beq.n	8007548 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007540:	23fc      	movs	r3, #252	; 0xfc
 8007542:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007546:	e020      	b.n	800758a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8007548:	78fb      	ldrb	r3, [r7, #3]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10d      	bne.n	800756a <VL53L0X_set_vcsel_pulse_period+0x68>
 800754e:	78ba      	ldrb	r2, [r7, #2]
 8007550:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007554:	429a      	cmp	r2, r3
 8007556:	d304      	bcc.n	8007562 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8007558:	78ba      	ldrb	r2, [r7, #2]
 800755a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800755e:	429a      	cmp	r2, r3
 8007560:	d903      	bls.n	800756a <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007562:	23fc      	movs	r3, #252	; 0xfc
 8007564:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007568:	e00f      	b.n	800758a <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800756a:	78fb      	ldrb	r3, [r7, #3]
 800756c:	2b01      	cmp	r3, #1
 800756e:	d10c      	bne.n	800758a <VL53L0X_set_vcsel_pulse_period+0x88>
 8007570:	78ba      	ldrb	r2, [r7, #2]
 8007572:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007576:	429a      	cmp	r2, r3
 8007578:	d304      	bcc.n	8007584 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800757a:	78ba      	ldrb	r2, [r7, #2]
 800757c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007580:	429a      	cmp	r2, r3
 8007582:	d902      	bls.n	800758a <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007584:	23fc      	movs	r3, #252	; 0xfc
 8007586:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800758a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800758e:	2b00      	cmp	r3, #0
 8007590:	d002      	beq.n	8007598 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8007592:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007596:	e239      	b.n	8007a0c <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8007598:	78fb      	ldrb	r3, [r7, #3]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d150      	bne.n	8007640 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800759e:	78bb      	ldrb	r3, [r7, #2]
 80075a0:	2b0c      	cmp	r3, #12
 80075a2:	d110      	bne.n	80075c6 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 80075a4:	2218      	movs	r2, #24
 80075a6:	2157      	movs	r1, #87	; 0x57
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f001 fc39 	bl	8008e20 <VL53L0X_WrByte>
 80075ae:	4603      	mov	r3, r0
 80075b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 80075b4:	2208      	movs	r2, #8
 80075b6:	2156      	movs	r1, #86	; 0x56
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f001 fc31 	bl	8008e20 <VL53L0X_WrByte>
 80075be:	4603      	mov	r3, r0
 80075c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80075c4:	e17f      	b.n	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 80075c6:	78bb      	ldrb	r3, [r7, #2]
 80075c8:	2b0e      	cmp	r3, #14
 80075ca:	d110      	bne.n	80075ee <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 80075cc:	2230      	movs	r2, #48	; 0x30
 80075ce:	2157      	movs	r1, #87	; 0x57
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f001 fc25 	bl	8008e20 <VL53L0X_WrByte>
 80075d6:	4603      	mov	r3, r0
 80075d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 80075dc:	2208      	movs	r2, #8
 80075de:	2156      	movs	r1, #86	; 0x56
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f001 fc1d 	bl	8008e20 <VL53L0X_WrByte>
 80075e6:	4603      	mov	r3, r0
 80075e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80075ec:	e16b      	b.n	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 80075ee:	78bb      	ldrb	r3, [r7, #2]
 80075f0:	2b10      	cmp	r3, #16
 80075f2:	d110      	bne.n	8007616 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 80075f4:	2240      	movs	r2, #64	; 0x40
 80075f6:	2157      	movs	r1, #87	; 0x57
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f001 fc11 	bl	8008e20 <VL53L0X_WrByte>
 80075fe:	4603      	mov	r3, r0
 8007600:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8007604:	2208      	movs	r2, #8
 8007606:	2156      	movs	r1, #86	; 0x56
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f001 fc09 	bl	8008e20 <VL53L0X_WrByte>
 800760e:	4603      	mov	r3, r0
 8007610:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007614:	e157      	b.n	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8007616:	78bb      	ldrb	r3, [r7, #2]
 8007618:	2b12      	cmp	r3, #18
 800761a:	f040 8154 	bne.w	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800761e:	2250      	movs	r2, #80	; 0x50
 8007620:	2157      	movs	r1, #87	; 0x57
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f001 fbfc 	bl	8008e20 <VL53L0X_WrByte>
 8007628:	4603      	mov	r3, r0
 800762a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800762e:	2208      	movs	r2, #8
 8007630:	2156      	movs	r1, #86	; 0x56
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f001 fbf4 	bl	8008e20 <VL53L0X_WrByte>
 8007638:	4603      	mov	r3, r0
 800763a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800763e:	e142      	b.n	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8007640:	78fb      	ldrb	r3, [r7, #3]
 8007642:	2b01      	cmp	r3, #1
 8007644:	f040 813f 	bne.w	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8007648:	78bb      	ldrb	r3, [r7, #2]
 800764a:	2b08      	cmp	r3, #8
 800764c:	d14c      	bne.n	80076e8 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800764e:	2210      	movs	r2, #16
 8007650:	2148      	movs	r1, #72	; 0x48
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f001 fbe4 	bl	8008e20 <VL53L0X_WrByte>
 8007658:	4603      	mov	r3, r0
 800765a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800765e:	2208      	movs	r2, #8
 8007660:	2147      	movs	r1, #71	; 0x47
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f001 fbdc 	bl	8008e20 <VL53L0X_WrByte>
 8007668:	4603      	mov	r3, r0
 800766a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800766e:	2202      	movs	r2, #2
 8007670:	2132      	movs	r1, #50	; 0x32
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f001 fbd4 	bl	8008e20 <VL53L0X_WrByte>
 8007678:	4603      	mov	r3, r0
 800767a:	461a      	mov	r2, r3
 800767c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007680:	4313      	orrs	r3, r2
 8007682:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8007686:	220c      	movs	r2, #12
 8007688:	2130      	movs	r1, #48	; 0x30
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f001 fbc8 	bl	8008e20 <VL53L0X_WrByte>
 8007690:	4603      	mov	r3, r0
 8007692:	461a      	mov	r2, r3
 8007694:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007698:	4313      	orrs	r3, r2
 800769a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800769e:	2201      	movs	r2, #1
 80076a0:	21ff      	movs	r1, #255	; 0xff
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f001 fbbc 	bl	8008e20 <VL53L0X_WrByte>
 80076a8:	4603      	mov	r3, r0
 80076aa:	461a      	mov	r2, r3
 80076ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80076b0:	4313      	orrs	r3, r2
 80076b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80076b6:	2230      	movs	r2, #48	; 0x30
 80076b8:	2130      	movs	r1, #48	; 0x30
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f001 fbb0 	bl	8008e20 <VL53L0X_WrByte>
 80076c0:	4603      	mov	r3, r0
 80076c2:	461a      	mov	r2, r3
 80076c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80076c8:	4313      	orrs	r3, r2
 80076ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80076ce:	2200      	movs	r2, #0
 80076d0:	21ff      	movs	r1, #255	; 0xff
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f001 fba4 	bl	8008e20 <VL53L0X_WrByte>
 80076d8:	4603      	mov	r3, r0
 80076da:	461a      	mov	r2, r3
 80076dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80076e0:	4313      	orrs	r3, r2
 80076e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80076e6:	e0ee      	b.n	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 80076e8:	78bb      	ldrb	r3, [r7, #2]
 80076ea:	2b0a      	cmp	r3, #10
 80076ec:	d14c      	bne.n	8007788 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 80076ee:	2228      	movs	r2, #40	; 0x28
 80076f0:	2148      	movs	r1, #72	; 0x48
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f001 fb94 	bl	8008e20 <VL53L0X_WrByte>
 80076f8:	4603      	mov	r3, r0
 80076fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 80076fe:	2208      	movs	r2, #8
 8007700:	2147      	movs	r1, #71	; 0x47
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f001 fb8c 	bl	8008e20 <VL53L0X_WrByte>
 8007708:	4603      	mov	r3, r0
 800770a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800770e:	2203      	movs	r2, #3
 8007710:	2132      	movs	r1, #50	; 0x32
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f001 fb84 	bl	8008e20 <VL53L0X_WrByte>
 8007718:	4603      	mov	r3, r0
 800771a:	461a      	mov	r2, r3
 800771c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007720:	4313      	orrs	r3, r2
 8007722:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8007726:	2209      	movs	r2, #9
 8007728:	2130      	movs	r1, #48	; 0x30
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f001 fb78 	bl	8008e20 <VL53L0X_WrByte>
 8007730:	4603      	mov	r3, r0
 8007732:	461a      	mov	r2, r3
 8007734:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007738:	4313      	orrs	r3, r2
 800773a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800773e:	2201      	movs	r2, #1
 8007740:	21ff      	movs	r1, #255	; 0xff
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f001 fb6c 	bl	8008e20 <VL53L0X_WrByte>
 8007748:	4603      	mov	r3, r0
 800774a:	461a      	mov	r2, r3
 800774c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007750:	4313      	orrs	r3, r2
 8007752:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8007756:	2220      	movs	r2, #32
 8007758:	2130      	movs	r1, #48	; 0x30
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f001 fb60 	bl	8008e20 <VL53L0X_WrByte>
 8007760:	4603      	mov	r3, r0
 8007762:	461a      	mov	r2, r3
 8007764:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007768:	4313      	orrs	r3, r2
 800776a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800776e:	2200      	movs	r2, #0
 8007770:	21ff      	movs	r1, #255	; 0xff
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f001 fb54 	bl	8008e20 <VL53L0X_WrByte>
 8007778:	4603      	mov	r3, r0
 800777a:	461a      	mov	r2, r3
 800777c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007780:	4313      	orrs	r3, r2
 8007782:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007786:	e09e      	b.n	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8007788:	78bb      	ldrb	r3, [r7, #2]
 800778a:	2b0c      	cmp	r3, #12
 800778c:	d14c      	bne.n	8007828 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800778e:	2238      	movs	r2, #56	; 0x38
 8007790:	2148      	movs	r1, #72	; 0x48
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f001 fb44 	bl	8008e20 <VL53L0X_WrByte>
 8007798:	4603      	mov	r3, r0
 800779a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800779e:	2208      	movs	r2, #8
 80077a0:	2147      	movs	r1, #71	; 0x47
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f001 fb3c 	bl	8008e20 <VL53L0X_WrByte>
 80077a8:	4603      	mov	r3, r0
 80077aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80077ae:	2203      	movs	r2, #3
 80077b0:	2132      	movs	r1, #50	; 0x32
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f001 fb34 	bl	8008e20 <VL53L0X_WrByte>
 80077b8:	4603      	mov	r3, r0
 80077ba:	461a      	mov	r2, r3
 80077bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80077c0:	4313      	orrs	r3, r2
 80077c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80077c6:	2208      	movs	r2, #8
 80077c8:	2130      	movs	r1, #48	; 0x30
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f001 fb28 	bl	8008e20 <VL53L0X_WrByte>
 80077d0:	4603      	mov	r3, r0
 80077d2:	461a      	mov	r2, r3
 80077d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80077d8:	4313      	orrs	r3, r2
 80077da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80077de:	2201      	movs	r2, #1
 80077e0:	21ff      	movs	r1, #255	; 0xff
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f001 fb1c 	bl	8008e20 <VL53L0X_WrByte>
 80077e8:	4603      	mov	r3, r0
 80077ea:	461a      	mov	r2, r3
 80077ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80077f0:	4313      	orrs	r3, r2
 80077f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80077f6:	2220      	movs	r2, #32
 80077f8:	2130      	movs	r1, #48	; 0x30
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f001 fb10 	bl	8008e20 <VL53L0X_WrByte>
 8007800:	4603      	mov	r3, r0
 8007802:	461a      	mov	r2, r3
 8007804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007808:	4313      	orrs	r3, r2
 800780a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800780e:	2200      	movs	r2, #0
 8007810:	21ff      	movs	r1, #255	; 0xff
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f001 fb04 	bl	8008e20 <VL53L0X_WrByte>
 8007818:	4603      	mov	r3, r0
 800781a:	461a      	mov	r2, r3
 800781c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007820:	4313      	orrs	r3, r2
 8007822:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007826:	e04e      	b.n	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8007828:	78bb      	ldrb	r3, [r7, #2]
 800782a:	2b0e      	cmp	r3, #14
 800782c:	d14b      	bne.n	80078c6 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800782e:	2248      	movs	r2, #72	; 0x48
 8007830:	2148      	movs	r1, #72	; 0x48
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f001 faf4 	bl	8008e20 <VL53L0X_WrByte>
 8007838:	4603      	mov	r3, r0
 800783a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800783e:	2208      	movs	r2, #8
 8007840:	2147      	movs	r1, #71	; 0x47
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f001 faec 	bl	8008e20 <VL53L0X_WrByte>
 8007848:	4603      	mov	r3, r0
 800784a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800784e:	2203      	movs	r2, #3
 8007850:	2132      	movs	r1, #50	; 0x32
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f001 fae4 	bl	8008e20 <VL53L0X_WrByte>
 8007858:	4603      	mov	r3, r0
 800785a:	461a      	mov	r2, r3
 800785c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007860:	4313      	orrs	r3, r2
 8007862:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8007866:	2207      	movs	r2, #7
 8007868:	2130      	movs	r1, #48	; 0x30
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f001 fad8 	bl	8008e20 <VL53L0X_WrByte>
 8007870:	4603      	mov	r3, r0
 8007872:	461a      	mov	r2, r3
 8007874:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007878:	4313      	orrs	r3, r2
 800787a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800787e:	2201      	movs	r2, #1
 8007880:	21ff      	movs	r1, #255	; 0xff
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f001 facc 	bl	8008e20 <VL53L0X_WrByte>
 8007888:	4603      	mov	r3, r0
 800788a:	461a      	mov	r2, r3
 800788c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007890:	4313      	orrs	r3, r2
 8007892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8007896:	2220      	movs	r2, #32
 8007898:	2130      	movs	r1, #48	; 0x30
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f001 fac0 	bl	8008e20 <VL53L0X_WrByte>
 80078a0:	4603      	mov	r3, r0
 80078a2:	461a      	mov	r2, r3
 80078a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80078a8:	4313      	orrs	r3, r2
 80078aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80078ae:	2200      	movs	r2, #0
 80078b0:	21ff      	movs	r1, #255	; 0xff
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f001 fab4 	bl	8008e20 <VL53L0X_WrByte>
 80078b8:	4603      	mov	r3, r0
 80078ba:	461a      	mov	r2, r3
 80078bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80078c0:	4313      	orrs	r3, r2
 80078c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 80078c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d17f      	bne.n	80079ce <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 80078ce:	78bb      	ldrb	r3, [r7, #2]
 80078d0:	4618      	mov	r0, r3
 80078d2:	f7fe fe37 	bl	8006544 <VL53L0X_encode_vcsel_period>
 80078d6:	4603      	mov	r3, r0
 80078d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 80078dc:	78fb      	ldrb	r3, [r7, #3]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d002      	beq.n	80078e8 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d045      	beq.n	8007972 <VL53L0X_set_vcsel_pulse_period+0x470>
 80078e6:	e06e      	b.n	80079c6 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 80078e8:	f107 0314 	add.w	r3, r7, #20
 80078ec:	461a      	mov	r2, r3
 80078ee:	2103      	movs	r1, #3
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f7ff fc31 	bl	8007158 <get_sequence_step_timeout>
 80078f6:	4603      	mov	r3, r0
 80078f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80078fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007900:	2b00      	cmp	r3, #0
 8007902:	d109      	bne.n	8007918 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8007904:	f107 0310 	add.w	r3, r7, #16
 8007908:	461a      	mov	r2, r3
 800790a:	2102      	movs	r1, #2
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f7ff fc23 	bl	8007158 <get_sequence_step_timeout>
 8007912:	4603      	mov	r3, r0
 8007914:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007918:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800791c:	2b00      	cmp	r3, #0
 800791e:	d109      	bne.n	8007934 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8007920:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007924:	461a      	mov	r2, r3
 8007926:	2150      	movs	r1, #80	; 0x50
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f001 fa79 	bl	8008e20 <VL53L0X_WrByte>
 800792e:	4603      	mov	r3, r0
 8007930:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8007934:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007938:	2b00      	cmp	r3, #0
 800793a:	d108      	bne.n	800794e <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	461a      	mov	r2, r3
 8007940:	2103      	movs	r1, #3
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f7ff fce9 	bl	800731a <set_sequence_step_timeout>
 8007948:	4603      	mov	r3, r0
 800794a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800794e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007952:	2b00      	cmp	r3, #0
 8007954:	d108      	bne.n	8007968 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	461a      	mov	r2, r3
 800795a:	2102      	movs	r1, #2
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f7ff fcdc 	bl	800731a <set_sequence_step_timeout>
 8007962:	4603      	mov	r3, r0
 8007964:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	78ba      	ldrb	r2, [r7, #2]
 800796c:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8007970:	e02e      	b.n	80079d0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8007972:	f107 0318 	add.w	r3, r7, #24
 8007976:	461a      	mov	r2, r3
 8007978:	2104      	movs	r1, #4
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f7ff fbec 	bl	8007158 <get_sequence_step_timeout>
 8007980:	4603      	mov	r3, r0
 8007982:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007986:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800798a:	2b00      	cmp	r3, #0
 800798c:	d109      	bne.n	80079a2 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800798e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007992:	461a      	mov	r2, r3
 8007994:	2170      	movs	r1, #112	; 0x70
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f001 fa42 	bl	8008e20 <VL53L0X_WrByte>
 800799c:	4603      	mov	r3, r0
 800799e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80079a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d108      	bne.n	80079bc <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	461a      	mov	r2, r3
 80079ae:	2104      	movs	r1, #4
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f7ff fcb2 	bl	800731a <set_sequence_step_timeout>
 80079b6:	4603      	mov	r3, r0
 80079b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	78ba      	ldrb	r2, [r7, #2]
 80079c0:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 80079c4:	e004      	b.n	80079d0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80079c6:	23fc      	movs	r3, #252	; 0xfc
 80079c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80079cc:	e000      	b.n	80079d0 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 80079ce:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 80079d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d109      	bne.n	80079ec <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	695b      	ldr	r3, [r3, #20]
 80079dc:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80079de:	69f9      	ldr	r1, [r7, #28]
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f7fc fe13 	bl	800460c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80079e6:	4603      	mov	r3, r0
 80079e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 80079ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d109      	bne.n	8007a08 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 80079f4:	f107 010f 	add.w	r1, r7, #15
 80079f8:	2301      	movs	r3, #1
 80079fa:	2200      	movs	r2, #0
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f7fe fcbd 	bl	800637c <VL53L0X_perform_phase_calibration>
 8007a02:	4603      	mov	r3, r0
 8007a04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 8007a08:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3728      	adds	r7, #40	; 0x28
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b086      	sub	sp, #24
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	60f8      	str	r0, [r7, #12]
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	607a      	str	r2, [r7, #4]
 8007a20:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a22:	2300      	movs	r3, #0
 8007a24:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8007a26:	7afb      	ldrb	r3, [r7, #11]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d002      	beq.n	8007a32 <VL53L0X_get_vcsel_pulse_period+0x1e>
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d00a      	beq.n	8007a46 <VL53L0X_get_vcsel_pulse_period+0x32>
 8007a30:	e013      	b.n	8007a5a <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8007a32:	f107 0316 	add.w	r3, r7, #22
 8007a36:	461a      	mov	r2, r3
 8007a38:	2150      	movs	r1, #80	; 0x50
 8007a3a:	68f8      	ldr	r0, [r7, #12]
 8007a3c:	f001 f8f5 	bl	8008c2a <VL53L0X_RdByte>
 8007a40:	4603      	mov	r3, r0
 8007a42:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007a44:	e00b      	b.n	8007a5e <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8007a46:	f107 0316 	add.w	r3, r7, #22
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	2170      	movs	r1, #112	; 0x70
 8007a4e:	68f8      	ldr	r0, [r7, #12]
 8007a50:	f001 f8eb 	bl	8008c2a <VL53L0X_RdByte>
 8007a54:	4603      	mov	r3, r0
 8007a56:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007a58:	e001      	b.n	8007a5e <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007a5a:	23fc      	movs	r3, #252	; 0xfc
 8007a5c:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8007a5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d107      	bne.n	8007a76 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8007a66:	7dbb      	ldrb	r3, [r7, #22]
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f7fe fd58 	bl	800651e <VL53L0X_decode_vcsel_period>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	701a      	strb	r2, [r3, #0]

	return Status;
 8007a76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3718      	adds	r7, #24
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007a82:	b580      	push	{r7, lr}
 8007a84:	b092      	sub	sp, #72	; 0x48
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
 8007a8a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8007a92:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8007a96:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1320;
 8007a98:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8007a9c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8007a9e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8007aa2:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8007aa4:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007aa8:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8007aaa:	f240 234e 	movw	r3, #590	; 0x24e
 8007aae:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8007ab0:	f240 23b2 	movw	r3, #690	; 0x2b2
 8007ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8007ab6:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007aba:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007abc:	f240 2326 	movw	r3, #550	; 0x226
 8007ac0:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 8007ac6:	f644 6320 	movw	r3, #20000	; 0x4e20
 8007aca:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8007acc:	2300      	movs	r3, #0
 8007ace:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8007ad0:	683a      	ldr	r2, [r7, #0]
 8007ad2:	6a3b      	ldr	r3, [r7, #32]
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d205      	bcs.n	8007ae4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007ad8:	23fc      	movs	r3, #252	; 0xfc
 8007ada:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 8007ade:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007ae2:	e0aa      	b.n	8007c3a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8007ae4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae8:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8007aea:	683a      	ldr	r2, [r7, #0]
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007af0:	f107 0314 	add.w	r3, r7, #20
 8007af4:	4619      	mov	r1, r3
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f7fc fed2 	bl	80048a0 <VL53L0X_GetSequenceStepEnables>
 8007afc:	4603      	mov	r3, r0
 8007afe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 8007b02:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d15b      	bne.n	8007bc2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 8007b0a:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d105      	bne.n	8007b1c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 8007b10:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d102      	bne.n	8007b1c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 8007b16:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d052      	beq.n	8007bc2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8007b1c:	f107 0310 	add.w	r3, r7, #16
 8007b20:	461a      	mov	r2, r3
 8007b22:	2102      	movs	r1, #2
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f7ff fb17 	bl	8007158 <get_sequence_step_timeout>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 8007b30:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d002      	beq.n	8007b3e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 8007b38:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007b3c:	e07d      	b.n	8007c3a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 8007b3e:	7d3b      	ldrb	r3, [r7, #20]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d00f      	beq.n	8007b64 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8007b44:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8007b46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b48:	4413      	add	r3, r2
 8007b4a:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 8007b4c:	69fa      	ldr	r2, [r7, #28]
 8007b4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d204      	bcs.n	8007b5e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8007b54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	1ad3      	subs	r3, r2, r3
 8007b5a:	643b      	str	r3, [r7, #64]	; 0x40
 8007b5c:	e002      	b.n	8007b64 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007b5e:	23fc      	movs	r3, #252	; 0xfc
 8007b60:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 8007b64:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d002      	beq.n	8007b72 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8007b6c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007b70:	e063      	b.n	8007c3a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 8007b72:	7dbb      	ldrb	r3, [r7, #22]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d011      	beq.n	8007b9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8007b78:	693a      	ldr	r2, [r7, #16]
 8007b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b7c:	4413      	add	r3, r2
 8007b7e:	005b      	lsls	r3, r3, #1
 8007b80:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007b82:	69fa      	ldr	r2, [r7, #28]
 8007b84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d204      	bcs.n	8007b94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007b8a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	1ad3      	subs	r3, r2, r3
 8007b90:	643b      	str	r3, [r7, #64]	; 0x40
 8007b92:	e016      	b.n	8007bc2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007b94:	23fc      	movs	r3, #252	; 0xfc
 8007b96:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007b9a:	e012      	b.n	8007bc2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8007b9c:	7d7b      	ldrb	r3, [r7, #21]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d00f      	beq.n	8007bc2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8007ba2:	693b      	ldr	r3, [r7, #16]
 8007ba4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ba6:	4413      	add	r3, r2
 8007ba8:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007baa:	69fa      	ldr	r2, [r7, #28]
 8007bac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d204      	bcs.n	8007bbc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007bb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	1ad3      	subs	r3, r2, r3
 8007bb8:	643b      	str	r3, [r7, #64]	; 0x40
 8007bba:	e002      	b.n	8007bc2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007bbc:	23fc      	movs	r3, #252	; 0xfc
 8007bbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8007bc2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d002      	beq.n	8007bd0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007bca:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007bce:	e034      	b.n	8007c3a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8007bd0:	7dfb      	ldrb	r3, [r7, #23]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d019      	beq.n	8007c0a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8007bd6:	f107 030c 	add.w	r3, r7, #12
 8007bda:	461a      	mov	r2, r3
 8007bdc:	2103      	movs	r1, #3
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f7ff faba 	bl	8007158 <get_sequence_step_timeout>
 8007be4:	4603      	mov	r3, r0
 8007be6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bee:	4413      	add	r3, r2
 8007bf0:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007bf2:	69fa      	ldr	r2, [r7, #28]
 8007bf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d204      	bcs.n	8007c04 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8007bfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	643b      	str	r3, [r7, #64]	; 0x40
 8007c02:	e002      	b.n	8007c0a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007c04:	23fc      	movs	r3, #252	; 0xfc
 8007c06:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8007c0a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d111      	bne.n	8007c36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 8007c12:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00e      	beq.n	8007c36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 8007c18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1c:	1ad3      	subs	r3, r2, r3
 8007c1e:	643b      	str	r3, [r7, #64]	; 0x40
		* budget and the sum of all other timeouts within the sequence.
		* If there is no room for the final range timeout, then an error
		* will be set. Otherwise the remaining time will be applied to
		* the final range.
		*/
		Status = set_sequence_step_timeout(Dev,
 8007c20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c22:	2104      	movs	r1, #4
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f7ff fb78 	bl	800731a <set_sequence_step_timeout>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			   VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			   FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	683a      	ldr	r2, [r7, #0]
 8007c34:	615a      	str	r2, [r3, #20]
			   MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8007c36:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3748      	adds	r7, #72	; 0x48
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b090      	sub	sp, #64	; 0x40
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8007c52:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8007c56:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007c58:	f240 7376 	movw	r3, #1910	; 0x776
 8007c5c:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 8007c5e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8007c62:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8007c64:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007c68:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8007c6a:	f240 234e 	movw	r3, #590	; 0x24e
 8007c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 8007c70:	f240 23b2 	movw	r3, #690	; 0x2b2
 8007c74:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8007c76:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007c7a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007c7c:	f240 2326 	movw	r3, #550	; 0x226
 8007c80:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8007c82:	2300      	movs	r3, #0
 8007c84:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8007c86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c8a:	441a      	add	r2, r3
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8007c90:	f107 0318 	add.w	r3, r7, #24
 8007c94:	4619      	mov	r1, r3
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7fc fe02 	bl	80048a0 <VL53L0X_GetSequenceStepEnables>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8007ca2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007caa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007cae:	e075      	b.n	8007d9c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8007cb0:	7e3b      	ldrb	r3, [r7, #24]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d105      	bne.n	8007cc2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8007cb6:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d102      	bne.n	8007cc2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8007cbc:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d030      	beq.n	8007d24 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8007cc2:	f107 0310 	add.w	r3, r7, #16
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	2102      	movs	r1, #2
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f7ff fa44 	bl	8007158 <get_sequence_step_timeout>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8007cd6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d122      	bne.n	8007d24 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8007cde:	7e3b      	ldrb	r3, [r7, #24]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d007      	beq.n	8007cf4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8007ce8:	6939      	ldr	r1, [r7, #16]
 8007cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cec:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007cee:	441a      	add	r2, r3
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8007cf4:	7ebb      	ldrb	r3, [r7, #26]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d009      	beq.n	8007d0e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8007cfe:	6939      	ldr	r1, [r7, #16]
 8007d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d02:	440b      	add	r3, r1
 8007d04:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007d06:	441a      	add	r2, r3
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	601a      	str	r2, [r3, #0]
 8007d0c:	e00a      	b.n	8007d24 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8007d0e:	7e7b      	ldrb	r3, [r7, #25]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d007      	beq.n	8007d24 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8007d18:	6939      	ldr	r1, [r7, #16]
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1c:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007d1e:	441a      	add	r2, r3
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007d24:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d114      	bne.n	8007d56 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8007d2c:	7efb      	ldrb	r3, [r7, #27]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d011      	beq.n	8007d56 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 8007d32:	f107 030c 	add.w	r3, r7, #12
 8007d36:	461a      	mov	r2, r3
 8007d38:	2103      	movs	r1, #3
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7ff fa0c 	bl	8007158 <get_sequence_step_timeout>
 8007d40:	4603      	mov	r3, r0
 8007d42:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8007d4a:	68f9      	ldr	r1, [r7, #12]
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8007d50:	441a      	add	r2, r3
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007d56:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d114      	bne.n	8007d88 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 8007d5e:	7f3b      	ldrb	r3, [r7, #28]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d011      	beq.n	8007d88 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 8007d64:	f107 0314 	add.w	r3, r7, #20
 8007d68:	461a      	mov	r2, r3
 8007d6a:	2104      	movs	r1, #4
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f7ff f9f3 	bl	8007158 <get_sequence_step_timeout>
 8007d72:	4603      	mov	r3, r0
 8007d74:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8007d7c:	6979      	ldr	r1, [r7, #20]
 8007d7e:	6a3b      	ldr	r3, [r7, #32]
 8007d80:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 8007d82:	441a      	add	r2, r3
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007d88:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d103      	bne.n	8007d98 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007d98:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3740      	adds	r7, #64	; 0x40
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b088      	sub	sp, #32
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007dae:	2300      	movs	r3, #0
 8007db0:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8007db2:	2300      	movs	r3, #0
 8007db4:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8007db6:	e0c6      	b.n	8007f46 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	683a      	ldr	r2, [r7, #0]
 8007dbc:	4413      	add	r3, r2
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	74fb      	strb	r3, [r7, #19]
		Index++;
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	3301      	adds	r3, #1
 8007dc6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8007dc8:	7cfb      	ldrb	r3, [r7, #19]
 8007dca:	2bff      	cmp	r3, #255	; 0xff
 8007dcc:	f040 808d 	bne.w	8007eea <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	683a      	ldr	r2, [r7, #0]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	747b      	strb	r3, [r7, #17]
			Index++;
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	3301      	adds	r3, #1
 8007dde:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8007de0:	7c7b      	ldrb	r3, [r7, #17]
 8007de2:	2b03      	cmp	r3, #3
 8007de4:	d87e      	bhi.n	8007ee4 <VL53L0X_load_tuning_settings+0x140>
 8007de6:	a201      	add	r2, pc, #4	; (adr r2, 8007dec <VL53L0X_load_tuning_settings+0x48>)
 8007de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dec:	08007dfd 	.word	0x08007dfd
 8007df0:	08007e37 	.word	0x08007e37
 8007df4:	08007e71 	.word	0x08007e71
 8007df8:	08007eab 	.word	0x08007eab
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	683a      	ldr	r2, [r7, #0]
 8007e00:	4413      	add	r3, r2
 8007e02:	781b      	ldrb	r3, [r3, #0]
 8007e04:	743b      	strb	r3, [r7, #16]
				Index++;
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	683a      	ldr	r2, [r7, #0]
 8007e10:	4413      	add	r3, r2
 8007e12:	781b      	ldrb	r3, [r3, #0]
 8007e14:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	3301      	adds	r3, #1
 8007e1a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007e1c:	7c3b      	ldrb	r3, [r7, #16]
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	021b      	lsls	r3, r3, #8
 8007e22:	b29a      	uxth	r2, r3
 8007e24:	7bfb      	ldrb	r3, [r7, #15]
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	4413      	add	r3, r2
 8007e2a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	89ba      	ldrh	r2, [r7, #12]
 8007e30:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 8007e34:	e087      	b.n	8007f46 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	683a      	ldr	r2, [r7, #0]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	781b      	ldrb	r3, [r3, #0]
 8007e3e:	743b      	strb	r3, [r7, #16]
				Index++;
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	3301      	adds	r3, #1
 8007e44:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	683a      	ldr	r2, [r7, #0]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	781b      	ldrb	r3, [r3, #0]
 8007e4e:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	3301      	adds	r3, #1
 8007e54:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007e56:	7c3b      	ldrb	r3, [r7, #16]
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	021b      	lsls	r3, r3, #8
 8007e5c:	b29a      	uxth	r2, r3
 8007e5e:	7bfb      	ldrb	r3, [r7, #15]
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	4413      	add	r3, r2
 8007e64:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	89ba      	ldrh	r2, [r7, #12]
 8007e6a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 8007e6e:	e06a      	b.n	8007f46 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	683a      	ldr	r2, [r7, #0]
 8007e74:	4413      	add	r3, r2
 8007e76:	781b      	ldrb	r3, [r3, #0]
 8007e78:	743b      	strb	r3, [r7, #16]
				Index++;
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	3301      	adds	r3, #1
 8007e7e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	683a      	ldr	r2, [r7, #0]
 8007e84:	4413      	add	r3, r2
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	3301      	adds	r3, #1
 8007e8e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007e90:	7c3b      	ldrb	r3, [r7, #16]
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	021b      	lsls	r3, r3, #8
 8007e96:	b29a      	uxth	r2, r3
 8007e98:	7bfb      	ldrb	r3, [r7, #15]
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	4413      	add	r3, r2
 8007e9e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	89ba      	ldrh	r2, [r7, #12]
 8007ea4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 8007ea8:	e04d      	b.n	8007f46 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	683a      	ldr	r2, [r7, #0]
 8007eae:	4413      	add	r3, r2
 8007eb0:	781b      	ldrb	r3, [r3, #0]
 8007eb2:	743b      	strb	r3, [r7, #16]
				Index++;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	683a      	ldr	r2, [r7, #0]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007eca:	7c3b      	ldrb	r3, [r7, #16]
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	021b      	lsls	r3, r3, #8
 8007ed0:	b29a      	uxth	r2, r3
 8007ed2:	7bfb      	ldrb	r3, [r7, #15]
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	4413      	add	r3, r2
 8007ed8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	89ba      	ldrh	r2, [r7, #12]
 8007ede:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
				break;
 8007ee2:	e030      	b.n	8007f46 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007ee4:	23fc      	movs	r3, #252	; 0xfc
 8007ee6:	77fb      	strb	r3, [r7, #31]
 8007ee8:	e02d      	b.n	8007f46 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8007eea:	7cfb      	ldrb	r3, [r7, #19]
 8007eec:	2b04      	cmp	r3, #4
 8007eee:	d828      	bhi.n	8007f42 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	683a      	ldr	r2, [r7, #0]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	74bb      	strb	r3, [r7, #18]
			Index++;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	3301      	adds	r3, #1
 8007efe:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8007f00:	2300      	movs	r3, #0
 8007f02:	61bb      	str	r3, [r7, #24]
 8007f04:	e00f      	b.n	8007f26 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	683a      	ldr	r2, [r7, #0]
 8007f0a:	4413      	add	r3, r2
 8007f0c:	7819      	ldrb	r1, [r3, #0]
 8007f0e:	f107 0208 	add.w	r2, r7, #8
 8007f12:	69bb      	ldr	r3, [r7, #24]
 8007f14:	4413      	add	r3, r2
 8007f16:	460a      	mov	r2, r1
 8007f18:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 8007f20:	69bb      	ldr	r3, [r7, #24]
 8007f22:	3301      	adds	r3, #1
 8007f24:	61bb      	str	r3, [r7, #24]
 8007f26:	7cfb      	ldrb	r3, [r7, #19]
 8007f28:	69ba      	ldr	r2, [r7, #24]
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	dbeb      	blt.n	8007f06 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 8007f2e:	7cfb      	ldrb	r3, [r7, #19]
 8007f30:	f107 0208 	add.w	r2, r7, #8
 8007f34:	7cb9      	ldrb	r1, [r7, #18]
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f000 fea2 	bl	8008c80 <VL53L0X_WriteMulti>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	77fb      	strb	r3, [r7, #31]
 8007f40:	e001      	b.n	8007f46 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007f42:	23fc      	movs	r3, #252	; 0xfc
 8007f44:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	683a      	ldr	r2, [r7, #0]
 8007f4a:	4413      	add	r3, r2
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d004      	beq.n	8007f5c <VL53L0X_load_tuning_settings+0x1b8>
 8007f52:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	f43f af2e 	beq.w	8007db8 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007f5c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3720      	adds	r7, #32
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b088      	sub	sp, #32
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f74:	2300      	movs	r3, #0
 8007f76:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8007f7e:	f107 0313 	add.w	r3, r7, #19
 8007f82:	4619      	mov	r1, r3
 8007f84:	68f8      	ldr	r0, [r7, #12]
 8007f86:	f7fc fd57 	bl	8004a38 <VL53L0X_GetXTalkCompensationEnable>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8007f8e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d111      	bne.n	8007fba <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8007f96:	7cfb      	ldrb	r3, [r7, #19]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00e      	beq.n	8007fba <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6a1b      	ldr	r3, [r3, #32]
 8007fa0:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	8a9b      	ldrh	r3, [r3, #20]
 8007fa6:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8007fa8:	69bb      	ldr	r3, [r7, #24]
 8007faa:	fb02 f303 	mul.w	r3, r2, r3
 8007fae:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	3380      	adds	r3, #128	; 0x80
 8007fb4:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8007fba:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3720      	adds	r7, #32
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8007fc6:	b580      	push	{r7, lr}
 8007fc8:	b086      	sub	sp, #24
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	60f8      	str	r0, [r7, #12]
 8007fce:	60b9      	str	r1, [r7, #8]
 8007fd0:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8007fde:	f107 0310 	add.w	r3, r7, #16
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	68b9      	ldr	r1, [r7, #8]
 8007fe6:	68f8      	ldr	r0, [r7, #12]
 8007fe8:	f7ff ffbe 	bl	8007f68 <VL53L0X_get_total_xtalk_rate>
 8007fec:	4603      	mov	r3, r0
 8007fee:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8007ff0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d105      	bne.n	8008004 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	441a      	add	r2, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	601a      	str	r2, [r3, #0]

	return Status;
 8008004:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008008:	4618      	mov	r0, r3
 800800a:	3718      	adds	r7, #24
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b09a      	sub	sp, #104	; 0x68
 8008014:	af00      	add	r7, sp, #0
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	60b9      	str	r1, [r7, #8]
 800801a:	607a      	str	r2, [r7, #4]
 800801c:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800801e:	2312      	movs	r3, #18
 8008020:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 8008022:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008026:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8008028:	2342      	movs	r3, #66	; 0x42
 800802a:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800802c:	2306      	movs	r3, #6
 800802e:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 8008030:	2307      	movs	r3, #7
 8008032:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008034:	2300      	movs	r3, #0
 8008036:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
	dmaxCalRange_mm =
 8008040:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8008048:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800804a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800804c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800804e:	fb02 f303 	mul.w	r3, r2, r3
 8008052:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8008054:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008056:	3380      	adds	r3, #128	; 0x80
 8008058:	0a1b      	lsrs	r3, r3, #8
 800805a:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800805c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800805e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008060:	fb02 f303 	mul.w	r3, r2, r3
 8008064:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 8008066:	2300      	movs	r3, #0
 8008068:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d01b      	beq.n	80080a8 <VL53L0X_calc_dmax+0x98>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	029b      	lsls	r3, r3, #10
 8008074:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800807a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800807c:	4413      	add	r3, r2
 800807e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8008080:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	fbb2 f3f3 	udiv	r3, r2, r3
 8008088:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800808a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800808c:	4613      	mov	r3, r2
 800808e:	005b      	lsls	r3, r3, #1
 8008090:	4413      	add	r3, r2
 8008092:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8008094:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008096:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008098:	fb02 f303 	mul.w	r3, r2, r3
 800809c:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800809e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080a0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80080a4:	0c1b      	lsrs	r3, r3, #16
 80080a6:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80080ac:	fb02 f303 	mul.w	r3, r2, r3
 80080b0:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 80080b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80080b8:	0c1b      	lsrs	r3, r3, #16
 80080ba:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 80080bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080c0:	fb02 f303 	mul.w	r3, r2, r3
 80080c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80080c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080c8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80080cc:	0c1b      	lsrs	r3, r3, #16
 80080ce:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 80080d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080d2:	085a      	lsrs	r2, r3, #1
 80080d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d6:	441a      	add	r2, r3
 80080d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080da:	fbb2 f3f3 	udiv	r3, r2, r3
 80080de:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 80080e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080e4:	fb02 f303 	mul.w	r3, r2, r3
 80080e8:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 80080ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080f0:	d302      	bcc.n	80080f8 <VL53L0X_calc_dmax+0xe8>
		minSignalNeeded_p3 = 0xfff00000;
 80080f2:	4b55      	ldr	r3, [pc, #340]	; (8008248 <VL53L0X_calc_dmax+0x238>)
 80080f4:	663b      	str	r3, [r7, #96]	; 0x60
 80080f6:	e016      	b.n	8008126 <VL53L0X_calc_dmax+0x116>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 80080f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080fa:	085a      	lsrs	r2, r3, #1
 80080fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080fe:	441a      	add	r2, r3
 8008100:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008102:	fbb2 f3f3 	udiv	r3, r2, r3
 8008106:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8008108:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800810a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800810c:	fb02 f303 	mul.w	r3, r2, r3
 8008110:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8008112:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008114:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8008118:	0c1b      	lsrs	r3, r3, #16
 800811a:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800811c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800811e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008120:	fb02 f303 	mul.w	r3, r2, r3
 8008124:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8008126:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008128:	039b      	lsls	r3, r3, #14
 800812a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800812e:	4a47      	ldr	r2, [pc, #284]	; (800824c <VL53L0X_calc_dmax+0x23c>)
 8008130:	fba2 2303 	umull	r2, r3, r2, r3
 8008134:	099b      	lsrs	r3, r3, #6
 8008136:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8008138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800813a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800813c:	fb02 f303 	mul.w	r3, r2, r3
 8008140:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8008142:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008144:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008146:	fb02 f303 	mul.w	r3, r2, r3
 800814a:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	3308      	adds	r3, #8
 8008150:	091b      	lsrs	r3, r3, #4
 8008152:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8008154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008156:	6a3b      	ldr	r3, [r7, #32]
 8008158:	1ad3      	subs	r3, r2, r3
 800815a:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800815c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800815e:	4613      	mov	r3, r2
 8008160:	005b      	lsls	r3, r3, #1
 8008162:	4413      	add	r3, r2
 8008164:	011b      	lsls	r3, r3, #4
 8008166:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8008168:	69fb      	ldr	r3, [r7, #28]
 800816a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800816e:	0b9b      	lsrs	r3, r3, #14
 8008170:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8008172:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008174:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008176:	4413      	add	r3, r2
 8008178:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800817a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800817c:	085b      	lsrs	r3, r3, #1
 800817e:	69ba      	ldr	r2, [r7, #24]
 8008180:	4413      	add	r3, r2
 8008182:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8008184:	69ba      	ldr	r2, [r7, #24]
 8008186:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008188:	fbb2 f3f3 	udiv	r3, r2, r3
 800818c:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800818e:	69bb      	ldr	r3, [r7, #24]
 8008190:	039b      	lsls	r3, r3, #14
 8008192:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	085b      	lsrs	r3, r3, #1
 8008198:	69ba      	ldr	r2, [r7, #24]
 800819a:	4413      	add	r3, r2
 800819c:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800819e:	69ba      	ldr	r2, [r7, #24]
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081a6:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 80081a8:	69bb      	ldr	r3, [r7, #24]
 80081aa:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80081ac:	fb02 f303 	mul.w	r3, r2, r3
 80081b0:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80081b8:	4a24      	ldr	r2, [pc, #144]	; (800824c <VL53L0X_calc_dmax+0x23c>)
 80081ba:	fba2 2303 	umull	r2, r3, r2, r3
 80081be:	099b      	lsrs	r3, r3, #6
 80081c0:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	011b      	lsls	r3, r3, #4
 80081c6:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80081ce:	4a1f      	ldr	r2, [pc, #124]	; (800824c <VL53L0X_calc_dmax+0x23c>)
 80081d0:	fba2 2303 	umull	r2, r3, r2, r3
 80081d4:	099b      	lsrs	r3, r3, #6
 80081d6:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 80081d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081da:	3380      	adds	r3, #128	; 0x80
 80081dc:	0a1b      	lsrs	r3, r3, #8
 80081de:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d008      	beq.n	80081f8 <VL53L0X_calc_dmax+0x1e8>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	085a      	lsrs	r2, r3, #1
 80081ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081ec:	441a      	add	r2, r3
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80081f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80081f6:	e001      	b.n	80081fc <VL53L0X_calc_dmax+0x1ec>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 80081f8:	2300      	movs	r3, #0
 80081fa:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 80081fc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80081fe:	f7fe f9b4 	bl	800656a <VL53L0X_isqrt>
 8008202:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d008      	beq.n	800821c <VL53L0X_calc_dmax+0x20c>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	085a      	lsrs	r2, r3, #1
 800820e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008210:	441a      	add	r2, r3
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	fbb2 f3f3 	udiv	r3, r2, r3
 8008218:	65fb      	str	r3, [r7, #92]	; 0x5c
 800821a:	e001      	b.n	8008220 <VL53L0X_calc_dmax+0x210>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800821c:	2300      	movs	r3, #0
 800821e:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8008220:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8008222:	f7fe f9a2 	bl	800656a <VL53L0X_isqrt>
 8008226:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 8008228:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800822a:	693a      	ldr	r2, [r7, #16]
 800822c:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800822e:	693a      	ldr	r2, [r7, #16]
 8008230:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008232:	429a      	cmp	r2, r3
 8008234:	d902      	bls.n	800823c <VL53L0X_calc_dmax+0x22c>
		*pdmax_mm = dmaxAmbient;
 8008236:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008238:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800823a:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800823c:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8008240:	4618      	mov	r0, r3
 8008242:	3768      	adds	r7, #104	; 0x68
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}
 8008248:	fff00000 	.word	0xfff00000
 800824c:	10624dd3 	.word	0x10624dd3

08008250 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b0b2      	sub	sp, #200	; 0xc8
 8008254:	af04      	add	r7, sp, #16
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	607a      	str	r2, [r7, #4]
 800825c:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800825e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8008262:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8008266:	f44f 7316 	mov.w	r3, #600	; 0x258
 800826a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800826e:	2342      	movs	r3, #66	; 0x42
 8008270:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8008274:	f241 235c 	movw	r3, #4700	; 0x125c
 8008278:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800827c:	4b6b      	ldr	r3, [pc, #428]	; (800842c <VL53L0X_calc_sigma_estimate+0x1dc>)
 800827e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8008282:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8008286:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800828a:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800828e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008292:	fbb2 f3f3 	udiv	r3, r2, r3
 8008296:	67fb      	str	r3, [r7, #124]	; 0x7c
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8008298:	4b65      	ldr	r3, [pc, #404]	; (8008430 <VL53L0X_calc_sigma_estimate+0x1e0>)
 800829a:	67bb      	str	r3, [r7, #120]	; 0x78
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800829c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082a0:	677b      	str	r3, [r7, #116]	; 0x74
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 80082a2:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 80082a6:	673b      	str	r3, [r7, #112]	; 0x70
	const uint32_t cPllPeriod_ps			= 1655;
 80082a8:	f240 6377 	movw	r3, #1655	; 0x677
 80082ac:	66fb      	str	r3, [r7, #108]	; 0x6c
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082ae:	2300      	movs	r3, #0
 80082b0:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6a1b      	ldr	r3, [r3, #32]
 80082b8:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80082c2:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 80082c6:	0c1b      	lsrs	r3, r3, #16
 80082c8:	66bb      	str	r3, [r7, #104]	; 0x68

	correctedSignalRate_mcps =
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	68db      	ldr	r3, [r3, #12]
 80082ce:	667b      	str	r3, [r7, #100]	; 0x64
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 80082d0:	f107 0310 	add.w	r3, r7, #16
 80082d4:	461a      	mov	r2, r3
 80082d6:	68b9      	ldr	r1, [r7, #8]
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f7ff fe74 	bl	8007fc6 <VL53L0X_get_total_signal_rate>
 80082de:	4603      	mov	r3, r0
 80082e0:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 80082e4:	f107 0314 	add.w	r3, r7, #20
 80082e8:	461a      	mov	r2, r3
 80082ea:	68b9      	ldr	r1, [r7, #8]
 80082ec:	68f8      	ldr	r0, [r7, #12]
 80082ee:	f7ff fe3b 	bl	8007f68 <VL53L0X_get_total_xtalk_rate>
 80082f2:	4603      	mov	r3, r0
 80082f4:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80082fe:	fb02 f303 	mul.w	r3, r2, r3
 8008302:	663b      	str	r3, [r7, #96]	; 0x60
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8008304:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008306:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800830a:	0c1b      	lsrs	r3, r3, #16
 800830c:	663b      	str	r3, [r7, #96]	; 0x60

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008314:	fb02 f303 	mul.w	r3, r2, r3
 8008318:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800831c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8008320:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008322:	429a      	cmp	r2, r3
 8008324:	d902      	bls.n	800832c <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8008326:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008328:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (Status == VL53L0X_ERROR_NONE) {
 800832c:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 8008330:	2b00      	cmp	r3, #0
 8008332:	d164      	bne.n	80083fe <VL53L0X_calc_sigma_estimate+0x1ae>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800833a:	65fb      	str	r3, [r7, #92]	; 0x5c
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8008342:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8008346:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800834a:	461a      	mov	r2, r3
 800834c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800834e:	68f8      	ldr	r0, [r7, #12]
 8008350:	f7fe feac 	bl	80070ac <VL53L0X_calc_timeout_mclks>
 8008354:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800835c:	653b      	str	r3, [r7, #80]	; 0x50
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8008364:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8008368:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800836c:	461a      	mov	r2, r3
 800836e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f7fe fe9b 	bl	80070ac <VL53L0X_calc_timeout_mclks>
 8008376:	64b8      	str	r0, [r7, #72]	; 0x48
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8008378:	2303      	movs	r3, #3
 800837a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 800837e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8008382:	2b08      	cmp	r3, #8
 8008384:	d102      	bne.n	800838c <VL53L0X_calc_sigma_estimate+0x13c>
			vcselWidth = 2;
 8008386:	2302      	movs	r3, #2
 8008388:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800838c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800838e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008390:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8008392:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8008396:	fb02 f303 	mul.w	r3, r2, r3
 800839a:	02db      	lsls	r3, r3, #11
 800839c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80083a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083a4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80083a8:	4a22      	ldr	r2, [pc, #136]	; (8008434 <VL53L0X_calc_sigma_estimate+0x1e4>)
 80083aa:	fba2 2303 	umull	r2, r3, r2, r3
 80083ae:	099b      	lsrs	r3, r3, #6
 80083b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us *= cPllPeriod_ps;
 80083b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80083ba:	fb02 f303 	mul.w	r3, r2, r3
 80083be:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80083c2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083c6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80083ca:	4a1a      	ldr	r2, [pc, #104]	; (8008434 <VL53L0X_calc_sigma_estimate+0x1e4>)
 80083cc:	fba2 2303 	umull	r2, r3, r2, r3
 80083d0:	099b      	lsrs	r3, r3, #6
 80083d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	3380      	adds	r3, #128	; 0x80
 80083da:	0a1b      	lsrs	r3, r3, #8
 80083dc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 80083de:	693a      	ldr	r2, [r7, #16]
 80083e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083e4:	fb02 f303 	mul.w	r3, r2, r3
 80083e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 80083ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80083f0:	3380      	adds	r3, #128	; 0x80
 80083f2:	0a1b      	lsrs	r3, r3, #8
 80083f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 80083f8:	693b      	ldr	r3, [r7, #16]
 80083fa:	021b      	lsls	r3, r3, #8
 80083fc:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 80083fe:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 8008402:	2b00      	cmp	r3, #0
 8008404:	d002      	beq.n	800840c <VL53L0X_calc_sigma_estimate+0x1bc>
		LOG_FUNCTION_END(Status);
		return Status;
 8008406:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800840a:	e12e      	b.n	800866a <VL53L0X_calc_sigma_estimate+0x41a>
	}

	if (peakSignalRate_kcps == 0) {
 800840c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800840e:	2b00      	cmp	r3, #0
 8008410:	d112      	bne.n	8008438 <VL53L0X_calc_sigma_estimate+0x1e8>
		*pSigmaEstimate = cSigmaEstMax;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008418:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008420:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		*pDmax_mm = 0;
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	2200      	movs	r2, #0
 8008428:	601a      	str	r2, [r3, #0]
 800842a:	e11c      	b.n	8008666 <VL53L0X_calc_sigma_estimate+0x416>
 800842c:	028f87ae 	.word	0x028f87ae
 8008430:	0006999a 	.word	0x0006999a
 8008434:	10624dd3 	.word	0x10624dd3
	} else {
		if (vcselTotalEventsRtn < 1)
 8008438:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800843c:	2b00      	cmp	r3, #0
 800843e:	d102      	bne.n	8008446 <VL53L0X_calc_sigma_estimate+0x1f6>
			vcselTotalEventsRtn = 1;
 8008440:	2301      	movs	r3, #1
 8008442:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		 * deltaT_ps represents the time of flight in pico secs for the
		 * current range measurement, using the "TOF per mm" constant
		 * (in ps).
		 */

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8008446:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800844a:	647b      	str	r3, [r7, #68]	; 0x44

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800844c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800844e:	041a      	lsls	r2, r3, #16
 8008450:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008452:	fbb2 f3f3 	udiv	r3, r2, r3
 8008456:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800845a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800845e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008460:	429a      	cmp	r2, r3
 8008462:	d902      	bls.n	800846a <VL53L0X_calc_sigma_estimate+0x21a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8008464:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008466:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800846a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800846e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8008472:	fb02 f303 	mul.w	r3, r2, r3
 8008476:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800847a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800847e:	4613      	mov	r3, r2
 8008480:	005b      	lsls	r3, r3, #1
 8008482:	4413      	add	r3, r2
 8008484:	009b      	lsls	r3, r3, #2
 8008486:	4618      	mov	r0, r3
 8008488:	f7fe f86f 	bl	800656a <VL53L0X_isqrt>
 800848c:	4603      	mov	r3, r0
 800848e:	005b      	lsls	r3, r3, #1
 8008490:	643b      	str	r3, [r7, #64]	; 0x40

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	891b      	ldrh	r3, [r3, #8]
 8008496:	461a      	mov	r2, r3
 8008498:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800849a:	fb02 f303 	mul.w	r3, r2, r3
 800849e:	63fb      	str	r3, [r7, #60]	; 0x3c
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 80084a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80084a2:	041a      	lsls	r2, r3, #16
 80084a4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80084a8:	1ad3      	subs	r3, r2, r3
			xTalkCompRate_kcps) + 500)/1000;
 80084aa:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 80084ae:	4a71      	ldr	r2, [pc, #452]	; (8008674 <VL53L0X_calc_sigma_estimate+0x424>)
 80084b0:	fba2 2303 	umull	r2, r3, r2, r3
 80084b4:	099b      	lsrs	r3, r3, #6
 80084b6:	63bb      	str	r3, [r7, #56]	; 0x38

		/* vcselRate + xtalkCompRate */
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 80084b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80084ba:	041a      	lsls	r2, r3, #16
 80084bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80084c0:	4413      	add	r3, r2
			xTalkCompRate_kcps) + 500)/1000;
 80084c2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 80084c6:	4a6b      	ldr	r2, [pc, #428]	; (8008674 <VL53L0X_calc_sigma_estimate+0x424>)
 80084c8:	fba2 2303 	umull	r2, r3, r2, r3
 80084cc:	099b      	lsrs	r3, r3, #6
 80084ce:	637b      	str	r3, [r7, #52]	; 0x34

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 80084d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d2:	021b      	lsls	r3, r3, #8
 80084d4:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 80084d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80084d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084da:	fbb2 f3f3 	udiv	r3, r2, r3
 80084de:	2b00      	cmp	r3, #0
 80084e0:	bfb8      	it	lt
 80084e2:	425b      	neglt	r3, r3
 80084e4:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 80084e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e8:	021b      	lsls	r3, r3, #8
 80084ea:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint1616/uint32 = FixPoint1616 */
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 80084ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80084ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
		 * values are small enough such that32 bits will not be
		 * exceeded.
		 */
		pwMult *= ((1 << 16) - xTalkCorrection);
 80084f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084fa:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 80084fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008500:	fb02 f303 	mul.w	r3, r2, r3
 8008504:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3232 >> 16) = FixPoint1616 */
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8008506:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008508:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800850a:	4413      	add	r3, r2
 800850c:	0c1b      	lsrs	r3, r3, #16
 800850e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
		pwMult += (1 << 16);
 8008510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008512:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8008516:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * At this point the value will be 1.xx, therefore if we square
		 * the value this will exceed 32 bits. To address this perform
		 * a single shift to the right before the multiplication.
		 */
		pwMult >>= 1;
 8008518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800851a:	085b      	lsrs	r3, r3, #1
 800851c:	62fb      	str	r3, [r7, #44]	; 0x2c
		/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
		pwMult = pwMult * pwMult;
 800851e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008520:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008522:	fb02 f303 	mul.w	r3, r2, r3
 8008526:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3430 >> 14) = Fix1616 */
		pwMult >>= 14;
 8008528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800852a:	0b9b      	lsrs	r3, r3, #14
 800852c:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800852e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008530:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008532:	fb02 f303 	mul.w	r3, r2, r3
 8008536:	62bb      	str	r3, [r7, #40]	; 0x28

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8008538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800853a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800853e:	0c1b      	lsrs	r3, r3, #16
 8008540:	62bb      	str	r3, [r7, #40]	; 0x28

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8008542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008544:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008546:	fb02 f303 	mul.w	r3, r2, r3
 800854a:	62bb      	str	r3, [r7, #40]	; 0x28

		sqr2 = sigmaEstimateP2;
 800854c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008550:	627b      	str	r3, [r7, #36]	; 0x24

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8008552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008554:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8008558:	0c1b      	lsrs	r3, r3, #16
 800855a:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800855c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800855e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008560:	fb02 f303 	mul.w	r3, r2, r3
 8008564:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8008566:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856a:	4413      	add	r3, r2
 800856c:	623b      	str	r3, [r7, #32]

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800856e:	6a38      	ldr	r0, [r7, #32]
 8008570:	f7fd fffb 	bl	800656a <VL53L0X_isqrt>
 8008574:	61f8      	str	r0, [r7, #28]

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8008576:	69fb      	ldr	r3, [r7, #28]
 8008578:	041b      	lsls	r3, r3, #16
 800857a:	61fb      	str	r3, [r7, #28]
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	3332      	adds	r3, #50	; 0x32
 8008580:	4a3d      	ldr	r2, [pc, #244]	; (8008678 <VL53L0X_calc_sigma_estimate+0x428>)
 8008582:	fba2 2303 	umull	r2, r3, r2, r3
 8008586:	095a      	lsrs	r2, r3, #5
 8008588:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800858a:	fbb2 f3f3 	udiv	r3, r2, r3
 800858e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8008592:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008596:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800859a:	fb02 f303 	mul.w	r3, r2, r3
 800859e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 80085a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80085a6:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80085aa:	3308      	adds	r3, #8
 80085ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		sigmaEstRtn		 /= 10000;
 80085b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80085b4:	4a31      	ldr	r2, [pc, #196]	; (800867c <VL53L0X_calc_sigma_estimate+0x42c>)
 80085b6:	fba2 2303 	umull	r2, r3, r2, r3
 80085ba:	0b5b      	lsrs	r3, r3, #13
 80085bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 80085c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80085c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d903      	bls.n	80085d4 <VL53L0X_calc_sigma_estimate+0x384>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 80085cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80085d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 80085d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80085d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80085dc:	fb02 f303 	mul.w	r3, r2, r3
 80085e0:	62bb      	str	r3, [r7, #40]	; 0x28
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = cSigmaEstRef * cSigmaEstRef;
 80085e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80085e6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80085ea:	fb02 f303 	mul.w	r3, r2, r3
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 80085f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f4:	4413      	add	r3, r2
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7fd ffb7 	bl	800656a <VL53L0X_isqrt>
 80085fc:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 80085fe:	69bb      	ldr	r3, [r7, #24]
 8008600:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008604:	fb02 f303 	mul.w	r3, r2, r3
 8008608:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800860c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800860e:	2b00      	cmp	r3, #0
 8008610:	d009      	beq.n	8008626 <VL53L0X_calc_sigma_estimate+0x3d6>
 8008612:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008616:	2b00      	cmp	r3, #0
 8008618:	d005      	beq.n	8008626 <VL53L0X_calc_sigma_estimate+0x3d6>
 800861a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800861e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008622:	429a      	cmp	r2, r3
 8008624:	d903      	bls.n	800862e <VL53L0X_calc_sigma_estimate+0x3de>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 8008626:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800862a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008634:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		Status = VL53L0X_calc_dmax(
 8008640:	6939      	ldr	r1, [r7, #16]
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	9303      	str	r3, [sp, #12]
 8008646:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800864a:	9302      	str	r3, [sp, #8]
 800864c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008650:	9301      	str	r3, [sp, #4]
 8008652:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008654:	9300      	str	r3, [sp, #0]
 8008656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008658:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800865a:	68f8      	ldr	r0, [r7, #12]
 800865c:	f7ff fcd8 	bl	8008010 <VL53L0X_calc_dmax>
 8008660:	4603      	mov	r3, r0
 8008662:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008666:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
}
 800866a:	4618      	mov	r0, r3
 800866c:	37b8      	adds	r7, #184	; 0xb8
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	10624dd3 	.word	0x10624dd3
 8008678:	51eb851f 	.word	0x51eb851f
 800867c:	d1b71759 	.word	0xd1b71759

08008680 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b090      	sub	sp, #64	; 0x40
 8008684:	af00      	add	r7, sp, #0
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	607a      	str	r2, [r7, #4]
 800868a:	461a      	mov	r2, r3
 800868c:	460b      	mov	r3, r1
 800868e:	72fb      	strb	r3, [r7, #11]
 8008690:	4613      	mov	r3, r2
 8008692:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008694:	2300      	movs	r3, #0
 8008696:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800869a:	2300      	movs	r3, #0
 800869c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 80086a0:	2300      	movs	r3, #0
 80086a2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 80086a6:	2300      	movs	r3, #0
 80086a8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 80086ac:	2300      	movs	r3, #0
 80086ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 80086b2:	2300      	movs	r3, #0
 80086b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 80086b8:	2300      	movs	r3, #0
 80086ba:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 80086be:	2300      	movs	r3, #0
 80086c0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 80086c4:	2300      	movs	r3, #0
 80086c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 80086ca:	2300      	movs	r3, #0
 80086cc:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 80086ce:	2300      	movs	r3, #0
 80086d0:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 80086d2:	7afb      	ldrb	r3, [r7, #11]
 80086d4:	10db      	asrs	r3, r3, #3
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	f003 030f 	and.w	r3, r3, #15
 80086dc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 80086e0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d017      	beq.n	8008718 <VL53L0X_get_pal_range_status+0x98>
 80086e8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80086ec:	2b05      	cmp	r3, #5
 80086ee:	d013      	beq.n	8008718 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 80086f0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80086f4:	2b07      	cmp	r3, #7
 80086f6:	d00f      	beq.n	8008718 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 80086f8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80086fc:	2b0c      	cmp	r3, #12
 80086fe:	d00b      	beq.n	8008718 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8008700:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008704:	2b0d      	cmp	r3, #13
 8008706:	d007      	beq.n	8008718 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8008708:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800870c:	2b0e      	cmp	r3, #14
 800870e:	d003      	beq.n	8008718 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8008710:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008714:	2b0f      	cmp	r3, #15
 8008716:	d103      	bne.n	8008720 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8008718:	2301      	movs	r3, #1
 800871a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800871e:	e002      	b.n	8008726 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8008720:	2300      	movs	r3, #0
 8008722:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
 8008726:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800872a:	2b00      	cmp	r3, #0
 800872c:	d107      	bne.n	800873e <VL53L0X_get_pal_range_status+0xbe>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800872e:	2201      	movs	r2, #1
 8008730:	21ff      	movs	r1, #255	; 0xff
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f000 fb74 	bl	8008e20 <VL53L0X_WrByte>
 8008738:	4603      	mov	r3, r0
 800873a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE)
 800873e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008742:	2b00      	cmp	r3, #0
 8008744:	d109      	bne.n	800875a <VL53L0X_get_pal_range_status+0xda>
		Status = VL53L0X_RdWord(Dev,
 8008746:	f107 0316 	add.w	r3, r7, #22
 800874a:	461a      	mov	r2, r3
 800874c:	21b6      	movs	r1, #182	; 0xb6
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f000 faf2 	bl	8008d38 <VL53L0X_RdWord>
 8008754:	4603      	mov	r3, r0
 8008756:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800875a:	8afb      	ldrh	r3, [r7, #22]
 800875c:	025b      	lsls	r3, r3, #9
 800875e:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (Status == VL53L0X_ERROR_NONE)
 8008760:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008764:	2b00      	cmp	r3, #0
 8008766:	d107      	bne.n	8008778 <VL53L0X_get_pal_range_status+0xf8>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008768:	2200      	movs	r2, #0
 800876a:	21ff      	movs	r1, #255	; 0xff
 800876c:	68f8      	ldr	r0, [r7, #12]
 800876e:	f000 fb57 	bl	8008e20 <VL53L0X_WrByte>
 8008772:	4603      	mov	r3, r0
 8008774:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800877c:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008780:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008784:	2b00      	cmp	r3, #0
 8008786:	d109      	bne.n	800879c <VL53L0X_get_pal_range_status+0x11c>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008788:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800878c:	461a      	mov	r2, r3
 800878e:	2100      	movs	r1, #0
 8008790:	68f8      	ldr	r0, [r7, #12]
 8008792:	f7fc fa25 	bl	8004be0 <VL53L0X_GetLimitCheckEnable>
 8008796:	4603      	mov	r3, r0
 8008798:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800879c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d02e      	beq.n	8008802 <VL53L0X_get_pal_range_status+0x182>
 80087a4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d12a      	bne.n	8008802 <VL53L0X_get_pal_range_status+0x182>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 80087ac:	f107 0310 	add.w	r3, r7, #16
 80087b0:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80087b4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	f7ff fd4a 	bl	8008250 <VL53L0X_calc_sigma_estimate>
 80087bc:	4603      	mov	r3, r0
 80087be:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 80087c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d103      	bne.n	80087d2 <VL53L0X_get_pal_range_status+0x152>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087d0:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 80087d2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d113      	bne.n	8008802 <VL53L0X_get_pal_range_status+0x182>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 80087da:	f107 0320 	add.w	r3, r7, #32
 80087de:	461a      	mov	r2, r3
 80087e0:	2100      	movs	r1, #0
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f7fc fa82 	bl	8004cec <VL53L0X_GetLimitCheckValue>
 80087e8:	4603      	mov	r3, r0
 80087ea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 80087ee:	6a3b      	ldr	r3, [r7, #32]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d006      	beq.n	8008802 <VL53L0X_get_pal_range_status+0x182>
				(SigmaEstimate > SigmaLimitValue))
 80087f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087f6:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d902      	bls.n	8008802 <VL53L0X_get_pal_range_status+0x182>
					/* Limit Fail */
					SigmaLimitflag = 1;
 80087fc:	2301      	movs	r3, #1
 80087fe:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008802:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008806:	2b00      	cmp	r3, #0
 8008808:	d109      	bne.n	800881e <VL53L0X_get_pal_range_status+0x19e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800880a:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800880e:	461a      	mov	r2, r3
 8008810:	2102      	movs	r1, #2
 8008812:	68f8      	ldr	r0, [r7, #12]
 8008814:	f7fc f9e4 	bl	8004be0 <VL53L0X_GetLimitCheckEnable>
 8008818:	4603      	mov	r3, r0
 800881a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800881e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8008822:	2b00      	cmp	r3, #0
 8008824:	d017      	beq.n	8008856 <VL53L0X_get_pal_range_status+0x1d6>
 8008826:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800882a:	2b00      	cmp	r3, #0
 800882c:	d113      	bne.n	8008856 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800882e:	f107 031c 	add.w	r3, r7, #28
 8008832:	461a      	mov	r2, r3
 8008834:	2102      	movs	r1, #2
 8008836:	68f8      	ldr	r0, [r7, #12]
 8008838:	f7fc fa58 	bl	8004cec <VL53L0X_GetLimitCheckValue>
 800883c:	4603      	mov	r3, r0
 800883e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		if ((SignalRefClipValue > 0) &&
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d006      	beq.n	8008856 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8008848:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800884a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800884c:	429a      	cmp	r2, r3
 800884e:	d902      	bls.n	8008856 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8008850:	2301      	movs	r3, #1
 8008852:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008856:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800885a:	2b00      	cmp	r3, #0
 800885c:	d109      	bne.n	8008872 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800885e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008862:	461a      	mov	r2, r3
 8008864:	2103      	movs	r1, #3
 8008866:	68f8      	ldr	r0, [r7, #12]
 8008868:	f7fc f9ba 	bl	8004be0 <VL53L0X_GetLimitCheckEnable>
 800886c:	4603      	mov	r3, r0
 800886e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8008872:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008876:	2b00      	cmp	r3, #0
 8008878:	d023      	beq.n	80088c2 <VL53L0X_get_pal_range_status+0x242>
 800887a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800887e:	2b00      	cmp	r3, #0
 8008880:	d11f      	bne.n	80088c2 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8008882:	893b      	ldrh	r3, [r7, #8]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d102      	bne.n	800888e <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 8008888:	2300      	movs	r3, #0
 800888a:	637b      	str	r3, [r7, #52]	; 0x34
 800888c:	e005      	b.n	800889a <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	021a      	lsls	r2, r3, #8
 8008892:	893b      	ldrh	r3, [r7, #8]
 8008894:	fbb2 f3f3 	udiv	r3, r2, r3
 8008898:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800889a:	f107 0318 	add.w	r3, r7, #24
 800889e:	461a      	mov	r2, r3
 80088a0:	2103      	movs	r1, #3
 80088a2:	68f8      	ldr	r0, [r7, #12]
 80088a4:	f7fc fa22 	bl	8004cec <VL53L0X_GetLimitCheckValue>
 80088a8:	4603      	mov	r3, r0
 80088aa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 80088ae:	69bb      	ldr	r3, [r7, #24]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d006      	beq.n	80088c2 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 80088b4:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 80088b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d202      	bcs.n	80088c2 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 80088bc:	2301      	movs	r3, #1
 80088be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80088c2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d14a      	bne.n	8008960 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 80088ca:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d103      	bne.n	80088da <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 80088d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088d4:	22ff      	movs	r2, #255	; 0xff
 80088d6:	701a      	strb	r2, [r3, #0]
 80088d8:	e042      	b.n	8008960 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 80088da:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d007      	beq.n	80088f2 <VL53L0X_get_pal_range_status+0x272>
 80088e2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d003      	beq.n	80088f2 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 80088ea:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80088ee:	2b03      	cmp	r3, #3
 80088f0:	d103      	bne.n	80088fa <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 80088f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088f4:	2205      	movs	r2, #5
 80088f6:	701a      	strb	r2, [r3, #0]
 80088f8:	e032      	b.n	8008960 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 80088fa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80088fe:	2b06      	cmp	r3, #6
 8008900:	d003      	beq.n	800890a <VL53L0X_get_pal_range_status+0x28a>
 8008902:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008906:	2b09      	cmp	r3, #9
 8008908:	d103      	bne.n	8008912 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800890a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800890c:	2204      	movs	r2, #4
 800890e:	701a      	strb	r2, [r3, #0]
 8008910:	e026      	b.n	8008960 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 8008912:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008916:	2b08      	cmp	r3, #8
 8008918:	d007      	beq.n	800892a <VL53L0X_get_pal_range_status+0x2aa>
 800891a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800891e:	2b0a      	cmp	r3, #10
 8008920:	d003      	beq.n	800892a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 8008922:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8008926:	2b01      	cmp	r3, #1
 8008928:	d103      	bne.n	8008932 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800892a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800892c:	2203      	movs	r2, #3
 800892e:	701a      	strb	r2, [r3, #0]
 8008930:	e016      	b.n	8008960 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 8008932:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008936:	2b04      	cmp	r3, #4
 8008938:	d003      	beq.n	8008942 <VL53L0X_get_pal_range_status+0x2c2>
 800893a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800893e:	2b01      	cmp	r3, #1
 8008940:	d103      	bne.n	800894a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 8008942:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008944:	2202      	movs	r2, #2
 8008946:	701a      	strb	r2, [r3, #0]
 8008948:	e00a      	b.n	8008960 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800894a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800894e:	2b01      	cmp	r3, #1
 8008950:	d103      	bne.n	800895a <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8008952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008954:	2201      	movs	r2, #1
 8008956:	701a      	strb	r2, [r3, #0]
 8008958:	e002      	b.n	8008960 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800895a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800895c:	2200      	movs	r2, #0
 800895e:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8008960:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d102      	bne.n	800896e <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8008968:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800896a:	2200      	movs	r2, #0
 800896c:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800896e:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8008972:	461a      	mov	r2, r3
 8008974:	2101      	movs	r1, #1
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f7fc f932 	bl	8004be0 <VL53L0X_GetLimitCheckEnable>
 800897c:	4603      	mov	r3, r0
 800897e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8008982:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008986:	2b00      	cmp	r3, #0
 8008988:	d14f      	bne.n	8008a2a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800898a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800898e:	2b00      	cmp	r3, #0
 8008990:	d003      	beq.n	800899a <VL53L0X_get_pal_range_status+0x31a>
 8008992:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8008996:	2b01      	cmp	r3, #1
 8008998:	d103      	bne.n	80089a2 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800899a:	2301      	movs	r3, #1
 800899c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089a0:	e002      	b.n	80089a8 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 80089a2:	2300      	movs	r3, #0
 80089a4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80089ae:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 80089b2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80089b6:	2b04      	cmp	r3, #4
 80089b8:	d003      	beq.n	80089c2 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 80089ba:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d103      	bne.n	80089ca <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 80089c2:	2301      	movs	r3, #1
 80089c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089c8:	e002      	b.n	80089d0 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 80089ca:	2300      	movs	r3, #0
 80089cc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80089d6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 80089da:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d003      	beq.n	80089ea <VL53L0X_get_pal_range_status+0x36a>
 80089e2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d103      	bne.n	80089f2 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 80089ea:	2301      	movs	r3, #1
 80089ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80089f0:	e002      	b.n	80089f8 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 80089f2:	2300      	movs	r3, #0
 80089f4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80089fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8008a02:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d003      	beq.n	8008a12 <VL53L0X_get_pal_range_status+0x392>
 8008a0a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d103      	bne.n	8008a1a <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 8008a12:	2301      	movs	r3, #1
 8008a14:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a18:	e002      	b.n	8008a20 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8008a26:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008a2a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3740      	adds	r7, #64	; 0x40
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}

08008a36 <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8008a36:	b580      	push	{r7, lr}
 8008a38:	b086      	sub	sp, #24
 8008a3a:	af00      	add	r7, sp, #0
 8008a3c:	60f8      	str	r0, [r7, #12]
 8008a3e:	60b9      	str	r1, [r7, #8]
 8008a40:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a42:	2300      	movs	r3, #0
 8008a44:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 8008a46:	2102      	movs	r1, #2
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f7fd fe03 	bl	8006654 <VL53L0X_get_info_from_device>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 8008a52:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d11c      	bne.n	8008a94 <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 8008a60:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 8008a62:	7dbb      	ldrb	r3, [r7, #22]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d107      	bne.n	8008a78 <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	3340      	adds	r3, #64	; 0x40
 8008a72:	2200      	movs	r2, #0
 8008a74:	701a      	strb	r2, [r3, #0]
 8008a76:	e00d      	b.n	8008a94 <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	33f3      	adds	r3, #243	; 0xf3
 8008a86:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	3340      	adds	r3, #64	; 0x40
 8008a8c:	6939      	ldr	r1, [r7, #16]
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f00a fb0c 	bl	80130ac <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008a94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3718      	adds	r7, #24
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8008aa0:	b5b0      	push	{r4, r5, r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8008aae:	f107 030d 	add.w	r3, r7, #13
 8008ab2:	683a      	ldr	r2, [r7, #0]
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f7ff ffbd 	bl	8008a36 <VL53L0X_check_part_used>
 8008abc:	4603      	mov	r3, r0
 8008abe:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 8008ac0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d13b      	bne.n	8008b40 <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 8008ac8:	7b7b      	ldrb	r3, [r7, #13]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d108      	bne.n	8008ae0 <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	4a30      	ldr	r2, [pc, #192]	; (8008b94 <VL53L0X_get_device_info+0xf4>)
 8008ad2:	461c      	mov	r4, r3
 8008ad4:	4613      	mov	r3, r2
 8008ad6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8008ad8:	6020      	str	r0, [r4, #0]
 8008ada:	6061      	str	r1, [r4, #4]
 8008adc:	60a2      	str	r2, [r4, #8]
 8008ade:	e027      	b.n	8008b30 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 8008ae0:	7b7b      	ldrb	r3, [r7, #13]
 8008ae2:	2b22      	cmp	r3, #34	; 0x22
 8008ae4:	d80b      	bhi.n	8008afe <VL53L0X_get_device_info+0x5e>
 8008ae6:	7b7b      	ldrb	r3, [r7, #13]
 8008ae8:	2b20      	cmp	r3, #32
 8008aea:	d008      	beq.n	8008afe <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	4a2a      	ldr	r2, [pc, #168]	; (8008b98 <VL53L0X_get_device_info+0xf8>)
 8008af0:	461c      	mov	r4, r3
 8008af2:	4613      	mov	r3, r2
 8008af4:	cb07      	ldmia	r3!, {r0, r1, r2}
 8008af6:	6020      	str	r0, [r4, #0]
 8008af8:	6061      	str	r1, [r4, #4]
 8008afa:	60a2      	str	r2, [r4, #8]
 8008afc:	e018      	b.n	8008b30 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 8008afe:	7b7b      	ldrb	r3, [r7, #13]
 8008b00:	2b26      	cmp	r3, #38	; 0x26
 8008b02:	d808      	bhi.n	8008b16 <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	4a25      	ldr	r2, [pc, #148]	; (8008b9c <VL53L0X_get_device_info+0xfc>)
 8008b08:	461c      	mov	r4, r3
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8008b0e:	6020      	str	r0, [r4, #0]
 8008b10:	6061      	str	r1, [r4, #4]
 8008b12:	60a2      	str	r2, [r4, #8]
 8008b14:	e00c      	b.n	8008b30 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	4a21      	ldr	r2, [pc, #132]	; (8008ba0 <VL53L0X_get_device_info+0x100>)
 8008b1a:	461d      	mov	r5, r3
 8008b1c:	4614      	mov	r4, r2
 8008b1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008b20:	6028      	str	r0, [r5, #0]
 8008b22:	6069      	str	r1, [r5, #4]
 8008b24:	60aa      	str	r2, [r5, #8]
 8008b26:	60eb      	str	r3, [r5, #12]
 8008b28:	6820      	ldr	r0, [r4, #0]
 8008b2a:	6128      	str	r0, [r5, #16]
 8008b2c:	7923      	ldrb	r3, [r4, #4]
 8008b2e:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	3320      	adds	r3, #32
 8008b34:	491b      	ldr	r1, [pc, #108]	; (8008ba4 <VL53L0X_get_device_info+0x104>)
 8008b36:	461a      	mov	r2, r3
 8008b38:	460b      	mov	r3, r1
 8008b3a:	cb03      	ldmia	r3!, {r0, r1}
 8008b3c:	6010      	str	r0, [r2, #0]
 8008b3e:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008b40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d108      	bne.n	8008b5a <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	3360      	adds	r3, #96	; 0x60
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	21c0      	movs	r1, #192	; 0xc0
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f000 f86a 	bl	8008c2a <VL53L0X_RdByte>
 8008b56:	4603      	mov	r3, r0
 8008b58:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d112      	bne.n	8008b88 <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 8008b62:	f107 030e 	add.w	r3, r7, #14
 8008b66:	461a      	mov	r2, r3
 8008b68:	21c2      	movs	r1, #194	; 0xc2
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f85d 	bl	8008c2a <VL53L0X_RdByte>
 8008b70:	4603      	mov	r3, r0
 8008b72:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	2201      	movs	r2, #1
 8008b78:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 8008b7c:	7bbb      	ldrb	r3, [r7, #14]
 8008b7e:	091b      	lsrs	r3, r3, #4
 8008b80:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}

	return Status;
 8008b88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3710      	adds	r7, #16
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bdb0      	pop	{r4, r5, r7, pc}
 8008b94:	08016070 	.word	0x08016070
 8008b98:	0801607c 	.word	0x0801607c
 8008b9c:	08016088 	.word	0x08016088
 8008ba0:	08016094 	.word	0x08016094
 8008ba4:	080160ac 	.word	0x080160ac

08008ba8 <_I2CWrite>:
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
    
int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b088      	sub	sp, #32
 8008bac:	af02      	add	r7, sp, #8
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	330a      	adds	r3, #10
 8008bb8:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8008bc6:	b299      	uxth	r1, r3
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	b29a      	uxth	r2, r3
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	4613      	mov	r3, r2
 8008bd2:	68ba      	ldr	r2, [r7, #8]
 8008bd4:	f001 ffa2 	bl	800ab1c <HAL_I2C_Master_Transmit>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	613b      	str	r3, [r7, #16]
    
    return status;
 8008bdc:	693b      	ldr	r3, [r7, #16]
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b088      	sub	sp, #32
 8008bea:	af02      	add	r7, sp, #8
 8008bec:	60f8      	str	r0, [r7, #12]
 8008bee:	60b9      	str	r1, [r7, #8]
 8008bf0:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	330a      	adds	r3, #10
 8008bf6:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8008c04:	f043 0301 	orr.w	r3, r3, #1
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	b299      	uxth	r1, r3
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	b29a      	uxth	r2, r3
 8008c10:	697b      	ldr	r3, [r7, #20]
 8008c12:	9300      	str	r3, [sp, #0]
 8008c14:	4613      	mov	r3, r2
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	f002 f874 	bl	800ad04 <HAL_I2C_Master_Receive>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	613b      	str	r3, [r7, #16]
    
    return status;
 8008c20:	693b      	ldr	r3, [r7, #16]
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3718      	adds	r7, #24
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b086      	sub	sp, #24
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	60f8      	str	r0, [r7, #12]
 8008c32:	460b      	mov	r3, r1
 8008c34:	607a      	str	r2, [r7, #4]
 8008c36:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 8008c3c:	f107 030b 	add.w	r3, r7, #11
 8008c40:	2201      	movs	r2, #1
 8008c42:	4619      	mov	r1, r3
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f7ff ffaf 	bl	8008ba8 <_I2CWrite>
 8008c4a:	6138      	str	r0, [r7, #16]
    
    if( status_int ){
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d002      	beq.n	8008c58 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008c52:	23ec      	movs	r3, #236	; 0xec
 8008c54:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008c56:	e00c      	b.n	8008c72 <VL53L0X_RdByte+0x48>
    }
    
    status_int = _I2CRead(Dev, data, 1);
 8008c58:	2201      	movs	r2, #1
 8008c5a:	6879      	ldr	r1, [r7, #4]
 8008c5c:	68f8      	ldr	r0, [r7, #12]
 8008c5e:	f7ff ffc2 	bl	8008be6 <_I2CRead>
 8008c62:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d002      	beq.n	8008c70 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008c6a:	23ec      	movs	r3, #236	; 0xec
 8008c6c:	75fb      	strb	r3, [r7, #23]
 8008c6e:	e000      	b.n	8008c72 <VL53L0X_RdByte+0x48>
    }
done:
 8008c70:	bf00      	nop
    return Status;
 8008c72:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3718      	adds	r7, #24
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
	...

08008c80 <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];


// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	607a      	str	r2, [r7, #4]
 8008c8a:	603b      	str	r3, [r7, #0]
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c90:	2300      	movs	r3, #0
 8008c92:	75fb      	strb	r3, [r7, #23]
    
    if (count > sizeof(_I2CBuffer) - 1) {
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	2b3f      	cmp	r3, #63	; 0x3f
 8008c98:	d902      	bls.n	8008ca0 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 8008c9a:	f06f 0303 	mvn.w	r3, #3
 8008c9e:	e016      	b.n	8008cce <VL53L0X_WriteMulti+0x4e>
    }
    
    _I2CBuffer[0] = index;
 8008ca0:	4a0d      	ldr	r2, [pc, #52]	; (8008cd8 <VL53L0X_WriteMulti+0x58>)
 8008ca2:	7afb      	ldrb	r3, [r7, #11]
 8008ca4:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 8008ca6:	683a      	ldr	r2, [r7, #0]
 8008ca8:	6879      	ldr	r1, [r7, #4]
 8008caa:	480c      	ldr	r0, [pc, #48]	; (8008cdc <VL53L0X_WriteMulti+0x5c>)
 8008cac:	f00a f91b 	bl	8012ee6 <memcpy>
    
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	4908      	ldr	r1, [pc, #32]	; (8008cd8 <VL53L0X_WriteMulti+0x58>)
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f7ff ff75 	bl	8008ba8 <_I2CWrite>
 8008cbe:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d001      	beq.n	8008cca <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008cc6:	23ec      	movs	r3, #236	; 0xec
 8008cc8:	75fb      	strb	r3, [r7, #23]
    }
    
    return Status;
 8008cca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3718      	adds	r7, #24
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}
 8008cd6:	bf00      	nop
 8008cd8:	200036fc 	.word	0x200036fc
 8008cdc:	200036fd 	.word	0x200036fd

08008ce0 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b086      	sub	sp, #24
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	607a      	str	r2, [r7, #4]
 8008cea:	603b      	str	r3, [r7, #0]
 8008cec:	460b      	mov	r3, r1
 8008cee:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    
    status_int = _I2CWrite(Dev, &index, 1);
 8008cf4:	f107 030b 	add.w	r3, r7, #11
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	f7ff ff53 	bl	8008ba8 <_I2CWrite>
 8008d02:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d002      	beq.n	8008d10 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008d0a:	23ec      	movs	r3, #236	; 0xec
 8008d0c:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008d0e:	e00c      	b.n	8008d2a <VL53L0X_ReadMulti+0x4a>
    }
    
    status_int = _I2CRead(Dev, pdata, count);
 8008d10:	683a      	ldr	r2, [r7, #0]
 8008d12:	6879      	ldr	r1, [r7, #4]
 8008d14:	68f8      	ldr	r0, [r7, #12]
 8008d16:	f7ff ff66 	bl	8008be6 <_I2CRead>
 8008d1a:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d002      	beq.n	8008d28 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008d22:	23ec      	movs	r3, #236	; 0xec
 8008d24:	75fb      	strb	r3, [r7, #23]
 8008d26:	e000      	b.n	8008d2a <VL53L0X_ReadMulti+0x4a>
    }
done:
 8008d28:	bf00      	nop
    return Status;
 8008d2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3718      	adds	r7, #24
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
	...

08008d38 <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b086      	sub	sp, #24
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	460b      	mov	r3, r1
 8008d42:	607a      	str	r2, [r7, #4]
 8008d44:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d46:	2300      	movs	r3, #0
 8008d48:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 8008d4a:	f107 030b 	add.w	r3, r7, #11
 8008d4e:	2201      	movs	r2, #1
 8008d50:	4619      	mov	r1, r3
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f7ff ff28 	bl	8008ba8 <_I2CWrite>
 8008d58:	6138      	str	r0, [r7, #16]

    if( status_int ){
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d002      	beq.n	8008d66 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008d60:	23ec      	movs	r3, #236	; 0xec
 8008d62:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008d64:	e017      	b.n	8008d96 <VL53L0X_RdWord+0x5e>
    }
    
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8008d66:	2202      	movs	r2, #2
 8008d68:	490e      	ldr	r1, [pc, #56]	; (8008da4 <VL53L0X_RdWord+0x6c>)
 8008d6a:	68f8      	ldr	r0, [r7, #12]
 8008d6c:	f7ff ff3b 	bl	8008be6 <_I2CRead>
 8008d70:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d002      	beq.n	8008d7e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008d78:	23ec      	movs	r3, #236	; 0xec
 8008d7a:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008d7c:	e00b      	b.n	8008d96 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8008d7e:	4b09      	ldr	r3, [pc, #36]	; (8008da4 <VL53L0X_RdWord+0x6c>)
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	021b      	lsls	r3, r3, #8
 8008d86:	b29a      	uxth	r2, r3
 8008d88:	4b06      	ldr	r3, [pc, #24]	; (8008da4 <VL53L0X_RdWord+0x6c>)
 8008d8a:	785b      	ldrb	r3, [r3, #1]
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	4413      	add	r3, r2
 8008d90:	b29a      	uxth	r2, r3
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	801a      	strh	r2, [r3, #0]
done:
    return Status;
 8008d96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3718      	adds	r7, #24
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	200036fc 	.word	0x200036fc

08008da8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b086      	sub	sp, #24
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	460b      	mov	r3, r1
 8008db2:	607a      	str	r2, [r7, #4]
 8008db4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008db6:	2300      	movs	r3, #0
 8008db8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 8008dba:	f107 030b 	add.w	r3, r7, #11
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	f7ff fef0 	bl	8008ba8 <_I2CWrite>
 8008dc8:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d002      	beq.n	8008dd6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008dd0:	23ec      	movs	r3, #236	; 0xec
 8008dd2:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008dd4:	e01b      	b.n	8008e0e <VL53L0X_RdDWord+0x66>
    }
    
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8008dd6:	2204      	movs	r2, #4
 8008dd8:	4910      	ldr	r1, [pc, #64]	; (8008e1c <VL53L0X_RdDWord+0x74>)
 8008dda:	68f8      	ldr	r0, [r7, #12]
 8008ddc:	f7ff ff03 	bl	8008be6 <_I2CRead>
 8008de0:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d002      	beq.n	8008dee <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008de8:	23ec      	movs	r3, #236	; 0xec
 8008dea:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008dec:	e00f      	b.n	8008e0e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 8008dee:	4b0b      	ldr	r3, [pc, #44]	; (8008e1c <VL53L0X_RdDWord+0x74>)
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	061a      	lsls	r2, r3, #24
 8008df4:	4b09      	ldr	r3, [pc, #36]	; (8008e1c <VL53L0X_RdDWord+0x74>)
 8008df6:	785b      	ldrb	r3, [r3, #1]
 8008df8:	041b      	lsls	r3, r3, #16
 8008dfa:	441a      	add	r2, r3
 8008dfc:	4b07      	ldr	r3, [pc, #28]	; (8008e1c <VL53L0X_RdDWord+0x74>)
 8008dfe:	789b      	ldrb	r3, [r3, #2]
 8008e00:	021b      	lsls	r3, r3, #8
 8008e02:	4413      	add	r3, r2
 8008e04:	4a05      	ldr	r2, [pc, #20]	; (8008e1c <VL53L0X_RdDWord+0x74>)
 8008e06:	78d2      	ldrb	r2, [r2, #3]
 8008e08:	441a      	add	r2, r3
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	601a      	str	r2, [r3, #0]

done:
    return Status;
 8008e0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3718      	adds	r7, #24
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	200036fc 	.word	0x200036fc

08008e20 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b084      	sub	sp, #16
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	460b      	mov	r3, r1
 8008e2a:	70fb      	strb	r3, [r7, #3]
 8008e2c:	4613      	mov	r3, r2
 8008e2e:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e30:	2300      	movs	r3, #0
 8008e32:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8008e34:	4a0b      	ldr	r2, [pc, #44]	; (8008e64 <VL53L0X_WrByte+0x44>)
 8008e36:	78fb      	ldrb	r3, [r7, #3]
 8008e38:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 8008e3a:	4a0a      	ldr	r2, [pc, #40]	; (8008e64 <VL53L0X_WrByte+0x44>)
 8008e3c:	78bb      	ldrb	r3, [r7, #2]
 8008e3e:	7053      	strb	r3, [r2, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8008e40:	2202      	movs	r2, #2
 8008e42:	4908      	ldr	r1, [pc, #32]	; (8008e64 <VL53L0X_WrByte+0x44>)
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f7ff feaf 	bl	8008ba8 <_I2CWrite>
 8008e4a:	60b8      	str	r0, [r7, #8]
    
    if (status_int != 0) {
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d001      	beq.n	8008e56 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008e52:	23ec      	movs	r3, #236	; 0xec
 8008e54:	73fb      	strb	r3, [r7, #15]
    }
    
    return Status;
 8008e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3710      	adds	r7, #16
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	200036fc 	.word	0x200036fc

08008e68 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	460b      	mov	r3, r1
 8008e72:	70fb      	strb	r3, [r7, #3]
 8008e74:	4613      	mov	r3, r2
 8008e76:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8008e7c:	4a0e      	ldr	r2, [pc, #56]	; (8008eb8 <VL53L0X_WrWord+0x50>)
 8008e7e:	78fb      	ldrb	r3, [r7, #3]
 8008e80:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 8008e82:	883b      	ldrh	r3, [r7, #0]
 8008e84:	0a1b      	lsrs	r3, r3, #8
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	b2da      	uxtb	r2, r3
 8008e8a:	4b0b      	ldr	r3, [pc, #44]	; (8008eb8 <VL53L0X_WrWord+0x50>)
 8008e8c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 8008e8e:	883b      	ldrh	r3, [r7, #0]
 8008e90:	b2da      	uxtb	r2, r3
 8008e92:	4b09      	ldr	r3, [pc, #36]	; (8008eb8 <VL53L0X_WrWord+0x50>)
 8008e94:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8008e96:	2203      	movs	r2, #3
 8008e98:	4907      	ldr	r1, [pc, #28]	; (8008eb8 <VL53L0X_WrWord+0x50>)
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f7ff fe84 	bl	8008ba8 <_I2CWrite>
 8008ea0:	60b8      	str	r0, [r7, #8]
    
    if (status_int != 0) {
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d001      	beq.n	8008eac <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008ea8:	23ec      	movs	r3, #236	; 0xec
 8008eaa:	73fb      	strb	r3, [r7, #15]
    }
    
    return Status;
 8008eac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3710      	adds	r7, #16
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}
 8008eb8:	200036fc 	.word	0x200036fc

08008ebc <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	4608      	mov	r0, r1
 8008ec6:	4611      	mov	r1, r2
 8008ec8:	461a      	mov	r2, r3
 8008eca:	4603      	mov	r3, r0
 8008ecc:	70fb      	strb	r3, [r7, #3]
 8008ece:	460b      	mov	r3, r1
 8008ed0:	70bb      	strb	r3, [r7, #2]
 8008ed2:	4613      	mov	r3, r2
 8008ed4:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8008eda:	f107 020e 	add.w	r2, r7, #14
 8008ede:	78fb      	ldrb	r3, [r7, #3]
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f7ff fea1 	bl	8008c2a <VL53L0X_RdByte>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	73fb      	strb	r3, [r7, #15]
    
    if (Status) {
 8008eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d110      	bne.n	8008f16 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    
    data = (data & AndData) | OrData;
 8008ef4:	7bba      	ldrb	r2, [r7, #14]
 8008ef6:	78bb      	ldrb	r3, [r7, #2]
 8008ef8:	4013      	ands	r3, r2
 8008efa:	b2da      	uxtb	r2, r3
 8008efc:	787b      	ldrb	r3, [r7, #1]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8008f04:	7bba      	ldrb	r2, [r7, #14]
 8008f06:	78fb      	ldrb	r3, [r7, #3]
 8008f08:	4619      	mov	r1, r3
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f7ff ff88 	bl	8008e20 <VL53L0X_WrByte>
 8008f10:	4603      	mov	r3, r0
 8008f12:	73fb      	strb	r3, [r7, #15]
 8008f14:	e000      	b.n	8008f18 <VL53L0X_UpdateByte+0x5c>
        goto done;
 8008f16:	bf00      	nop
done:
    return Status;
 8008f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3710      	adds	r7, #16
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <VL53L0X_PollingDelay>:
    }

    return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b084      	sub	sp, #16
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 8008f30:	2002      	movs	r0, #2
 8008f32:	f000 ffb5 	bl	8009ea0 <HAL_Delay>
    return status;
 8008f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
	...

08008f44 <SetupSingleShot>:

/**
 *  Setup all detected sensors for single shot mode and setup ranging configuration
 */
void SetupSingleShot(VL53L0X_Dev_t Dev)
{
 8008f44:	b084      	sub	sp, #16
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b088      	sub	sp, #32
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8008f50:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  int status;
  uint8_t VhvSettings;
  uint8_t PhaseCal;
  uint32_t refSpadCount;
	uint8_t isApertureSpads;
	FixPoint1616_t signalLimit = (FixPoint1616_t)(0.25*65536);
 8008f54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008f58:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
 8008f5a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8008f5e:	61bb      	str	r3, [r7, #24]
	uint32_t timingBudget = 33000;
 8008f60:	f248 03e8 	movw	r3, #33000	; 0x80e8
 8008f64:	617b      	str	r3, [r7, #20]
	uint8_t preRangeVcselPeriod = 14;
 8008f66:	230e      	movs	r3, #14
 8008f68:	74fb      	strb	r3, [r7, #19]
	uint8_t finalRangeVcselPeriod = 10;
 8008f6a:	230a      	movs	r3, #10
 8008f6c:	74bb      	strb	r3, [r7, #18]

                          
  if( Dev.Present){
 8008f6e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f000 80ac 	beq.w	80090d0 <SetupSingleShot+0x18c>
    status=VL53L0X_StaticInit(&Dev);
 8008f78:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8008f7c:	f7fb f8ba 	bl	80040f4 <VL53L0X_StaticInit>
 8008f80:	4603      	mov	r3, r0
 8008f82:	60fb      	str	r3, [r7, #12]
    if( status ){
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d002      	beq.n	8008f90 <SetupSingleShot+0x4c>
      printf("VL53L0X_StaticInit failed\n");
 8008f8a:	4855      	ldr	r0, [pc, #340]	; (80090e0 <SetupSingleShot+0x19c>)
 8008f8c:	f00a f832 	bl	8012ff4 <puts>
    }
    
    
    status = VL53L0X_PerformRefCalibration(&Dev, &VhvSettings, &PhaseCal);
 8008f90:	f107 020a 	add.w	r2, r7, #10
 8008f94:	f107 030b 	add.w	r3, r7, #11
 8008f98:	4619      	mov	r1, r3
 8008f9a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8008f9e:	f7fb ff99 	bl	8004ed4 <VL53L0X_PerformRefCalibration>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	60fb      	str	r3, [r7, #12]
    if( status ){
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <SetupSingleShot+0x6e>
      printf("VL53L0X_PerformRefCalibration failed\n");
 8008fac:	484d      	ldr	r0, [pc, #308]	; (80090e4 <SetupSingleShot+0x1a0>)
 8008fae:	f00a f821 	bl	8012ff4 <puts>
    }
    
    status = VL53L0X_PerformRefSpadManagement(&Dev, &refSpadCount, &isApertureSpads);
 8008fb2:	1cfa      	adds	r2, r7, #3
 8008fb4:	1d3b      	adds	r3, r7, #4
 8008fb6:	4619      	mov	r1, r3
 8008fb8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8008fbc:	f7fc fbe2 	bl	8005784 <VL53L0X_PerformRefSpadManagement>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	60fb      	str	r3, [r7, #12]
    if( status ){
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d002      	beq.n	8008fd0 <SetupSingleShot+0x8c>
      printf("VL53L0X_PerformRefSpadManagement failed\n");
 8008fca:	4847      	ldr	r0, [pc, #284]	; (80090e8 <SetupSingleShot+0x1a4>)
 8008fcc:	f00a f812 	bl	8012ff4 <puts>
    }
    
    status = VL53L0X_SetDeviceMode(&Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING); // Setup in single ranging mode
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8008fd6:	f7fb fa9f 	bl	8004518 <VL53L0X_SetDeviceMode>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	60fb      	str	r3, [r7, #12]
    if( status ){
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d002      	beq.n	8008fea <SetupSingleShot+0xa6>
      printf("VL53L0X_SetDeviceMode failed\n");
 8008fe4:	4841      	ldr	r0, [pc, #260]	; (80090ec <SetupSingleShot+0x1a8>)
 8008fe6:	f00a f805 	bl	8012ff4 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(&Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); // Enable Sigma limit
 8008fea:	2201      	movs	r2, #1
 8008fec:	2100      	movs	r1, #0
 8008fee:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8008ff2:	f7fb fd69 	bl	8004ac8 <VL53L0X_SetLimitCheckEnable>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	60fb      	str	r3, [r7, #12]
    if( status ){
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d002      	beq.n	8009006 <SetupSingleShot+0xc2>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 8009000:	483b      	ldr	r0, [pc, #236]	; (80090f0 <SetupSingleShot+0x1ac>)
 8009002:	f009 fff7 	bl	8012ff4 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(&Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); // Enable Signa limit
 8009006:	2201      	movs	r2, #1
 8009008:	2101      	movs	r1, #1
 800900a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800900e:	f7fb fd5b 	bl	8004ac8 <VL53L0X_SetLimitCheckEnable>
 8009012:	4603      	mov	r3, r0
 8009014:	60fb      	str	r3, [r7, #12]
    if( status ){
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d002      	beq.n	8009022 <SetupSingleShot+0xde>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800901c:	4834      	ldr	r0, [pc, #208]	; (80090f0 <SetupSingleShot+0x1ac>)
 800901e:	f009 ffe9 	bl	8012ff4 <puts>
    }
    
    /* Ranging configuration */
    signalLimit = (FixPoint1616_t)(0.1*65536);
 8009022:	f641 1399 	movw	r3, #6553	; 0x1999
 8009026:	61fb      	str	r3, [r7, #28]
    sigmaLimit = (FixPoint1616_t)(60*65536);
 8009028:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800902c:	61bb      	str	r3, [r7, #24]
    timingBudget = 33000;
 800902e:	f248 03e8 	movw	r3, #33000	; 0x80e8
 8009032:	617b      	str	r3, [r7, #20]
    preRangeVcselPeriod = 18;
 8009034:	2312      	movs	r3, #18
 8009036:	74fb      	strb	r3, [r7, #19]
    finalRangeVcselPeriod = 14;
 8009038:	230e      	movs	r3, #14
 800903a:	74bb      	strb	r3, [r7, #18]
    
    status = VL53L0X_SetLimitCheckValue(&Dev,  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 800903c:	69fa      	ldr	r2, [r7, #28]
 800903e:	2101      	movs	r1, #1
 8009040:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8009044:	f7fb fdf0 	bl	8004c28 <VL53L0X_SetLimitCheckValue>
 8009048:	4603      	mov	r3, r0
 800904a:	60fb      	str	r3, [r7, #12]
    
    if( status ){
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d002      	beq.n	8009058 <SetupSingleShot+0x114>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 8009052:	4828      	ldr	r0, [pc, #160]	; (80090f4 <SetupSingleShot+0x1b0>)
 8009054:	f009 ffce 	bl	8012ff4 <puts>
    }
    
    status = VL53L0X_SetLimitCheckValue(&Dev,  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 8009058:	69ba      	ldr	r2, [r7, #24]
 800905a:	2100      	movs	r1, #0
 800905c:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8009060:	f7fb fde2 	bl	8004c28 <VL53L0X_SetLimitCheckValue>
 8009064:	4603      	mov	r3, r0
 8009066:	60fb      	str	r3, [r7, #12]
    if( status ){
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d002      	beq.n	8009074 <SetupSingleShot+0x130>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800906e:	4821      	ldr	r0, [pc, #132]	; (80090f4 <SetupSingleShot+0x1b0>)
 8009070:	f009 ffc0 	bl	8012ff4 <puts>
    }
    
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&Dev,  timingBudget);
 8009074:	6979      	ldr	r1, [r7, #20]
 8009076:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800907a:	f7fb fac7 	bl	800460c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800907e:	4603      	mov	r3, r0
 8009080:	60fb      	str	r3, [r7, #12]
    if( status ){
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d002      	beq.n	800908e <SetupSingleShot+0x14a>
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
 8009088:	481b      	ldr	r0, [pc, #108]	; (80090f8 <SetupSingleShot+0x1b4>)
 800908a:	f009 ffb3 	bl	8012ff4 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(&Dev,  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 800908e:	7cfb      	ldrb	r3, [r7, #19]
 8009090:	461a      	mov	r2, r3
 8009092:	2100      	movs	r1, #0
 8009094:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8009098:	f7fb fade 	bl	8004658 <VL53L0X_SetVcselPulsePeriod>
 800909c:	4603      	mov	r3, r0
 800909e:	60fb      	str	r3, [r7, #12]
    if( status ){
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d002      	beq.n	80090ac <SetupSingleShot+0x168>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 80090a6:	4815      	ldr	r0, [pc, #84]	; (80090fc <SetupSingleShot+0x1b8>)
 80090a8:	f009 ffa4 	bl	8012ff4 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(&Dev,  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 80090ac:	7cbb      	ldrb	r3, [r7, #18]
 80090ae:	461a      	mov	r2, r3
 80090b0:	2101      	movs	r1, #1
 80090b2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80090b6:	f7fb facf 	bl	8004658 <VL53L0X_SetVcselPulsePeriod>
 80090ba:	4603      	mov	r3, r0
 80090bc:	60fb      	str	r3, [r7, #12]
    if( status ){
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d002      	beq.n	80090ca <SetupSingleShot+0x186>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 80090c4:	480d      	ldr	r0, [pc, #52]	; (80090fc <SetupSingleShot+0x1b8>)
 80090c6:	f009 ff95 	bl	8012ff4 <puts>
    }
    
    Dev.LeakyFirst=1;
 80090ca:	2301      	movs	r3, #1
 80090cc:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
  }
}
 80090d0:	bf00      	nop
 80090d2:	3720      	adds	r7, #32
 80090d4:	46bd      	mov	sp, r7
 80090d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80090da:	b004      	add	sp, #16
 80090dc:	4770      	bx	lr
 80090de:	bf00      	nop
 80090e0:	08016514 	.word	0x08016514
 80090e4:	08016530 	.word	0x08016530
 80090e8:	08016558 	.word	0x08016558
 80090ec:	08016580 	.word	0x08016580
 80090f0:	080165a0 	.word	0x080165a0
 80090f4:	080165c4 	.word	0x080165c4
 80090f8:	080165e8 	.word	0x080165e8
 80090fc:	08016620 	.word	0x08016620

08009100 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800910a:	4b0d      	ldr	r3, [pc, #52]	; (8009140 <WIFI_Init+0x40>)
 800910c:	9301      	str	r3, [sp, #4]
 800910e:	4b0d      	ldr	r3, [pc, #52]	; (8009144 <WIFI_Init+0x44>)
 8009110:	9300      	str	r3, [sp, #0]
 8009112:	4b0d      	ldr	r3, [pc, #52]	; (8009148 <WIFI_Init+0x48>)
 8009114:	4a0d      	ldr	r2, [pc, #52]	; (800914c <WIFI_Init+0x4c>)
 8009116:	490e      	ldr	r1, [pc, #56]	; (8009150 <WIFI_Init+0x50>)
 8009118:	480e      	ldr	r0, [pc, #56]	; (8009154 <WIFI_Init+0x54>)
 800911a:	f7f8 faa3 	bl	8001664 <ES_WIFI_RegisterBusIO>
 800911e:	4603      	mov	r3, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d107      	bne.n	8009134 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8009124:	480b      	ldr	r0, [pc, #44]	; (8009154 <WIFI_Init+0x54>)
 8009126:	f7f8 fa6f 	bl	8001608 <ES_WIFI_Init>
 800912a:	4603      	mov	r3, r0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d101      	bne.n	8009134 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8009130:	2300      	movs	r3, #0
 8009132:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8009134:	79fb      	ldrb	r3, [r7, #7]
}
 8009136:	4618      	mov	r0, r3
 8009138:	3708      	adds	r7, #8
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	080021bd 	.word	0x080021bd
 8009144:	080022b1 	.word	0x080022b1
 8009148:	0800238d 	.word	0x0800238d
 800914c:	080020a5 	.word	0x080020a5
 8009150:	08001f09 	.word	0x08001f09
 8009154:	2000373c 	.word	0x2000373c

08009158 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	4613      	mov	r3, r2
 8009164:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009166:	2301      	movs	r3, #1
 8009168:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 800916a:	79fb      	ldrb	r3, [r7, #7]
 800916c:	68ba      	ldr	r2, [r7, #8]
 800916e:	68f9      	ldr	r1, [r7, #12]
 8009170:	4809      	ldr	r0, [pc, #36]	; (8009198 <WIFI_Connect+0x40>)
 8009172:	f7f8 faab 	bl	80016cc <ES_WIFI_Connect>
 8009176:	4603      	mov	r3, r0
 8009178:	2b00      	cmp	r3, #0
 800917a:	d107      	bne.n	800918c <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 800917c:	4806      	ldr	r0, [pc, #24]	; (8009198 <WIFI_Connect+0x40>)
 800917e:	f7f8 fb47 	bl	8001810 <ES_WIFI_GetNetworkSettings>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d101      	bne.n	800918c <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8009188:	2300      	movs	r3, #0
 800918a:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 800918c:	7dfb      	ldrb	r3, [r7, #23]
}
 800918e:	4618      	mov	r0, r3
 8009190:	3718      	adds	r7, #24
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}
 8009196:	bf00      	nop
 8009198:	2000373c 	.word	0x2000373c

0800919c <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b084      	sub	sp, #16
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80091a4:	2301      	movs	r3, #1
 80091a6:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 80091a8:	6879      	ldr	r1, [r7, #4]
 80091aa:	4806      	ldr	r0, [pc, #24]	; (80091c4 <WIFI_GetMAC_Address+0x28>)
 80091ac:	f7f8 fb5a 	bl	8001864 <ES_WIFI_GetMACAddress>
 80091b0:	4603      	mov	r3, r0
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d101      	bne.n	80091ba <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 80091b6:	2300      	movs	r3, #0
 80091b8:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80091ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3710      	adds	r7, #16
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}
 80091c4:	2000373c 	.word	0x2000373c

080091c8 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80091d0:	2301      	movs	r3, #1
 80091d2:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 80091d4:	4809      	ldr	r0, [pc, #36]	; (80091fc <WIFI_GetIP_Address+0x34>)
 80091d6:	f7f8 faef 	bl	80017b8 <ES_WIFI_IsConnected>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d107      	bne.n	80091f0 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 80091e0:	4b06      	ldr	r3, [pc, #24]	; (80091fc <WIFI_GetIP_Address+0x34>)
 80091e2:	f8d3 30d5 	ldr.w	r3, [r3, #213]	; 0xd5
 80091e6:	461a      	mov	r2, r3
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 80091ec:	2300      	movs	r3, #0
 80091ee:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80091f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3710      	adds	r7, #16
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}
 80091fa:	bf00      	nop
 80091fc:	2000373c 	.word	0x2000373c

08009200 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b08a      	sub	sp, #40	; 0x28
 8009204:	af00      	add	r7, sp, #0
 8009206:	60f8      	str	r0, [r7, #12]
 8009208:	607a      	str	r2, [r7, #4]
 800920a:	603b      	str	r3, [r7, #0]
 800920c:	460b      	mov	r3, r1
 800920e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009210:	2301      	movs	r3, #1
 8009212:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	b2db      	uxtb	r3, r3
 800921a:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 800921c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800921e:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8009220:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009222:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8009224:	7afb      	ldrb	r3, [r7, #11]
 8009226:	2b00      	cmp	r3, #0
 8009228:	bf14      	ite	ne
 800922a:	2301      	movne	r3, #1
 800922c:	2300      	moveq	r3, #0
 800922e:	b2db      	uxtb	r3, r3
 8009230:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	781b      	ldrb	r3, [r3, #0]
 8009236:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	785b      	ldrb	r3, [r3, #1]
 800923c:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	789b      	ldrb	r3, [r3, #2]
 8009242:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	78db      	ldrb	r3, [r3, #3]
 8009248:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800924a:	f107 0310 	add.w	r3, r7, #16
 800924e:	4619      	mov	r1, r3
 8009250:	4807      	ldr	r0, [pc, #28]	; (8009270 <WIFI_OpenClientConnection+0x70>)
 8009252:	f7f8 fb37 	bl	80018c4 <ES_WIFI_StartClientConnection>
 8009256:	4603      	mov	r3, r0
 8009258:	2b00      	cmp	r3, #0
 800925a:	d102      	bne.n	8009262 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 800925c:	2300      	movs	r3, #0
 800925e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8009262:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009266:	4618      	mov	r0, r3
 8009268:	3728      	adds	r7, #40	; 0x28
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	2000373c 	.word	0x2000373c

08009274 <WIFI_SendData>:
  * @param  SentDatalen : (OUT) length actually sent
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen, uint32_t Timeout)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b088      	sub	sp, #32
 8009278:	af02      	add	r7, sp, #8
 800927a:	60b9      	str	r1, [r7, #8]
 800927c:	607b      	str	r3, [r7, #4]
 800927e:	4603      	mov	r3, r0
 8009280:	73fb      	strb	r3, [r7, #15]
 8009282:	4613      	mov	r3, r2
 8009284:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8009286:	2301      	movs	r3, #1
 8009288:	75fb      	strb	r3, [r7, #23]

    if(ES_WIFI_SendData(&EsWifiObj, socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 800928a:	89ba      	ldrh	r2, [r7, #12]
 800928c:	7bf9      	ldrb	r1, [r7, #15]
 800928e:	6a3b      	ldr	r3, [r7, #32]
 8009290:	9301      	str	r3, [sp, #4]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	9300      	str	r3, [sp, #0]
 8009296:	4613      	mov	r3, r2
 8009298:	68ba      	ldr	r2, [r7, #8]
 800929a:	4806      	ldr	r0, [pc, #24]	; (80092b4 <WIFI_SendData+0x40>)
 800929c:	f7f8 fbfe 	bl	8001a9c <ES_WIFI_SendData>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d101      	bne.n	80092aa <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 80092a6:	2300      	movs	r3, #0
 80092a8:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 80092aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3718      	adds	r7, #24
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}
 80092b4:	2000373c 	.word	0x2000373c

080092b8 <WIFI_ReceiveData>:
  * @param  RcvDatalen : (OUT) length of the data actually received
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint8_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen, uint32_t Timeout)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b088      	sub	sp, #32
 80092bc:	af02      	add	r7, sp, #8
 80092be:	60b9      	str	r1, [r7, #8]
 80092c0:	607b      	str	r3, [r7, #4]
 80092c2:	4603      	mov	r3, r0
 80092c4:	73fb      	strb	r3, [r7, #15]
 80092c6:	4613      	mov	r3, r2
 80092c8:	81bb      	strh	r3, [r7, #12]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80092ca:	2301      	movs	r3, #1
 80092cc:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 80092ce:	89ba      	ldrh	r2, [r7, #12]
 80092d0:	7bf9      	ldrb	r1, [r7, #15]
 80092d2:	6a3b      	ldr	r3, [r7, #32]
 80092d4:	9301      	str	r3, [sp, #4]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	9300      	str	r3, [sp, #0]
 80092da:	4613      	mov	r3, r2
 80092dc:	68ba      	ldr	r2, [r7, #8]
 80092de:	4806      	ldr	r0, [pc, #24]	; (80092f8 <WIFI_ReceiveData+0x40>)
 80092e0:	f7f8 fc98 	bl	8001c14 <ES_WIFI_ReceiveData>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d101      	bne.n	80092ee <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 80092ea:	2300      	movs	r3, #0
 80092ec:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 80092ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3718      	adds	r7, #24
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	2000373c 	.word	0x2000373c

080092fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80092fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009334 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009300:	f7fa fd92 	bl	8003e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8009304:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8009306:	e003      	b.n	8009310 <LoopCopyDataInit>

08009308 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8009308:	4b0b      	ldr	r3, [pc, #44]	; (8009338 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800930a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800930c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800930e:	3104      	adds	r1, #4

08009310 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8009310:	480a      	ldr	r0, [pc, #40]	; (800933c <LoopForever+0xa>)
	ldr	r3, =_edata
 8009312:	4b0b      	ldr	r3, [pc, #44]	; (8009340 <LoopForever+0xe>)
	adds	r2, r0, r1
 8009314:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8009316:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8009318:	d3f6      	bcc.n	8009308 <CopyDataInit>
	ldr	r2, =_sbss
 800931a:	4a0a      	ldr	r2, [pc, #40]	; (8009344 <LoopForever+0x12>)
	b	LoopFillZerobss
 800931c:	e002      	b.n	8009324 <LoopFillZerobss>

0800931e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800931e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8009320:	f842 3b04 	str.w	r3, [r2], #4

08009324 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8009324:	4b08      	ldr	r3, [pc, #32]	; (8009348 <LoopForever+0x16>)
	cmp	r2, r3
 8009326:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8009328:	d3f9      	bcc.n	800931e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800932a:	f009 fda9 	bl	8012e80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800932e:	f7f9 f8f7 	bl	8002520 <main>

08009332 <LoopForever>:

LoopForever:
    b LoopForever
 8009332:	e7fe      	b.n	8009332 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8009334:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8009338:	08016930 	.word	0x08016930
	ldr	r0, =_sdata
 800933c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8009340:	20000668 	.word	0x20000668
	ldr	r2, =_sbss
 8009344:	20000668 	.word	0x20000668
	ldr	r3, = _ebss
 8009348:	20004150 	.word	0x20004150

0800934c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800934c:	e7fe      	b.n	800934c <ADC1_2_IRQHandler>
	...

08009350 <BSP_LED_Init>:
  * @param  Led  LED to be initialized.
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b088      	sub	sp, #32
 8009354:	af00      	add	r7, sp, #0
 8009356:	4603      	mov	r3, r0
 8009358:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  LEDx_GPIO_CLK_ENABLE(Led);
 800935a:	79fb      	ldrb	r3, [r7, #7]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d10b      	bne.n	8009378 <BSP_LED_Init+0x28>
 8009360:	4b11      	ldr	r3, [pc, #68]	; (80093a8 <BSP_LED_Init+0x58>)
 8009362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009364:	4a10      	ldr	r2, [pc, #64]	; (80093a8 <BSP_LED_Init+0x58>)
 8009366:	f043 0302 	orr.w	r3, r3, #2
 800936a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800936c:	4b0e      	ldr	r3, [pc, #56]	; (80093a8 <BSP_LED_Init+0x58>)
 800936e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009370:	f003 0302 	and.w	r3, r3, #2
 8009374:	60bb      	str	r3, [r7, #8]
 8009376:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8009378:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800937c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800937e:	2301      	movs	r3, #1
 8009380:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8009382:	2300      	movs	r3, #0
 8009384:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8009386:	2302      	movs	r3, #2
 8009388:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 800938a:	79fb      	ldrb	r3, [r7, #7]
 800938c:	4a07      	ldr	r2, [pc, #28]	; (80093ac <BSP_LED_Init+0x5c>)
 800938e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009392:	f107 020c 	add.w	r2, r7, #12
 8009396:	4611      	mov	r1, r2
 8009398:	4618      	mov	r0, r3
 800939a:	f001 f803 	bl	800a3a4 <HAL_GPIO_Init>
}
 800939e:	bf00      	nop
 80093a0:	3720      	adds	r7, #32
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}
 80093a6:	bf00      	nop
 80093a8:	40021000 	.word	0x40021000
 80093ac:	2000044c 	.word	0x2000044c

080093b0 <BSP_LED_On>:
  * @param  Led  LED to be set on
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	4603      	mov	r3, r0
 80093b8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80093ba:	79fb      	ldrb	r3, [r7, #7]
 80093bc:	4a06      	ldr	r2, [pc, #24]	; (80093d8 <BSP_LED_On+0x28>)
 80093be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80093c6:	b291      	uxth	r1, r2
 80093c8:	2201      	movs	r2, #1
 80093ca:	4618      	mov	r0, r3
 80093cc:	f001 fa9e 	bl	800a90c <HAL_GPIO_WritePin>
}
 80093d0:	bf00      	nop
 80093d2:	3708      	adds	r7, #8
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}
 80093d8:	2000044c 	.word	0x2000044c

080093dc <BSP_PB_Init>:
  *                      @arg  BUTTON_MODE_GPIO  Button will be used as simple IO
  *                      @arg  BUTTON_MODE_EXTI  Button will be connected to EXTI line
  *                                              with interrupt generation capability
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b088      	sub	sp, #32
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	4603      	mov	r3, r0
 80093e4:	460a      	mov	r2, r1
 80093e6:	71fb      	strb	r3, [r7, #7]
 80093e8:	4613      	mov	r3, r2
 80093ea:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable the BUTTON clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80093ec:	4b23      	ldr	r3, [pc, #140]	; (800947c <BSP_PB_Init+0xa0>)
 80093ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093f0:	4a22      	ldr	r2, [pc, #136]	; (800947c <BSP_PB_Init+0xa0>)
 80093f2:	f043 0304 	orr.w	r3, r3, #4
 80093f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80093f8:	4b20      	ldr	r3, [pc, #128]	; (800947c <BSP_PB_Init+0xa0>)
 80093fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80093fc:	f003 0304 	and.w	r3, r3, #4
 8009400:	60bb      	str	r3, [r7, #8]
 8009402:	68bb      	ldr	r3, [r7, #8]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8009404:	79bb      	ldrb	r3, [r7, #6]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d112      	bne.n	8009430 <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 800940a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800940e:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8009410:	2300      	movs	r3, #0
 8009412:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLUP;
 8009414:	2301      	movs	r3, #1
 8009416:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8009418:	2302      	movs	r3, #2
 800941a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800941c:	79fb      	ldrb	r3, [r7, #7]
 800941e:	4a18      	ldr	r2, [pc, #96]	; (8009480 <BSP_PB_Init+0xa4>)
 8009420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009424:	f107 020c 	add.w	r2, r7, #12
 8009428:	4611      	mov	r1, r2
 800942a:	4618      	mov	r0, r3
 800942c:	f000 ffba 	bl	800a3a4 <HAL_GPIO_Init>
  }

  if(ButtonMode == BUTTON_MODE_EXTI)
 8009430:	79bb      	ldrb	r3, [r7, #6]
 8009432:	2b01      	cmp	r3, #1
 8009434:	d11e      	bne.n	8009474 <BSP_PB_Init+0x98>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8009436:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800943a:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLUP;
 800943c:	2301      	movs	r3, #1
 800943e:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009440:	2303      	movs	r3, #3
 8009442:	61bb      	str	r3, [r7, #24]

    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8009444:	4b0f      	ldr	r3, [pc, #60]	; (8009484 <BSP_PB_Init+0xa8>)
 8009446:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8009448:	79fb      	ldrb	r3, [r7, #7]
 800944a:	4a0d      	ldr	r2, [pc, #52]	; (8009480 <BSP_PB_Init+0xa4>)
 800944c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009450:	f107 020c 	add.w	r2, r7, #12
 8009454:	4611      	mov	r1, r2
 8009456:	4618      	mov	r0, r3
 8009458:	f000 ffa4 	bl	800a3a4 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800945c:	2328      	movs	r3, #40	; 0x28
 800945e:	b25b      	sxtb	r3, r3
 8009460:	2200      	movs	r2, #0
 8009462:	210f      	movs	r1, #15
 8009464:	4618      	mov	r0, r3
 8009466:	f000 fe18 	bl	800a09a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800946a:	2328      	movs	r3, #40	; 0x28
 800946c:	b25b      	sxtb	r3, r3
 800946e:	4618      	mov	r0, r3
 8009470:	f000 fe2f 	bl	800a0d2 <HAL_NVIC_EnableIRQ>
  }
}
 8009474:	bf00      	nop
 8009476:	3720      	adds	r7, #32
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}
 800947c:	40021000 	.word	0x40021000
 8009480:	20000450 	.word	0x20000450
 8009484:	10110000 	.word	0x10110000

08009488 <BSP_COM_Init>:
  *                @arg  COM1
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b08a      	sub	sp, #40	; 0x28
 800948c:	af00      	add	r7, sp, #0
 800948e:	4603      	mov	r3, r0
 8009490:	6039      	str	r1, [r7, #0]
 8009492:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8009494:	79fb      	ldrb	r3, [r7, #7]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d10b      	bne.n	80094b2 <BSP_COM_Init+0x2a>
 800949a:	4b2d      	ldr	r3, [pc, #180]	; (8009550 <BSP_COM_Init+0xc8>)
 800949c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800949e:	4a2c      	ldr	r2, [pc, #176]	; (8009550 <BSP_COM_Init+0xc8>)
 80094a0:	f043 0302 	orr.w	r3, r3, #2
 80094a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80094a6:	4b2a      	ldr	r3, [pc, #168]	; (8009550 <BSP_COM_Init+0xc8>)
 80094a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094aa:	f003 0302 	and.w	r3, r3, #2
 80094ae:	613b      	str	r3, [r7, #16]
 80094b0:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 80094b2:	79fb      	ldrb	r3, [r7, #7]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10b      	bne.n	80094d0 <BSP_COM_Init+0x48>
 80094b8:	4b25      	ldr	r3, [pc, #148]	; (8009550 <BSP_COM_Init+0xc8>)
 80094ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094bc:	4a24      	ldr	r2, [pc, #144]	; (8009550 <BSP_COM_Init+0xc8>)
 80094be:	f043 0302 	orr.w	r3, r3, #2
 80094c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80094c4:	4b22      	ldr	r3, [pc, #136]	; (8009550 <BSP_COM_Init+0xc8>)
 80094c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094c8:	f003 0302 	and.w	r3, r3, #2
 80094cc:	60fb      	str	r3, [r7, #12]
 80094ce:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 80094d0:	79fb      	ldrb	r3, [r7, #7]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d10b      	bne.n	80094ee <BSP_COM_Init+0x66>
 80094d6:	4b1e      	ldr	r3, [pc, #120]	; (8009550 <BSP_COM_Init+0xc8>)
 80094d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094da:	4a1d      	ldr	r2, [pc, #116]	; (8009550 <BSP_COM_Init+0xc8>)
 80094dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80094e0:	6613      	str	r3, [r2, #96]	; 0x60
 80094e2:	4b1b      	ldr	r3, [pc, #108]	; (8009550 <BSP_COM_Init+0xc8>)
 80094e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094ea:	60bb      	str	r3, [r7, #8]
 80094ec:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 80094ee:	2340      	movs	r3, #64	; 0x40
 80094f0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80094f2:	2302      	movs	r3, #2
 80094f4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80094f6:	2302      	movs	r3, #2
 80094f8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80094fa:	2300      	movs	r3, #0
 80094fc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 80094fe:	2307      	movs	r3, #7
 8009500:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8009502:	79fb      	ldrb	r3, [r7, #7]
 8009504:	4a13      	ldr	r2, [pc, #76]	; (8009554 <BSP_COM_Init+0xcc>)
 8009506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800950a:	f107 0214 	add.w	r2, r7, #20
 800950e:	4611      	mov	r1, r2
 8009510:	4618      	mov	r0, r3
 8009512:	f000 ff47 	bl	800a3a4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 8009516:	2380      	movs	r3, #128	; 0x80
 8009518:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800951a:	2302      	movs	r3, #2
 800951c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 800951e:	2307      	movs	r3, #7
 8009520:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 8009522:	79fb      	ldrb	r3, [r7, #7]
 8009524:	4a0c      	ldr	r2, [pc, #48]	; (8009558 <BSP_COM_Init+0xd0>)
 8009526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800952a:	f107 0214 	add.w	r2, r7, #20
 800952e:	4611      	mov	r1, r2
 8009530:	4618      	mov	r0, r3
 8009532:	f000 ff37 	bl	800a3a4 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 8009536:	79fb      	ldrb	r3, [r7, #7]
 8009538:	4a08      	ldr	r2, [pc, #32]	; (800955c <BSP_COM_Init+0xd4>)
 800953a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 8009542:	6838      	ldr	r0, [r7, #0]
 8009544:	f005 fa7d 	bl	800ea42 <HAL_UART_Init>
}
 8009548:	bf00      	nop
 800954a:	3728      	adds	r7, #40	; 0x28
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}
 8009550:	40021000 	.word	0x40021000
 8009554:	20000458 	.word	0x20000458
 8009558:	2000045c 	.word	0x2000045c
 800955c:	20000454 	.word	0x20000454

08009560 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b08a      	sub	sp, #40	; 0x28
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8009568:	4b27      	ldr	r3, [pc, #156]	; (8009608 <I2Cx_MspInit+0xa8>)
 800956a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800956c:	4a26      	ldr	r2, [pc, #152]	; (8009608 <I2Cx_MspInit+0xa8>)
 800956e:	f043 0302 	orr.w	r3, r3, #2
 8009572:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009574:	4b24      	ldr	r3, [pc, #144]	; (8009608 <I2Cx_MspInit+0xa8>)
 8009576:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009578:	f003 0302 	and.w	r3, r3, #2
 800957c:	613b      	str	r3, [r7, #16]
 800957e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8009580:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009584:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8009586:	2312      	movs	r3, #18
 8009588:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800958a:	2301      	movs	r3, #1
 800958c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800958e:	2303      	movs	r3, #3
 8009590:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8009592:	2304      	movs	r3, #4
 8009594:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8009596:	f107 0314 	add.w	r3, r7, #20
 800959a:	4619      	mov	r1, r3
 800959c:	481b      	ldr	r0, [pc, #108]	; (800960c <I2Cx_MspInit+0xac>)
 800959e:	f000 ff01 	bl	800a3a4 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80095a2:	f107 0314 	add.w	r3, r7, #20
 80095a6:	4619      	mov	r1, r3
 80095a8:	4818      	ldr	r0, [pc, #96]	; (800960c <I2Cx_MspInit+0xac>)
 80095aa:	f000 fefb 	bl	800a3a4 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80095ae:	4b16      	ldr	r3, [pc, #88]	; (8009608 <I2Cx_MspInit+0xa8>)
 80095b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095b2:	4a15      	ldr	r2, [pc, #84]	; (8009608 <I2Cx_MspInit+0xa8>)
 80095b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80095b8:	6593      	str	r3, [r2, #88]	; 0x58
 80095ba:	4b13      	ldr	r3, [pc, #76]	; (8009608 <I2Cx_MspInit+0xa8>)
 80095bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095c2:	60fb      	str	r3, [r7, #12]
 80095c4:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80095c6:	4b10      	ldr	r3, [pc, #64]	; (8009608 <I2Cx_MspInit+0xa8>)
 80095c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ca:	4a0f      	ldr	r2, [pc, #60]	; (8009608 <I2Cx_MspInit+0xa8>)
 80095cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80095d0:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80095d2:	4b0d      	ldr	r3, [pc, #52]	; (8009608 <I2Cx_MspInit+0xa8>)
 80095d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d6:	4a0c      	ldr	r2, [pc, #48]	; (8009608 <I2Cx_MspInit+0xa8>)
 80095d8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80095dc:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80095de:	2200      	movs	r2, #0
 80095e0:	210f      	movs	r1, #15
 80095e2:	2021      	movs	r0, #33	; 0x21
 80095e4:	f000 fd59 	bl	800a09a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80095e8:	2021      	movs	r0, #33	; 0x21
 80095ea:	f000 fd72 	bl	800a0d2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80095ee:	2200      	movs	r2, #0
 80095f0:	210f      	movs	r1, #15
 80095f2:	2022      	movs	r0, #34	; 0x22
 80095f4:	f000 fd51 	bl	800a09a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80095f8:	2022      	movs	r0, #34	; 0x22
 80095fa:	f000 fd6a 	bl	800a0d2 <HAL_NVIC_EnableIRQ>
}
 80095fe:	bf00      	nop
 8009600:	3728      	adds	r7, #40	; 0x28
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	40021000 	.word	0x40021000
 800960c:	48000400 	.word	0x48000400

08009610 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	4a12      	ldr	r2, [pc, #72]	; (8009664 <I2Cx_Init+0x54>)
 800961c:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	4a11      	ldr	r2, [pc, #68]	; (8009668 <I2Cx_Init+0x58>)
 8009622:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2200      	movs	r2, #0
 8009628:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2201      	movs	r2, #1
 800962e:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2200      	movs	r2, #0
 8009634:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2200      	movs	r2, #0
 8009646:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f7ff ff89 	bl	8009560 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f001 f9a6 	bl	800a9a0 <HAL_I2C_Init>

  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);
 8009654:	2100      	movs	r1, #0
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f002 f900 	bl	800b85c <HAL_I2CEx_ConfigAnalogFilter>
}
 800965c:	bf00      	nop
 800965e:	3708      	adds	r7, #8
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}
 8009664:	40005800 	.word	0x40005800
 8009668:	00702681 	.word	0x00702681

0800966c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b08a      	sub	sp, #40	; 0x28
 8009670:	af04      	add	r7, sp, #16
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	4608      	mov	r0, r1
 8009676:	4611      	mov	r1, r2
 8009678:	461a      	mov	r2, r3
 800967a:	4603      	mov	r3, r0
 800967c:	72fb      	strb	r3, [r7, #11]
 800967e:	460b      	mov	r3, r1
 8009680:	813b      	strh	r3, [r7, #8]
 8009682:	4613      	mov	r3, r2
 8009684:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009686:	2300      	movs	r3, #0
 8009688:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800968a:	7afb      	ldrb	r3, [r7, #11]
 800968c:	b299      	uxth	r1, r3
 800968e:	88f8      	ldrh	r0, [r7, #6]
 8009690:	893a      	ldrh	r2, [r7, #8]
 8009692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009696:	9302      	str	r3, [sp, #8]
 8009698:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800969a:	9301      	str	r3, [sp, #4]
 800969c:	6a3b      	ldr	r3, [r7, #32]
 800969e:	9300      	str	r3, [sp, #0]
 80096a0:	4603      	mov	r3, r0
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f001 fd38 	bl	800b118 <HAL_I2C_Mem_Read>
 80096a8:	4603      	mov	r3, r0
 80096aa:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80096ac:	7dfb      	ldrb	r3, [r7, #23]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d004      	beq.n	80096bc <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 80096b2:	7afb      	ldrb	r3, [r7, #11]
 80096b4:	4619      	mov	r1, r3
 80096b6:	68f8      	ldr	r0, [r7, #12]
 80096b8:	f000 f832 	bl	8009720 <I2Cx_Error>
  }
  return status;
 80096bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80096be:	4618      	mov	r0, r3
 80096c0:	3718      	adds	r7, #24
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}

080096c6 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b08a      	sub	sp, #40	; 0x28
 80096ca:	af04      	add	r7, sp, #16
 80096cc:	60f8      	str	r0, [r7, #12]
 80096ce:	4608      	mov	r0, r1
 80096d0:	4611      	mov	r1, r2
 80096d2:	461a      	mov	r2, r3
 80096d4:	4603      	mov	r3, r0
 80096d6:	72fb      	strb	r3, [r7, #11]
 80096d8:	460b      	mov	r3, r1
 80096da:	813b      	strh	r3, [r7, #8]
 80096dc:	4613      	mov	r3, r2
 80096de:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80096e0:	2300      	movs	r3, #0
 80096e2:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80096e4:	7afb      	ldrb	r3, [r7, #11]
 80096e6:	b299      	uxth	r1, r3
 80096e8:	88f8      	ldrh	r0, [r7, #6]
 80096ea:	893a      	ldrh	r2, [r7, #8]
 80096ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80096f0:	9302      	str	r3, [sp, #8]
 80096f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80096f4:	9301      	str	r3, [sp, #4]
 80096f6:	6a3b      	ldr	r3, [r7, #32]
 80096f8:	9300      	str	r3, [sp, #0]
 80096fa:	4603      	mov	r3, r0
 80096fc:	68f8      	ldr	r0, [r7, #12]
 80096fe:	f001 fbf7 	bl	800aef0 <HAL_I2C_Mem_Write>
 8009702:	4603      	mov	r3, r0
 8009704:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8009706:	7dfb      	ldrb	r3, [r7, #23]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d004      	beq.n	8009716 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800970c:	7afb      	ldrb	r3, [r7, #11]
 800970e:	4619      	mov	r1, r3
 8009710:	68f8      	ldr	r0, [r7, #12]
 8009712:	f000 f805 	bl	8009720 <I2Cx_Error>
  }
  return status;
 8009716:	7dfb      	ldrb	r3, [r7, #23]
}
 8009718:	4618      	mov	r0, r3
 800971a:	3718      	adds	r7, #24
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	460b      	mov	r3, r1
 800972a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f001 f9c6 	bl	800aabe <HAL_I2C_DeInit>

  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f7ff ff6c 	bl	8009610 <I2Cx_Init>
}
 8009738:	bf00      	nop
 800973a:	3708      	adds	r7, #8
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8009744:	4802      	ldr	r0, [pc, #8]	; (8009750 <SENSOR_IO_Init+0x10>)
 8009746:	f7ff ff63 	bl	8009610 <I2Cx_Init>
}
 800974a:	bf00      	nop
 800974c:	bd80      	pop	{r7, pc}
 800974e:	bf00      	nop
 8009750:	200040bc 	.word	0x200040bc

08009754 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af02      	add	r7, sp, #8
 800975a:	4603      	mov	r3, r0
 800975c:	71fb      	strb	r3, [r7, #7]
 800975e:	460b      	mov	r3, r1
 8009760:	71bb      	strb	r3, [r7, #6]
 8009762:	4613      	mov	r3, r2
 8009764:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8009766:	79bb      	ldrb	r3, [r7, #6]
 8009768:	b29a      	uxth	r2, r3
 800976a:	79f9      	ldrb	r1, [r7, #7]
 800976c:	2301      	movs	r3, #1
 800976e:	9301      	str	r3, [sp, #4]
 8009770:	1d7b      	adds	r3, r7, #5
 8009772:	9300      	str	r3, [sp, #0]
 8009774:	2301      	movs	r3, #1
 8009776:	4803      	ldr	r0, [pc, #12]	; (8009784 <SENSOR_IO_Write+0x30>)
 8009778:	f7ff ffa5 	bl	80096c6 <I2Cx_WriteMultiple>
}
 800977c:	bf00      	nop
 800977e:	3708      	adds	r7, #8
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}
 8009784:	200040bc 	.word	0x200040bc

08009788 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b086      	sub	sp, #24
 800978c:	af02      	add	r7, sp, #8
 800978e:	4603      	mov	r3, r0
 8009790:	460a      	mov	r2, r1
 8009792:	71fb      	strb	r3, [r7, #7]
 8009794:	4613      	mov	r3, r2
 8009796:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8009798:	2300      	movs	r3, #0
 800979a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800979c:	79bb      	ldrb	r3, [r7, #6]
 800979e:	b29a      	uxth	r2, r3
 80097a0:	79f9      	ldrb	r1, [r7, #7]
 80097a2:	2301      	movs	r3, #1
 80097a4:	9301      	str	r3, [sp, #4]
 80097a6:	f107 030f 	add.w	r3, r7, #15
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	2301      	movs	r3, #1
 80097ae:	4804      	ldr	r0, [pc, #16]	; (80097c0 <SENSOR_IO_Read+0x38>)
 80097b0:	f7ff ff5c 	bl	800966c <I2Cx_ReadMultiple>

  return read_value;
 80097b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3710      	adds	r7, #16
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}
 80097be:	bf00      	nop
 80097c0:	200040bc 	.word	0x200040bc

080097c4 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b084      	sub	sp, #16
 80097c8:	af02      	add	r7, sp, #8
 80097ca:	603a      	str	r2, [r7, #0]
 80097cc:	461a      	mov	r2, r3
 80097ce:	4603      	mov	r3, r0
 80097d0:	71fb      	strb	r3, [r7, #7]
 80097d2:	460b      	mov	r3, r1
 80097d4:	71bb      	strb	r3, [r7, #6]
 80097d6:	4613      	mov	r3, r2
 80097d8:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80097da:	79bb      	ldrb	r3, [r7, #6]
 80097dc:	b29a      	uxth	r2, r3
 80097de:	79f9      	ldrb	r1, [r7, #7]
 80097e0:	88bb      	ldrh	r3, [r7, #4]
 80097e2:	9301      	str	r3, [sp, #4]
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	9300      	str	r3, [sp, #0]
 80097e8:	2301      	movs	r3, #1
 80097ea:	4804      	ldr	r0, [pc, #16]	; (80097fc <SENSOR_IO_ReadMultiple+0x38>)
 80097ec:	f7ff ff3e 	bl	800966c <I2Cx_ReadMultiple>
 80097f0:	4603      	mov	r3, r0
 80097f2:	b29b      	uxth	r3, r3
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3708      	adds	r7, #8
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	200040bc 	.word	0x200040bc

08009800 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8009806:	4b0c      	ldr	r3, [pc, #48]	; (8009838 <BSP_HSENSOR_Init+0x38>)
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	20be      	movs	r0, #190	; 0xbe
 800980c:	4798      	blx	r3
 800980e:	4603      	mov	r3, r0
 8009810:	2bbc      	cmp	r3, #188	; 0xbc
 8009812:	d002      	beq.n	800981a <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8009814:	2301      	movs	r3, #1
 8009816:	607b      	str	r3, [r7, #4]
 8009818:	e009      	b.n	800982e <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 800981a:	4b08      	ldr	r3, [pc, #32]	; (800983c <BSP_HSENSOR_Init+0x3c>)
 800981c:	4a06      	ldr	r2, [pc, #24]	; (8009838 <BSP_HSENSOR_Init+0x38>)
 800981e:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8009820:	4b06      	ldr	r3, [pc, #24]	; (800983c <BSP_HSENSOR_Init+0x3c>)
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	20be      	movs	r0, #190	; 0xbe
 8009828:	4798      	blx	r3
    ret = HSENSOR_OK;
 800982a:	2300      	movs	r3, #0
 800982c:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800982e:	687b      	ldr	r3, [r7, #4]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3708      	adds	r7, #8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}
 8009838:	20000460 	.word	0x20000460
 800983c:	20000894 	.word	0x20000894

08009840 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8009840:	b580      	push	{r7, lr}
 8009842:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8009844:	4b04      	ldr	r3, [pc, #16]	; (8009858 <BSP_HSENSOR_ReadHumidity+0x18>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	20be      	movs	r0, #190	; 0xbe
 800984c:	4798      	blx	r3
 800984e:	eef0 7a40 	vmov.f32	s15, s0
}
 8009852:	eeb0 0a67 	vmov.f32	s0, s15
 8009856:	bd80      	pop	{r7, pc}
 8009858:	20000894 	.word	0x20000894

0800985c <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b082      	sub	sp, #8
 8009860:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8009862:	4b0c      	ldr	r3, [pc, #48]	; (8009894 <BSP_PSENSOR_Init+0x38>)
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	20ba      	movs	r0, #186	; 0xba
 8009868:	4798      	blx	r3
 800986a:	4603      	mov	r3, r0
 800986c:	2bb1      	cmp	r3, #177	; 0xb1
 800986e:	d002      	beq.n	8009876 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8009870:	2301      	movs	r3, #1
 8009872:	607b      	str	r3, [r7, #4]
 8009874:	e009      	b.n	800988a <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8009876:	4b08      	ldr	r3, [pc, #32]	; (8009898 <BSP_PSENSOR_Init+0x3c>)
 8009878:	4a06      	ldr	r2, [pc, #24]	; (8009894 <BSP_PSENSOR_Init+0x38>)
 800987a:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 800987c:	4b06      	ldr	r3, [pc, #24]	; (8009898 <BSP_PSENSOR_Init+0x3c>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	20ba      	movs	r0, #186	; 0xba
 8009884:	4798      	blx	r3
    ret = PSENSOR_OK;
 8009886:	2300      	movs	r3, #0
 8009888:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800988a:	687b      	ldr	r3, [r7, #4]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3708      	adds	r7, #8
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}
 8009894:	2000047c 	.word	0x2000047c
 8009898:	20000898 	.word	0x20000898

0800989c <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 800989c:	b580      	push	{r7, lr}
 800989e:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80098a0:	4b04      	ldr	r3, [pc, #16]	; (80098b4 <BSP_PSENSOR_ReadPressure+0x18>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	20ba      	movs	r0, #186	; 0xba
 80098a8:	4798      	blx	r3
 80098aa:	eef0 7a40 	vmov.f32	s15, s0
}
 80098ae:	eeb0 0a67 	vmov.f32	s0, s15
 80098b2:	bd80      	pop	{r7, pc}
 80098b4:	20000898 	.word	0x20000898

080098b8 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b082      	sub	sp, #8
 80098bc:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 80098be:	2301      	movs	r3, #1
 80098c0:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 80098c2:	4b09      	ldr	r3, [pc, #36]	; (80098e8 <BSP_TSENSOR_Init+0x30>)
 80098c4:	4a09      	ldr	r2, [pc, #36]	; (80098ec <BSP_TSENSOR_Init+0x34>)
 80098c6:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 80098c8:	f7ff ff3a 	bl	8009740 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 80098cc:	4b06      	ldr	r3, [pc, #24]	; (80098e8 <BSP_TSENSOR_Init+0x30>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	2100      	movs	r1, #0
 80098d4:	20be      	movs	r0, #190	; 0xbe
 80098d6:	4798      	blx	r3

  ret = TSENSOR_OK;
 80098d8:	2300      	movs	r3, #0
 80098da:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 80098dc:	79fb      	ldrb	r3, [r7, #7]
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3708      	adds	r7, #8
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	2000089c 	.word	0x2000089c
 80098ec:	2000046c 	.word	0x2000046c

080098f0 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 80098f0:	b580      	push	{r7, lr}
 80098f2:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80098f4:	4b04      	ldr	r3, [pc, #16]	; (8009908 <BSP_TSENSOR_ReadTemp+0x18>)
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	68db      	ldr	r3, [r3, #12]
 80098fa:	20be      	movs	r0, #190	; 0xbe
 80098fc:	4798      	blx	r3
 80098fe:	eef0 7a40 	vmov.f32	s15, s0
}
 8009902:	eeb0 0a67 	vmov.f32	s0, s15
 8009906:	bd80      	pop	{r7, pc}
 8009908:	2000089c 	.word	0x2000089c

0800990c <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b084      	sub	sp, #16
 8009910:	af00      	add	r7, sp, #0
 8009912:	4603      	mov	r3, r0
 8009914:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8009916:	88fb      	ldrh	r3, [r7, #6]
 8009918:	b2db      	uxtb	r3, r3
 800991a:	2120      	movs	r1, #32
 800991c:	4618      	mov	r0, r3
 800991e:	f7ff ff33 	bl	8009788 <SENSOR_IO_Read>
 8009922:	4603      	mov	r3, r0
 8009924:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8009926:	7bfb      	ldrb	r3, [r7, #15]
 8009928:	f023 0304 	bic.w	r3, r3, #4
 800992c:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 800992e:	7bfb      	ldrb	r3, [r7, #15]
 8009930:	f043 0304 	orr.w	r3, r3, #4
 8009934:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8009936:	7bfb      	ldrb	r3, [r7, #15]
 8009938:	f023 0303 	bic.w	r3, r3, #3
 800993c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 800993e:	7bfb      	ldrb	r3, [r7, #15]
 8009940:	f043 0301 	orr.w	r3, r3, #1
 8009944:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8009946:	7bfb      	ldrb	r3, [r7, #15]
 8009948:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800994c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800994e:	88fb      	ldrh	r3, [r7, #6]
 8009950:	b2db      	uxtb	r3, r3
 8009952:	7bfa      	ldrb	r2, [r7, #15]
 8009954:	2120      	movs	r1, #32
 8009956:	4618      	mov	r0, r3
 8009958:	f7ff fefc 	bl	8009754 <SENSOR_IO_Write>
}
 800995c:	bf00      	nop
 800995e:	3710      	adds	r7, #16
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}

08009964 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8009964:	b580      	push	{r7, lr}
 8009966:	b084      	sub	sp, #16
 8009968:	af00      	add	r7, sp, #0
 800996a:	4603      	mov	r3, r0
 800996c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800996e:	2300      	movs	r3, #0
 8009970:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8009972:	f7ff fee5 	bl	8009740 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8009976:	88fb      	ldrh	r3, [r7, #6]
 8009978:	b2db      	uxtb	r3, r3
 800997a:	210f      	movs	r1, #15
 800997c:	4618      	mov	r0, r3
 800997e:	f7ff ff03 	bl	8009788 <SENSOR_IO_Read>
 8009982:	4603      	mov	r3, r0
 8009984:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8009986:	7bfb      	ldrb	r3, [r7, #15]
}
 8009988:	4618      	mov	r0, r3
 800998a:	3710      	adds	r7, #16
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}

08009990 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b088      	sub	sp, #32
 8009994:	af00      	add	r7, sp, #0
 8009996:	4603      	mov	r3, r0
 8009998:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 800999a:	88fb      	ldrh	r3, [r7, #6]
 800999c:	b2d8      	uxtb	r0, r3
 800999e:	f107 020c 	add.w	r2, r7, #12
 80099a2:	2302      	movs	r3, #2
 80099a4:	21b0      	movs	r1, #176	; 0xb0
 80099a6:	f7ff ff0d 	bl	80097c4 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 80099aa:	7b3b      	ldrb	r3, [r7, #12]
 80099ac:	085b      	lsrs	r3, r3, #1
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 80099b2:	7b7b      	ldrb	r3, [r7, #13]
 80099b4:	085b      	lsrs	r3, r3, #1
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 80099ba:	88fb      	ldrh	r3, [r7, #6]
 80099bc:	b2d8      	uxtb	r0, r3
 80099be:	f107 020c 	add.w	r2, r7, #12
 80099c2:	2302      	movs	r3, #2
 80099c4:	21b6      	movs	r1, #182	; 0xb6
 80099c6:	f7ff fefd 	bl	80097c4 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80099ca:	7b7b      	ldrb	r3, [r7, #13]
 80099cc:	021b      	lsls	r3, r3, #8
 80099ce:	b21a      	sxth	r2, r3
 80099d0:	7b3b      	ldrb	r3, [r7, #12]
 80099d2:	b21b      	sxth	r3, r3
 80099d4:	4313      	orrs	r3, r2
 80099d6:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 80099d8:	88fb      	ldrh	r3, [r7, #6]
 80099da:	b2d8      	uxtb	r0, r3
 80099dc:	f107 020c 	add.w	r2, r7, #12
 80099e0:	2302      	movs	r3, #2
 80099e2:	21ba      	movs	r1, #186	; 0xba
 80099e4:	f7ff feee 	bl	80097c4 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80099e8:	7b7b      	ldrb	r3, [r7, #13]
 80099ea:	021b      	lsls	r3, r3, #8
 80099ec:	b21a      	sxth	r2, r3
 80099ee:	7b3b      	ldrb	r3, [r7, #12]
 80099f0:	b21b      	sxth	r3, r3
 80099f2:	4313      	orrs	r3, r2
 80099f4:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80099f6:	88fb      	ldrh	r3, [r7, #6]
 80099f8:	b2d8      	uxtb	r0, r3
 80099fa:	f107 020c 	add.w	r2, r7, #12
 80099fe:	2302      	movs	r3, #2
 8009a00:	21a8      	movs	r1, #168	; 0xa8
 8009a02:	f7ff fedf 	bl	80097c4 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009a06:	7b7b      	ldrb	r3, [r7, #13]
 8009a08:	021b      	lsls	r3, r3, #8
 8009a0a:	b21a      	sxth	r2, r3
 8009a0c:	7b3b      	ldrb	r3, [r7, #12]
 8009a0e:	b21b      	sxth	r3, r3
 8009a10:	4313      	orrs	r3, r2
 8009a12:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8009a14:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009a18:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009a1c:	1ad3      	subs	r3, r2, r3
 8009a1e:	ee07 3a90 	vmov	s15, r3
 8009a22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009a26:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8009a2a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	ee07 3a90 	vmov	s15, r3
 8009a34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a38:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009a3c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8009a40:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009a44:	1ad3      	subs	r3, r2, r3
 8009a46:	ee07 3a90 	vmov	s15, r3
 8009a4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a52:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8009a56:	ee07 3a90 	vmov	s15, r3
 8009a5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009a62:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8009a66:	edd7 7a04 	vldr	s15, [r7, #16]
 8009a6a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009a72:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8009a76:	edd7 7a04 	vldr	s15, [r7, #16]
 8009a7a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8009ac0 <HTS221_H_ReadHumidity+0x130>
 8009a7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a86:	dd01      	ble.n	8009a8c <HTS221_H_ReadHumidity+0xfc>
 8009a88:	4b0e      	ldr	r3, [pc, #56]	; (8009ac4 <HTS221_H_ReadHumidity+0x134>)
 8009a8a:	e00a      	b.n	8009aa2 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8009a8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8009a90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a98:	d502      	bpl.n	8009aa0 <HTS221_H_ReadHumidity+0x110>
 8009a9a:	f04f 0300 	mov.w	r3, #0
 8009a9e:	e000      	b.n	8009aa2 <HTS221_H_ReadHumidity+0x112>
 8009aa0:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8009aa2:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8009aa4:	edd7 7a04 	vldr	s15, [r7, #16]
 8009aa8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8009aac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009ab0:	eef0 7a66 	vmov.f32	s15, s13
}
 8009ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8009ab8:	3720      	adds	r7, #32
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}
 8009abe:	bf00      	nop
 8009ac0:	447a0000 	.word	0x447a0000
 8009ac4:	447a0000 	.word	0x447a0000

08009ac8 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b084      	sub	sp, #16
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	4603      	mov	r3, r0
 8009ad0:	6039      	str	r1, [r7, #0]
 8009ad2:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8009ad4:	88fb      	ldrh	r3, [r7, #6]
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2120      	movs	r1, #32
 8009ada:	4618      	mov	r0, r3
 8009adc:	f7ff fe54 	bl	8009788 <SENSOR_IO_Read>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8009ae4:	7bfb      	ldrb	r3, [r7, #15]
 8009ae6:	f023 0304 	bic.w	r3, r3, #4
 8009aea:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8009aec:	7bfb      	ldrb	r3, [r7, #15]
 8009aee:	f043 0304 	orr.w	r3, r3, #4
 8009af2:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8009af4:	7bfb      	ldrb	r3, [r7, #15]
 8009af6:	f023 0303 	bic.w	r3, r3, #3
 8009afa:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8009afc:	7bfb      	ldrb	r3, [r7, #15]
 8009afe:	f043 0301 	orr.w	r3, r3, #1
 8009b02:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8009b04:	7bfb      	ldrb	r3, [r7, #15]
 8009b06:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009b0a:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8009b0c:	88fb      	ldrh	r3, [r7, #6]
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	7bfa      	ldrb	r2, [r7, #15]
 8009b12:	2120      	movs	r1, #32
 8009b14:	4618      	mov	r0, r3
 8009b16:	f7ff fe1d 	bl	8009754 <SENSOR_IO_Write>
}
 8009b1a:	bf00      	nop
 8009b1c:	3710      	adds	r7, #16
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}

08009b22 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8009b22:	b580      	push	{r7, lr}
 8009b24:	b088      	sub	sp, #32
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	4603      	mov	r3, r0
 8009b2a:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8009b2c:	88fb      	ldrh	r3, [r7, #6]
 8009b2e:	b2d8      	uxtb	r0, r3
 8009b30:	f107 0208 	add.w	r2, r7, #8
 8009b34:	2302      	movs	r3, #2
 8009b36:	21b2      	movs	r1, #178	; 0xb2
 8009b38:	f7ff fe44 	bl	80097c4 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8009b3c:	88fb      	ldrh	r3, [r7, #6]
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	2135      	movs	r1, #53	; 0x35
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7ff fe20 	bl	8009788 <SENSOR_IO_Read>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8009b4c:	7ffb      	ldrb	r3, [r7, #31]
 8009b4e:	021b      	lsls	r3, r3, #8
 8009b50:	b21b      	sxth	r3, r3
 8009b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b56:	b21a      	sxth	r2, r3
 8009b58:	7a3b      	ldrb	r3, [r7, #8]
 8009b5a:	b21b      	sxth	r3, r3
 8009b5c:	4313      	orrs	r3, r2
 8009b5e:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8009b60:	7ffb      	ldrb	r3, [r7, #31]
 8009b62:	019b      	lsls	r3, r3, #6
 8009b64:	b21b      	sxth	r3, r3
 8009b66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b6a:	b21a      	sxth	r2, r3
 8009b6c:	7a7b      	ldrb	r3, [r7, #9]
 8009b6e:	b21b      	sxth	r3, r3
 8009b70:	4313      	orrs	r3, r2
 8009b72:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8009b74:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8009b78:	10db      	asrs	r3, r3, #3
 8009b7a:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8009b7c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009b80:	10db      	asrs	r3, r3, #3
 8009b82:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8009b84:	88fb      	ldrh	r3, [r7, #6]
 8009b86:	b2d8      	uxtb	r0, r3
 8009b88:	f107 0208 	add.w	r2, r7, #8
 8009b8c:	2304      	movs	r3, #4
 8009b8e:	21bc      	movs	r1, #188	; 0xbc
 8009b90:	f7ff fe18 	bl	80097c4 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009b94:	7a7b      	ldrb	r3, [r7, #9]
 8009b96:	021b      	lsls	r3, r3, #8
 8009b98:	b21a      	sxth	r2, r3
 8009b9a:	7a3b      	ldrb	r3, [r7, #8]
 8009b9c:	b21b      	sxth	r3, r3
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8009ba2:	7afb      	ldrb	r3, [r7, #11]
 8009ba4:	021b      	lsls	r3, r3, #8
 8009ba6:	b21a      	sxth	r2, r3
 8009ba8:	7abb      	ldrb	r3, [r7, #10]
 8009baa:	b21b      	sxth	r3, r3
 8009bac:	4313      	orrs	r3, r2
 8009bae:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8009bb0:	88fb      	ldrh	r3, [r7, #6]
 8009bb2:	b2d8      	uxtb	r0, r3
 8009bb4:	f107 0208 	add.w	r2, r7, #8
 8009bb8:	2302      	movs	r3, #2
 8009bba:	21aa      	movs	r1, #170	; 0xaa
 8009bbc:	f7ff fe02 	bl	80097c4 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8009bc0:	7a7b      	ldrb	r3, [r7, #9]
 8009bc2:	021b      	lsls	r3, r3, #8
 8009bc4:	b21a      	sxth	r2, r3
 8009bc6:	7a3b      	ldrb	r3, [r7, #8]
 8009bc8:	b21b      	sxth	r3, r3
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8009bce:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8009bd2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009bd6:	1ad3      	subs	r3, r2, r3
 8009bd8:	ee07 3a90 	vmov	s15, r3
 8009bdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009be0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009be4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8009be8:	1ad3      	subs	r3, r2, r3
 8009bea:	ee07 3a90 	vmov	s15, r3
 8009bee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009bf2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009bf6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8009bfa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009bfe:	1ad3      	subs	r3, r2, r3
 8009c00:	ee07 3a90 	vmov	s15, r3
 8009c04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c08:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c0c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8009c10:	ee07 3a90 	vmov	s15, r3
 8009c14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009c1c:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	ee07 3a90 	vmov	s15, r3
}
 8009c26:	eeb0 0a67 	vmov.f32	s0, s15
 8009c2a:	3720      	adds	r7, #32
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b082      	sub	sp, #8
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	4603      	mov	r3, r0
 8009c38:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8009c3a:	88fb      	ldrh	r3, [r7, #6]
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f000 f87b 	bl	8009d38 <LPS22HB_Init>
}
 8009c42:	bf00      	nop
 8009c44:	3708      	adds	r7, #8
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}

08009c4a <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 8009c4a:	b580      	push	{r7, lr}
 8009c4c:	b084      	sub	sp, #16
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	4603      	mov	r3, r0
 8009c52:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8009c54:	2300      	movs	r3, #0
 8009c56:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8009c58:	f7ff fd72 	bl	8009740 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8009c5c:	88fb      	ldrh	r3, [r7, #6]
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	210f      	movs	r1, #15
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7ff fd90 	bl	8009788 <SENSOR_IO_Read>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8009c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3710      	adds	r7, #16
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
	...

08009c78 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8009c78:	b590      	push	{r4, r7, lr}
 8009c7a:	b087      	sub	sp, #28
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	4603      	mov	r3, r0
 8009c80:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8009c82:	2300      	movs	r3, #0
 8009c84:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 8009c86:	2300      	movs	r3, #0
 8009c88:	74fb      	strb	r3, [r7, #19]
 8009c8a:	e013      	b.n	8009cb4 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8009c8c:	88fb      	ldrh	r3, [r7, #6]
 8009c8e:	b2da      	uxtb	r2, r3
 8009c90:	7cfb      	ldrb	r3, [r7, #19]
 8009c92:	3328      	adds	r3, #40	; 0x28
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	7cfc      	ldrb	r4, [r7, #19]
 8009c98:	4619      	mov	r1, r3
 8009c9a:	4610      	mov	r0, r2
 8009c9c:	f7ff fd74 	bl	8009788 <SENSOR_IO_Read>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	f107 0318 	add.w	r3, r7, #24
 8009ca8:	4423      	add	r3, r4
 8009caa:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8009cae:	7cfb      	ldrb	r3, [r7, #19]
 8009cb0:	3301      	adds	r3, #1
 8009cb2:	74fb      	strb	r3, [r7, #19]
 8009cb4:	7cfb      	ldrb	r3, [r7, #19]
 8009cb6:	2b02      	cmp	r3, #2
 8009cb8:	d9e8      	bls.n	8009c8c <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8009cba:	2300      	movs	r3, #0
 8009cbc:	74fb      	strb	r3, [r7, #19]
 8009cbe:	e010      	b.n	8009ce2 <LPS22HB_P_ReadPressure+0x6a>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8009cc0:	7cfb      	ldrb	r3, [r7, #19]
 8009cc2:	f107 0218 	add.w	r2, r7, #24
 8009cc6:	4413      	add	r3, r2
 8009cc8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8009ccc:	461a      	mov	r2, r3
 8009cce:	7cfb      	ldrb	r3, [r7, #19]
 8009cd0:	00db      	lsls	r3, r3, #3
 8009cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8009cd6:	697a      	ldr	r2, [r7, #20]
 8009cd8:	4313      	orrs	r3, r2
 8009cda:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8009cdc:	7cfb      	ldrb	r3, [r7, #19]
 8009cde:	3301      	adds	r3, #1
 8009ce0:	74fb      	strb	r3, [r7, #19]
 8009ce2:	7cfb      	ldrb	r3, [r7, #19]
 8009ce4:	2b02      	cmp	r3, #2
 8009ce6:	d9eb      	bls.n	8009cc0 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d003      	beq.n	8009cfa <LPS22HB_P_ReadPressure+0x82>
    tmp |= 0xFF000000;
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009cf8:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2264      	movs	r2, #100	; 0x64
 8009d02:	fb02 f303 	mul.w	r3, r2, r3
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	da01      	bge.n	8009d0e <LPS22HB_P_ReadPressure+0x96>
 8009d0a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8009d0e:	131b      	asrs	r3, r3, #12
 8009d10:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	ee07 3a90 	vmov	s15, r3
 8009d18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009d1c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8009d34 <LPS22HB_P_ReadPressure+0xbc>
 8009d20:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009d24:	eef0 7a66 	vmov.f32	s15, s13
}
 8009d28:	eeb0 0a67 	vmov.f32	s0, s15
 8009d2c:	371c      	adds	r7, #28
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	bd90      	pop	{r4, r7, pc}
 8009d32:	bf00      	nop
 8009d34:	42c80000 	.word	0x42c80000

08009d38 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b084      	sub	sp, #16
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	4603      	mov	r3, r0
 8009d40:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8009d42:	88fb      	ldrh	r3, [r7, #6]
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	211a      	movs	r1, #26
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f7ff fd1d 	bl	8009788 <SENSOR_IO_Read>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 8009d52:	7bfb      	ldrb	r3, [r7, #15]
 8009d54:	f023 0301 	bic.w	r3, r3, #1
 8009d58:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8009d5a:	7bfb      	ldrb	r3, [r7, #15]
 8009d5c:	f043 0301 	orr.w	r3, r3, #1
 8009d60:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8009d62:	88fb      	ldrh	r3, [r7, #6]
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	7bfa      	ldrb	r2, [r7, #15]
 8009d68:	211a      	movs	r1, #26
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f7ff fcf2 	bl	8009754 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8009d70:	88fb      	ldrh	r3, [r7, #6]
 8009d72:	b2db      	uxtb	r3, r3
 8009d74:	2110      	movs	r1, #16
 8009d76:	4618      	mov	r0, r3
 8009d78:	f7ff fd06 	bl	8009788 <SENSOR_IO_Read>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8009d80:	7bfb      	ldrb	r3, [r7, #15]
 8009d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d86:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8009d88:	7bfb      	ldrb	r3, [r7, #15]
 8009d8a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8009d8e:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8009d90:	7bfb      	ldrb	r3, [r7, #15]
 8009d92:	f023 0302 	bic.w	r3, r3, #2
 8009d96:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8009d98:	7bfb      	ldrb	r3, [r7, #15]
 8009d9a:	f043 0302 	orr.w	r3, r3, #2
 8009d9e:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8009da0:	88fb      	ldrh	r3, [r7, #6]
 8009da2:	b2db      	uxtb	r3, r3
 8009da4:	7bfa      	ldrb	r2, [r7, #15]
 8009da6:	2110      	movs	r1, #16
 8009da8:	4618      	mov	r0, r3
 8009daa:	f7ff fcd3 	bl	8009754 <SENSOR_IO_Write>
}  
 8009dae:	bf00      	nop
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}

08009db6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009db6:	b580      	push	{r7, lr}
 8009db8:	b082      	sub	sp, #8
 8009dba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009dc0:	2003      	movs	r0, #3
 8009dc2:	f000 f95f 	bl	800a084 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009dc6:	2000      	movs	r0, #0
 8009dc8:	f000 f80e 	bl	8009de8 <HAL_InitTick>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d002      	beq.n	8009dd8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	71fb      	strb	r3, [r7, #7]
 8009dd6:	e001      	b.n	8009ddc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009dd8:	f7f9 fcd4 	bl	8003784 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009ddc:	79fb      	ldrb	r3, [r7, #7]
}
 8009dde:	4618      	mov	r0, r3
 8009de0:	3708      	adds	r7, #8
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
	...

08009de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009df0:	2300      	movs	r3, #0
 8009df2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8009df4:	4b17      	ldr	r3, [pc, #92]	; (8009e54 <HAL_InitTick+0x6c>)
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d023      	beq.n	8009e44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8009dfc:	4b16      	ldr	r3, [pc, #88]	; (8009e58 <HAL_InitTick+0x70>)
 8009dfe:	681a      	ldr	r2, [r3, #0]
 8009e00:	4b14      	ldr	r3, [pc, #80]	; (8009e54 <HAL_InitTick+0x6c>)
 8009e02:	781b      	ldrb	r3, [r3, #0]
 8009e04:	4619      	mov	r1, r3
 8009e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8009e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e12:	4618      	mov	r0, r3
 8009e14:	f000 f96b 	bl	800a0ee <HAL_SYSTICK_Config>
 8009e18:	4603      	mov	r3, r0
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d10f      	bne.n	8009e3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2b0f      	cmp	r3, #15
 8009e22:	d809      	bhi.n	8009e38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009e24:	2200      	movs	r2, #0
 8009e26:	6879      	ldr	r1, [r7, #4]
 8009e28:	f04f 30ff 	mov.w	r0, #4294967295
 8009e2c:	f000 f935 	bl	800a09a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009e30:	4a0a      	ldr	r2, [pc, #40]	; (8009e5c <HAL_InitTick+0x74>)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6013      	str	r3, [r2, #0]
 8009e36:	e007      	b.n	8009e48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	73fb      	strb	r3, [r7, #15]
 8009e3c:	e004      	b.n	8009e48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	73fb      	strb	r3, [r7, #15]
 8009e42:	e001      	b.n	8009e48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009e44:	2301      	movs	r3, #1
 8009e46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8009e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3710      	adds	r7, #16
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	2000048c 	.word	0x2000048c
 8009e58:	2000018c 	.word	0x2000018c
 8009e5c:	20000488 	.word	0x20000488

08009e60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009e60:	b480      	push	{r7}
 8009e62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009e64:	4b06      	ldr	r3, [pc, #24]	; (8009e80 <HAL_IncTick+0x20>)
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	461a      	mov	r2, r3
 8009e6a:	4b06      	ldr	r3, [pc, #24]	; (8009e84 <HAL_IncTick+0x24>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	4413      	add	r3, r2
 8009e70:	4a04      	ldr	r2, [pc, #16]	; (8009e84 <HAL_IncTick+0x24>)
 8009e72:	6013      	str	r3, [r2, #0]
}
 8009e74:	bf00      	nop
 8009e76:	46bd      	mov	sp, r7
 8009e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	2000048c 	.word	0x2000048c
 8009e84:	20004108 	.word	0x20004108

08009e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8009e8c:	4b03      	ldr	r3, [pc, #12]	; (8009e9c <HAL_GetTick+0x14>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop
 8009e9c:	20004108 	.word	0x20004108

08009ea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009ea8:	f7ff ffee 	bl	8009e88 <HAL_GetTick>
 8009eac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eb8:	d005      	beq.n	8009ec6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8009eba:	4b09      	ldr	r3, [pc, #36]	; (8009ee0 <HAL_Delay+0x40>)
 8009ebc:	781b      	ldrb	r3, [r3, #0]
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	4413      	add	r3, r2
 8009ec4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009ec6:	bf00      	nop
 8009ec8:	f7ff ffde 	bl	8009e88 <HAL_GetTick>
 8009ecc:	4602      	mov	r2, r0
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	1ad3      	subs	r3, r2, r3
 8009ed2:	68fa      	ldr	r2, [r7, #12]
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d8f7      	bhi.n	8009ec8 <HAL_Delay+0x28>
  {
  }
}
 8009ed8:	bf00      	nop
 8009eda:	3710      	adds	r7, #16
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}
 8009ee0:	2000048c 	.word	0x2000048c

08009ee4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b085      	sub	sp, #20
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f003 0307 	and.w	r3, r3, #7
 8009ef2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009ef4:	4b0c      	ldr	r3, [pc, #48]	; (8009f28 <__NVIC_SetPriorityGrouping+0x44>)
 8009ef6:	68db      	ldr	r3, [r3, #12]
 8009ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009efa:	68ba      	ldr	r2, [r7, #8]
 8009efc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009f00:	4013      	ands	r3, r2
 8009f02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009f0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009f10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009f16:	4a04      	ldr	r2, [pc, #16]	; (8009f28 <__NVIC_SetPriorityGrouping+0x44>)
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	60d3      	str	r3, [r2, #12]
}
 8009f1c:	bf00      	nop
 8009f1e:	3714      	adds	r7, #20
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr
 8009f28:	e000ed00 	.word	0xe000ed00

08009f2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009f30:	4b04      	ldr	r3, [pc, #16]	; (8009f44 <__NVIC_GetPriorityGrouping+0x18>)
 8009f32:	68db      	ldr	r3, [r3, #12]
 8009f34:	0a1b      	lsrs	r3, r3, #8
 8009f36:	f003 0307 	and.w	r3, r3, #7
}
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr
 8009f44:	e000ed00 	.word	0xe000ed00

08009f48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	4603      	mov	r3, r0
 8009f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	db0b      	blt.n	8009f72 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009f5a:	79fb      	ldrb	r3, [r7, #7]
 8009f5c:	f003 021f 	and.w	r2, r3, #31
 8009f60:	4907      	ldr	r1, [pc, #28]	; (8009f80 <__NVIC_EnableIRQ+0x38>)
 8009f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f66:	095b      	lsrs	r3, r3, #5
 8009f68:	2001      	movs	r0, #1
 8009f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8009f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009f72:	bf00      	nop
 8009f74:	370c      	adds	r7, #12
 8009f76:	46bd      	mov	sp, r7
 8009f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7c:	4770      	bx	lr
 8009f7e:	bf00      	nop
 8009f80:	e000e100 	.word	0xe000e100

08009f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	6039      	str	r1, [r7, #0]
 8009f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	db0a      	blt.n	8009fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	b2da      	uxtb	r2, r3
 8009f9c:	490c      	ldr	r1, [pc, #48]	; (8009fd0 <__NVIC_SetPriority+0x4c>)
 8009f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fa2:	0112      	lsls	r2, r2, #4
 8009fa4:	b2d2      	uxtb	r2, r2
 8009fa6:	440b      	add	r3, r1
 8009fa8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009fac:	e00a      	b.n	8009fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	b2da      	uxtb	r2, r3
 8009fb2:	4908      	ldr	r1, [pc, #32]	; (8009fd4 <__NVIC_SetPriority+0x50>)
 8009fb4:	79fb      	ldrb	r3, [r7, #7]
 8009fb6:	f003 030f 	and.w	r3, r3, #15
 8009fba:	3b04      	subs	r3, #4
 8009fbc:	0112      	lsls	r2, r2, #4
 8009fbe:	b2d2      	uxtb	r2, r2
 8009fc0:	440b      	add	r3, r1
 8009fc2:	761a      	strb	r2, [r3, #24]
}
 8009fc4:	bf00      	nop
 8009fc6:	370c      	adds	r7, #12
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr
 8009fd0:	e000e100 	.word	0xe000e100
 8009fd4:	e000ed00 	.word	0xe000ed00

08009fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b089      	sub	sp, #36	; 0x24
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	60f8      	str	r0, [r7, #12]
 8009fe0:	60b9      	str	r1, [r7, #8]
 8009fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f003 0307 	and.w	r3, r3, #7
 8009fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009fec:	69fb      	ldr	r3, [r7, #28]
 8009fee:	f1c3 0307 	rsb	r3, r3, #7
 8009ff2:	2b04      	cmp	r3, #4
 8009ff4:	bf28      	it	cs
 8009ff6:	2304      	movcs	r3, #4
 8009ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009ffa:	69fb      	ldr	r3, [r7, #28]
 8009ffc:	3304      	adds	r3, #4
 8009ffe:	2b06      	cmp	r3, #6
 800a000:	d902      	bls.n	800a008 <NVIC_EncodePriority+0x30>
 800a002:	69fb      	ldr	r3, [r7, #28]
 800a004:	3b03      	subs	r3, #3
 800a006:	e000      	b.n	800a00a <NVIC_EncodePriority+0x32>
 800a008:	2300      	movs	r3, #0
 800a00a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a00c:	f04f 32ff 	mov.w	r2, #4294967295
 800a010:	69bb      	ldr	r3, [r7, #24]
 800a012:	fa02 f303 	lsl.w	r3, r2, r3
 800a016:	43da      	mvns	r2, r3
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	401a      	ands	r2, r3
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a020:	f04f 31ff 	mov.w	r1, #4294967295
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	fa01 f303 	lsl.w	r3, r1, r3
 800a02a:	43d9      	mvns	r1, r3
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a030:	4313      	orrs	r3, r2
         );
}
 800a032:	4618      	mov	r0, r3
 800a034:	3724      	adds	r7, #36	; 0x24
 800a036:	46bd      	mov	sp, r7
 800a038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03c:	4770      	bx	lr
	...

0800a040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b082      	sub	sp, #8
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	3b01      	subs	r3, #1
 800a04c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a050:	d301      	bcc.n	800a056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a052:	2301      	movs	r3, #1
 800a054:	e00f      	b.n	800a076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a056:	4a0a      	ldr	r2, [pc, #40]	; (800a080 <SysTick_Config+0x40>)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	3b01      	subs	r3, #1
 800a05c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a05e:	210f      	movs	r1, #15
 800a060:	f04f 30ff 	mov.w	r0, #4294967295
 800a064:	f7ff ff8e 	bl	8009f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a068:	4b05      	ldr	r3, [pc, #20]	; (800a080 <SysTick_Config+0x40>)
 800a06a:	2200      	movs	r2, #0
 800a06c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a06e:	4b04      	ldr	r3, [pc, #16]	; (800a080 <SysTick_Config+0x40>)
 800a070:	2207      	movs	r2, #7
 800a072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a074:	2300      	movs	r3, #0
}
 800a076:	4618      	mov	r0, r3
 800a078:	3708      	adds	r7, #8
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}
 800a07e:	bf00      	nop
 800a080:	e000e010 	.word	0xe000e010

0800a084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b082      	sub	sp, #8
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f7ff ff29 	bl	8009ee4 <__NVIC_SetPriorityGrouping>
}
 800a092:	bf00      	nop
 800a094:	3708      	adds	r7, #8
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b086      	sub	sp, #24
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	60b9      	str	r1, [r7, #8]
 800a0a4:	607a      	str	r2, [r7, #4]
 800a0a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a0ac:	f7ff ff3e 	bl	8009f2c <__NVIC_GetPriorityGrouping>
 800a0b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a0b2:	687a      	ldr	r2, [r7, #4]
 800a0b4:	68b9      	ldr	r1, [r7, #8]
 800a0b6:	6978      	ldr	r0, [r7, #20]
 800a0b8:	f7ff ff8e 	bl	8009fd8 <NVIC_EncodePriority>
 800a0bc:	4602      	mov	r2, r0
 800a0be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0c2:	4611      	mov	r1, r2
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7ff ff5d 	bl	8009f84 <__NVIC_SetPriority>
}
 800a0ca:	bf00      	nop
 800a0cc:	3718      	adds	r7, #24
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b082      	sub	sp, #8
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	4603      	mov	r3, r0
 800a0da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a0dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7ff ff31 	bl	8009f48 <__NVIC_EnableIRQ>
}
 800a0e6:	bf00      	nop
 800a0e8:	3708      	adds	r7, #8
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}

0800a0ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a0ee:	b580      	push	{r7, lr}
 800a0f0:	b082      	sub	sp, #8
 800a0f2:	af00      	add	r7, sp, #0
 800a0f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f7ff ffa2 	bl	800a040 <SysTick_Config>
 800a0fc:	4603      	mov	r3, r0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3708      	adds	r7, #8
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
	...

0800a108 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b082      	sub	sp, #8
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d101      	bne.n	800a11a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800a116:	2301      	movs	r3, #1
 800a118:	e0ac      	b.n	800a274 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4618      	mov	r0, r3
 800a120:	f000 f8b2 	bl	800a288 <DFSDM_GetChannelFromInstance>
 800a124:	4602      	mov	r2, r0
 800a126:	4b55      	ldr	r3, [pc, #340]	; (800a27c <HAL_DFSDM_ChannelInit+0x174>)
 800a128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d001      	beq.n	800a134 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800a130:	2301      	movs	r3, #1
 800a132:	e09f      	b.n	800a274 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f7f9 fb49 	bl	80037cc <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 800a13a:	4b51      	ldr	r3, [pc, #324]	; (800a280 <HAL_DFSDM_ChannelInit+0x178>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	3301      	adds	r3, #1
 800a140:	4a4f      	ldr	r2, [pc, #316]	; (800a280 <HAL_DFSDM_ChannelInit+0x178>)
 800a142:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800a144:	4b4e      	ldr	r3, [pc, #312]	; (800a280 <HAL_DFSDM_ChannelInit+0x178>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	2b01      	cmp	r3, #1
 800a14a:	d125      	bne.n	800a198 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800a14c:	4b4d      	ldr	r3, [pc, #308]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4a4c      	ldr	r2, [pc, #304]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a152:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a156:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800a158:	4b4a      	ldr	r3, [pc, #296]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	4948      	ldr	r1, [pc, #288]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a162:	4313      	orrs	r3, r2
 800a164:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800a166:	4b47      	ldr	r3, [pc, #284]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a46      	ldr	r2, [pc, #280]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a16c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800a170:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	791b      	ldrb	r3, [r3, #4]
 800a176:	2b01      	cmp	r3, #1
 800a178:	d108      	bne.n	800a18c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 800a17a:	4b42      	ldr	r3, [pc, #264]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	68db      	ldr	r3, [r3, #12]
 800a182:	3b01      	subs	r3, #1
 800a184:	041b      	lsls	r3, r3, #16
 800a186:	493f      	ldr	r1, [pc, #252]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a188:	4313      	orrs	r3, r2
 800a18a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800a18c:	4b3d      	ldr	r3, [pc, #244]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a3c      	ldr	r2, [pc, #240]	; (800a284 <HAL_DFSDM_ChannelInit+0x17c>)
 800a192:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a196:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	681a      	ldr	r2, [r3, #0]
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 800a1a6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	6819      	ldr	r1, [r3, #0]
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800a1b6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800a1bc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	430a      	orrs	r2, r1
 800a1c4:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	681a      	ldr	r2, [r3, #0]
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f022 020f 	bic.w	r2, r2, #15
 800a1d4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	6819      	ldr	r1, [r3, #0]
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800a1e4:	431a      	orrs	r2, r3
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	430a      	orrs	r2, r1
 800a1ec:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	689a      	ldr	r2, [r3, #8]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800a1fc:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	6899      	ldr	r1, [r3, #8]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a20c:	3b01      	subs	r3, #1
 800a20e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800a210:	431a      	orrs	r2, r3
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	430a      	orrs	r2, r1
 800a218:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	685a      	ldr	r2, [r3, #4]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f002 0207 	and.w	r2, r2, #7
 800a228:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	6859      	ldr	r1, [r3, #4]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a234:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a23a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 800a23c:	431a      	orrs	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	430a      	orrs	r2, r1
 800a244:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a254:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2201      	movs	r2, #1
 800a25a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4618      	mov	r0, r3
 800a264:	f000 f810 	bl	800a288 <DFSDM_GetChannelFromInstance>
 800a268:	4601      	mov	r1, r0
 800a26a:	4a04      	ldr	r2, [pc, #16]	; (800a27c <HAL_DFSDM_ChannelInit+0x174>)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 800a272:	2300      	movs	r3, #0
}
 800a274:	4618      	mov	r0, r3
 800a276:	3708      	adds	r7, #8
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}
 800a27c:	200008a4 	.word	0x200008a4
 800a280:	200008a0 	.word	0x200008a0
 800a284:	40016000 	.word	0x40016000

0800a288 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 800a288:	b480      	push	{r7}
 800a28a:	b085      	sub	sp, #20
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	4a1c      	ldr	r2, [pc, #112]	; (800a304 <DFSDM_GetChannelFromInstance+0x7c>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d102      	bne.n	800a29e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800a298:	2300      	movs	r3, #0
 800a29a:	60fb      	str	r3, [r7, #12]
 800a29c:	e02b      	b.n	800a2f6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4a19      	ldr	r2, [pc, #100]	; (800a308 <DFSDM_GetChannelFromInstance+0x80>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d102      	bne.n	800a2ac <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	60fb      	str	r3, [r7, #12]
 800a2aa:	e024      	b.n	800a2f6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a17      	ldr	r2, [pc, #92]	; (800a30c <DFSDM_GetChannelFromInstance+0x84>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d102      	bne.n	800a2ba <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800a2b4:	2302      	movs	r3, #2
 800a2b6:	60fb      	str	r3, [r7, #12]
 800a2b8:	e01d      	b.n	800a2f6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	4a14      	ldr	r2, [pc, #80]	; (800a310 <DFSDM_GetChannelFromInstance+0x88>)
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d102      	bne.n	800a2c8 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800a2c2:	2304      	movs	r3, #4
 800a2c4:	60fb      	str	r3, [r7, #12]
 800a2c6:	e016      	b.n	800a2f6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	4a12      	ldr	r2, [pc, #72]	; (800a314 <DFSDM_GetChannelFromInstance+0x8c>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d102      	bne.n	800a2d6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800a2d0:	2305      	movs	r3, #5
 800a2d2:	60fb      	str	r3, [r7, #12]
 800a2d4:	e00f      	b.n	800a2f6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a0f      	ldr	r2, [pc, #60]	; (800a318 <DFSDM_GetChannelFromInstance+0x90>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d102      	bne.n	800a2e4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800a2de:	2306      	movs	r3, #6
 800a2e0:	60fb      	str	r3, [r7, #12]
 800a2e2:	e008      	b.n	800a2f6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	4a0d      	ldr	r2, [pc, #52]	; (800a31c <DFSDM_GetChannelFromInstance+0x94>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d102      	bne.n	800a2f2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800a2ec:	2307      	movs	r3, #7
 800a2ee:	60fb      	str	r3, [r7, #12]
 800a2f0:	e001      	b.n	800a2f6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800a2f2:	2303      	movs	r3, #3
 800a2f4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3714      	adds	r7, #20
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr
 800a304:	40016000 	.word	0x40016000
 800a308:	40016020 	.word	0x40016020
 800a30c:	40016040 	.word	0x40016040
 800a310:	40016080 	.word	0x40016080
 800a314:	400160a0 	.word	0x400160a0
 800a318:	400160c0 	.word	0x400160c0
 800a31c:	400160e0 	.word	0x400160e0

0800a320 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b084      	sub	sp, #16
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a328:	2300      	movs	r3, #0
 800a32a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a332:	b2db      	uxtb	r3, r3
 800a334:	2b02      	cmp	r3, #2
 800a336:	d005      	beq.n	800a344 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2204      	movs	r2, #4
 800a33c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a33e:	2301      	movs	r3, #1
 800a340:	73fb      	strb	r3, [r7, #15]
 800a342:	e029      	b.n	800a398 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f022 020e 	bic.w	r2, r2, #14
 800a352:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f022 0201 	bic.w	r2, r2, #1
 800a362:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a368:	f003 021c 	and.w	r2, r3, #28
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a370:	2101      	movs	r1, #1
 800a372:	fa01 f202 	lsl.w	r2, r1, r2
 800a376:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2200      	movs	r2, #0
 800a384:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d003      	beq.n	800a398 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	4798      	blx	r3
    }
  }
  return status;
 800a398:	7bfb      	ldrb	r3, [r7, #15]
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3710      	adds	r7, #16
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
	...

0800a3a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b087      	sub	sp, #28
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a3b2:	e17f      	b.n	800a6b4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	681a      	ldr	r2, [r3, #0]
 800a3b8:	2101      	movs	r1, #1
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	fa01 f303 	lsl.w	r3, r1, r3
 800a3c0:	4013      	ands	r3, r2
 800a3c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	f000 8171 	beq.w	800a6ae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d00b      	beq.n	800a3ec <HAL_GPIO_Init+0x48>
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	d007      	beq.n	800a3ec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a3e0:	2b11      	cmp	r3, #17
 800a3e2:	d003      	beq.n	800a3ec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	2b12      	cmp	r3, #18
 800a3ea:	d130      	bne.n	800a44e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	689b      	ldr	r3, [r3, #8]
 800a3f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	005b      	lsls	r3, r3, #1
 800a3f6:	2203      	movs	r2, #3
 800a3f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a3fc:	43db      	mvns	r3, r3
 800a3fe:	693a      	ldr	r2, [r7, #16]
 800a400:	4013      	ands	r3, r2
 800a402:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	68da      	ldr	r2, [r3, #12]
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	005b      	lsls	r3, r3, #1
 800a40c:	fa02 f303 	lsl.w	r3, r2, r3
 800a410:	693a      	ldr	r2, [r7, #16]
 800a412:	4313      	orrs	r3, r2
 800a414:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	693a      	ldr	r2, [r7, #16]
 800a41a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a422:	2201      	movs	r2, #1
 800a424:	697b      	ldr	r3, [r7, #20]
 800a426:	fa02 f303 	lsl.w	r3, r2, r3
 800a42a:	43db      	mvns	r3, r3
 800a42c:	693a      	ldr	r2, [r7, #16]
 800a42e:	4013      	ands	r3, r2
 800a430:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	091b      	lsrs	r3, r3, #4
 800a438:	f003 0201 	and.w	r2, r3, #1
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	fa02 f303 	lsl.w	r3, r2, r3
 800a442:	693a      	ldr	r2, [r7, #16]
 800a444:	4313      	orrs	r3, r2
 800a446:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	693a      	ldr	r2, [r7, #16]
 800a44c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	f003 0303 	and.w	r3, r3, #3
 800a456:	2b03      	cmp	r3, #3
 800a458:	d118      	bne.n	800a48c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a45e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800a460:	2201      	movs	r2, #1
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	fa02 f303 	lsl.w	r3, r2, r3
 800a468:	43db      	mvns	r3, r3
 800a46a:	693a      	ldr	r2, [r7, #16]
 800a46c:	4013      	ands	r3, r2
 800a46e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	685b      	ldr	r3, [r3, #4]
 800a474:	08db      	lsrs	r3, r3, #3
 800a476:	f003 0201 	and.w	r2, r3, #1
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	fa02 f303 	lsl.w	r3, r2, r3
 800a480:	693a      	ldr	r2, [r7, #16]
 800a482:	4313      	orrs	r3, r2
 800a484:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	693a      	ldr	r2, [r7, #16]
 800a48a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	005b      	lsls	r3, r3, #1
 800a496:	2203      	movs	r2, #3
 800a498:	fa02 f303 	lsl.w	r3, r2, r3
 800a49c:	43db      	mvns	r3, r3
 800a49e:	693a      	ldr	r2, [r7, #16]
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	689a      	ldr	r2, [r3, #8]
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	005b      	lsls	r3, r3, #1
 800a4ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a4b0:	693a      	ldr	r2, [r7, #16]
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	693a      	ldr	r2, [r7, #16]
 800a4ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	2b02      	cmp	r3, #2
 800a4c2:	d003      	beq.n	800a4cc <HAL_GPIO_Init+0x128>
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	2b12      	cmp	r3, #18
 800a4ca:	d123      	bne.n	800a514 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	08da      	lsrs	r2, r3, #3
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	3208      	adds	r2, #8
 800a4d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	f003 0307 	and.w	r3, r3, #7
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	220f      	movs	r2, #15
 800a4e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a4e8:	43db      	mvns	r3, r3
 800a4ea:	693a      	ldr	r2, [r7, #16]
 800a4ec:	4013      	ands	r3, r2
 800a4ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	691a      	ldr	r2, [r3, #16]
 800a4f4:	697b      	ldr	r3, [r7, #20]
 800a4f6:	f003 0307 	and.w	r3, r3, #7
 800a4fa:	009b      	lsls	r3, r3, #2
 800a4fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a500:	693a      	ldr	r2, [r7, #16]
 800a502:	4313      	orrs	r3, r2
 800a504:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	08da      	lsrs	r2, r3, #3
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	3208      	adds	r2, #8
 800a50e:	6939      	ldr	r1, [r7, #16]
 800a510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	005b      	lsls	r3, r3, #1
 800a51e:	2203      	movs	r2, #3
 800a520:	fa02 f303 	lsl.w	r3, r2, r3
 800a524:	43db      	mvns	r3, r3
 800a526:	693a      	ldr	r2, [r7, #16]
 800a528:	4013      	ands	r3, r2
 800a52a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	f003 0203 	and.w	r2, r3, #3
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	005b      	lsls	r3, r3, #1
 800a538:	fa02 f303 	lsl.w	r3, r2, r3
 800a53c:	693a      	ldr	r2, [r7, #16]
 800a53e:	4313      	orrs	r3, r2
 800a540:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	693a      	ldr	r2, [r7, #16]
 800a546:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a550:	2b00      	cmp	r3, #0
 800a552:	f000 80ac 	beq.w	800a6ae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a556:	4b5e      	ldr	r3, [pc, #376]	; (800a6d0 <HAL_GPIO_Init+0x32c>)
 800a558:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a55a:	4a5d      	ldr	r2, [pc, #372]	; (800a6d0 <HAL_GPIO_Init+0x32c>)
 800a55c:	f043 0301 	orr.w	r3, r3, #1
 800a560:	6613      	str	r3, [r2, #96]	; 0x60
 800a562:	4b5b      	ldr	r3, [pc, #364]	; (800a6d0 <HAL_GPIO_Init+0x32c>)
 800a564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a566:	f003 0301 	and.w	r3, r3, #1
 800a56a:	60bb      	str	r3, [r7, #8]
 800a56c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800a56e:	4a59      	ldr	r2, [pc, #356]	; (800a6d4 <HAL_GPIO_Init+0x330>)
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	089b      	lsrs	r3, r3, #2
 800a574:	3302      	adds	r3, #2
 800a576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a57a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	f003 0303 	and.w	r3, r3, #3
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	220f      	movs	r2, #15
 800a586:	fa02 f303 	lsl.w	r3, r2, r3
 800a58a:	43db      	mvns	r3, r3
 800a58c:	693a      	ldr	r2, [r7, #16]
 800a58e:	4013      	ands	r3, r2
 800a590:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a598:	d025      	beq.n	800a5e6 <HAL_GPIO_Init+0x242>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	4a4e      	ldr	r2, [pc, #312]	; (800a6d8 <HAL_GPIO_Init+0x334>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d01f      	beq.n	800a5e2 <HAL_GPIO_Init+0x23e>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	4a4d      	ldr	r2, [pc, #308]	; (800a6dc <HAL_GPIO_Init+0x338>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d019      	beq.n	800a5de <HAL_GPIO_Init+0x23a>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	4a4c      	ldr	r2, [pc, #304]	; (800a6e0 <HAL_GPIO_Init+0x33c>)
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	d013      	beq.n	800a5da <HAL_GPIO_Init+0x236>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	4a4b      	ldr	r2, [pc, #300]	; (800a6e4 <HAL_GPIO_Init+0x340>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d00d      	beq.n	800a5d6 <HAL_GPIO_Init+0x232>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	4a4a      	ldr	r2, [pc, #296]	; (800a6e8 <HAL_GPIO_Init+0x344>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d007      	beq.n	800a5d2 <HAL_GPIO_Init+0x22e>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	4a49      	ldr	r2, [pc, #292]	; (800a6ec <HAL_GPIO_Init+0x348>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d101      	bne.n	800a5ce <HAL_GPIO_Init+0x22a>
 800a5ca:	2306      	movs	r3, #6
 800a5cc:	e00c      	b.n	800a5e8 <HAL_GPIO_Init+0x244>
 800a5ce:	2307      	movs	r3, #7
 800a5d0:	e00a      	b.n	800a5e8 <HAL_GPIO_Init+0x244>
 800a5d2:	2305      	movs	r3, #5
 800a5d4:	e008      	b.n	800a5e8 <HAL_GPIO_Init+0x244>
 800a5d6:	2304      	movs	r3, #4
 800a5d8:	e006      	b.n	800a5e8 <HAL_GPIO_Init+0x244>
 800a5da:	2303      	movs	r3, #3
 800a5dc:	e004      	b.n	800a5e8 <HAL_GPIO_Init+0x244>
 800a5de:	2302      	movs	r3, #2
 800a5e0:	e002      	b.n	800a5e8 <HAL_GPIO_Init+0x244>
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	e000      	b.n	800a5e8 <HAL_GPIO_Init+0x244>
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	697a      	ldr	r2, [r7, #20]
 800a5ea:	f002 0203 	and.w	r2, r2, #3
 800a5ee:	0092      	lsls	r2, r2, #2
 800a5f0:	4093      	lsls	r3, r2
 800a5f2:	693a      	ldr	r2, [r7, #16]
 800a5f4:	4313      	orrs	r3, r2
 800a5f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a5f8:	4936      	ldr	r1, [pc, #216]	; (800a6d4 <HAL_GPIO_Init+0x330>)
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	089b      	lsrs	r3, r3, #2
 800a5fe:	3302      	adds	r3, #2
 800a600:	693a      	ldr	r2, [r7, #16]
 800a602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a606:	4b3a      	ldr	r3, [pc, #232]	; (800a6f0 <HAL_GPIO_Init+0x34c>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	43db      	mvns	r3, r3
 800a610:	693a      	ldr	r2, [r7, #16]
 800a612:	4013      	ands	r3, r2
 800a614:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d003      	beq.n	800a62a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800a622:	693a      	ldr	r2, [r7, #16]
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	4313      	orrs	r3, r2
 800a628:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a62a:	4a31      	ldr	r2, [pc, #196]	; (800a6f0 <HAL_GPIO_Init+0x34c>)
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800a630:	4b2f      	ldr	r3, [pc, #188]	; (800a6f0 <HAL_GPIO_Init+0x34c>)
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	43db      	mvns	r3, r3
 800a63a:	693a      	ldr	r2, [r7, #16]
 800a63c:	4013      	ands	r3, r2
 800a63e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	685b      	ldr	r3, [r3, #4]
 800a644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d003      	beq.n	800a654 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800a64c:	693a      	ldr	r2, [r7, #16]
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	4313      	orrs	r3, r2
 800a652:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a654:	4a26      	ldr	r2, [pc, #152]	; (800a6f0 <HAL_GPIO_Init+0x34c>)
 800a656:	693b      	ldr	r3, [r7, #16]
 800a658:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a65a:	4b25      	ldr	r3, [pc, #148]	; (800a6f0 <HAL_GPIO_Init+0x34c>)
 800a65c:	689b      	ldr	r3, [r3, #8]
 800a65e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	43db      	mvns	r3, r3
 800a664:	693a      	ldr	r2, [r7, #16]
 800a666:	4013      	ands	r3, r2
 800a668:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a672:	2b00      	cmp	r3, #0
 800a674:	d003      	beq.n	800a67e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800a676:	693a      	ldr	r2, [r7, #16]
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a67e:	4a1c      	ldr	r2, [pc, #112]	; (800a6f0 <HAL_GPIO_Init+0x34c>)
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a684:	4b1a      	ldr	r3, [pc, #104]	; (800a6f0 <HAL_GPIO_Init+0x34c>)
 800a686:	68db      	ldr	r3, [r3, #12]
 800a688:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	43db      	mvns	r3, r3
 800a68e:	693a      	ldr	r2, [r7, #16]
 800a690:	4013      	ands	r3, r2
 800a692:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d003      	beq.n	800a6a8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800a6a0:	693a      	ldr	r2, [r7, #16]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	4313      	orrs	r3, r2
 800a6a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a6a8:	4a11      	ldr	r2, [pc, #68]	; (800a6f0 <HAL_GPIO_Init+0x34c>)
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	681a      	ldr	r2, [r3, #0]
 800a6b8:	697b      	ldr	r3, [r7, #20]
 800a6ba:	fa22 f303 	lsr.w	r3, r2, r3
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	f47f ae78 	bne.w	800a3b4 <HAL_GPIO_Init+0x10>
  }
}
 800a6c4:	bf00      	nop
 800a6c6:	371c      	adds	r7, #28
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr
 800a6d0:	40021000 	.word	0x40021000
 800a6d4:	40010000 	.word	0x40010000
 800a6d8:	48000400 	.word	0x48000400
 800a6dc:	48000800 	.word	0x48000800
 800a6e0:	48000c00 	.word	0x48000c00
 800a6e4:	48001000 	.word	0x48001000
 800a6e8:	48001400 	.word	0x48001400
 800a6ec:	48001800 	.word	0x48001800
 800a6f0:	40010400 	.word	0x40010400

0800a6f4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b087      	sub	sp, #28
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a6fe:	2300      	movs	r3, #0
 800a700:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800a702:	e0cd      	b.n	800a8a0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800a704:	2201      	movs	r2, #1
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	fa02 f303 	lsl.w	r3, r2, r3
 800a70c:	683a      	ldr	r2, [r7, #0]
 800a70e:	4013      	ands	r3, r2
 800a710:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800a712:	693b      	ldr	r3, [r7, #16]
 800a714:	2b00      	cmp	r3, #0
 800a716:	f000 80c0 	beq.w	800a89a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800a71a:	4a68      	ldr	r2, [pc, #416]	; (800a8bc <HAL_GPIO_DeInit+0x1c8>)
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	089b      	lsrs	r3, r3, #2
 800a720:	3302      	adds	r3, #2
 800a722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a726:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	f003 0303 	and.w	r3, r3, #3
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	220f      	movs	r2, #15
 800a732:	fa02 f303 	lsl.w	r3, r2, r3
 800a736:	68fa      	ldr	r2, [r7, #12]
 800a738:	4013      	ands	r3, r2
 800a73a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a742:	d025      	beq.n	800a790 <HAL_GPIO_DeInit+0x9c>
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	4a5e      	ldr	r2, [pc, #376]	; (800a8c0 <HAL_GPIO_DeInit+0x1cc>)
 800a748:	4293      	cmp	r3, r2
 800a74a:	d01f      	beq.n	800a78c <HAL_GPIO_DeInit+0x98>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	4a5d      	ldr	r2, [pc, #372]	; (800a8c4 <HAL_GPIO_DeInit+0x1d0>)
 800a750:	4293      	cmp	r3, r2
 800a752:	d019      	beq.n	800a788 <HAL_GPIO_DeInit+0x94>
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	4a5c      	ldr	r2, [pc, #368]	; (800a8c8 <HAL_GPIO_DeInit+0x1d4>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d013      	beq.n	800a784 <HAL_GPIO_DeInit+0x90>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	4a5b      	ldr	r2, [pc, #364]	; (800a8cc <HAL_GPIO_DeInit+0x1d8>)
 800a760:	4293      	cmp	r3, r2
 800a762:	d00d      	beq.n	800a780 <HAL_GPIO_DeInit+0x8c>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	4a5a      	ldr	r2, [pc, #360]	; (800a8d0 <HAL_GPIO_DeInit+0x1dc>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	d007      	beq.n	800a77c <HAL_GPIO_DeInit+0x88>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	4a59      	ldr	r2, [pc, #356]	; (800a8d4 <HAL_GPIO_DeInit+0x1e0>)
 800a770:	4293      	cmp	r3, r2
 800a772:	d101      	bne.n	800a778 <HAL_GPIO_DeInit+0x84>
 800a774:	2306      	movs	r3, #6
 800a776:	e00c      	b.n	800a792 <HAL_GPIO_DeInit+0x9e>
 800a778:	2307      	movs	r3, #7
 800a77a:	e00a      	b.n	800a792 <HAL_GPIO_DeInit+0x9e>
 800a77c:	2305      	movs	r3, #5
 800a77e:	e008      	b.n	800a792 <HAL_GPIO_DeInit+0x9e>
 800a780:	2304      	movs	r3, #4
 800a782:	e006      	b.n	800a792 <HAL_GPIO_DeInit+0x9e>
 800a784:	2303      	movs	r3, #3
 800a786:	e004      	b.n	800a792 <HAL_GPIO_DeInit+0x9e>
 800a788:	2302      	movs	r3, #2
 800a78a:	e002      	b.n	800a792 <HAL_GPIO_DeInit+0x9e>
 800a78c:	2301      	movs	r3, #1
 800a78e:	e000      	b.n	800a792 <HAL_GPIO_DeInit+0x9e>
 800a790:	2300      	movs	r3, #0
 800a792:	697a      	ldr	r2, [r7, #20]
 800a794:	f002 0203 	and.w	r2, r2, #3
 800a798:	0092      	lsls	r2, r2, #2
 800a79a:	4093      	lsls	r3, r2
 800a79c:	68fa      	ldr	r2, [r7, #12]
 800a79e:	429a      	cmp	r2, r3
 800a7a0:	d132      	bne.n	800a808 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800a7a2:	4b4d      	ldr	r3, [pc, #308]	; (800a8d8 <HAL_GPIO_DeInit+0x1e4>)
 800a7a4:	681a      	ldr	r2, [r3, #0]
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	43db      	mvns	r3, r3
 800a7aa:	494b      	ldr	r1, [pc, #300]	; (800a8d8 <HAL_GPIO_DeInit+0x1e4>)
 800a7ac:	4013      	ands	r3, r2
 800a7ae:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800a7b0:	4b49      	ldr	r3, [pc, #292]	; (800a8d8 <HAL_GPIO_DeInit+0x1e4>)
 800a7b2:	685a      	ldr	r2, [r3, #4]
 800a7b4:	693b      	ldr	r3, [r7, #16]
 800a7b6:	43db      	mvns	r3, r3
 800a7b8:	4947      	ldr	r1, [pc, #284]	; (800a8d8 <HAL_GPIO_DeInit+0x1e4>)
 800a7ba:	4013      	ands	r3, r2
 800a7bc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800a7be:	4b46      	ldr	r3, [pc, #280]	; (800a8d8 <HAL_GPIO_DeInit+0x1e4>)
 800a7c0:	689a      	ldr	r2, [r3, #8]
 800a7c2:	693b      	ldr	r3, [r7, #16]
 800a7c4:	43db      	mvns	r3, r3
 800a7c6:	4944      	ldr	r1, [pc, #272]	; (800a8d8 <HAL_GPIO_DeInit+0x1e4>)
 800a7c8:	4013      	ands	r3, r2
 800a7ca:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800a7cc:	4b42      	ldr	r3, [pc, #264]	; (800a8d8 <HAL_GPIO_DeInit+0x1e4>)
 800a7ce:	68da      	ldr	r2, [r3, #12]
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	43db      	mvns	r3, r3
 800a7d4:	4940      	ldr	r1, [pc, #256]	; (800a8d8 <HAL_GPIO_DeInit+0x1e4>)
 800a7d6:	4013      	ands	r3, r2
 800a7d8:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	f003 0303 	and.w	r3, r3, #3
 800a7e0:	009b      	lsls	r3, r3, #2
 800a7e2:	220f      	movs	r2, #15
 800a7e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a7e8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800a7ea:	4a34      	ldr	r2, [pc, #208]	; (800a8bc <HAL_GPIO_DeInit+0x1c8>)
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	089b      	lsrs	r3, r3, #2
 800a7f0:	3302      	adds	r3, #2
 800a7f2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	43da      	mvns	r2, r3
 800a7fa:	4830      	ldr	r0, [pc, #192]	; (800a8bc <HAL_GPIO_DeInit+0x1c8>)
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	089b      	lsrs	r3, r3, #2
 800a800:	400a      	ands	r2, r1
 800a802:	3302      	adds	r3, #2
 800a804:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	005b      	lsls	r3, r3, #1
 800a810:	2103      	movs	r1, #3
 800a812:	fa01 f303 	lsl.w	r3, r1, r3
 800a816:	431a      	orrs	r2, r3
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	08da      	lsrs	r2, r3, #3
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	3208      	adds	r2, #8
 800a824:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	f003 0307 	and.w	r3, r3, #7
 800a82e:	009b      	lsls	r3, r3, #2
 800a830:	220f      	movs	r2, #15
 800a832:	fa02 f303 	lsl.w	r3, r2, r3
 800a836:	43db      	mvns	r3, r3
 800a838:	697a      	ldr	r2, [r7, #20]
 800a83a:	08d2      	lsrs	r2, r2, #3
 800a83c:	4019      	ands	r1, r3
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	3208      	adds	r2, #8
 800a842:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	689a      	ldr	r2, [r3, #8]
 800a84a:	697b      	ldr	r3, [r7, #20]
 800a84c:	005b      	lsls	r3, r3, #1
 800a84e:	2103      	movs	r1, #3
 800a850:	fa01 f303 	lsl.w	r3, r1, r3
 800a854:	43db      	mvns	r3, r3
 800a856:	401a      	ands	r2, r3
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	685a      	ldr	r2, [r3, #4]
 800a860:	2101      	movs	r1, #1
 800a862:	697b      	ldr	r3, [r7, #20]
 800a864:	fa01 f303 	lsl.w	r3, r1, r3
 800a868:	43db      	mvns	r3, r3
 800a86a:	401a      	ands	r2, r3
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	68da      	ldr	r2, [r3, #12]
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	005b      	lsls	r3, r3, #1
 800a878:	2103      	movs	r1, #3
 800a87a:	fa01 f303 	lsl.w	r3, r1, r3
 800a87e:	43db      	mvns	r3, r3
 800a880:	401a      	ands	r2, r3
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a88a:	2101      	movs	r1, #1
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	fa01 f303 	lsl.w	r3, r1, r3
 800a892:	43db      	mvns	r3, r3
 800a894:	401a      	ands	r2, r3
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	3301      	adds	r3, #1
 800a89e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800a8a0:	683a      	ldr	r2, [r7, #0]
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	fa22 f303 	lsr.w	r3, r2, r3
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	f47f af2b 	bne.w	800a704 <HAL_GPIO_DeInit+0x10>
  }
}
 800a8ae:	bf00      	nop
 800a8b0:	371c      	adds	r7, #28
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr
 800a8ba:	bf00      	nop
 800a8bc:	40010000 	.word	0x40010000
 800a8c0:	48000400 	.word	0x48000400
 800a8c4:	48000800 	.word	0x48000800
 800a8c8:	48000c00 	.word	0x48000c00
 800a8cc:	48001000 	.word	0x48001000
 800a8d0:	48001400 	.word	0x48001400
 800a8d4:	48001800 	.word	0x48001800
 800a8d8:	40010400 	.word	0x40010400

0800a8dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b085      	sub	sp, #20
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
 800a8e4:	460b      	mov	r3, r1
 800a8e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	691a      	ldr	r2, [r3, #16]
 800a8ec:	887b      	ldrh	r3, [r7, #2]
 800a8ee:	4013      	ands	r3, r2
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d002      	beq.n	800a8fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a8f4:	2301      	movs	r3, #1
 800a8f6:	73fb      	strb	r3, [r7, #15]
 800a8f8:	e001      	b.n	800a8fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a8fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800a900:	4618      	mov	r0, r3
 800a902:	3714      	adds	r7, #20
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b083      	sub	sp, #12
 800a910:	af00      	add	r7, sp, #0
 800a912:	6078      	str	r0, [r7, #4]
 800a914:	460b      	mov	r3, r1
 800a916:	807b      	strh	r3, [r7, #2]
 800a918:	4613      	mov	r3, r2
 800a91a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a91c:	787b      	ldrb	r3, [r7, #1]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d003      	beq.n	800a92a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a922:	887a      	ldrh	r2, [r7, #2]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a928:	e002      	b.n	800a930 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a92a:	887a      	ldrh	r2, [r7, #2]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a930:	bf00      	nop
 800a932:	370c      	adds	r7, #12
 800a934:	46bd      	mov	sp, r7
 800a936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93a:	4770      	bx	lr

0800a93c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b085      	sub	sp, #20
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	460b      	mov	r3, r1
 800a946:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	695b      	ldr	r3, [r3, #20]
 800a94c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a94e:	887a      	ldrh	r2, [r7, #2]
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	4013      	ands	r3, r2
 800a954:	041a      	lsls	r2, r3, #16
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	43d9      	mvns	r1, r3
 800a95a:	887b      	ldrh	r3, [r7, #2]
 800a95c:	400b      	ands	r3, r1
 800a95e:	431a      	orrs	r2, r3
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	619a      	str	r2, [r3, #24]
}
 800a964:	bf00      	nop
 800a966:	3714      	adds	r7, #20
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b082      	sub	sp, #8
 800a974:	af00      	add	r7, sp, #0
 800a976:	4603      	mov	r3, r0
 800a978:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800a97a:	4b08      	ldr	r3, [pc, #32]	; (800a99c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a97c:	695a      	ldr	r2, [r3, #20]
 800a97e:	88fb      	ldrh	r3, [r7, #6]
 800a980:	4013      	ands	r3, r2
 800a982:	2b00      	cmp	r3, #0
 800a984:	d006      	beq.n	800a994 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a986:	4a05      	ldr	r2, [pc, #20]	; (800a99c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800a988:	88fb      	ldrh	r3, [r7, #6]
 800a98a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a98c:	88fb      	ldrh	r3, [r7, #6]
 800a98e:	4618      	mov	r0, r3
 800a990:	f7f8 fedd 	bl	800374e <HAL_GPIO_EXTI_Callback>
  }
}
 800a994:	bf00      	nop
 800a996:	3708      	adds	r7, #8
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}
 800a99c:	40010400 	.word	0x40010400

0800a9a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b082      	sub	sp, #8
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d101      	bne.n	800a9b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a9ae:	2301      	movs	r3, #1
 800a9b0:	e081      	b.n	800aab6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d106      	bne.n	800a9cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f7f8 ff44 	bl	8003854 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2224      	movs	r2, #36	; 0x24
 800a9d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	681a      	ldr	r2, [r3, #0]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f022 0201 	bic.w	r2, r2, #1
 800a9e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	685a      	ldr	r2, [r3, #4]
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a9f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	689a      	ldr	r2, [r3, #8]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aa00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	68db      	ldr	r3, [r3, #12]
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d107      	bne.n	800aa1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	689a      	ldr	r2, [r3, #8]
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aa16:	609a      	str	r2, [r3, #8]
 800aa18:	e006      	b.n	800aa28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	689a      	ldr	r2, [r3, #8]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800aa26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	68db      	ldr	r3, [r3, #12]
 800aa2c:	2b02      	cmp	r3, #2
 800aa2e:	d104      	bne.n	800aa3a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aa38:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	685b      	ldr	r3, [r3, #4]
 800aa40:	687a      	ldr	r2, [r7, #4]
 800aa42:	6812      	ldr	r2, [r2, #0]
 800aa44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800aa48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa4c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	68da      	ldr	r2, [r3, #12]
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aa5c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	691a      	ldr	r2, [r3, #16]
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	695b      	ldr	r3, [r3, #20]
 800aa66:	ea42 0103 	orr.w	r1, r2, r3
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	699b      	ldr	r3, [r3, #24]
 800aa6e:	021a      	lsls	r2, r3, #8
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	430a      	orrs	r2, r1
 800aa76:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	69d9      	ldr	r1, [r3, #28]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6a1a      	ldr	r2, [r3, #32]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	430a      	orrs	r2, r1
 800aa86:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	681a      	ldr	r2, [r3, #0]
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f042 0201 	orr.w	r2, r2, #1
 800aa96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2220      	movs	r2, #32
 800aaa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2200      	movs	r2, #0
 800aab0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800aab4:	2300      	movs	r3, #0
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3708      	adds	r7, #8
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}

0800aabe <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800aabe:	b580      	push	{r7, lr}
 800aac0:	b082      	sub	sp, #8
 800aac2:	af00      	add	r7, sp, #0
 800aac4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d101      	bne.n	800aad0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800aacc:	2301      	movs	r3, #1
 800aace:	e021      	b.n	800ab14 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2224      	movs	r2, #36	; 0x24
 800aad4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	681a      	ldr	r2, [r3, #0]
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f022 0201 	bic.w	r2, r2, #1
 800aae6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800aae8:	6878      	ldr	r0, [r7, #4]
 800aaea:	f7f8 fef7 	bl	80038dc <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2200      	movs	r2, #0
 800ab00:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2200      	movs	r2, #0
 800ab06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ab12:	2300      	movs	r3, #0
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3708      	adds	r7, #8
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}

0800ab1c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b088      	sub	sp, #32
 800ab20:	af02      	add	r7, sp, #8
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	607a      	str	r2, [r7, #4]
 800ab26:	461a      	mov	r2, r3
 800ab28:	460b      	mov	r3, r1
 800ab2a:	817b      	strh	r3, [r7, #10]
 800ab2c:	4613      	mov	r3, r2
 800ab2e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ab36:	b2db      	uxtb	r3, r3
 800ab38:	2b20      	cmp	r3, #32
 800ab3a:	f040 80da 	bne.w	800acf2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ab44:	2b01      	cmp	r3, #1
 800ab46:	d101      	bne.n	800ab4c <HAL_I2C_Master_Transmit+0x30>
 800ab48:	2302      	movs	r3, #2
 800ab4a:	e0d3      	b.n	800acf4 <HAL_I2C_Master_Transmit+0x1d8>
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ab54:	f7ff f998 	bl	8009e88 <HAL_GetTick>
 800ab58:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	9300      	str	r3, [sp, #0]
 800ab5e:	2319      	movs	r3, #25
 800ab60:	2201      	movs	r2, #1
 800ab62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ab66:	68f8      	ldr	r0, [r7, #12]
 800ab68:	f000 fcbc 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d001      	beq.n	800ab76 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800ab72:	2301      	movs	r3, #1
 800ab74:	e0be      	b.n	800acf4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2221      	movs	r2, #33	; 0x21
 800ab7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2210      	movs	r2, #16
 800ab82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	687a      	ldr	r2, [r7, #4]
 800ab90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	893a      	ldrh	r2, [r7, #8]
 800ab96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aba2:	b29b      	uxth	r3, r3
 800aba4:	2bff      	cmp	r3, #255	; 0xff
 800aba6:	d90e      	bls.n	800abc6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	22ff      	movs	r2, #255	; 0xff
 800abac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800abb2:	b2da      	uxtb	r2, r3
 800abb4:	8979      	ldrh	r1, [r7, #10]
 800abb6:	4b51      	ldr	r3, [pc, #324]	; (800acfc <HAL_I2C_Master_Transmit+0x1e0>)
 800abb8:	9300      	str	r3, [sp, #0]
 800abba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800abbe:	68f8      	ldr	r0, [r7, #12]
 800abc0:	f000 fe1e 	bl	800b800 <I2C_TransferConfig>
 800abc4:	e06c      	b.n	800aca0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800abca:	b29a      	uxth	r2, r3
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800abd4:	b2da      	uxtb	r2, r3
 800abd6:	8979      	ldrh	r1, [r7, #10]
 800abd8:	4b48      	ldr	r3, [pc, #288]	; (800acfc <HAL_I2C_Master_Transmit+0x1e0>)
 800abda:	9300      	str	r3, [sp, #0]
 800abdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800abe0:	68f8      	ldr	r0, [r7, #12]
 800abe2:	f000 fe0d 	bl	800b800 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800abe6:	e05b      	b.n	800aca0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800abe8:	697a      	ldr	r2, [r7, #20]
 800abea:	6a39      	ldr	r1, [r7, #32]
 800abec:	68f8      	ldr	r0, [r7, #12]
 800abee:	f000 fcb9 	bl	800b564 <I2C_WaitOnTXISFlagUntilTimeout>
 800abf2:	4603      	mov	r3, r0
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d001      	beq.n	800abfc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800abf8:	2301      	movs	r3, #1
 800abfa:	e07b      	b.n	800acf4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac00:	781a      	ldrb	r2, [r3, #0]
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac0c:	1c5a      	adds	r2, r3, #1
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	3b01      	subs	r3, #1
 800ac1a:	b29a      	uxth	r2, r3
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac24:	3b01      	subs	r3, #1
 800ac26:	b29a      	uxth	r2, r3
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d034      	beq.n	800aca0 <HAL_I2C_Master_Transmit+0x184>
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d130      	bne.n	800aca0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	9300      	str	r3, [sp, #0]
 800ac42:	6a3b      	ldr	r3, [r7, #32]
 800ac44:	2200      	movs	r2, #0
 800ac46:	2180      	movs	r1, #128	; 0x80
 800ac48:	68f8      	ldr	r0, [r7, #12]
 800ac4a:	f000 fc4b 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d001      	beq.n	800ac58 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800ac54:	2301      	movs	r3, #1
 800ac56:	e04d      	b.n	800acf4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac5c:	b29b      	uxth	r3, r3
 800ac5e:	2bff      	cmp	r3, #255	; 0xff
 800ac60:	d90e      	bls.n	800ac80 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	22ff      	movs	r2, #255	; 0xff
 800ac66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac6c:	b2da      	uxtb	r2, r3
 800ac6e:	8979      	ldrh	r1, [r7, #10]
 800ac70:	2300      	movs	r3, #0
 800ac72:	9300      	str	r3, [sp, #0]
 800ac74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f000 fdc1 	bl	800b800 <I2C_TransferConfig>
 800ac7e:	e00f      	b.n	800aca0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac84:	b29a      	uxth	r2, r3
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ac8e:	b2da      	uxtb	r2, r3
 800ac90:	8979      	ldrh	r1, [r7, #10]
 800ac92:	2300      	movs	r3, #0
 800ac94:	9300      	str	r3, [sp, #0]
 800ac96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ac9a:	68f8      	ldr	r0, [r7, #12]
 800ac9c:	f000 fdb0 	bl	800b800 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aca4:	b29b      	uxth	r3, r3
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d19e      	bne.n	800abe8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800acaa:	697a      	ldr	r2, [r7, #20]
 800acac:	6a39      	ldr	r1, [r7, #32]
 800acae:	68f8      	ldr	r0, [r7, #12]
 800acb0:	f000 fc98 	bl	800b5e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800acb4:	4603      	mov	r3, r0
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d001      	beq.n	800acbe <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800acba:	2301      	movs	r3, #1
 800acbc:	e01a      	b.n	800acf4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	2220      	movs	r2, #32
 800acc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	6859      	ldr	r1, [r3, #4]
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681a      	ldr	r2, [r3, #0]
 800acd0:	4b0b      	ldr	r3, [pc, #44]	; (800ad00 <HAL_I2C_Master_Transmit+0x1e4>)
 800acd2:	400b      	ands	r3, r1
 800acd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	2220      	movs	r2, #32
 800acda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	2200      	movs	r2, #0
 800ace2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800acee:	2300      	movs	r3, #0
 800acf0:	e000      	b.n	800acf4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800acf2:	2302      	movs	r3, #2
  }
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3718      	adds	r7, #24
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}
 800acfc:	80002000 	.word	0x80002000
 800ad00:	fe00e800 	.word	0xfe00e800

0800ad04 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b088      	sub	sp, #32
 800ad08:	af02      	add	r7, sp, #8
 800ad0a:	60f8      	str	r0, [r7, #12]
 800ad0c:	607a      	str	r2, [r7, #4]
 800ad0e:	461a      	mov	r2, r3
 800ad10:	460b      	mov	r3, r1
 800ad12:	817b      	strh	r3, [r7, #10]
 800ad14:	4613      	mov	r3, r2
 800ad16:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ad1e:	b2db      	uxtb	r3, r3
 800ad20:	2b20      	cmp	r3, #32
 800ad22:	f040 80db 	bne.w	800aedc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d101      	bne.n	800ad34 <HAL_I2C_Master_Receive+0x30>
 800ad30:	2302      	movs	r3, #2
 800ad32:	e0d4      	b.n	800aede <HAL_I2C_Master_Receive+0x1da>
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	2201      	movs	r2, #1
 800ad38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ad3c:	f7ff f8a4 	bl	8009e88 <HAL_GetTick>
 800ad40:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	9300      	str	r3, [sp, #0]
 800ad46:	2319      	movs	r3, #25
 800ad48:	2201      	movs	r2, #1
 800ad4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ad4e:	68f8      	ldr	r0, [r7, #12]
 800ad50:	f000 fbc8 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800ad54:	4603      	mov	r3, r0
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d001      	beq.n	800ad5e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	e0bf      	b.n	800aede <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2222      	movs	r2, #34	; 0x22
 800ad62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2210      	movs	r2, #16
 800ad6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	2200      	movs	r2, #0
 800ad72:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	687a      	ldr	r2, [r7, #4]
 800ad78:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	893a      	ldrh	r2, [r7, #8]
 800ad7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	2200      	movs	r2, #0
 800ad84:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ad8a:	b29b      	uxth	r3, r3
 800ad8c:	2bff      	cmp	r3, #255	; 0xff
 800ad8e:	d90e      	bls.n	800adae <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	22ff      	movs	r2, #255	; 0xff
 800ad94:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ad9a:	b2da      	uxtb	r2, r3
 800ad9c:	8979      	ldrh	r1, [r7, #10]
 800ad9e:	4b52      	ldr	r3, [pc, #328]	; (800aee8 <HAL_I2C_Master_Receive+0x1e4>)
 800ada0:	9300      	str	r3, [sp, #0]
 800ada2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ada6:	68f8      	ldr	r0, [r7, #12]
 800ada8:	f000 fd2a 	bl	800b800 <I2C_TransferConfig>
 800adac:	e06d      	b.n	800ae8a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800adb2:	b29a      	uxth	r2, r3
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800adbc:	b2da      	uxtb	r2, r3
 800adbe:	8979      	ldrh	r1, [r7, #10]
 800adc0:	4b49      	ldr	r3, [pc, #292]	; (800aee8 <HAL_I2C_Master_Receive+0x1e4>)
 800adc2:	9300      	str	r3, [sp, #0]
 800adc4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800adc8:	68f8      	ldr	r0, [r7, #12]
 800adca:	f000 fd19 	bl	800b800 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800adce:	e05c      	b.n	800ae8a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800add0:	697a      	ldr	r2, [r7, #20]
 800add2:	6a39      	ldr	r1, [r7, #32]
 800add4:	68f8      	ldr	r0, [r7, #12]
 800add6:	f000 fc41 	bl	800b65c <I2C_WaitOnRXNEFlagUntilTimeout>
 800adda:	4603      	mov	r3, r0
 800addc:	2b00      	cmp	r3, #0
 800adde:	d001      	beq.n	800ade4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800ade0:	2301      	movs	r3, #1
 800ade2:	e07c      	b.n	800aede <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adee:	b2d2      	uxtb	r2, r2
 800adf0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adf6:	1c5a      	adds	r2, r3, #1
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ae00:	3b01      	subs	r3, #1
 800ae02:	b29a      	uxth	r2, r3
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	3b01      	subs	r3, #1
 800ae10:	b29a      	uxth	r2, r3
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae1a:	b29b      	uxth	r3, r3
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d034      	beq.n	800ae8a <HAL_I2C_Master_Receive+0x186>
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d130      	bne.n	800ae8a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ae28:	697b      	ldr	r3, [r7, #20]
 800ae2a:	9300      	str	r3, [sp, #0]
 800ae2c:	6a3b      	ldr	r3, [r7, #32]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	2180      	movs	r1, #128	; 0x80
 800ae32:	68f8      	ldr	r0, [r7, #12]
 800ae34:	f000 fb56 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d001      	beq.n	800ae42 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	e04d      	b.n	800aede <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae46:	b29b      	uxth	r3, r3
 800ae48:	2bff      	cmp	r3, #255	; 0xff
 800ae4a:	d90e      	bls.n	800ae6a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	22ff      	movs	r2, #255	; 0xff
 800ae50:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ae56:	b2da      	uxtb	r2, r3
 800ae58:	8979      	ldrh	r1, [r7, #10]
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	9300      	str	r3, [sp, #0]
 800ae5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ae62:	68f8      	ldr	r0, [r7, #12]
 800ae64:	f000 fccc 	bl	800b800 <I2C_TransferConfig>
 800ae68:	e00f      	b.n	800ae8a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae6e:	b29a      	uxth	r2, r3
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ae78:	b2da      	uxtb	r2, r3
 800ae7a:	8979      	ldrh	r1, [r7, #10]
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	9300      	str	r3, [sp, #0]
 800ae80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ae84:	68f8      	ldr	r0, [r7, #12]
 800ae86:	f000 fcbb 	bl	800b800 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d19d      	bne.n	800add0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ae94:	697a      	ldr	r2, [r7, #20]
 800ae96:	6a39      	ldr	r1, [r7, #32]
 800ae98:	68f8      	ldr	r0, [r7, #12]
 800ae9a:	f000 fba3 	bl	800b5e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d001      	beq.n	800aea8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800aea4:	2301      	movs	r3, #1
 800aea6:	e01a      	b.n	800aede <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	2220      	movs	r2, #32
 800aeae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	6859      	ldr	r1, [r3, #4]
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681a      	ldr	r2, [r3, #0]
 800aeba:	4b0c      	ldr	r3, [pc, #48]	; (800aeec <HAL_I2C_Master_Receive+0x1e8>)
 800aebc:	400b      	ands	r3, r1
 800aebe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2220      	movs	r2, #32
 800aec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2200      	movs	r2, #0
 800aecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2200      	movs	r2, #0
 800aed4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800aed8:	2300      	movs	r3, #0
 800aeda:	e000      	b.n	800aede <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800aedc:	2302      	movs	r3, #2
  }
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3718      	adds	r7, #24
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bd80      	pop	{r7, pc}
 800aee6:	bf00      	nop
 800aee8:	80002400 	.word	0x80002400
 800aeec:	fe00e800 	.word	0xfe00e800

0800aef0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b088      	sub	sp, #32
 800aef4:	af02      	add	r7, sp, #8
 800aef6:	60f8      	str	r0, [r7, #12]
 800aef8:	4608      	mov	r0, r1
 800aefa:	4611      	mov	r1, r2
 800aefc:	461a      	mov	r2, r3
 800aefe:	4603      	mov	r3, r0
 800af00:	817b      	strh	r3, [r7, #10]
 800af02:	460b      	mov	r3, r1
 800af04:	813b      	strh	r3, [r7, #8]
 800af06:	4613      	mov	r3, r2
 800af08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800af10:	b2db      	uxtb	r3, r3
 800af12:	2b20      	cmp	r3, #32
 800af14:	f040 80f9 	bne.w	800b10a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800af18:	6a3b      	ldr	r3, [r7, #32]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d002      	beq.n	800af24 <HAL_I2C_Mem_Write+0x34>
 800af1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800af20:	2b00      	cmp	r3, #0
 800af22:	d105      	bne.n	800af30 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	f44f 7200 	mov.w	r2, #512	; 0x200
 800af2a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800af2c:	2301      	movs	r3, #1
 800af2e:	e0ed      	b.n	800b10c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800af36:	2b01      	cmp	r3, #1
 800af38:	d101      	bne.n	800af3e <HAL_I2C_Mem_Write+0x4e>
 800af3a:	2302      	movs	r3, #2
 800af3c:	e0e6      	b.n	800b10c <HAL_I2C_Mem_Write+0x21c>
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	2201      	movs	r2, #1
 800af42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800af46:	f7fe ff9f 	bl	8009e88 <HAL_GetTick>
 800af4a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	9300      	str	r3, [sp, #0]
 800af50:	2319      	movs	r3, #25
 800af52:	2201      	movs	r2, #1
 800af54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800af58:	68f8      	ldr	r0, [r7, #12]
 800af5a:	f000 fac3 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800af5e:	4603      	mov	r3, r0
 800af60:	2b00      	cmp	r3, #0
 800af62:	d001      	beq.n	800af68 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800af64:	2301      	movs	r3, #1
 800af66:	e0d1      	b.n	800b10c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2221      	movs	r2, #33	; 0x21
 800af6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	2240      	movs	r2, #64	; 0x40
 800af74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	2200      	movs	r2, #0
 800af7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	6a3a      	ldr	r2, [r7, #32]
 800af82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800af88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	2200      	movs	r2, #0
 800af8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800af90:	88f8      	ldrh	r0, [r7, #6]
 800af92:	893a      	ldrh	r2, [r7, #8]
 800af94:	8979      	ldrh	r1, [r7, #10]
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	9301      	str	r3, [sp, #4]
 800af9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af9c:	9300      	str	r3, [sp, #0]
 800af9e:	4603      	mov	r3, r0
 800afa0:	68f8      	ldr	r0, [r7, #12]
 800afa2:	f000 f9d3 	bl	800b34c <I2C_RequestMemoryWrite>
 800afa6:	4603      	mov	r3, r0
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d005      	beq.n	800afb8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	2200      	movs	r2, #0
 800afb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800afb4:	2301      	movs	r3, #1
 800afb6:	e0a9      	b.n	800b10c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	2bff      	cmp	r3, #255	; 0xff
 800afc0:	d90e      	bls.n	800afe0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	22ff      	movs	r2, #255	; 0xff
 800afc6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afcc:	b2da      	uxtb	r2, r3
 800afce:	8979      	ldrh	r1, [r7, #10]
 800afd0:	2300      	movs	r3, #0
 800afd2:	9300      	str	r3, [sp, #0]
 800afd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800afd8:	68f8      	ldr	r0, [r7, #12]
 800afda:	f000 fc11 	bl	800b800 <I2C_TransferConfig>
 800afde:	e00f      	b.n	800b000 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afe4:	b29a      	uxth	r2, r3
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800afee:	b2da      	uxtb	r2, r3
 800aff0:	8979      	ldrh	r1, [r7, #10]
 800aff2:	2300      	movs	r3, #0
 800aff4:	9300      	str	r3, [sp, #0]
 800aff6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800affa:	68f8      	ldr	r0, [r7, #12]
 800affc:	f000 fc00 	bl	800b800 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b000:	697a      	ldr	r2, [r7, #20]
 800b002:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b004:	68f8      	ldr	r0, [r7, #12]
 800b006:	f000 faad 	bl	800b564 <I2C_WaitOnTXISFlagUntilTimeout>
 800b00a:	4603      	mov	r3, r0
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d001      	beq.n	800b014 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b010:	2301      	movs	r3, #1
 800b012:	e07b      	b.n	800b10c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b018:	781a      	ldrb	r2, [r3, #0]
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b024:	1c5a      	adds	r2, r3, #1
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b02e:	b29b      	uxth	r3, r3
 800b030:	3b01      	subs	r3, #1
 800b032:	b29a      	uxth	r2, r3
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b03c:	3b01      	subs	r3, #1
 800b03e:	b29a      	uxth	r2, r3
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b048:	b29b      	uxth	r3, r3
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d034      	beq.n	800b0b8 <HAL_I2C_Mem_Write+0x1c8>
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b052:	2b00      	cmp	r3, #0
 800b054:	d130      	bne.n	800b0b8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b056:	697b      	ldr	r3, [r7, #20]
 800b058:	9300      	str	r3, [sp, #0]
 800b05a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b05c:	2200      	movs	r2, #0
 800b05e:	2180      	movs	r1, #128	; 0x80
 800b060:	68f8      	ldr	r0, [r7, #12]
 800b062:	f000 fa3f 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800b066:	4603      	mov	r3, r0
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d001      	beq.n	800b070 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b06c:	2301      	movs	r3, #1
 800b06e:	e04d      	b.n	800b10c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b074:	b29b      	uxth	r3, r3
 800b076:	2bff      	cmp	r3, #255	; 0xff
 800b078:	d90e      	bls.n	800b098 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	22ff      	movs	r2, #255	; 0xff
 800b07e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b084:	b2da      	uxtb	r2, r3
 800b086:	8979      	ldrh	r1, [r7, #10]
 800b088:	2300      	movs	r3, #0
 800b08a:	9300      	str	r3, [sp, #0]
 800b08c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b090:	68f8      	ldr	r0, [r7, #12]
 800b092:	f000 fbb5 	bl	800b800 <I2C_TransferConfig>
 800b096:	e00f      	b.n	800b0b8 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b09c:	b29a      	uxth	r2, r3
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0a6:	b2da      	uxtb	r2, r3
 800b0a8:	8979      	ldrh	r1, [r7, #10]
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	9300      	str	r3, [sp, #0]
 800b0ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f000 fba4 	bl	800b800 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0bc:	b29b      	uxth	r3, r3
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d19e      	bne.n	800b000 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b0c2:	697a      	ldr	r2, [r7, #20]
 800b0c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b0c6:	68f8      	ldr	r0, [r7, #12]
 800b0c8:	f000 fa8c 	bl	800b5e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d001      	beq.n	800b0d6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	e01a      	b.n	800b10c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	2220      	movs	r2, #32
 800b0dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	6859      	ldr	r1, [r3, #4]
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	4b0a      	ldr	r3, [pc, #40]	; (800b114 <HAL_I2C_Mem_Write+0x224>)
 800b0ea:	400b      	ands	r3, r1
 800b0ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2220      	movs	r2, #32
 800b0f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2200      	movs	r2, #0
 800b102:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b106:	2300      	movs	r3, #0
 800b108:	e000      	b.n	800b10c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b10a:	2302      	movs	r3, #2
  }
}
 800b10c:	4618      	mov	r0, r3
 800b10e:	3718      	adds	r7, #24
 800b110:	46bd      	mov	sp, r7
 800b112:	bd80      	pop	{r7, pc}
 800b114:	fe00e800 	.word	0xfe00e800

0800b118 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b088      	sub	sp, #32
 800b11c:	af02      	add	r7, sp, #8
 800b11e:	60f8      	str	r0, [r7, #12]
 800b120:	4608      	mov	r0, r1
 800b122:	4611      	mov	r1, r2
 800b124:	461a      	mov	r2, r3
 800b126:	4603      	mov	r3, r0
 800b128:	817b      	strh	r3, [r7, #10]
 800b12a:	460b      	mov	r3, r1
 800b12c:	813b      	strh	r3, [r7, #8]
 800b12e:	4613      	mov	r3, r2
 800b130:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b138:	b2db      	uxtb	r3, r3
 800b13a:	2b20      	cmp	r3, #32
 800b13c:	f040 80fd 	bne.w	800b33a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800b140:	6a3b      	ldr	r3, [r7, #32]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d002      	beq.n	800b14c <HAL_I2C_Mem_Read+0x34>
 800b146:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d105      	bne.n	800b158 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b152:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800b154:	2301      	movs	r3, #1
 800b156:	e0f1      	b.n	800b33c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b15e:	2b01      	cmp	r3, #1
 800b160:	d101      	bne.n	800b166 <HAL_I2C_Mem_Read+0x4e>
 800b162:	2302      	movs	r3, #2
 800b164:	e0ea      	b.n	800b33c <HAL_I2C_Mem_Read+0x224>
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	2201      	movs	r2, #1
 800b16a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b16e:	f7fe fe8b 	bl	8009e88 <HAL_GetTick>
 800b172:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	9300      	str	r3, [sp, #0]
 800b178:	2319      	movs	r3, #25
 800b17a:	2201      	movs	r2, #1
 800b17c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b180:	68f8      	ldr	r0, [r7, #12]
 800b182:	f000 f9af 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800b186:	4603      	mov	r3, r0
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d001      	beq.n	800b190 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b18c:	2301      	movs	r3, #1
 800b18e:	e0d5      	b.n	800b33c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	2222      	movs	r2, #34	; 0x22
 800b194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2240      	movs	r2, #64	; 0x40
 800b19c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6a3a      	ldr	r2, [r7, #32]
 800b1aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b1b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b1b8:	88f8      	ldrh	r0, [r7, #6]
 800b1ba:	893a      	ldrh	r2, [r7, #8]
 800b1bc:	8979      	ldrh	r1, [r7, #10]
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	9301      	str	r3, [sp, #4]
 800b1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1c4:	9300      	str	r3, [sp, #0]
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	68f8      	ldr	r0, [r7, #12]
 800b1ca:	f000 f913 	bl	800b3f4 <I2C_RequestMemoryRead>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d005      	beq.n	800b1e0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800b1dc:	2301      	movs	r3, #1
 800b1de:	e0ad      	b.n	800b33c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	2bff      	cmp	r3, #255	; 0xff
 800b1e8:	d90e      	bls.n	800b208 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	22ff      	movs	r2, #255	; 0xff
 800b1ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b1f4:	b2da      	uxtb	r2, r3
 800b1f6:	8979      	ldrh	r1, [r7, #10]
 800b1f8:	4b52      	ldr	r3, [pc, #328]	; (800b344 <HAL_I2C_Mem_Read+0x22c>)
 800b1fa:	9300      	str	r3, [sp, #0]
 800b1fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b200:	68f8      	ldr	r0, [r7, #12]
 800b202:	f000 fafd 	bl	800b800 <I2C_TransferConfig>
 800b206:	e00f      	b.n	800b228 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b20c:	b29a      	uxth	r2, r3
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b216:	b2da      	uxtb	r2, r3
 800b218:	8979      	ldrh	r1, [r7, #10]
 800b21a:	4b4a      	ldr	r3, [pc, #296]	; (800b344 <HAL_I2C_Mem_Read+0x22c>)
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b222:	68f8      	ldr	r0, [r7, #12]
 800b224:	f000 faec 	bl	800b800 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b228:	697b      	ldr	r3, [r7, #20]
 800b22a:	9300      	str	r3, [sp, #0]
 800b22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b22e:	2200      	movs	r2, #0
 800b230:	2104      	movs	r1, #4
 800b232:	68f8      	ldr	r0, [r7, #12]
 800b234:	f000 f956 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800b238:	4603      	mov	r3, r0
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d001      	beq.n	800b242 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b23e:	2301      	movs	r3, #1
 800b240:	e07c      	b.n	800b33c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b24c:	b2d2      	uxtb	r2, r2
 800b24e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b254:	1c5a      	adds	r2, r3, #1
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b25e:	3b01      	subs	r3, #1
 800b260:	b29a      	uxth	r2, r3
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b26a:	b29b      	uxth	r3, r3
 800b26c:	3b01      	subs	r3, #1
 800b26e:	b29a      	uxth	r2, r3
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b278:	b29b      	uxth	r3, r3
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d034      	beq.n	800b2e8 <HAL_I2C_Mem_Read+0x1d0>
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b282:	2b00      	cmp	r3, #0
 800b284:	d130      	bne.n	800b2e8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	9300      	str	r3, [sp, #0]
 800b28a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b28c:	2200      	movs	r2, #0
 800b28e:	2180      	movs	r1, #128	; 0x80
 800b290:	68f8      	ldr	r0, [r7, #12]
 800b292:	f000 f927 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800b296:	4603      	mov	r3, r0
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d001      	beq.n	800b2a0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800b29c:	2301      	movs	r3, #1
 800b29e:	e04d      	b.n	800b33c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	2bff      	cmp	r3, #255	; 0xff
 800b2a8:	d90e      	bls.n	800b2c8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	22ff      	movs	r2, #255	; 0xff
 800b2ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2b4:	b2da      	uxtb	r2, r3
 800b2b6:	8979      	ldrh	r1, [r7, #10]
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	9300      	str	r3, [sp, #0]
 800b2bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b2c0:	68f8      	ldr	r0, [r7, #12]
 800b2c2:	f000 fa9d 	bl	800b800 <I2C_TransferConfig>
 800b2c6:	e00f      	b.n	800b2e8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2cc:	b29a      	uxth	r2, r3
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2d6:	b2da      	uxtb	r2, r3
 800b2d8:	8979      	ldrh	r1, [r7, #10]
 800b2da:	2300      	movs	r3, #0
 800b2dc:	9300      	str	r3, [sp, #0]
 800b2de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b2e2:	68f8      	ldr	r0, [r7, #12]
 800b2e4:	f000 fa8c 	bl	800b800 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2ec:	b29b      	uxth	r3, r3
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d19a      	bne.n	800b228 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b2f2:	697a      	ldr	r2, [r7, #20]
 800b2f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b2f6:	68f8      	ldr	r0, [r7, #12]
 800b2f8:	f000 f974 	bl	800b5e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d001      	beq.n	800b306 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800b302:	2301      	movs	r3, #1
 800b304:	e01a      	b.n	800b33c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	2220      	movs	r2, #32
 800b30c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	6859      	ldr	r1, [r3, #4]
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	681a      	ldr	r2, [r3, #0]
 800b318:	4b0b      	ldr	r3, [pc, #44]	; (800b348 <HAL_I2C_Mem_Read+0x230>)
 800b31a:	400b      	ands	r3, r1
 800b31c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	2220      	movs	r2, #32
 800b322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2200      	movs	r2, #0
 800b32a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	2200      	movs	r2, #0
 800b332:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b336:	2300      	movs	r3, #0
 800b338:	e000      	b.n	800b33c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b33a:	2302      	movs	r3, #2
  }
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3718      	adds	r7, #24
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}
 800b344:	80002400 	.word	0x80002400
 800b348:	fe00e800 	.word	0xfe00e800

0800b34c <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b086      	sub	sp, #24
 800b350:	af02      	add	r7, sp, #8
 800b352:	60f8      	str	r0, [r7, #12]
 800b354:	4608      	mov	r0, r1
 800b356:	4611      	mov	r1, r2
 800b358:	461a      	mov	r2, r3
 800b35a:	4603      	mov	r3, r0
 800b35c:	817b      	strh	r3, [r7, #10]
 800b35e:	460b      	mov	r3, r1
 800b360:	813b      	strh	r3, [r7, #8]
 800b362:	4613      	mov	r3, r2
 800b364:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b366:	88fb      	ldrh	r3, [r7, #6]
 800b368:	b2da      	uxtb	r2, r3
 800b36a:	8979      	ldrh	r1, [r7, #10]
 800b36c:	4b20      	ldr	r3, [pc, #128]	; (800b3f0 <I2C_RequestMemoryWrite+0xa4>)
 800b36e:	9300      	str	r3, [sp, #0]
 800b370:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b374:	68f8      	ldr	r0, [r7, #12]
 800b376:	f000 fa43 	bl	800b800 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b37a:	69fa      	ldr	r2, [r7, #28]
 800b37c:	69b9      	ldr	r1, [r7, #24]
 800b37e:	68f8      	ldr	r0, [r7, #12]
 800b380:	f000 f8f0 	bl	800b564 <I2C_WaitOnTXISFlagUntilTimeout>
 800b384:	4603      	mov	r3, r0
 800b386:	2b00      	cmp	r3, #0
 800b388:	d001      	beq.n	800b38e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b38a:	2301      	movs	r3, #1
 800b38c:	e02c      	b.n	800b3e8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b38e:	88fb      	ldrh	r3, [r7, #6]
 800b390:	2b01      	cmp	r3, #1
 800b392:	d105      	bne.n	800b3a0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b394:	893b      	ldrh	r3, [r7, #8]
 800b396:	b2da      	uxtb	r2, r3
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	629a      	str	r2, [r3, #40]	; 0x28
 800b39e:	e015      	b.n	800b3cc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b3a0:	893b      	ldrh	r3, [r7, #8]
 800b3a2:	0a1b      	lsrs	r3, r3, #8
 800b3a4:	b29b      	uxth	r3, r3
 800b3a6:	b2da      	uxtb	r2, r3
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b3ae:	69fa      	ldr	r2, [r7, #28]
 800b3b0:	69b9      	ldr	r1, [r7, #24]
 800b3b2:	68f8      	ldr	r0, [r7, #12]
 800b3b4:	f000 f8d6 	bl	800b564 <I2C_WaitOnTXISFlagUntilTimeout>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d001      	beq.n	800b3c2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b3be:	2301      	movs	r3, #1
 800b3c0:	e012      	b.n	800b3e8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b3c2:	893b      	ldrh	r3, [r7, #8]
 800b3c4:	b2da      	uxtb	r2, r3
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	9300      	str	r3, [sp, #0]
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	2180      	movs	r1, #128	; 0x80
 800b3d6:	68f8      	ldr	r0, [r7, #12]
 800b3d8:	f000 f884 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d001      	beq.n	800b3e6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	e000      	b.n	800b3e8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b3e6:	2300      	movs	r3, #0
}
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	3710      	adds	r7, #16
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}
 800b3f0:	80002000 	.word	0x80002000

0800b3f4 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b086      	sub	sp, #24
 800b3f8:	af02      	add	r7, sp, #8
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	4608      	mov	r0, r1
 800b3fe:	4611      	mov	r1, r2
 800b400:	461a      	mov	r2, r3
 800b402:	4603      	mov	r3, r0
 800b404:	817b      	strh	r3, [r7, #10]
 800b406:	460b      	mov	r3, r1
 800b408:	813b      	strh	r3, [r7, #8]
 800b40a:	4613      	mov	r3, r2
 800b40c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b40e:	88fb      	ldrh	r3, [r7, #6]
 800b410:	b2da      	uxtb	r2, r3
 800b412:	8979      	ldrh	r1, [r7, #10]
 800b414:	4b20      	ldr	r3, [pc, #128]	; (800b498 <I2C_RequestMemoryRead+0xa4>)
 800b416:	9300      	str	r3, [sp, #0]
 800b418:	2300      	movs	r3, #0
 800b41a:	68f8      	ldr	r0, [r7, #12]
 800b41c:	f000 f9f0 	bl	800b800 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b420:	69fa      	ldr	r2, [r7, #28]
 800b422:	69b9      	ldr	r1, [r7, #24]
 800b424:	68f8      	ldr	r0, [r7, #12]
 800b426:	f000 f89d 	bl	800b564 <I2C_WaitOnTXISFlagUntilTimeout>
 800b42a:	4603      	mov	r3, r0
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d001      	beq.n	800b434 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b430:	2301      	movs	r3, #1
 800b432:	e02c      	b.n	800b48e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b434:	88fb      	ldrh	r3, [r7, #6]
 800b436:	2b01      	cmp	r3, #1
 800b438:	d105      	bne.n	800b446 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b43a:	893b      	ldrh	r3, [r7, #8]
 800b43c:	b2da      	uxtb	r2, r3
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	629a      	str	r2, [r3, #40]	; 0x28
 800b444:	e015      	b.n	800b472 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b446:	893b      	ldrh	r3, [r7, #8]
 800b448:	0a1b      	lsrs	r3, r3, #8
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	b2da      	uxtb	r2, r3
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b454:	69fa      	ldr	r2, [r7, #28]
 800b456:	69b9      	ldr	r1, [r7, #24]
 800b458:	68f8      	ldr	r0, [r7, #12]
 800b45a:	f000 f883 	bl	800b564 <I2C_WaitOnTXISFlagUntilTimeout>
 800b45e:	4603      	mov	r3, r0
 800b460:	2b00      	cmp	r3, #0
 800b462:	d001      	beq.n	800b468 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b464:	2301      	movs	r3, #1
 800b466:	e012      	b.n	800b48e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b468:	893b      	ldrh	r3, [r7, #8]
 800b46a:	b2da      	uxtb	r2, r3
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b472:	69fb      	ldr	r3, [r7, #28]
 800b474:	9300      	str	r3, [sp, #0]
 800b476:	69bb      	ldr	r3, [r7, #24]
 800b478:	2200      	movs	r2, #0
 800b47a:	2140      	movs	r1, #64	; 0x40
 800b47c:	68f8      	ldr	r0, [r7, #12]
 800b47e:	f000 f831 	bl	800b4e4 <I2C_WaitOnFlagUntilTimeout>
 800b482:	4603      	mov	r3, r0
 800b484:	2b00      	cmp	r3, #0
 800b486:	d001      	beq.n	800b48c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b488:	2301      	movs	r3, #1
 800b48a:	e000      	b.n	800b48e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b48c:	2300      	movs	r3, #0
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3710      	adds	r7, #16
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
 800b496:	bf00      	nop
 800b498:	80002000 	.word	0x80002000

0800b49c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b49c:	b480      	push	{r7}
 800b49e:	b083      	sub	sp, #12
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	699b      	ldr	r3, [r3, #24]
 800b4aa:	f003 0302 	and.w	r3, r3, #2
 800b4ae:	2b02      	cmp	r3, #2
 800b4b0:	d103      	bne.n	800b4ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	699b      	ldr	r3, [r3, #24]
 800b4c0:	f003 0301 	and.w	r3, r3, #1
 800b4c4:	2b01      	cmp	r3, #1
 800b4c6:	d007      	beq.n	800b4d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	699a      	ldr	r2, [r3, #24]
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f042 0201 	orr.w	r2, r2, #1
 800b4d6:	619a      	str	r2, [r3, #24]
  }
}
 800b4d8:	bf00      	nop
 800b4da:	370c      	adds	r7, #12
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b084      	sub	sp, #16
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	60f8      	str	r0, [r7, #12]
 800b4ec:	60b9      	str	r1, [r7, #8]
 800b4ee:	603b      	str	r3, [r7, #0]
 800b4f0:	4613      	mov	r3, r2
 800b4f2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b4f4:	e022      	b.n	800b53c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4fc:	d01e      	beq.n	800b53c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4fe:	f7fe fcc3 	bl	8009e88 <HAL_GetTick>
 800b502:	4602      	mov	r2, r0
 800b504:	69bb      	ldr	r3, [r7, #24]
 800b506:	1ad3      	subs	r3, r2, r3
 800b508:	683a      	ldr	r2, [r7, #0]
 800b50a:	429a      	cmp	r2, r3
 800b50c:	d302      	bcc.n	800b514 <I2C_WaitOnFlagUntilTimeout+0x30>
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d113      	bne.n	800b53c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b518:	f043 0220 	orr.w	r2, r3, #32
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	2220      	movs	r2, #32
 800b524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	2200      	movs	r2, #0
 800b52c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	2200      	movs	r2, #0
 800b534:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800b538:	2301      	movs	r3, #1
 800b53a:	e00f      	b.n	800b55c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	699a      	ldr	r2, [r3, #24]
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	4013      	ands	r3, r2
 800b546:	68ba      	ldr	r2, [r7, #8]
 800b548:	429a      	cmp	r2, r3
 800b54a:	bf0c      	ite	eq
 800b54c:	2301      	moveq	r3, #1
 800b54e:	2300      	movne	r3, #0
 800b550:	b2db      	uxtb	r3, r3
 800b552:	461a      	mov	r2, r3
 800b554:	79fb      	ldrb	r3, [r7, #7]
 800b556:	429a      	cmp	r2, r3
 800b558:	d0cd      	beq.n	800b4f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b55a:	2300      	movs	r3, #0
}
 800b55c:	4618      	mov	r0, r3
 800b55e:	3710      	adds	r7, #16
 800b560:	46bd      	mov	sp, r7
 800b562:	bd80      	pop	{r7, pc}

0800b564 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b084      	sub	sp, #16
 800b568:	af00      	add	r7, sp, #0
 800b56a:	60f8      	str	r0, [r7, #12]
 800b56c:	60b9      	str	r1, [r7, #8]
 800b56e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b570:	e02c      	b.n	800b5cc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b572:	687a      	ldr	r2, [r7, #4]
 800b574:	68b9      	ldr	r1, [r7, #8]
 800b576:	68f8      	ldr	r0, [r7, #12]
 800b578:	f000 f8dc 	bl	800b734 <I2C_IsAcknowledgeFailed>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d001      	beq.n	800b586 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b582:	2301      	movs	r3, #1
 800b584:	e02a      	b.n	800b5dc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b58c:	d01e      	beq.n	800b5cc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b58e:	f7fe fc7b 	bl	8009e88 <HAL_GetTick>
 800b592:	4602      	mov	r2, r0
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	1ad3      	subs	r3, r2, r3
 800b598:	68ba      	ldr	r2, [r7, #8]
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d302      	bcc.n	800b5a4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b59e:	68bb      	ldr	r3, [r7, #8]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d113      	bne.n	800b5cc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5a8:	f043 0220 	orr.w	r2, r3, #32
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	2220      	movs	r2, #32
 800b5b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e007      	b.n	800b5dc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	699b      	ldr	r3, [r3, #24]
 800b5d2:	f003 0302 	and.w	r3, r3, #2
 800b5d6:	2b02      	cmp	r3, #2
 800b5d8:	d1cb      	bne.n	800b572 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b5da:	2300      	movs	r3, #0
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3710      	adds	r7, #16
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}

0800b5e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b084      	sub	sp, #16
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	60f8      	str	r0, [r7, #12]
 800b5ec:	60b9      	str	r1, [r7, #8]
 800b5ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b5f0:	e028      	b.n	800b644 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	68b9      	ldr	r1, [r7, #8]
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f000 f89c 	bl	800b734 <I2C_IsAcknowledgeFailed>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d001      	beq.n	800b606 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b602:	2301      	movs	r3, #1
 800b604:	e026      	b.n	800b654 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b606:	f7fe fc3f 	bl	8009e88 <HAL_GetTick>
 800b60a:	4602      	mov	r2, r0
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	1ad3      	subs	r3, r2, r3
 800b610:	68ba      	ldr	r2, [r7, #8]
 800b612:	429a      	cmp	r2, r3
 800b614:	d302      	bcc.n	800b61c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b616:	68bb      	ldr	r3, [r7, #8]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d113      	bne.n	800b644 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b620:	f043 0220 	orr.w	r2, r3, #32
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	2220      	movs	r2, #32
 800b62c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	2200      	movs	r2, #0
 800b634:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2200      	movs	r2, #0
 800b63c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800b640:	2301      	movs	r3, #1
 800b642:	e007      	b.n	800b654 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	699b      	ldr	r3, [r3, #24]
 800b64a:	f003 0320 	and.w	r3, r3, #32
 800b64e:	2b20      	cmp	r3, #32
 800b650:	d1cf      	bne.n	800b5f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800b652:	2300      	movs	r3, #0
}
 800b654:	4618      	mov	r0, r3
 800b656:	3710      	adds	r7, #16
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	60f8      	str	r0, [r7, #12]
 800b664:	60b9      	str	r1, [r7, #8]
 800b666:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800b668:	e055      	b.n	800b716 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800b66a:	687a      	ldr	r2, [r7, #4]
 800b66c:	68b9      	ldr	r1, [r7, #8]
 800b66e:	68f8      	ldr	r0, [r7, #12]
 800b670:	f000 f860 	bl	800b734 <I2C_IsAcknowledgeFailed>
 800b674:	4603      	mov	r3, r0
 800b676:	2b00      	cmp	r3, #0
 800b678:	d001      	beq.n	800b67e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b67a:	2301      	movs	r3, #1
 800b67c:	e053      	b.n	800b726 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	699b      	ldr	r3, [r3, #24]
 800b684:	f003 0320 	and.w	r3, r3, #32
 800b688:	2b20      	cmp	r3, #32
 800b68a:	d129      	bne.n	800b6e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	699b      	ldr	r3, [r3, #24]
 800b692:	f003 0304 	and.w	r3, r3, #4
 800b696:	2b04      	cmp	r3, #4
 800b698:	d105      	bne.n	800b6a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d001      	beq.n	800b6a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	e03f      	b.n	800b726 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	2220      	movs	r2, #32
 800b6ac:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	6859      	ldr	r1, [r3, #4]
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681a      	ldr	r2, [r3, #0]
 800b6b8:	4b1d      	ldr	r3, [pc, #116]	; (800b730 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800b6ba:	400b      	ands	r3, r1
 800b6bc:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	2220      	movs	r2, #32
 800b6c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	e022      	b.n	800b726 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b6e0:	f7fe fbd2 	bl	8009e88 <HAL_GetTick>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	1ad3      	subs	r3, r2, r3
 800b6ea:	68ba      	ldr	r2, [r7, #8]
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d302      	bcc.n	800b6f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d10f      	bne.n	800b716 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6fa:	f043 0220 	orr.w	r2, r3, #32
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	2220      	movs	r2, #32
 800b706:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2200      	movs	r2, #0
 800b70e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800b712:	2301      	movs	r3, #1
 800b714:	e007      	b.n	800b726 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	699b      	ldr	r3, [r3, #24]
 800b71c:	f003 0304 	and.w	r3, r3, #4
 800b720:	2b04      	cmp	r3, #4
 800b722:	d1a2      	bne.n	800b66a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800b724:	2300      	movs	r3, #0
}
 800b726:	4618      	mov	r0, r3
 800b728:	3710      	adds	r7, #16
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bd80      	pop	{r7, pc}
 800b72e:	bf00      	nop
 800b730:	fe00e800 	.word	0xfe00e800

0800b734 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b084      	sub	sp, #16
 800b738:	af00      	add	r7, sp, #0
 800b73a:	60f8      	str	r0, [r7, #12]
 800b73c:	60b9      	str	r1, [r7, #8]
 800b73e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	699b      	ldr	r3, [r3, #24]
 800b746:	f003 0310 	and.w	r3, r3, #16
 800b74a:	2b10      	cmp	r3, #16
 800b74c:	d151      	bne.n	800b7f2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b74e:	e022      	b.n	800b796 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b756:	d01e      	beq.n	800b796 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b758:	f7fe fb96 	bl	8009e88 <HAL_GetTick>
 800b75c:	4602      	mov	r2, r0
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	1ad3      	subs	r3, r2, r3
 800b762:	68ba      	ldr	r2, [r7, #8]
 800b764:	429a      	cmp	r2, r3
 800b766:	d302      	bcc.n	800b76e <I2C_IsAcknowledgeFailed+0x3a>
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d113      	bne.n	800b796 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b772:	f043 0220 	orr.w	r2, r3, #32
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	2220      	movs	r2, #32
 800b77e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2200      	movs	r2, #0
 800b786:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2200      	movs	r2, #0
 800b78e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800b792:	2301      	movs	r3, #1
 800b794:	e02e      	b.n	800b7f4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	699b      	ldr	r3, [r3, #24]
 800b79c:	f003 0320 	and.w	r3, r3, #32
 800b7a0:	2b20      	cmp	r3, #32
 800b7a2:	d1d5      	bne.n	800b750 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	2210      	movs	r2, #16
 800b7aa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	2220      	movs	r2, #32
 800b7b2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b7b4:	68f8      	ldr	r0, [r7, #12]
 800b7b6:	f7ff fe71 	bl	800b49c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	6859      	ldr	r1, [r3, #4]
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	681a      	ldr	r2, [r3, #0]
 800b7c4:	4b0d      	ldr	r3, [pc, #52]	; (800b7fc <I2C_IsAcknowledgeFailed+0xc8>)
 800b7c6:	400b      	ands	r3, r1
 800b7c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7ce:	f043 0204 	orr.w	r2, r3, #4
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	2220      	movs	r2, #32
 800b7da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	e000      	b.n	800b7f4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800b7f2:	2300      	movs	r3, #0
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3710      	adds	r7, #16
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	bd80      	pop	{r7, pc}
 800b7fc:	fe00e800 	.word	0xfe00e800

0800b800 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b800:	b480      	push	{r7}
 800b802:	b085      	sub	sp, #20
 800b804:	af00      	add	r7, sp, #0
 800b806:	60f8      	str	r0, [r7, #12]
 800b808:	607b      	str	r3, [r7, #4]
 800b80a:	460b      	mov	r3, r1
 800b80c:	817b      	strh	r3, [r7, #10]
 800b80e:	4613      	mov	r3, r2
 800b810:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	685a      	ldr	r2, [r3, #4]
 800b818:	69bb      	ldr	r3, [r7, #24]
 800b81a:	0d5b      	lsrs	r3, r3, #21
 800b81c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800b820:	4b0d      	ldr	r3, [pc, #52]	; (800b858 <I2C_TransferConfig+0x58>)
 800b822:	430b      	orrs	r3, r1
 800b824:	43db      	mvns	r3, r3
 800b826:	ea02 0103 	and.w	r1, r2, r3
 800b82a:	897b      	ldrh	r3, [r7, #10]
 800b82c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b830:	7a7b      	ldrb	r3, [r7, #9]
 800b832:	041b      	lsls	r3, r3, #16
 800b834:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b838:	431a      	orrs	r2, r3
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	431a      	orrs	r2, r3
 800b83e:	69bb      	ldr	r3, [r7, #24]
 800b840:	431a      	orrs	r2, r3
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	430a      	orrs	r2, r1
 800b848:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800b84a:	bf00      	nop
 800b84c:	3714      	adds	r7, #20
 800b84e:	46bd      	mov	sp, r7
 800b850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b854:	4770      	bx	lr
 800b856:	bf00      	nop
 800b858:	03ff63ff 	.word	0x03ff63ff

0800b85c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b85c:	b480      	push	{r7}
 800b85e:	b083      	sub	sp, #12
 800b860:	af00      	add	r7, sp, #0
 800b862:	6078      	str	r0, [r7, #4]
 800b864:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b86c:	b2db      	uxtb	r3, r3
 800b86e:	2b20      	cmp	r3, #32
 800b870:	d138      	bne.n	800b8e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b878:	2b01      	cmp	r3, #1
 800b87a:	d101      	bne.n	800b880 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b87c:	2302      	movs	r3, #2
 800b87e:	e032      	b.n	800b8e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2201      	movs	r2, #1
 800b884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2224      	movs	r2, #36	; 0x24
 800b88c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	681a      	ldr	r2, [r3, #0]
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f022 0201 	bic.w	r2, r2, #1
 800b89e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	681a      	ldr	r2, [r3, #0]
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b8ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	6819      	ldr	r1, [r3, #0]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	683a      	ldr	r2, [r7, #0]
 800b8bc:	430a      	orrs	r2, r1
 800b8be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f042 0201 	orr.w	r2, r2, #1
 800b8ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2220      	movs	r2, #32
 800b8d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	e000      	b.n	800b8e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b8e4:	2302      	movs	r3, #2
  }
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	370c      	adds	r7, #12
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr

0800b8f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b8f2:	b480      	push	{r7}
 800b8f4:	b085      	sub	sp, #20
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	6078      	str	r0, [r7, #4]
 800b8fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b902:	b2db      	uxtb	r3, r3
 800b904:	2b20      	cmp	r3, #32
 800b906:	d139      	bne.n	800b97c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b90e:	2b01      	cmp	r3, #1
 800b910:	d101      	bne.n	800b916 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b912:	2302      	movs	r3, #2
 800b914:	e033      	b.n	800b97e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2201      	movs	r2, #1
 800b91a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2224      	movs	r2, #36	; 0x24
 800b922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	681a      	ldr	r2, [r3, #0]
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f022 0201 	bic.w	r2, r2, #1
 800b934:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b944:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	021b      	lsls	r3, r3, #8
 800b94a:	68fa      	ldr	r2, [r7, #12]
 800b94c:	4313      	orrs	r3, r2
 800b94e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	68fa      	ldr	r2, [r7, #12]
 800b956:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	681a      	ldr	r2, [r3, #0]
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	f042 0201 	orr.w	r2, r2, #1
 800b966:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2220      	movs	r2, #32
 800b96c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2200      	movs	r2, #0
 800b974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b978:	2300      	movs	r3, #0
 800b97a:	e000      	b.n	800b97e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b97c:	2302      	movs	r3, #2
  }
}
 800b97e:	4618      	mov	r0, r3
 800b980:	3714      	adds	r7, #20
 800b982:	46bd      	mov	sp, r7
 800b984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b988:	4770      	bx	lr

0800b98a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b98a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b98c:	b08f      	sub	sp, #60	; 0x3c
 800b98e:	af0a      	add	r7, sp, #40	; 0x28
 800b990:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d101      	bne.n	800b99c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b998:	2301      	movs	r3, #1
 800b99a:	e116      	b.n	800bbca <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800b9a8:	b2db      	uxtb	r3, r3
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d106      	bne.n	800b9bc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f7f8 f8d0 	bl	8003b5c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2203      	movs	r2, #3
 800b9c0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d102      	bne.n	800b9d6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f003 fd50 	bl	800f480 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	603b      	str	r3, [r7, #0]
 800b9e6:	687e      	ldr	r6, [r7, #4]
 800b9e8:	466d      	mov	r5, sp
 800b9ea:	f106 0410 	add.w	r4, r6, #16
 800b9ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b9f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b9f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b9f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b9f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b9fa:	e885 0003 	stmia.w	r5, {r0, r1}
 800b9fe:	1d33      	adds	r3, r6, #4
 800ba00:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ba02:	6838      	ldr	r0, [r7, #0]
 800ba04:	f003 fcea 	bl	800f3dc <USB_CoreInit>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d005      	beq.n	800ba1a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2202      	movs	r2, #2
 800ba12:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800ba16:	2301      	movs	r3, #1
 800ba18:	e0d7      	b.n	800bbca <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	2100      	movs	r1, #0
 800ba20:	4618      	mov	r0, r3
 800ba22:	f003 fd3e 	bl	800f4a2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ba26:	2300      	movs	r3, #0
 800ba28:	73fb      	strb	r3, [r7, #15]
 800ba2a:	e04a      	b.n	800bac2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800ba2c:	7bfa      	ldrb	r2, [r7, #15]
 800ba2e:	6879      	ldr	r1, [r7, #4]
 800ba30:	4613      	mov	r3, r2
 800ba32:	00db      	lsls	r3, r3, #3
 800ba34:	1a9b      	subs	r3, r3, r2
 800ba36:	009b      	lsls	r3, r3, #2
 800ba38:	440b      	add	r3, r1
 800ba3a:	333d      	adds	r3, #61	; 0x3d
 800ba3c:	2201      	movs	r2, #1
 800ba3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800ba40:	7bfa      	ldrb	r2, [r7, #15]
 800ba42:	6879      	ldr	r1, [r7, #4]
 800ba44:	4613      	mov	r3, r2
 800ba46:	00db      	lsls	r3, r3, #3
 800ba48:	1a9b      	subs	r3, r3, r2
 800ba4a:	009b      	lsls	r3, r3, #2
 800ba4c:	440b      	add	r3, r1
 800ba4e:	333c      	adds	r3, #60	; 0x3c
 800ba50:	7bfa      	ldrb	r2, [r7, #15]
 800ba52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800ba54:	7bfa      	ldrb	r2, [r7, #15]
 800ba56:	7bfb      	ldrb	r3, [r7, #15]
 800ba58:	b298      	uxth	r0, r3
 800ba5a:	6879      	ldr	r1, [r7, #4]
 800ba5c:	4613      	mov	r3, r2
 800ba5e:	00db      	lsls	r3, r3, #3
 800ba60:	1a9b      	subs	r3, r3, r2
 800ba62:	009b      	lsls	r3, r3, #2
 800ba64:	440b      	add	r3, r1
 800ba66:	3342      	adds	r3, #66	; 0x42
 800ba68:	4602      	mov	r2, r0
 800ba6a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800ba6c:	7bfa      	ldrb	r2, [r7, #15]
 800ba6e:	6879      	ldr	r1, [r7, #4]
 800ba70:	4613      	mov	r3, r2
 800ba72:	00db      	lsls	r3, r3, #3
 800ba74:	1a9b      	subs	r3, r3, r2
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	440b      	add	r3, r1
 800ba7a:	333f      	adds	r3, #63	; 0x3f
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800ba80:	7bfa      	ldrb	r2, [r7, #15]
 800ba82:	6879      	ldr	r1, [r7, #4]
 800ba84:	4613      	mov	r3, r2
 800ba86:	00db      	lsls	r3, r3, #3
 800ba88:	1a9b      	subs	r3, r3, r2
 800ba8a:	009b      	lsls	r3, r3, #2
 800ba8c:	440b      	add	r3, r1
 800ba8e:	3344      	adds	r3, #68	; 0x44
 800ba90:	2200      	movs	r2, #0
 800ba92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800ba94:	7bfa      	ldrb	r2, [r7, #15]
 800ba96:	6879      	ldr	r1, [r7, #4]
 800ba98:	4613      	mov	r3, r2
 800ba9a:	00db      	lsls	r3, r3, #3
 800ba9c:	1a9b      	subs	r3, r3, r2
 800ba9e:	009b      	lsls	r3, r3, #2
 800baa0:	440b      	add	r3, r1
 800baa2:	3348      	adds	r3, #72	; 0x48
 800baa4:	2200      	movs	r2, #0
 800baa6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800baa8:	7bfa      	ldrb	r2, [r7, #15]
 800baaa:	6879      	ldr	r1, [r7, #4]
 800baac:	4613      	mov	r3, r2
 800baae:	00db      	lsls	r3, r3, #3
 800bab0:	1a9b      	subs	r3, r3, r2
 800bab2:	009b      	lsls	r3, r3, #2
 800bab4:	440b      	add	r3, r1
 800bab6:	3350      	adds	r3, #80	; 0x50
 800bab8:	2200      	movs	r2, #0
 800baba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800babc:	7bfb      	ldrb	r3, [r7, #15]
 800babe:	3301      	adds	r3, #1
 800bac0:	73fb      	strb	r3, [r7, #15]
 800bac2:	7bfa      	ldrb	r2, [r7, #15]
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	685b      	ldr	r3, [r3, #4]
 800bac8:	429a      	cmp	r2, r3
 800baca:	d3af      	bcc.n	800ba2c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bacc:	2300      	movs	r3, #0
 800bace:	73fb      	strb	r3, [r7, #15]
 800bad0:	e044      	b.n	800bb5c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bad2:	7bfa      	ldrb	r2, [r7, #15]
 800bad4:	6879      	ldr	r1, [r7, #4]
 800bad6:	4613      	mov	r3, r2
 800bad8:	00db      	lsls	r3, r3, #3
 800bada:	1a9b      	subs	r3, r3, r2
 800badc:	009b      	lsls	r3, r3, #2
 800bade:	440b      	add	r3, r1
 800bae0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800bae4:	2200      	movs	r2, #0
 800bae6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bae8:	7bfa      	ldrb	r2, [r7, #15]
 800baea:	6879      	ldr	r1, [r7, #4]
 800baec:	4613      	mov	r3, r2
 800baee:	00db      	lsls	r3, r3, #3
 800baf0:	1a9b      	subs	r3, r3, r2
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	440b      	add	r3, r1
 800baf6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800bafa:	7bfa      	ldrb	r2, [r7, #15]
 800bafc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bafe:	7bfa      	ldrb	r2, [r7, #15]
 800bb00:	6879      	ldr	r1, [r7, #4]
 800bb02:	4613      	mov	r3, r2
 800bb04:	00db      	lsls	r3, r3, #3
 800bb06:	1a9b      	subs	r3, r3, r2
 800bb08:	009b      	lsls	r3, r3, #2
 800bb0a:	440b      	add	r3, r1
 800bb0c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800bb10:	2200      	movs	r2, #0
 800bb12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bb14:	7bfa      	ldrb	r2, [r7, #15]
 800bb16:	6879      	ldr	r1, [r7, #4]
 800bb18:	4613      	mov	r3, r2
 800bb1a:	00db      	lsls	r3, r3, #3
 800bb1c:	1a9b      	subs	r3, r3, r2
 800bb1e:	009b      	lsls	r3, r3, #2
 800bb20:	440b      	add	r3, r1
 800bb22:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800bb26:	2200      	movs	r2, #0
 800bb28:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bb2a:	7bfa      	ldrb	r2, [r7, #15]
 800bb2c:	6879      	ldr	r1, [r7, #4]
 800bb2e:	4613      	mov	r3, r2
 800bb30:	00db      	lsls	r3, r3, #3
 800bb32:	1a9b      	subs	r3, r3, r2
 800bb34:	009b      	lsls	r3, r3, #2
 800bb36:	440b      	add	r3, r1
 800bb38:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bb40:	7bfa      	ldrb	r2, [r7, #15]
 800bb42:	6879      	ldr	r1, [r7, #4]
 800bb44:	4613      	mov	r3, r2
 800bb46:	00db      	lsls	r3, r3, #3
 800bb48:	1a9b      	subs	r3, r3, r2
 800bb4a:	009b      	lsls	r3, r3, #2
 800bb4c:	440b      	add	r3, r1
 800bb4e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800bb52:	2200      	movs	r2, #0
 800bb54:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bb56:	7bfb      	ldrb	r3, [r7, #15]
 800bb58:	3301      	adds	r3, #1
 800bb5a:	73fb      	strb	r3, [r7, #15]
 800bb5c:	7bfa      	ldrb	r2, [r7, #15]
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	685b      	ldr	r3, [r3, #4]
 800bb62:	429a      	cmp	r2, r3
 800bb64:	d3b5      	bcc.n	800bad2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	603b      	str	r3, [r7, #0]
 800bb6c:	687e      	ldr	r6, [r7, #4]
 800bb6e:	466d      	mov	r5, sp
 800bb70:	f106 0410 	add.w	r4, r6, #16
 800bb74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bb78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800bb7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bb7c:	e894 0003 	ldmia.w	r4, {r0, r1}
 800bb80:	e885 0003 	stmia.w	r5, {r0, r1}
 800bb84:	1d33      	adds	r3, r6, #4
 800bb86:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb88:	6838      	ldr	r0, [r7, #0]
 800bb8a:	f003 fcb5 	bl	800f4f8 <USB_DevInit>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d005      	beq.n	800bba0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2202      	movs	r2, #2
 800bb98:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	e014      	b.n	800bbca <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2200      	movs	r2, #0
 800bba4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	2201      	movs	r2, #1
 800bbac:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	d102      	bne.n	800bbbe <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bbb8:	6878      	ldr	r0, [r7, #4]
 800bbba:	f000 f80a 	bl	800bbd2 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f003 fe45 	bl	800f852 <USB_DevDisconnect>

  return HAL_OK;
 800bbc8:	2300      	movs	r3, #0
}
 800bbca:	4618      	mov	r0, r3
 800bbcc:	3714      	adds	r7, #20
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bbd2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800bbd2:	b480      	push	{r7}
 800bbd4:	b085      	sub	sp, #20
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2200      	movs	r2, #0
 800bbec:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	699b      	ldr	r3, [r3, #24]
 800bbf4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc04:	f043 0303 	orr.w	r3, r3, #3
 800bc08:	68fa      	ldr	r2, [r7, #12]
 800bc0a:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800bc0c:	2300      	movs	r3, #0
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	3714      	adds	r7, #20
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr
	...

0800bc1c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800bc1c:	b480      	push	{r7}
 800bc1e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bc20:	4b05      	ldr	r3, [pc, #20]	; (800bc38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	4a04      	ldr	r2, [pc, #16]	; (800bc38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800bc26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc2a:	6013      	str	r3, [r2, #0]
}
 800bc2c:	bf00      	nop
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc34:	4770      	bx	lr
 800bc36:	bf00      	nop
 800bc38:	40007000 	.word	0x40007000

0800bc3c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800bc40:	4b04      	ldr	r3, [pc, #16]	; (800bc54 <HAL_PWREx_GetVoltageRange+0x18>)
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800bc48:	4618      	mov	r0, r3
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc50:	4770      	bx	lr
 800bc52:	bf00      	nop
 800bc54:	40007000 	.word	0x40007000

0800bc58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b085      	sub	sp, #20
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc66:	d130      	bne.n	800bcca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800bc68:	4b23      	ldr	r3, [pc, #140]	; (800bcf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bc70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc74:	d038      	beq.n	800bce8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800bc76:	4b20      	ldr	r3, [pc, #128]	; (800bcf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800bc7e:	4a1e      	ldr	r2, [pc, #120]	; (800bcf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bc80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bc84:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bc86:	4b1d      	ldr	r3, [pc, #116]	; (800bcfc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	2232      	movs	r2, #50	; 0x32
 800bc8c:	fb02 f303 	mul.w	r3, r2, r3
 800bc90:	4a1b      	ldr	r2, [pc, #108]	; (800bd00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800bc92:	fba2 2303 	umull	r2, r3, r2, r3
 800bc96:	0c9b      	lsrs	r3, r3, #18
 800bc98:	3301      	adds	r3, #1
 800bc9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bc9c:	e002      	b.n	800bca4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	3b01      	subs	r3, #1
 800bca2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bca4:	4b14      	ldr	r3, [pc, #80]	; (800bcf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bca6:	695b      	ldr	r3, [r3, #20]
 800bca8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bcac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bcb0:	d102      	bne.n	800bcb8 <HAL_PWREx_ControlVoltageScaling+0x60>
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d1f2      	bne.n	800bc9e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bcb8:	4b0f      	ldr	r3, [pc, #60]	; (800bcf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bcba:	695b      	ldr	r3, [r3, #20]
 800bcbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bcc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bcc4:	d110      	bne.n	800bce8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800bcc6:	2303      	movs	r3, #3
 800bcc8:	e00f      	b.n	800bcea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800bcca:	4b0b      	ldr	r3, [pc, #44]	; (800bcf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bcd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bcd6:	d007      	beq.n	800bce8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800bcd8:	4b07      	ldr	r3, [pc, #28]	; (800bcf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800bce0:	4a05      	ldr	r2, [pc, #20]	; (800bcf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bce2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bce6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800bce8:	2300      	movs	r3, #0
}
 800bcea:	4618      	mov	r0, r3
 800bcec:	3714      	adds	r7, #20
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf4:	4770      	bx	lr
 800bcf6:	bf00      	nop
 800bcf8:	40007000 	.word	0x40007000
 800bcfc:	2000018c 	.word	0x2000018c
 800bd00:	431bde83 	.word	0x431bde83

0800bd04 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800bd04:	b480      	push	{r7}
 800bd06:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800bd08:	4b05      	ldr	r3, [pc, #20]	; (800bd20 <HAL_PWREx_EnableVddUSB+0x1c>)
 800bd0a:	685b      	ldr	r3, [r3, #4]
 800bd0c:	4a04      	ldr	r2, [pc, #16]	; (800bd20 <HAL_PWREx_EnableVddUSB+0x1c>)
 800bd0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bd12:	6053      	str	r3, [r2, #4]
}
 800bd14:	bf00      	nop
 800bd16:	46bd      	mov	sp, r7
 800bd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1c:	4770      	bx	lr
 800bd1e:	bf00      	nop
 800bd20:	40007000 	.word	0x40007000

0800bd24 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b086      	sub	sp, #24
 800bd28:	af02      	add	r7, sp, #8
 800bd2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800bd2c:	f7fe f8ac 	bl	8009e88 <HAL_GetTick>
 800bd30:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d101      	bne.n	800bd3c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	e063      	b.n	800be04 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800bd42:	b2db      	uxtb	r3, r3
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d10b      	bne.n	800bd60 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f7f7 fde7 	bl	8003924 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800bd56:	f241 3188 	movw	r1, #5000	; 0x1388
 800bd5a:	6878      	ldr	r0, [r7, #4]
 800bd5c:	f000 f858 	bl	800be10 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	3b01      	subs	r3, #1
 800bd70:	021a      	lsls	r2, r3, #8
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	430a      	orrs	r2, r1
 800bd78:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd7e:	9300      	str	r3, [sp, #0]
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	2200      	movs	r2, #0
 800bd84:	2120      	movs	r1, #32
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	f000 f850 	bl	800be2c <QSPI_WaitFlagStateUntilTimeout>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800bd90:	7afb      	ldrb	r3, [r7, #11]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d131      	bne.n	800bdfa <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bda0:	f023 0310 	bic.w	r3, r3, #16
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	6852      	ldr	r2, [r2, #4]
 800bda8:	0611      	lsls	r1, r2, #24
 800bdaa:	687a      	ldr	r2, [r7, #4]
 800bdac:	68d2      	ldr	r2, [r2, #12]
 800bdae:	4311      	orrs	r1, r2
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	6812      	ldr	r2, [r2, #0]
 800bdb4:	430b      	orrs	r3, r1
 800bdb6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	685a      	ldr	r2, [r3, #4]
 800bdbe:	4b13      	ldr	r3, [pc, #76]	; (800be0c <HAL_QSPI_Init+0xe8>)
 800bdc0:	4013      	ands	r3, r2
 800bdc2:	687a      	ldr	r2, [r7, #4]
 800bdc4:	6912      	ldr	r2, [r2, #16]
 800bdc6:	0411      	lsls	r1, r2, #16
 800bdc8:	687a      	ldr	r2, [r7, #4]
 800bdca:	6952      	ldr	r2, [r2, #20]
 800bdcc:	4311      	orrs	r1, r2
 800bdce:	687a      	ldr	r2, [r7, #4]
 800bdd0:	6992      	ldr	r2, [r2, #24]
 800bdd2:	4311      	orrs	r1, r2
 800bdd4:	687a      	ldr	r2, [r7, #4]
 800bdd6:	6812      	ldr	r2, [r2, #0]
 800bdd8:	430b      	orrs	r3, r1
 800bdda:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	681a      	ldr	r2, [r3, #0]
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f042 0201 	orr.w	r2, r2, #1
 800bdea:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2200      	movs	r2, #0
 800bdf0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	2201      	movs	r2, #1
 800bdf6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800be02:	7afb      	ldrb	r3, [r7, #11]
}
 800be04:	4618      	mov	r0, r3
 800be06:	3710      	adds	r7, #16
 800be08:	46bd      	mov	sp, r7
 800be0a:	bd80      	pop	{r7, pc}
 800be0c:	ffe0f8fe 	.word	0xffe0f8fe

0800be10 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800be10:	b480      	push	{r7}
 800be12:	b083      	sub	sp, #12
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
 800be18:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	683a      	ldr	r2, [r7, #0]
 800be1e:	641a      	str	r2, [r3, #64]	; 0x40
}
 800be20:	bf00      	nop
 800be22:	370c      	adds	r7, #12
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr

0800be2c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b084      	sub	sp, #16
 800be30:	af00      	add	r7, sp, #0
 800be32:	60f8      	str	r0, [r7, #12]
 800be34:	60b9      	str	r1, [r7, #8]
 800be36:	603b      	str	r3, [r7, #0]
 800be38:	4613      	mov	r3, r2
 800be3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800be3c:	e01a      	b.n	800be74 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800be3e:	69bb      	ldr	r3, [r7, #24]
 800be40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be44:	d016      	beq.n	800be74 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800be46:	f7fe f81f 	bl	8009e88 <HAL_GetTick>
 800be4a:	4602      	mov	r2, r0
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	1ad3      	subs	r3, r2, r3
 800be50:	69ba      	ldr	r2, [r7, #24]
 800be52:	429a      	cmp	r2, r3
 800be54:	d302      	bcc.n	800be5c <QSPI_WaitFlagStateUntilTimeout+0x30>
 800be56:	69bb      	ldr	r3, [r7, #24]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d10b      	bne.n	800be74 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	2204      	movs	r2, #4
 800be60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be68:	f043 0201 	orr.w	r2, r3, #1
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800be70:	2301      	movs	r3, #1
 800be72:	e00e      	b.n	800be92 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	689a      	ldr	r2, [r3, #8]
 800be7a:	68bb      	ldr	r3, [r7, #8]
 800be7c:	4013      	ands	r3, r2
 800be7e:	2b00      	cmp	r3, #0
 800be80:	bf14      	ite	ne
 800be82:	2301      	movne	r3, #1
 800be84:	2300      	moveq	r3, #0
 800be86:	b2db      	uxtb	r3, r3
 800be88:	461a      	mov	r2, r3
 800be8a:	79fb      	ldrb	r3, [r7, #7]
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d1d6      	bne.n	800be3e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800be90:	2300      	movs	r3, #0
}
 800be92:	4618      	mov	r0, r3
 800be94:	3710      	adds	r7, #16
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
	...

0800be9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b088      	sub	sp, #32
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d101      	bne.n	800beae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800beaa:	2301      	movs	r3, #1
 800beac:	e3d4      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800beae:	4ba1      	ldr	r3, [pc, #644]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800beb0:	689b      	ldr	r3, [r3, #8]
 800beb2:	f003 030c 	and.w	r3, r3, #12
 800beb6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800beb8:	4b9e      	ldr	r3, [pc, #632]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800beba:	68db      	ldr	r3, [r3, #12]
 800bebc:	f003 0303 	and.w	r3, r3, #3
 800bec0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	f003 0310 	and.w	r3, r3, #16
 800beca:	2b00      	cmp	r3, #0
 800becc:	f000 80e4 	beq.w	800c098 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800bed0:	69bb      	ldr	r3, [r7, #24]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d007      	beq.n	800bee6 <HAL_RCC_OscConfig+0x4a>
 800bed6:	69bb      	ldr	r3, [r7, #24]
 800bed8:	2b0c      	cmp	r3, #12
 800beda:	f040 808b 	bne.w	800bff4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	2b01      	cmp	r3, #1
 800bee2:	f040 8087 	bne.w	800bff4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800bee6:	4b93      	ldr	r3, [pc, #588]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f003 0302 	and.w	r3, r3, #2
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d005      	beq.n	800befe <HAL_RCC_OscConfig+0x62>
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	699b      	ldr	r3, [r3, #24]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d101      	bne.n	800befe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800befa:	2301      	movs	r3, #1
 800befc:	e3ac      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6a1a      	ldr	r2, [r3, #32]
 800bf02:	4b8c      	ldr	r3, [pc, #560]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f003 0308 	and.w	r3, r3, #8
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d004      	beq.n	800bf18 <HAL_RCC_OscConfig+0x7c>
 800bf0e:	4b89      	ldr	r3, [pc, #548]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf16:	e005      	b.n	800bf24 <HAL_RCC_OscConfig+0x88>
 800bf18:	4b86      	ldr	r3, [pc, #536]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bf1e:	091b      	lsrs	r3, r3, #4
 800bf20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf24:	4293      	cmp	r3, r2
 800bf26:	d223      	bcs.n	800bf70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6a1b      	ldr	r3, [r3, #32]
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	f000 fd3f 	bl	800c9b0 <RCC_SetFlashLatencyFromMSIRange>
 800bf32:	4603      	mov	r3, r0
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d001      	beq.n	800bf3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800bf38:	2301      	movs	r3, #1
 800bf3a:	e38d      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bf3c:	4b7d      	ldr	r3, [pc, #500]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	4a7c      	ldr	r2, [pc, #496]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf42:	f043 0308 	orr.w	r3, r3, #8
 800bf46:	6013      	str	r3, [r2, #0]
 800bf48:	4b7a      	ldr	r3, [pc, #488]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6a1b      	ldr	r3, [r3, #32]
 800bf54:	4977      	ldr	r1, [pc, #476]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf56:	4313      	orrs	r3, r2
 800bf58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bf5a:	4b76      	ldr	r3, [pc, #472]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf5c:	685b      	ldr	r3, [r3, #4]
 800bf5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	69db      	ldr	r3, [r3, #28]
 800bf66:	021b      	lsls	r3, r3, #8
 800bf68:	4972      	ldr	r1, [pc, #456]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf6a:	4313      	orrs	r3, r2
 800bf6c:	604b      	str	r3, [r1, #4]
 800bf6e:	e025      	b.n	800bfbc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bf70:	4b70      	ldr	r3, [pc, #448]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	4a6f      	ldr	r2, [pc, #444]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf76:	f043 0308 	orr.w	r3, r3, #8
 800bf7a:	6013      	str	r3, [r2, #0]
 800bf7c:	4b6d      	ldr	r3, [pc, #436]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	6a1b      	ldr	r3, [r3, #32]
 800bf88:	496a      	ldr	r1, [pc, #424]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf8a:	4313      	orrs	r3, r2
 800bf8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bf8e:	4b69      	ldr	r3, [pc, #420]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	69db      	ldr	r3, [r3, #28]
 800bf9a:	021b      	lsls	r3, r3, #8
 800bf9c:	4965      	ldr	r1, [pc, #404]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bf9e:	4313      	orrs	r3, r2
 800bfa0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bfa2:	69bb      	ldr	r3, [r7, #24]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d109      	bne.n	800bfbc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6a1b      	ldr	r3, [r3, #32]
 800bfac:	4618      	mov	r0, r3
 800bfae:	f000 fcff 	bl	800c9b0 <RCC_SetFlashLatencyFromMSIRange>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d001      	beq.n	800bfbc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800bfb8:	2301      	movs	r3, #1
 800bfba:	e34d      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bfbc:	f000 fc36 	bl	800c82c <HAL_RCC_GetSysClockFreq>
 800bfc0:	4601      	mov	r1, r0
 800bfc2:	4b5c      	ldr	r3, [pc, #368]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bfc4:	689b      	ldr	r3, [r3, #8]
 800bfc6:	091b      	lsrs	r3, r3, #4
 800bfc8:	f003 030f 	and.w	r3, r3, #15
 800bfcc:	4a5a      	ldr	r2, [pc, #360]	; (800c138 <HAL_RCC_OscConfig+0x29c>)
 800bfce:	5cd3      	ldrb	r3, [r2, r3]
 800bfd0:	f003 031f 	and.w	r3, r3, #31
 800bfd4:	fa21 f303 	lsr.w	r3, r1, r3
 800bfd8:	4a58      	ldr	r2, [pc, #352]	; (800c13c <HAL_RCC_OscConfig+0x2a0>)
 800bfda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800bfdc:	4b58      	ldr	r3, [pc, #352]	; (800c140 <HAL_RCC_OscConfig+0x2a4>)
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f7fd ff01 	bl	8009de8 <HAL_InitTick>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800bfea:	7bfb      	ldrb	r3, [r7, #15]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d052      	beq.n	800c096 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800bff0:	7bfb      	ldrb	r3, [r7, #15]
 800bff2:	e331      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	699b      	ldr	r3, [r3, #24]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d032      	beq.n	800c062 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800bffc:	4b4d      	ldr	r3, [pc, #308]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	4a4c      	ldr	r2, [pc, #304]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c002:	f043 0301 	orr.w	r3, r3, #1
 800c006:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c008:	f7fd ff3e 	bl	8009e88 <HAL_GetTick>
 800c00c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c00e:	e008      	b.n	800c022 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c010:	f7fd ff3a 	bl	8009e88 <HAL_GetTick>
 800c014:	4602      	mov	r2, r0
 800c016:	693b      	ldr	r3, [r7, #16]
 800c018:	1ad3      	subs	r3, r2, r3
 800c01a:	2b02      	cmp	r3, #2
 800c01c:	d901      	bls.n	800c022 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800c01e:	2303      	movs	r3, #3
 800c020:	e31a      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c022:	4b44      	ldr	r3, [pc, #272]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f003 0302 	and.w	r3, r3, #2
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d0f0      	beq.n	800c010 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c02e:	4b41      	ldr	r3, [pc, #260]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	4a40      	ldr	r2, [pc, #256]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c034:	f043 0308 	orr.w	r3, r3, #8
 800c038:	6013      	str	r3, [r2, #0]
 800c03a:	4b3e      	ldr	r3, [pc, #248]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6a1b      	ldr	r3, [r3, #32]
 800c046:	493b      	ldr	r1, [pc, #236]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c048:	4313      	orrs	r3, r2
 800c04a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c04c:	4b39      	ldr	r3, [pc, #228]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c04e:	685b      	ldr	r3, [r3, #4]
 800c050:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	69db      	ldr	r3, [r3, #28]
 800c058:	021b      	lsls	r3, r3, #8
 800c05a:	4936      	ldr	r1, [pc, #216]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c05c:	4313      	orrs	r3, r2
 800c05e:	604b      	str	r3, [r1, #4]
 800c060:	e01a      	b.n	800c098 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c062:	4b34      	ldr	r3, [pc, #208]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	4a33      	ldr	r2, [pc, #204]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c068:	f023 0301 	bic.w	r3, r3, #1
 800c06c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c06e:	f7fd ff0b 	bl	8009e88 <HAL_GetTick>
 800c072:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c074:	e008      	b.n	800c088 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c076:	f7fd ff07 	bl	8009e88 <HAL_GetTick>
 800c07a:	4602      	mov	r2, r0
 800c07c:	693b      	ldr	r3, [r7, #16]
 800c07e:	1ad3      	subs	r3, r2, r3
 800c080:	2b02      	cmp	r3, #2
 800c082:	d901      	bls.n	800c088 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800c084:	2303      	movs	r3, #3
 800c086:	e2e7      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c088:	4b2a      	ldr	r3, [pc, #168]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	f003 0302 	and.w	r3, r3, #2
 800c090:	2b00      	cmp	r3, #0
 800c092:	d1f0      	bne.n	800c076 <HAL_RCC_OscConfig+0x1da>
 800c094:	e000      	b.n	800c098 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c096:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f003 0301 	and.w	r3, r3, #1
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d074      	beq.n	800c18e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800c0a4:	69bb      	ldr	r3, [r7, #24]
 800c0a6:	2b08      	cmp	r3, #8
 800c0a8:	d005      	beq.n	800c0b6 <HAL_RCC_OscConfig+0x21a>
 800c0aa:	69bb      	ldr	r3, [r7, #24]
 800c0ac:	2b0c      	cmp	r3, #12
 800c0ae:	d10e      	bne.n	800c0ce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	2b03      	cmp	r3, #3
 800c0b4:	d10b      	bne.n	800c0ce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c0b6:	4b1f      	ldr	r3, [pc, #124]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d064      	beq.n	800c18c <HAL_RCC_OscConfig+0x2f0>
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	685b      	ldr	r3, [r3, #4]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d160      	bne.n	800c18c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800c0ca:	2301      	movs	r3, #1
 800c0cc:	e2c4      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	685b      	ldr	r3, [r3, #4]
 800c0d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0d6:	d106      	bne.n	800c0e6 <HAL_RCC_OscConfig+0x24a>
 800c0d8:	4b16      	ldr	r3, [pc, #88]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	4a15      	ldr	r2, [pc, #84]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c0de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c0e2:	6013      	str	r3, [r2, #0]
 800c0e4:	e01d      	b.n	800c122 <HAL_RCC_OscConfig+0x286>
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	685b      	ldr	r3, [r3, #4]
 800c0ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c0ee:	d10c      	bne.n	800c10a <HAL_RCC_OscConfig+0x26e>
 800c0f0:	4b10      	ldr	r3, [pc, #64]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	4a0f      	ldr	r2, [pc, #60]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c0f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c0fa:	6013      	str	r3, [r2, #0]
 800c0fc:	4b0d      	ldr	r3, [pc, #52]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	4a0c      	ldr	r2, [pc, #48]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c102:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c106:	6013      	str	r3, [r2, #0]
 800c108:	e00b      	b.n	800c122 <HAL_RCC_OscConfig+0x286>
 800c10a:	4b0a      	ldr	r3, [pc, #40]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	4a09      	ldr	r2, [pc, #36]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c114:	6013      	str	r3, [r2, #0]
 800c116:	4b07      	ldr	r3, [pc, #28]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	4a06      	ldr	r2, [pc, #24]	; (800c134 <HAL_RCC_OscConfig+0x298>)
 800c11c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c120:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	685b      	ldr	r3, [r3, #4]
 800c126:	2b00      	cmp	r3, #0
 800c128:	d01c      	beq.n	800c164 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c12a:	f7fd fead 	bl	8009e88 <HAL_GetTick>
 800c12e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c130:	e011      	b.n	800c156 <HAL_RCC_OscConfig+0x2ba>
 800c132:	bf00      	nop
 800c134:	40021000 	.word	0x40021000
 800c138:	080166ec 	.word	0x080166ec
 800c13c:	2000018c 	.word	0x2000018c
 800c140:	20000488 	.word	0x20000488
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c144:	f7fd fea0 	bl	8009e88 <HAL_GetTick>
 800c148:	4602      	mov	r2, r0
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	1ad3      	subs	r3, r2, r3
 800c14e:	2b64      	cmp	r3, #100	; 0x64
 800c150:	d901      	bls.n	800c156 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800c152:	2303      	movs	r3, #3
 800c154:	e280      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c156:	4baf      	ldr	r3, [pc, #700]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d0f0      	beq.n	800c144 <HAL_RCC_OscConfig+0x2a8>
 800c162:	e014      	b.n	800c18e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c164:	f7fd fe90 	bl	8009e88 <HAL_GetTick>
 800c168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c16a:	e008      	b.n	800c17e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c16c:	f7fd fe8c 	bl	8009e88 <HAL_GetTick>
 800c170:	4602      	mov	r2, r0
 800c172:	693b      	ldr	r3, [r7, #16]
 800c174:	1ad3      	subs	r3, r2, r3
 800c176:	2b64      	cmp	r3, #100	; 0x64
 800c178:	d901      	bls.n	800c17e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800c17a:	2303      	movs	r3, #3
 800c17c:	e26c      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c17e:	4ba5      	ldr	r3, [pc, #660]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c186:	2b00      	cmp	r3, #0
 800c188:	d1f0      	bne.n	800c16c <HAL_RCC_OscConfig+0x2d0>
 800c18a:	e000      	b.n	800c18e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c18c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f003 0302 	and.w	r3, r3, #2
 800c196:	2b00      	cmp	r3, #0
 800c198:	d060      	beq.n	800c25c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800c19a:	69bb      	ldr	r3, [r7, #24]
 800c19c:	2b04      	cmp	r3, #4
 800c19e:	d005      	beq.n	800c1ac <HAL_RCC_OscConfig+0x310>
 800c1a0:	69bb      	ldr	r3, [r7, #24]
 800c1a2:	2b0c      	cmp	r3, #12
 800c1a4:	d119      	bne.n	800c1da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800c1a6:	697b      	ldr	r3, [r7, #20]
 800c1a8:	2b02      	cmp	r3, #2
 800c1aa:	d116      	bne.n	800c1da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c1ac:	4b99      	ldr	r3, [pc, #612]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d005      	beq.n	800c1c4 <HAL_RCC_OscConfig+0x328>
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	68db      	ldr	r3, [r3, #12]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d101      	bne.n	800c1c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800c1c0:	2301      	movs	r3, #1
 800c1c2:	e249      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c1c4:	4b93      	ldr	r3, [pc, #588]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	691b      	ldr	r3, [r3, #16]
 800c1d0:	061b      	lsls	r3, r3, #24
 800c1d2:	4990      	ldr	r1, [pc, #576]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c1d4:	4313      	orrs	r3, r2
 800c1d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c1d8:	e040      	b.n	800c25c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	68db      	ldr	r3, [r3, #12]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d023      	beq.n	800c22a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c1e2:	4b8c      	ldr	r3, [pc, #560]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	4a8b      	ldr	r2, [pc, #556]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c1e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c1ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c1ee:	f7fd fe4b 	bl	8009e88 <HAL_GetTick>
 800c1f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c1f4:	e008      	b.n	800c208 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c1f6:	f7fd fe47 	bl	8009e88 <HAL_GetTick>
 800c1fa:	4602      	mov	r2, r0
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	1ad3      	subs	r3, r2, r3
 800c200:	2b02      	cmp	r3, #2
 800c202:	d901      	bls.n	800c208 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800c204:	2303      	movs	r3, #3
 800c206:	e227      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c208:	4b82      	ldr	r3, [pc, #520]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c210:	2b00      	cmp	r3, #0
 800c212:	d0f0      	beq.n	800c1f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c214:	4b7f      	ldr	r3, [pc, #508]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c216:	685b      	ldr	r3, [r3, #4]
 800c218:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	691b      	ldr	r3, [r3, #16]
 800c220:	061b      	lsls	r3, r3, #24
 800c222:	497c      	ldr	r1, [pc, #496]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c224:	4313      	orrs	r3, r2
 800c226:	604b      	str	r3, [r1, #4]
 800c228:	e018      	b.n	800c25c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c22a:	4b7a      	ldr	r3, [pc, #488]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	4a79      	ldr	r2, [pc, #484]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c230:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c236:	f7fd fe27 	bl	8009e88 <HAL_GetTick>
 800c23a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c23c:	e008      	b.n	800c250 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c23e:	f7fd fe23 	bl	8009e88 <HAL_GetTick>
 800c242:	4602      	mov	r2, r0
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	1ad3      	subs	r3, r2, r3
 800c248:	2b02      	cmp	r3, #2
 800c24a:	d901      	bls.n	800c250 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800c24c:	2303      	movs	r3, #3
 800c24e:	e203      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c250:	4b70      	ldr	r3, [pc, #448]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d1f0      	bne.n	800c23e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	f003 0308 	and.w	r3, r3, #8
 800c264:	2b00      	cmp	r3, #0
 800c266:	d03c      	beq.n	800c2e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	695b      	ldr	r3, [r3, #20]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d01c      	beq.n	800c2aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c270:	4b68      	ldr	r3, [pc, #416]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c272:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c276:	4a67      	ldr	r2, [pc, #412]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c278:	f043 0301 	orr.w	r3, r3, #1
 800c27c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c280:	f7fd fe02 	bl	8009e88 <HAL_GetTick>
 800c284:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c286:	e008      	b.n	800c29a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c288:	f7fd fdfe 	bl	8009e88 <HAL_GetTick>
 800c28c:	4602      	mov	r2, r0
 800c28e:	693b      	ldr	r3, [r7, #16]
 800c290:	1ad3      	subs	r3, r2, r3
 800c292:	2b02      	cmp	r3, #2
 800c294:	d901      	bls.n	800c29a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800c296:	2303      	movs	r3, #3
 800c298:	e1de      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c29a:	4b5e      	ldr	r3, [pc, #376]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c29c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c2a0:	f003 0302 	and.w	r3, r3, #2
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d0ef      	beq.n	800c288 <HAL_RCC_OscConfig+0x3ec>
 800c2a8:	e01b      	b.n	800c2e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c2aa:	4b5a      	ldr	r3, [pc, #360]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c2ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c2b0:	4a58      	ldr	r2, [pc, #352]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c2b2:	f023 0301 	bic.w	r3, r3, #1
 800c2b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c2ba:	f7fd fde5 	bl	8009e88 <HAL_GetTick>
 800c2be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c2c0:	e008      	b.n	800c2d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c2c2:	f7fd fde1 	bl	8009e88 <HAL_GetTick>
 800c2c6:	4602      	mov	r2, r0
 800c2c8:	693b      	ldr	r3, [r7, #16]
 800c2ca:	1ad3      	subs	r3, r2, r3
 800c2cc:	2b02      	cmp	r3, #2
 800c2ce:	d901      	bls.n	800c2d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800c2d0:	2303      	movs	r3, #3
 800c2d2:	e1c1      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c2d4:	4b4f      	ldr	r3, [pc, #316]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c2d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c2da:	f003 0302 	and.w	r3, r3, #2
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d1ef      	bne.n	800c2c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f003 0304 	and.w	r3, r3, #4
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	f000 80a6 	beq.w	800c43c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800c2f4:	4b47      	ldr	r3, [pc, #284]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c2f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d10d      	bne.n	800c31c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c300:	4b44      	ldr	r3, [pc, #272]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c304:	4a43      	ldr	r2, [pc, #268]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c306:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c30a:	6593      	str	r3, [r2, #88]	; 0x58
 800c30c:	4b41      	ldr	r3, [pc, #260]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c30e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c314:	60bb      	str	r3, [r7, #8]
 800c316:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c318:	2301      	movs	r3, #1
 800c31a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c31c:	4b3e      	ldr	r3, [pc, #248]	; (800c418 <HAL_RCC_OscConfig+0x57c>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c324:	2b00      	cmp	r3, #0
 800c326:	d118      	bne.n	800c35a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c328:	4b3b      	ldr	r3, [pc, #236]	; (800c418 <HAL_RCC_OscConfig+0x57c>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	4a3a      	ldr	r2, [pc, #232]	; (800c418 <HAL_RCC_OscConfig+0x57c>)
 800c32e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c332:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c334:	f7fd fda8 	bl	8009e88 <HAL_GetTick>
 800c338:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c33a:	e008      	b.n	800c34e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c33c:	f7fd fda4 	bl	8009e88 <HAL_GetTick>
 800c340:	4602      	mov	r2, r0
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	1ad3      	subs	r3, r2, r3
 800c346:	2b02      	cmp	r3, #2
 800c348:	d901      	bls.n	800c34e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800c34a:	2303      	movs	r3, #3
 800c34c:	e184      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c34e:	4b32      	ldr	r3, [pc, #200]	; (800c418 <HAL_RCC_OscConfig+0x57c>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c356:	2b00      	cmp	r3, #0
 800c358:	d0f0      	beq.n	800c33c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	689b      	ldr	r3, [r3, #8]
 800c35e:	2b01      	cmp	r3, #1
 800c360:	d108      	bne.n	800c374 <HAL_RCC_OscConfig+0x4d8>
 800c362:	4b2c      	ldr	r3, [pc, #176]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c368:	4a2a      	ldr	r2, [pc, #168]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c36a:	f043 0301 	orr.w	r3, r3, #1
 800c36e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c372:	e024      	b.n	800c3be <HAL_RCC_OscConfig+0x522>
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	689b      	ldr	r3, [r3, #8]
 800c378:	2b05      	cmp	r3, #5
 800c37a:	d110      	bne.n	800c39e <HAL_RCC_OscConfig+0x502>
 800c37c:	4b25      	ldr	r3, [pc, #148]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c37e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c382:	4a24      	ldr	r2, [pc, #144]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c384:	f043 0304 	orr.w	r3, r3, #4
 800c388:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c38c:	4b21      	ldr	r3, [pc, #132]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c38e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c392:	4a20      	ldr	r2, [pc, #128]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c394:	f043 0301 	orr.w	r3, r3, #1
 800c398:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c39c:	e00f      	b.n	800c3be <HAL_RCC_OscConfig+0x522>
 800c39e:	4b1d      	ldr	r3, [pc, #116]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c3a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3a4:	4a1b      	ldr	r2, [pc, #108]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c3a6:	f023 0301 	bic.w	r3, r3, #1
 800c3aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800c3ae:	4b19      	ldr	r3, [pc, #100]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c3b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3b4:	4a17      	ldr	r2, [pc, #92]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c3b6:	f023 0304 	bic.w	r3, r3, #4
 800c3ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	689b      	ldr	r3, [r3, #8]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d016      	beq.n	800c3f4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c3c6:	f7fd fd5f 	bl	8009e88 <HAL_GetTick>
 800c3ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c3cc:	e00a      	b.n	800c3e4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c3ce:	f7fd fd5b 	bl	8009e88 <HAL_GetTick>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	1ad3      	subs	r3, r2, r3
 800c3d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800c3dc:	4293      	cmp	r3, r2
 800c3de:	d901      	bls.n	800c3e4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800c3e0:	2303      	movs	r3, #3
 800c3e2:	e139      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c3e4:	4b0b      	ldr	r3, [pc, #44]	; (800c414 <HAL_RCC_OscConfig+0x578>)
 800c3e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3ea:	f003 0302 	and.w	r3, r3, #2
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d0ed      	beq.n	800c3ce <HAL_RCC_OscConfig+0x532>
 800c3f2:	e01a      	b.n	800c42a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c3f4:	f7fd fd48 	bl	8009e88 <HAL_GetTick>
 800c3f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c3fa:	e00f      	b.n	800c41c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c3fc:	f7fd fd44 	bl	8009e88 <HAL_GetTick>
 800c400:	4602      	mov	r2, r0
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	1ad3      	subs	r3, r2, r3
 800c406:	f241 3288 	movw	r2, #5000	; 0x1388
 800c40a:	4293      	cmp	r3, r2
 800c40c:	d906      	bls.n	800c41c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800c40e:	2303      	movs	r3, #3
 800c410:	e122      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
 800c412:	bf00      	nop
 800c414:	40021000 	.word	0x40021000
 800c418:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c41c:	4b90      	ldr	r3, [pc, #576]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c41e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c422:	f003 0302 	and.w	r3, r3, #2
 800c426:	2b00      	cmp	r3, #0
 800c428:	d1e8      	bne.n	800c3fc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c42a:	7ffb      	ldrb	r3, [r7, #31]
 800c42c:	2b01      	cmp	r3, #1
 800c42e:	d105      	bne.n	800c43c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c430:	4b8b      	ldr	r3, [pc, #556]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c434:	4a8a      	ldr	r2, [pc, #552]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c436:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c43a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c440:	2b00      	cmp	r3, #0
 800c442:	f000 8108 	beq.w	800c656 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c44a:	2b02      	cmp	r3, #2
 800c44c:	f040 80d0 	bne.w	800c5f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800c450:	4b83      	ldr	r3, [pc, #524]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c452:	68db      	ldr	r3, [r3, #12]
 800c454:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	f003 0203 	and.w	r2, r3, #3
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c460:	429a      	cmp	r2, r3
 800c462:	d130      	bne.n	800c4c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c464:	697b      	ldr	r3, [r7, #20]
 800c466:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c46e:	3b01      	subs	r3, #1
 800c470:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800c472:	429a      	cmp	r2, r3
 800c474:	d127      	bne.n	800c4c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c480:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c482:	429a      	cmp	r2, r3
 800c484:	d11f      	bne.n	800c4c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800c486:	697b      	ldr	r3, [r7, #20]
 800c488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c48c:	687a      	ldr	r2, [r7, #4]
 800c48e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c490:	2a07      	cmp	r2, #7
 800c492:	bf14      	ite	ne
 800c494:	2201      	movne	r2, #1
 800c496:	2200      	moveq	r2, #0
 800c498:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c49a:	4293      	cmp	r3, r2
 800c49c:	d113      	bne.n	800c4c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c49e:	697b      	ldr	r3, [r7, #20]
 800c4a0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4a8:	085b      	lsrs	r3, r3, #1
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800c4ae:	429a      	cmp	r2, r3
 800c4b0:	d109      	bne.n	800c4c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c4b2:	697b      	ldr	r3, [r7, #20]
 800c4b4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4bc:	085b      	lsrs	r3, r3, #1
 800c4be:	3b01      	subs	r3, #1
 800c4c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c4c2:	429a      	cmp	r2, r3
 800c4c4:	d06e      	beq.n	800c5a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c4c6:	69bb      	ldr	r3, [r7, #24]
 800c4c8:	2b0c      	cmp	r3, #12
 800c4ca:	d069      	beq.n	800c5a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c4cc:	4b64      	ldr	r3, [pc, #400]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d105      	bne.n	800c4e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800c4d8:	4b61      	ldr	r3, [pc, #388]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d001      	beq.n	800c4e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800c4e4:	2301      	movs	r3, #1
 800c4e6:	e0b7      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c4e8:	4b5d      	ldr	r3, [pc, #372]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	4a5c      	ldr	r2, [pc, #368]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c4ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c4f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c4f4:	f7fd fcc8 	bl	8009e88 <HAL_GetTick>
 800c4f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c4fa:	e008      	b.n	800c50e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c4fc:	f7fd fcc4 	bl	8009e88 <HAL_GetTick>
 800c500:	4602      	mov	r2, r0
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	1ad3      	subs	r3, r2, r3
 800c506:	2b02      	cmp	r3, #2
 800c508:	d901      	bls.n	800c50e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800c50a:	2303      	movs	r3, #3
 800c50c:	e0a4      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c50e:	4b54      	ldr	r3, [pc, #336]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c516:	2b00      	cmp	r3, #0
 800c518:	d1f0      	bne.n	800c4fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c51a:	4b51      	ldr	r3, [pc, #324]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c51c:	68da      	ldr	r2, [r3, #12]
 800c51e:	4b51      	ldr	r3, [pc, #324]	; (800c664 <HAL_RCC_OscConfig+0x7c8>)
 800c520:	4013      	ands	r3, r2
 800c522:	687a      	ldr	r2, [r7, #4]
 800c524:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800c526:	687a      	ldr	r2, [r7, #4]
 800c528:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800c52a:	3a01      	subs	r2, #1
 800c52c:	0112      	lsls	r2, r2, #4
 800c52e:	4311      	orrs	r1, r2
 800c530:	687a      	ldr	r2, [r7, #4]
 800c532:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c534:	0212      	lsls	r2, r2, #8
 800c536:	4311      	orrs	r1, r2
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800c53c:	0852      	lsrs	r2, r2, #1
 800c53e:	3a01      	subs	r2, #1
 800c540:	0552      	lsls	r2, r2, #21
 800c542:	4311      	orrs	r1, r2
 800c544:	687a      	ldr	r2, [r7, #4]
 800c546:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800c548:	0852      	lsrs	r2, r2, #1
 800c54a:	3a01      	subs	r2, #1
 800c54c:	0652      	lsls	r2, r2, #25
 800c54e:	4311      	orrs	r1, r2
 800c550:	687a      	ldr	r2, [r7, #4]
 800c552:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c554:	0912      	lsrs	r2, r2, #4
 800c556:	0452      	lsls	r2, r2, #17
 800c558:	430a      	orrs	r2, r1
 800c55a:	4941      	ldr	r1, [pc, #260]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c55c:	4313      	orrs	r3, r2
 800c55e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c560:	4b3f      	ldr	r3, [pc, #252]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	4a3e      	ldr	r2, [pc, #248]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c566:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c56a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c56c:	4b3c      	ldr	r3, [pc, #240]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c56e:	68db      	ldr	r3, [r3, #12]
 800c570:	4a3b      	ldr	r2, [pc, #236]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c572:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c576:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c578:	f7fd fc86 	bl	8009e88 <HAL_GetTick>
 800c57c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c57e:	e008      	b.n	800c592 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c580:	f7fd fc82 	bl	8009e88 <HAL_GetTick>
 800c584:	4602      	mov	r2, r0
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	1ad3      	subs	r3, r2, r3
 800c58a:	2b02      	cmp	r3, #2
 800c58c:	d901      	bls.n	800c592 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800c58e:	2303      	movs	r3, #3
 800c590:	e062      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c592:	4b33      	ldr	r3, [pc, #204]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d0f0      	beq.n	800c580 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c59e:	e05a      	b.n	800c656 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	e059      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c5a4:	4b2e      	ldr	r3, [pc, #184]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d152      	bne.n	800c656 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c5b0:	4b2b      	ldr	r3, [pc, #172]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	4a2a      	ldr	r2, [pc, #168]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c5b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c5ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c5bc:	4b28      	ldr	r3, [pc, #160]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c5be:	68db      	ldr	r3, [r3, #12]
 800c5c0:	4a27      	ldr	r2, [pc, #156]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c5c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c5c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c5c8:	f7fd fc5e 	bl	8009e88 <HAL_GetTick>
 800c5cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c5ce:	e008      	b.n	800c5e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c5d0:	f7fd fc5a 	bl	8009e88 <HAL_GetTick>
 800c5d4:	4602      	mov	r2, r0
 800c5d6:	693b      	ldr	r3, [r7, #16]
 800c5d8:	1ad3      	subs	r3, r2, r3
 800c5da:	2b02      	cmp	r3, #2
 800c5dc:	d901      	bls.n	800c5e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800c5de:	2303      	movs	r3, #3
 800c5e0:	e03a      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c5e2:	4b1f      	ldr	r3, [pc, #124]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d0f0      	beq.n	800c5d0 <HAL_RCC_OscConfig+0x734>
 800c5ee:	e032      	b.n	800c656 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	2b0c      	cmp	r3, #12
 800c5f4:	d02d      	beq.n	800c652 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c5f6:	4b1a      	ldr	r3, [pc, #104]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	4a19      	ldr	r2, [pc, #100]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c5fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c600:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800c602:	4b17      	ldr	r3, [pc, #92]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d105      	bne.n	800c61a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800c60e:	4b14      	ldr	r3, [pc, #80]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c610:	68db      	ldr	r3, [r3, #12]
 800c612:	4a13      	ldr	r2, [pc, #76]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c614:	f023 0303 	bic.w	r3, r3, #3
 800c618:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800c61a:	4b11      	ldr	r3, [pc, #68]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c61c:	68db      	ldr	r3, [r3, #12]
 800c61e:	4a10      	ldr	r2, [pc, #64]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c620:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800c624:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c628:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c62a:	f7fd fc2d 	bl	8009e88 <HAL_GetTick>
 800c62e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c630:	e008      	b.n	800c644 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c632:	f7fd fc29 	bl	8009e88 <HAL_GetTick>
 800c636:	4602      	mov	r2, r0
 800c638:	693b      	ldr	r3, [r7, #16]
 800c63a:	1ad3      	subs	r3, r2, r3
 800c63c:	2b02      	cmp	r3, #2
 800c63e:	d901      	bls.n	800c644 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800c640:	2303      	movs	r3, #3
 800c642:	e009      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c644:	4b06      	ldr	r3, [pc, #24]	; (800c660 <HAL_RCC_OscConfig+0x7c4>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d1f0      	bne.n	800c632 <HAL_RCC_OscConfig+0x796>
 800c650:	e001      	b.n	800c656 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c652:	2301      	movs	r3, #1
 800c654:	e000      	b.n	800c658 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800c656:	2300      	movs	r3, #0
}
 800c658:	4618      	mov	r0, r3
 800c65a:	3720      	adds	r7, #32
 800c65c:	46bd      	mov	sp, r7
 800c65e:	bd80      	pop	{r7, pc}
 800c660:	40021000 	.word	0x40021000
 800c664:	f99d808c 	.word	0xf99d808c

0800c668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b084      	sub	sp, #16
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
 800c670:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d101      	bne.n	800c67c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c678:	2301      	movs	r3, #1
 800c67a:	e0c8      	b.n	800c80e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c67c:	4b66      	ldr	r3, [pc, #408]	; (800c818 <HAL_RCC_ClockConfig+0x1b0>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	f003 0307 	and.w	r3, r3, #7
 800c684:	683a      	ldr	r2, [r7, #0]
 800c686:	429a      	cmp	r2, r3
 800c688:	d910      	bls.n	800c6ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c68a:	4b63      	ldr	r3, [pc, #396]	; (800c818 <HAL_RCC_ClockConfig+0x1b0>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f023 0207 	bic.w	r2, r3, #7
 800c692:	4961      	ldr	r1, [pc, #388]	; (800c818 <HAL_RCC_ClockConfig+0x1b0>)
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	4313      	orrs	r3, r2
 800c698:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c69a:	4b5f      	ldr	r3, [pc, #380]	; (800c818 <HAL_RCC_ClockConfig+0x1b0>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	f003 0307 	and.w	r3, r3, #7
 800c6a2:	683a      	ldr	r2, [r7, #0]
 800c6a4:	429a      	cmp	r2, r3
 800c6a6:	d001      	beq.n	800c6ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	e0b0      	b.n	800c80e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f003 0301 	and.w	r3, r3, #1
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d04c      	beq.n	800c752 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	685b      	ldr	r3, [r3, #4]
 800c6bc:	2b03      	cmp	r3, #3
 800c6be:	d107      	bne.n	800c6d0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c6c0:	4b56      	ldr	r3, [pc, #344]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d121      	bne.n	800c710 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	e09e      	b.n	800c80e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	685b      	ldr	r3, [r3, #4]
 800c6d4:	2b02      	cmp	r3, #2
 800c6d6:	d107      	bne.n	800c6e8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c6d8:	4b50      	ldr	r3, [pc, #320]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d115      	bne.n	800c710 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800c6e4:	2301      	movs	r3, #1
 800c6e6:	e092      	b.n	800c80e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	685b      	ldr	r3, [r3, #4]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d107      	bne.n	800c700 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c6f0:	4b4a      	ldr	r3, [pc, #296]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f003 0302 	and.w	r3, r3, #2
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d109      	bne.n	800c710 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	e086      	b.n	800c80e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c700:	4b46      	ldr	r3, [pc, #280]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d101      	bne.n	800c710 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800c70c:	2301      	movs	r3, #1
 800c70e:	e07e      	b.n	800c80e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c710:	4b42      	ldr	r3, [pc, #264]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c712:	689b      	ldr	r3, [r3, #8]
 800c714:	f023 0203 	bic.w	r2, r3, #3
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	685b      	ldr	r3, [r3, #4]
 800c71c:	493f      	ldr	r1, [pc, #252]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c71e:	4313      	orrs	r3, r2
 800c720:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c722:	f7fd fbb1 	bl	8009e88 <HAL_GetTick>
 800c726:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c728:	e00a      	b.n	800c740 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c72a:	f7fd fbad 	bl	8009e88 <HAL_GetTick>
 800c72e:	4602      	mov	r2, r0
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	1ad3      	subs	r3, r2, r3
 800c734:	f241 3288 	movw	r2, #5000	; 0x1388
 800c738:	4293      	cmp	r3, r2
 800c73a:	d901      	bls.n	800c740 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800c73c:	2303      	movs	r3, #3
 800c73e:	e066      	b.n	800c80e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c740:	4b36      	ldr	r3, [pc, #216]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c742:	689b      	ldr	r3, [r3, #8]
 800c744:	f003 020c 	and.w	r2, r3, #12
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	685b      	ldr	r3, [r3, #4]
 800c74c:	009b      	lsls	r3, r3, #2
 800c74e:	429a      	cmp	r2, r3
 800c750:	d1eb      	bne.n	800c72a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f003 0302 	and.w	r3, r3, #2
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d008      	beq.n	800c770 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c75e:	4b2f      	ldr	r3, [pc, #188]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c760:	689b      	ldr	r3, [r3, #8]
 800c762:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	689b      	ldr	r3, [r3, #8]
 800c76a:	492c      	ldr	r1, [pc, #176]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c76c:	4313      	orrs	r3, r2
 800c76e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c770:	4b29      	ldr	r3, [pc, #164]	; (800c818 <HAL_RCC_ClockConfig+0x1b0>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f003 0307 	and.w	r3, r3, #7
 800c778:	683a      	ldr	r2, [r7, #0]
 800c77a:	429a      	cmp	r2, r3
 800c77c:	d210      	bcs.n	800c7a0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c77e:	4b26      	ldr	r3, [pc, #152]	; (800c818 <HAL_RCC_ClockConfig+0x1b0>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f023 0207 	bic.w	r2, r3, #7
 800c786:	4924      	ldr	r1, [pc, #144]	; (800c818 <HAL_RCC_ClockConfig+0x1b0>)
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	4313      	orrs	r3, r2
 800c78c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c78e:	4b22      	ldr	r3, [pc, #136]	; (800c818 <HAL_RCC_ClockConfig+0x1b0>)
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f003 0307 	and.w	r3, r3, #7
 800c796:	683a      	ldr	r2, [r7, #0]
 800c798:	429a      	cmp	r2, r3
 800c79a:	d001      	beq.n	800c7a0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800c79c:	2301      	movs	r3, #1
 800c79e:	e036      	b.n	800c80e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f003 0304 	and.w	r3, r3, #4
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d008      	beq.n	800c7be <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c7ac:	4b1b      	ldr	r3, [pc, #108]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c7ae:	689b      	ldr	r3, [r3, #8]
 800c7b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	68db      	ldr	r3, [r3, #12]
 800c7b8:	4918      	ldr	r1, [pc, #96]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c7ba:	4313      	orrs	r3, r2
 800c7bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f003 0308 	and.w	r3, r3, #8
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d009      	beq.n	800c7de <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c7ca:	4b14      	ldr	r3, [pc, #80]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c7cc:	689b      	ldr	r3, [r3, #8]
 800c7ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	691b      	ldr	r3, [r3, #16]
 800c7d6:	00db      	lsls	r3, r3, #3
 800c7d8:	4910      	ldr	r1, [pc, #64]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c7da:	4313      	orrs	r3, r2
 800c7dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c7de:	f000 f825 	bl	800c82c <HAL_RCC_GetSysClockFreq>
 800c7e2:	4601      	mov	r1, r0
 800c7e4:	4b0d      	ldr	r3, [pc, #52]	; (800c81c <HAL_RCC_ClockConfig+0x1b4>)
 800c7e6:	689b      	ldr	r3, [r3, #8]
 800c7e8:	091b      	lsrs	r3, r3, #4
 800c7ea:	f003 030f 	and.w	r3, r3, #15
 800c7ee:	4a0c      	ldr	r2, [pc, #48]	; (800c820 <HAL_RCC_ClockConfig+0x1b8>)
 800c7f0:	5cd3      	ldrb	r3, [r2, r3]
 800c7f2:	f003 031f 	and.w	r3, r3, #31
 800c7f6:	fa21 f303 	lsr.w	r3, r1, r3
 800c7fa:	4a0a      	ldr	r2, [pc, #40]	; (800c824 <HAL_RCC_ClockConfig+0x1bc>)
 800c7fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800c7fe:	4b0a      	ldr	r3, [pc, #40]	; (800c828 <HAL_RCC_ClockConfig+0x1c0>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	4618      	mov	r0, r3
 800c804:	f7fd faf0 	bl	8009de8 <HAL_InitTick>
 800c808:	4603      	mov	r3, r0
 800c80a:	72fb      	strb	r3, [r7, #11]

  return status;
 800c80c:	7afb      	ldrb	r3, [r7, #11]
}
 800c80e:	4618      	mov	r0, r3
 800c810:	3710      	adds	r7, #16
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}
 800c816:	bf00      	nop
 800c818:	40022000 	.word	0x40022000
 800c81c:	40021000 	.word	0x40021000
 800c820:	080166ec 	.word	0x080166ec
 800c824:	2000018c 	.word	0x2000018c
 800c828:	20000488 	.word	0x20000488

0800c82c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b089      	sub	sp, #36	; 0x24
 800c830:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800c832:	2300      	movs	r3, #0
 800c834:	61fb      	str	r3, [r7, #28]
 800c836:	2300      	movs	r3, #0
 800c838:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c83a:	4b3d      	ldr	r3, [pc, #244]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c83c:	689b      	ldr	r3, [r3, #8]
 800c83e:	f003 030c 	and.w	r3, r3, #12
 800c842:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c844:	4b3a      	ldr	r3, [pc, #232]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c846:	68db      	ldr	r3, [r3, #12]
 800c848:	f003 0303 	and.w	r3, r3, #3
 800c84c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c84e:	693b      	ldr	r3, [r7, #16]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d005      	beq.n	800c860 <HAL_RCC_GetSysClockFreq+0x34>
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	2b0c      	cmp	r3, #12
 800c858:	d121      	bne.n	800c89e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	d11e      	bne.n	800c89e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800c860:	4b33      	ldr	r3, [pc, #204]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	f003 0308 	and.w	r3, r3, #8
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d107      	bne.n	800c87c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800c86c:	4b30      	ldr	r3, [pc, #192]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c86e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c872:	0a1b      	lsrs	r3, r3, #8
 800c874:	f003 030f 	and.w	r3, r3, #15
 800c878:	61fb      	str	r3, [r7, #28]
 800c87a:	e005      	b.n	800c888 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800c87c:	4b2c      	ldr	r3, [pc, #176]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	091b      	lsrs	r3, r3, #4
 800c882:	f003 030f 	and.w	r3, r3, #15
 800c886:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800c888:	4a2a      	ldr	r2, [pc, #168]	; (800c934 <HAL_RCC_GetSysClockFreq+0x108>)
 800c88a:	69fb      	ldr	r3, [r7, #28]
 800c88c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c890:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c892:	693b      	ldr	r3, [r7, #16]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d10d      	bne.n	800c8b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800c898:	69fb      	ldr	r3, [r7, #28]
 800c89a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c89c:	e00a      	b.n	800c8b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	2b04      	cmp	r3, #4
 800c8a2:	d102      	bne.n	800c8aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c8a4:	4b24      	ldr	r3, [pc, #144]	; (800c938 <HAL_RCC_GetSysClockFreq+0x10c>)
 800c8a6:	61bb      	str	r3, [r7, #24]
 800c8a8:	e004      	b.n	800c8b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800c8aa:	693b      	ldr	r3, [r7, #16]
 800c8ac:	2b08      	cmp	r3, #8
 800c8ae:	d101      	bne.n	800c8b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800c8b0:	4b22      	ldr	r3, [pc, #136]	; (800c93c <HAL_RCC_GetSysClockFreq+0x110>)
 800c8b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800c8b4:	693b      	ldr	r3, [r7, #16]
 800c8b6:	2b0c      	cmp	r3, #12
 800c8b8:	d133      	bne.n	800c922 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800c8ba:	4b1d      	ldr	r3, [pc, #116]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c8bc:	68db      	ldr	r3, [r3, #12]
 800c8be:	f003 0303 	and.w	r3, r3, #3
 800c8c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	2b02      	cmp	r3, #2
 800c8c8:	d002      	beq.n	800c8d0 <HAL_RCC_GetSysClockFreq+0xa4>
 800c8ca:	2b03      	cmp	r3, #3
 800c8cc:	d003      	beq.n	800c8d6 <HAL_RCC_GetSysClockFreq+0xaa>
 800c8ce:	e005      	b.n	800c8dc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800c8d0:	4b19      	ldr	r3, [pc, #100]	; (800c938 <HAL_RCC_GetSysClockFreq+0x10c>)
 800c8d2:	617b      	str	r3, [r7, #20]
      break;
 800c8d4:	e005      	b.n	800c8e2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800c8d6:	4b19      	ldr	r3, [pc, #100]	; (800c93c <HAL_RCC_GetSysClockFreq+0x110>)
 800c8d8:	617b      	str	r3, [r7, #20]
      break;
 800c8da:	e002      	b.n	800c8e2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800c8dc:	69fb      	ldr	r3, [r7, #28]
 800c8de:	617b      	str	r3, [r7, #20]
      break;
 800c8e0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c8e2:	4b13      	ldr	r3, [pc, #76]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c8e4:	68db      	ldr	r3, [r3, #12]
 800c8e6:	091b      	lsrs	r3, r3, #4
 800c8e8:	f003 0307 	and.w	r3, r3, #7
 800c8ec:	3301      	adds	r3, #1
 800c8ee:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800c8f0:	4b0f      	ldr	r3, [pc, #60]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c8f2:	68db      	ldr	r3, [r3, #12]
 800c8f4:	0a1b      	lsrs	r3, r3, #8
 800c8f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c8fa:	697a      	ldr	r2, [r7, #20]
 800c8fc:	fb02 f203 	mul.w	r2, r2, r3
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	fbb2 f3f3 	udiv	r3, r2, r3
 800c906:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c908:	4b09      	ldr	r3, [pc, #36]	; (800c930 <HAL_RCC_GetSysClockFreq+0x104>)
 800c90a:	68db      	ldr	r3, [r3, #12]
 800c90c:	0e5b      	lsrs	r3, r3, #25
 800c90e:	f003 0303 	and.w	r3, r3, #3
 800c912:	3301      	adds	r3, #1
 800c914:	005b      	lsls	r3, r3, #1
 800c916:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800c918:	697a      	ldr	r2, [r7, #20]
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c920:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800c922:	69bb      	ldr	r3, [r7, #24]
}
 800c924:	4618      	mov	r0, r3
 800c926:	3724      	adds	r7, #36	; 0x24
 800c928:	46bd      	mov	sp, r7
 800c92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92e:	4770      	bx	lr
 800c930:	40021000 	.word	0x40021000
 800c934:	08016704 	.word	0x08016704
 800c938:	00f42400 	.word	0x00f42400
 800c93c:	007a1200 	.word	0x007a1200

0800c940 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c940:	b480      	push	{r7}
 800c942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c944:	4b03      	ldr	r3, [pc, #12]	; (800c954 <HAL_RCC_GetHCLKFreq+0x14>)
 800c946:	681b      	ldr	r3, [r3, #0]
}
 800c948:	4618      	mov	r0, r3
 800c94a:	46bd      	mov	sp, r7
 800c94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c950:	4770      	bx	lr
 800c952:	bf00      	nop
 800c954:	2000018c 	.word	0x2000018c

0800c958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c95c:	f7ff fff0 	bl	800c940 <HAL_RCC_GetHCLKFreq>
 800c960:	4601      	mov	r1, r0
 800c962:	4b06      	ldr	r3, [pc, #24]	; (800c97c <HAL_RCC_GetPCLK1Freq+0x24>)
 800c964:	689b      	ldr	r3, [r3, #8]
 800c966:	0a1b      	lsrs	r3, r3, #8
 800c968:	f003 0307 	and.w	r3, r3, #7
 800c96c:	4a04      	ldr	r2, [pc, #16]	; (800c980 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c96e:	5cd3      	ldrb	r3, [r2, r3]
 800c970:	f003 031f 	and.w	r3, r3, #31
 800c974:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c978:	4618      	mov	r0, r3
 800c97a:	bd80      	pop	{r7, pc}
 800c97c:	40021000 	.word	0x40021000
 800c980:	080166fc 	.word	0x080166fc

0800c984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c988:	f7ff ffda 	bl	800c940 <HAL_RCC_GetHCLKFreq>
 800c98c:	4601      	mov	r1, r0
 800c98e:	4b06      	ldr	r3, [pc, #24]	; (800c9a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c990:	689b      	ldr	r3, [r3, #8]
 800c992:	0adb      	lsrs	r3, r3, #11
 800c994:	f003 0307 	and.w	r3, r3, #7
 800c998:	4a04      	ldr	r2, [pc, #16]	; (800c9ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800c99a:	5cd3      	ldrb	r3, [r2, r3]
 800c99c:	f003 031f 	and.w	r3, r3, #31
 800c9a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	bd80      	pop	{r7, pc}
 800c9a8:	40021000 	.word	0x40021000
 800c9ac:	080166fc 	.word	0x080166fc

0800c9b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b086      	sub	sp, #24
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c9bc:	4b2a      	ldr	r3, [pc, #168]	; (800ca68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c9be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d003      	beq.n	800c9d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c9c8:	f7ff f938 	bl	800bc3c <HAL_PWREx_GetVoltageRange>
 800c9cc:	6178      	str	r0, [r7, #20]
 800c9ce:	e014      	b.n	800c9fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800c9d0:	4b25      	ldr	r3, [pc, #148]	; (800ca68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c9d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9d4:	4a24      	ldr	r2, [pc, #144]	; (800ca68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c9d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9da:	6593      	str	r3, [r2, #88]	; 0x58
 800c9dc:	4b22      	ldr	r3, [pc, #136]	; (800ca68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c9de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9e4:	60fb      	str	r3, [r7, #12]
 800c9e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800c9e8:	f7ff f928 	bl	800bc3c <HAL_PWREx_GetVoltageRange>
 800c9ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800c9ee:	4b1e      	ldr	r3, [pc, #120]	; (800ca68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c9f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9f2:	4a1d      	ldr	r2, [pc, #116]	; (800ca68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c9f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c9f8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c9fa:	697b      	ldr	r3, [r7, #20]
 800c9fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca00:	d10b      	bne.n	800ca1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2b80      	cmp	r3, #128	; 0x80
 800ca06:	d919      	bls.n	800ca3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2ba0      	cmp	r3, #160	; 0xa0
 800ca0c:	d902      	bls.n	800ca14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ca0e:	2302      	movs	r3, #2
 800ca10:	613b      	str	r3, [r7, #16]
 800ca12:	e013      	b.n	800ca3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ca14:	2301      	movs	r3, #1
 800ca16:	613b      	str	r3, [r7, #16]
 800ca18:	e010      	b.n	800ca3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2b80      	cmp	r3, #128	; 0x80
 800ca1e:	d902      	bls.n	800ca26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800ca20:	2303      	movs	r3, #3
 800ca22:	613b      	str	r3, [r7, #16]
 800ca24:	e00a      	b.n	800ca3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2b80      	cmp	r3, #128	; 0x80
 800ca2a:	d102      	bne.n	800ca32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ca2c:	2302      	movs	r3, #2
 800ca2e:	613b      	str	r3, [r7, #16]
 800ca30:	e004      	b.n	800ca3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2b70      	cmp	r3, #112	; 0x70
 800ca36:	d101      	bne.n	800ca3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ca38:	2301      	movs	r3, #1
 800ca3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ca3c:	4b0b      	ldr	r3, [pc, #44]	; (800ca6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f023 0207 	bic.w	r2, r3, #7
 800ca44:	4909      	ldr	r1, [pc, #36]	; (800ca6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800ca4c:	4b07      	ldr	r3, [pc, #28]	; (800ca6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f003 0307 	and.w	r3, r3, #7
 800ca54:	693a      	ldr	r2, [r7, #16]
 800ca56:	429a      	cmp	r2, r3
 800ca58:	d001      	beq.n	800ca5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800ca5a:	2301      	movs	r3, #1
 800ca5c:	e000      	b.n	800ca60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800ca5e:	2300      	movs	r3, #0
}
 800ca60:	4618      	mov	r0, r3
 800ca62:	3718      	adds	r7, #24
 800ca64:	46bd      	mov	sp, r7
 800ca66:	bd80      	pop	{r7, pc}
 800ca68:	40021000 	.word	0x40021000
 800ca6c:	40022000 	.word	0x40022000

0800ca70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b086      	sub	sp, #24
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ca78:	2300      	movs	r3, #0
 800ca7a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d03f      	beq.n	800cb0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ca90:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ca94:	d01c      	beq.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800ca96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ca9a:	d802      	bhi.n	800caa2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d00e      	beq.n	800cabe <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800caa0:	e01f      	b.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 800caa2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800caa6:	d003      	beq.n	800cab0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800caa8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800caac:	d01c      	beq.n	800cae8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800caae:	e018      	b.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800cab0:	4b85      	ldr	r3, [pc, #532]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cab2:	68db      	ldr	r3, [r3, #12]
 800cab4:	4a84      	ldr	r2, [pc, #528]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cab6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800caba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800cabc:	e015      	b.n	800caea <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	3304      	adds	r3, #4
 800cac2:	2100      	movs	r1, #0
 800cac4:	4618      	mov	r0, r3
 800cac6:	f000 fac9 	bl	800d05c <RCCEx_PLLSAI1_Config>
 800caca:	4603      	mov	r3, r0
 800cacc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800cace:	e00c      	b.n	800caea <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	3320      	adds	r3, #32
 800cad4:	2100      	movs	r1, #0
 800cad6:	4618      	mov	r0, r3
 800cad8:	f000 fbb0 	bl	800d23c <RCCEx_PLLSAI2_Config>
 800cadc:	4603      	mov	r3, r0
 800cade:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800cae0:	e003      	b.n	800caea <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cae2:	2301      	movs	r3, #1
 800cae4:	74fb      	strb	r3, [r7, #19]
      break;
 800cae6:	e000      	b.n	800caea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800cae8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800caea:	7cfb      	ldrb	r3, [r7, #19]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d10b      	bne.n	800cb08 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800caf0:	4b75      	ldr	r3, [pc, #468]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800caf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800caf6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cafe:	4972      	ldr	r1, [pc, #456]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cb00:	4313      	orrs	r3, r2
 800cb02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800cb06:	e001      	b.n	800cb0c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb08:	7cfb      	ldrb	r3, [r7, #19]
 800cb0a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d03f      	beq.n	800cb98 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800cb1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cb20:	d01c      	beq.n	800cb5c <HAL_RCCEx_PeriphCLKConfig+0xec>
 800cb22:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cb26:	d802      	bhi.n	800cb2e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d00e      	beq.n	800cb4a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800cb2c:	e01f      	b.n	800cb6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800cb2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cb32:	d003      	beq.n	800cb3c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 800cb34:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cb38:	d01c      	beq.n	800cb74 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800cb3a:	e018      	b.n	800cb6e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800cb3c:	4b62      	ldr	r3, [pc, #392]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cb3e:	68db      	ldr	r3, [r3, #12]
 800cb40:	4a61      	ldr	r2, [pc, #388]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cb42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cb46:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800cb48:	e015      	b.n	800cb76 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	3304      	adds	r3, #4
 800cb4e:	2100      	movs	r1, #0
 800cb50:	4618      	mov	r0, r3
 800cb52:	f000 fa83 	bl	800d05c <RCCEx_PLLSAI1_Config>
 800cb56:	4603      	mov	r3, r0
 800cb58:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800cb5a:	e00c      	b.n	800cb76 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	3320      	adds	r3, #32
 800cb60:	2100      	movs	r1, #0
 800cb62:	4618      	mov	r0, r3
 800cb64:	f000 fb6a 	bl	800d23c <RCCEx_PLLSAI2_Config>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800cb6c:	e003      	b.n	800cb76 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cb6e:	2301      	movs	r3, #1
 800cb70:	74fb      	strb	r3, [r7, #19]
      break;
 800cb72:	e000      	b.n	800cb76 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800cb74:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cb76:	7cfb      	ldrb	r3, [r7, #19]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d10b      	bne.n	800cb94 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800cb7c:	4b52      	ldr	r3, [pc, #328]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cb7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb82:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800cb8a:	494f      	ldr	r1, [pc, #316]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cb8c:	4313      	orrs	r3, r2
 800cb8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800cb92:	e001      	b.n	800cb98 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb94:	7cfb      	ldrb	r3, [r7, #19]
 800cb96:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f000 80a0 	beq.w	800cce6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cba6:	2300      	movs	r3, #0
 800cba8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800cbaa:	4b47      	ldr	r3, [pc, #284]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cbac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cbae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d101      	bne.n	800cbba <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	e000      	b.n	800cbbc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800cbba:	2300      	movs	r3, #0
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d00d      	beq.n	800cbdc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cbc0:	4b41      	ldr	r3, [pc, #260]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cbc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cbc4:	4a40      	ldr	r2, [pc, #256]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cbc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cbca:	6593      	str	r3, [r2, #88]	; 0x58
 800cbcc:	4b3e      	ldr	r3, [pc, #248]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cbce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cbd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cbd4:	60bb      	str	r3, [r7, #8]
 800cbd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cbd8:	2301      	movs	r3, #1
 800cbda:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cbdc:	4b3b      	ldr	r3, [pc, #236]	; (800cccc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	4a3a      	ldr	r2, [pc, #232]	; (800cccc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800cbe2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cbe6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cbe8:	f7fd f94e 	bl	8009e88 <HAL_GetTick>
 800cbec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800cbee:	e009      	b.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cbf0:	f7fd f94a 	bl	8009e88 <HAL_GetTick>
 800cbf4:	4602      	mov	r2, r0
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	1ad3      	subs	r3, r2, r3
 800cbfa:	2b02      	cmp	r3, #2
 800cbfc:	d902      	bls.n	800cc04 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800cbfe:	2303      	movs	r3, #3
 800cc00:	74fb      	strb	r3, [r7, #19]
        break;
 800cc02:	e005      	b.n	800cc10 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800cc04:	4b31      	ldr	r3, [pc, #196]	; (800cccc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d0ef      	beq.n	800cbf0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800cc10:	7cfb      	ldrb	r3, [r7, #19]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d15c      	bne.n	800ccd0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800cc16:	4b2c      	ldr	r3, [pc, #176]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cc18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cc20:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d01f      	beq.n	800cc68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cc2e:	697a      	ldr	r2, [r7, #20]
 800cc30:	429a      	cmp	r2, r3
 800cc32:	d019      	beq.n	800cc68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800cc34:	4b24      	ldr	r3, [pc, #144]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cc36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc3e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cc40:	4b21      	ldr	r3, [pc, #132]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cc42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc46:	4a20      	ldr	r2, [pc, #128]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cc48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cc4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cc50:	4b1d      	ldr	r3, [pc, #116]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cc52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc56:	4a1c      	ldr	r2, [pc, #112]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cc58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cc5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800cc60:	4a19      	ldr	r2, [pc, #100]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cc62:	697b      	ldr	r3, [r7, #20]
 800cc64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800cc68:	697b      	ldr	r3, [r7, #20]
 800cc6a:	f003 0301 	and.w	r3, r3, #1
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d016      	beq.n	800cca0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cc72:	f7fd f909 	bl	8009e88 <HAL_GetTick>
 800cc76:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc78:	e00b      	b.n	800cc92 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc7a:	f7fd f905 	bl	8009e88 <HAL_GetTick>
 800cc7e:	4602      	mov	r2, r0
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	1ad3      	subs	r3, r2, r3
 800cc84:	f241 3288 	movw	r2, #5000	; 0x1388
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d902      	bls.n	800cc92 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800cc8c:	2303      	movs	r3, #3
 800cc8e:	74fb      	strb	r3, [r7, #19]
            break;
 800cc90:	e006      	b.n	800cca0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cc92:	4b0d      	ldr	r3, [pc, #52]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cc94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc98:	f003 0302 	and.w	r3, r3, #2
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d0ec      	beq.n	800cc7a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800cca0:	7cfb      	ldrb	r3, [r7, #19]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d10c      	bne.n	800ccc0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cca6:	4b08      	ldr	r3, [pc, #32]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800cca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ccb6:	4904      	ldr	r1, [pc, #16]	; (800ccc8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800ccb8:	4313      	orrs	r3, r2
 800ccba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800ccbe:	e009      	b.n	800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ccc0:	7cfb      	ldrb	r3, [r7, #19]
 800ccc2:	74bb      	strb	r3, [r7, #18]
 800ccc4:	e006      	b.n	800ccd4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800ccc6:	bf00      	nop
 800ccc8:	40021000 	.word	0x40021000
 800cccc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ccd0:	7cfb      	ldrb	r3, [r7, #19]
 800ccd2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ccd4:	7c7b      	ldrb	r3, [r7, #17]
 800ccd6:	2b01      	cmp	r3, #1
 800ccd8:	d105      	bne.n	800cce6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ccda:	4b9e      	ldr	r3, [pc, #632]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ccdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccde:	4a9d      	ldr	r2, [pc, #628]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cce0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cce4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f003 0301 	and.w	r3, r3, #1
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d00a      	beq.n	800cd08 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ccf2:	4b98      	ldr	r3, [pc, #608]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ccf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ccf8:	f023 0203 	bic.w	r2, r3, #3
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd00:	4994      	ldr	r1, [pc, #592]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd02:	4313      	orrs	r3, r2
 800cd04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	f003 0302 	and.w	r3, r3, #2
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d00a      	beq.n	800cd2a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800cd14:	4b8f      	ldr	r3, [pc, #572]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd1a:	f023 020c 	bic.w	r2, r3, #12
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd22:	498c      	ldr	r1, [pc, #560]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd24:	4313      	orrs	r3, r2
 800cd26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	f003 0304 	and.w	r3, r3, #4
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d00a      	beq.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800cd36:	4b87      	ldr	r3, [pc, #540]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd3c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd44:	4983      	ldr	r1, [pc, #524]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd46:	4313      	orrs	r3, r2
 800cd48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f003 0308 	and.w	r3, r3, #8
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d00a      	beq.n	800cd6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800cd58:	4b7e      	ldr	r3, [pc, #504]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd5e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd66:	497b      	ldr	r1, [pc, #492]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd68:	4313      	orrs	r3, r2
 800cd6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	f003 0310 	and.w	r3, r3, #16
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d00a      	beq.n	800cd90 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800cd7a:	4b76      	ldr	r3, [pc, #472]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cd88:	4972      	ldr	r1, [pc, #456]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	f003 0320 	and.w	r3, r3, #32
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d00a      	beq.n	800cdb2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cd9c:	4b6d      	ldr	r3, [pc, #436]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cd9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cda2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cdaa:	496a      	ldr	r1, [pc, #424]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cdac:	4313      	orrs	r3, r2
 800cdae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d00a      	beq.n	800cdd4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cdbe:	4b65      	ldr	r3, [pc, #404]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cdc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cdc4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cdcc:	4961      	ldr	r1, [pc, #388]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cdce:	4313      	orrs	r3, r2
 800cdd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d00a      	beq.n	800cdf6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cde0:	4b5c      	ldr	r3, [pc, #368]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cde2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cde6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cdee:	4959      	ldr	r1, [pc, #356]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cdf0:	4313      	orrs	r3, r2
 800cdf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d00a      	beq.n	800ce18 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ce02:	4b54      	ldr	r3, [pc, #336]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce08:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce10:	4950      	ldr	r1, [pc, #320]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce12:	4313      	orrs	r3, r2
 800ce14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d00a      	beq.n	800ce3a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800ce24:	4b4b      	ldr	r3, [pc, #300]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce2a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce32:	4948      	ldr	r1, [pc, #288]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce34:	4313      	orrs	r3, r2
 800ce36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d00a      	beq.n	800ce5c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800ce46:	4b43      	ldr	r3, [pc, #268]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce54:	493f      	ldr	r1, [pc, #252]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce56:	4313      	orrs	r3, r2
 800ce58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d028      	beq.n	800ceba <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ce68:	4b3a      	ldr	r3, [pc, #232]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ce76:	4937      	ldr	r1, [pc, #220]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce78:	4313      	orrs	r3, r2
 800ce7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ce82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ce86:	d106      	bne.n	800ce96 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ce88:	4b32      	ldr	r3, [pc, #200]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce8a:	68db      	ldr	r3, [r3, #12]
 800ce8c:	4a31      	ldr	r2, [pc, #196]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ce8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce92:	60d3      	str	r3, [r2, #12]
 800ce94:	e011      	b.n	800ceba <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ce9a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ce9e:	d10c      	bne.n	800ceba <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	3304      	adds	r3, #4
 800cea4:	2101      	movs	r1, #1
 800cea6:	4618      	mov	r0, r3
 800cea8:	f000 f8d8 	bl	800d05c <RCCEx_PLLSAI1_Config>
 800ceac:	4603      	mov	r3, r0
 800ceae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ceb0:	7cfb      	ldrb	r3, [r7, #19]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d001      	beq.n	800ceba <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800ceb6:	7cfb      	ldrb	r3, [r7, #19]
 800ceb8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d028      	beq.n	800cf18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800cec6:	4b23      	ldr	r3, [pc, #140]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cecc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ced4:	491f      	ldr	r1, [pc, #124]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ced6:	4313      	orrs	r3, r2
 800ced8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cee0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cee4:	d106      	bne.n	800cef4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cee6:	4b1b      	ldr	r3, [pc, #108]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cee8:	68db      	ldr	r3, [r3, #12]
 800ceea:	4a1a      	ldr	r2, [pc, #104]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800ceec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cef0:	60d3      	str	r3, [r2, #12]
 800cef2:	e011      	b.n	800cf18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cef8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800cefc:	d10c      	bne.n	800cf18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	3304      	adds	r3, #4
 800cf02:	2101      	movs	r1, #1
 800cf04:	4618      	mov	r0, r3
 800cf06:	f000 f8a9 	bl	800d05c <RCCEx_PLLSAI1_Config>
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800cf0e:	7cfb      	ldrb	r3, [r7, #19]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d001      	beq.n	800cf18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 800cf14:	7cfb      	ldrb	r3, [r7, #19]
 800cf16:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d02b      	beq.n	800cf7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cf24:	4b0b      	ldr	r3, [pc, #44]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cf26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf32:	4908      	ldr	r1, [pc, #32]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cf34:	4313      	orrs	r3, r2
 800cf36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cf42:	d109      	bne.n	800cf58 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cf44:	4b03      	ldr	r3, [pc, #12]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cf46:	68db      	ldr	r3, [r3, #12]
 800cf48:	4a02      	ldr	r2, [pc, #8]	; (800cf54 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800cf4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cf4e:	60d3      	str	r3, [r2, #12]
 800cf50:	e014      	b.n	800cf7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800cf52:	bf00      	nop
 800cf54:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800cf60:	d10c      	bne.n	800cf7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	3304      	adds	r3, #4
 800cf66:	2101      	movs	r1, #1
 800cf68:	4618      	mov	r0, r3
 800cf6a:	f000 f877 	bl	800d05c <RCCEx_PLLSAI1_Config>
 800cf6e:	4603      	mov	r3, r0
 800cf70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800cf72:	7cfb      	ldrb	r3, [r7, #19]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d001      	beq.n	800cf7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800cf78:	7cfb      	ldrb	r3, [r7, #19]
 800cf7a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d02f      	beq.n	800cfe8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800cf88:	4b2b      	ldr	r3, [pc, #172]	; (800d038 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cf8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf8e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cf96:	4928      	ldr	r1, [pc, #160]	; (800d038 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cfa2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cfa6:	d10d      	bne.n	800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	3304      	adds	r3, #4
 800cfac:	2102      	movs	r1, #2
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f000 f854 	bl	800d05c <RCCEx_PLLSAI1_Config>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800cfb8:	7cfb      	ldrb	r3, [r7, #19]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d014      	beq.n	800cfe8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800cfbe:	7cfb      	ldrb	r3, [r7, #19]
 800cfc0:	74bb      	strb	r3, [r7, #18]
 800cfc2:	e011      	b.n	800cfe8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cfc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cfcc:	d10c      	bne.n	800cfe8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	3320      	adds	r3, #32
 800cfd2:	2102      	movs	r1, #2
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f000 f931 	bl	800d23c <RCCEx_PLLSAI2_Config>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800cfde:	7cfb      	ldrb	r3, [r7, #19]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d001      	beq.n	800cfe8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800cfe4:	7cfb      	ldrb	r3, [r7, #19]
 800cfe6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d00a      	beq.n	800d00a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800cff4:	4b10      	ldr	r3, [pc, #64]	; (800d038 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cffa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d002:	490d      	ldr	r1, [pc, #52]	; (800d038 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d004:	4313      	orrs	r3, r2
 800d006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d012:	2b00      	cmp	r3, #0
 800d014:	d00b      	beq.n	800d02e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d016:	4b08      	ldr	r3, [pc, #32]	; (800d038 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d01c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d026:	4904      	ldr	r1, [pc, #16]	; (800d038 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d028:	4313      	orrs	r3, r2
 800d02a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800d02e:	7cbb      	ldrb	r3, [r7, #18]
}
 800d030:	4618      	mov	r0, r3
 800d032:	3718      	adds	r7, #24
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	40021000 	.word	0x40021000

0800d03c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800d03c:	b480      	push	{r7}
 800d03e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800d040:	4b05      	ldr	r3, [pc, #20]	; (800d058 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	4a04      	ldr	r2, [pc, #16]	; (800d058 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800d046:	f043 0304 	orr.w	r3, r3, #4
 800d04a:	6013      	str	r3, [r2, #0]
}
 800d04c:	bf00      	nop
 800d04e:	46bd      	mov	sp, r7
 800d050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d054:	4770      	bx	lr
 800d056:	bf00      	nop
 800d058:	40021000 	.word	0x40021000

0800d05c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
 800d064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d066:	2300      	movs	r3, #0
 800d068:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800d06a:	4b73      	ldr	r3, [pc, #460]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d06c:	68db      	ldr	r3, [r3, #12]
 800d06e:	f003 0303 	and.w	r3, r3, #3
 800d072:	2b00      	cmp	r3, #0
 800d074:	d018      	beq.n	800d0a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800d076:	4b70      	ldr	r3, [pc, #448]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d078:	68db      	ldr	r3, [r3, #12]
 800d07a:	f003 0203 	and.w	r2, r3, #3
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	429a      	cmp	r2, r3
 800d084:	d10d      	bne.n	800d0a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
       ||
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d009      	beq.n	800d0a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800d08e:	4b6a      	ldr	r3, [pc, #424]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d090:	68db      	ldr	r3, [r3, #12]
 800d092:	091b      	lsrs	r3, r3, #4
 800d094:	f003 0307 	and.w	r3, r3, #7
 800d098:	1c5a      	adds	r2, r3, #1
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	685b      	ldr	r3, [r3, #4]
       ||
 800d09e:	429a      	cmp	r2, r3
 800d0a0:	d044      	beq.n	800d12c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800d0a2:	2301      	movs	r3, #1
 800d0a4:	73fb      	strb	r3, [r7, #15]
 800d0a6:	e041      	b.n	800d12c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	2b02      	cmp	r3, #2
 800d0ae:	d00c      	beq.n	800d0ca <RCCEx_PLLSAI1_Config+0x6e>
 800d0b0:	2b03      	cmp	r3, #3
 800d0b2:	d013      	beq.n	800d0dc <RCCEx_PLLSAI1_Config+0x80>
 800d0b4:	2b01      	cmp	r3, #1
 800d0b6:	d120      	bne.n	800d0fa <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800d0b8:	4b5f      	ldr	r3, [pc, #380]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	f003 0302 	and.w	r3, r3, #2
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d11d      	bne.n	800d100 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d0c8:	e01a      	b.n	800d100 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d0ca:	4b5b      	ldr	r3, [pc, #364]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d116      	bne.n	800d104 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d0da:	e013      	b.n	800d104 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d0dc:	4b56      	ldr	r3, [pc, #344]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d10f      	bne.n	800d108 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d0e8:	4b53      	ldr	r3, [pc, #332]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d109      	bne.n	800d108 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800d0f4:	2301      	movs	r3, #1
 800d0f6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d0f8:	e006      	b.n	800d108 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	73fb      	strb	r3, [r7, #15]
      break;
 800d0fe:	e004      	b.n	800d10a <RCCEx_PLLSAI1_Config+0xae>
      break;
 800d100:	bf00      	nop
 800d102:	e002      	b.n	800d10a <RCCEx_PLLSAI1_Config+0xae>
      break;
 800d104:	bf00      	nop
 800d106:	e000      	b.n	800d10a <RCCEx_PLLSAI1_Config+0xae>
      break;
 800d108:	bf00      	nop
    }

    if(status == HAL_OK)
 800d10a:	7bfb      	ldrb	r3, [r7, #15]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d10d      	bne.n	800d12c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800d110:	4b49      	ldr	r3, [pc, #292]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d112:	68db      	ldr	r3, [r3, #12]
 800d114:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	6819      	ldr	r1, [r3, #0]
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	685b      	ldr	r3, [r3, #4]
 800d120:	3b01      	subs	r3, #1
 800d122:	011b      	lsls	r3, r3, #4
 800d124:	430b      	orrs	r3, r1
 800d126:	4944      	ldr	r1, [pc, #272]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d128:	4313      	orrs	r3, r2
 800d12a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800d12c:	7bfb      	ldrb	r3, [r7, #15]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d17d      	bne.n	800d22e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800d132:	4b41      	ldr	r3, [pc, #260]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	4a40      	ldr	r2, [pc, #256]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d138:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d13c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d13e:	f7fc fea3 	bl	8009e88 <HAL_GetTick>
 800d142:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d144:	e009      	b.n	800d15a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d146:	f7fc fe9f 	bl	8009e88 <HAL_GetTick>
 800d14a:	4602      	mov	r2, r0
 800d14c:	68bb      	ldr	r3, [r7, #8]
 800d14e:	1ad3      	subs	r3, r2, r3
 800d150:	2b02      	cmp	r3, #2
 800d152:	d902      	bls.n	800d15a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800d154:	2303      	movs	r3, #3
 800d156:	73fb      	strb	r3, [r7, #15]
        break;
 800d158:	e005      	b.n	800d166 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d15a:	4b37      	ldr	r3, [pc, #220]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d162:	2b00      	cmp	r3, #0
 800d164:	d1ef      	bne.n	800d146 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800d166:	7bfb      	ldrb	r3, [r7, #15]
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d160      	bne.n	800d22e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d111      	bne.n	800d196 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d172:	4b31      	ldr	r3, [pc, #196]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d174:	691b      	ldr	r3, [r3, #16]
 800d176:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800d17a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d17e:	687a      	ldr	r2, [r7, #4]
 800d180:	6892      	ldr	r2, [r2, #8]
 800d182:	0211      	lsls	r1, r2, #8
 800d184:	687a      	ldr	r2, [r7, #4]
 800d186:	68d2      	ldr	r2, [r2, #12]
 800d188:	0912      	lsrs	r2, r2, #4
 800d18a:	0452      	lsls	r2, r2, #17
 800d18c:	430a      	orrs	r2, r1
 800d18e:	492a      	ldr	r1, [pc, #168]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d190:	4313      	orrs	r3, r2
 800d192:	610b      	str	r3, [r1, #16]
 800d194:	e027      	b.n	800d1e6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d112      	bne.n	800d1c2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d19c:	4b26      	ldr	r3, [pc, #152]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d19e:	691b      	ldr	r3, [r3, #16]
 800d1a0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800d1a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d1a8:	687a      	ldr	r2, [r7, #4]
 800d1aa:	6892      	ldr	r2, [r2, #8]
 800d1ac:	0211      	lsls	r1, r2, #8
 800d1ae:	687a      	ldr	r2, [r7, #4]
 800d1b0:	6912      	ldr	r2, [r2, #16]
 800d1b2:	0852      	lsrs	r2, r2, #1
 800d1b4:	3a01      	subs	r2, #1
 800d1b6:	0552      	lsls	r2, r2, #21
 800d1b8:	430a      	orrs	r2, r1
 800d1ba:	491f      	ldr	r1, [pc, #124]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d1bc:	4313      	orrs	r3, r2
 800d1be:	610b      	str	r3, [r1, #16]
 800d1c0:	e011      	b.n	800d1e6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d1c2:	4b1d      	ldr	r3, [pc, #116]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d1c4:	691b      	ldr	r3, [r3, #16]
 800d1c6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800d1ca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d1ce:	687a      	ldr	r2, [r7, #4]
 800d1d0:	6892      	ldr	r2, [r2, #8]
 800d1d2:	0211      	lsls	r1, r2, #8
 800d1d4:	687a      	ldr	r2, [r7, #4]
 800d1d6:	6952      	ldr	r2, [r2, #20]
 800d1d8:	0852      	lsrs	r2, r2, #1
 800d1da:	3a01      	subs	r2, #1
 800d1dc:	0652      	lsls	r2, r2, #25
 800d1de:	430a      	orrs	r2, r1
 800d1e0:	4915      	ldr	r1, [pc, #84]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d1e2:	4313      	orrs	r3, r2
 800d1e4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800d1e6:	4b14      	ldr	r3, [pc, #80]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	4a13      	ldr	r2, [pc, #76]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d1ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d1f0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d1f2:	f7fc fe49 	bl	8009e88 <HAL_GetTick>
 800d1f6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d1f8:	e009      	b.n	800d20e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d1fa:	f7fc fe45 	bl	8009e88 <HAL_GetTick>
 800d1fe:	4602      	mov	r2, r0
 800d200:	68bb      	ldr	r3, [r7, #8]
 800d202:	1ad3      	subs	r3, r2, r3
 800d204:	2b02      	cmp	r3, #2
 800d206:	d902      	bls.n	800d20e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800d208:	2303      	movs	r3, #3
 800d20a:	73fb      	strb	r3, [r7, #15]
          break;
 800d20c:	e005      	b.n	800d21a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d20e:	4b0a      	ldr	r3, [pc, #40]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d216:	2b00      	cmp	r3, #0
 800d218:	d0ef      	beq.n	800d1fa <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800d21a:	7bfb      	ldrb	r3, [r7, #15]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d106      	bne.n	800d22e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800d220:	4b05      	ldr	r3, [pc, #20]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d222:	691a      	ldr	r2, [r3, #16]
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	699b      	ldr	r3, [r3, #24]
 800d228:	4903      	ldr	r1, [pc, #12]	; (800d238 <RCCEx_PLLSAI1_Config+0x1dc>)
 800d22a:	4313      	orrs	r3, r2
 800d22c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800d22e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d230:	4618      	mov	r0, r3
 800d232:	3710      	adds	r7, #16
 800d234:	46bd      	mov	sp, r7
 800d236:	bd80      	pop	{r7, pc}
 800d238:	40021000 	.word	0x40021000

0800d23c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b084      	sub	sp, #16
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
 800d244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d246:	2300      	movs	r3, #0
 800d248:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800d24a:	4b68      	ldr	r3, [pc, #416]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d24c:	68db      	ldr	r3, [r3, #12]
 800d24e:	f003 0303 	and.w	r3, r3, #3
 800d252:	2b00      	cmp	r3, #0
 800d254:	d018      	beq.n	800d288 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800d256:	4b65      	ldr	r3, [pc, #404]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d258:	68db      	ldr	r3, [r3, #12]
 800d25a:	f003 0203 	and.w	r2, r3, #3
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	429a      	cmp	r2, r3
 800d264:	d10d      	bne.n	800d282 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
       ||
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d009      	beq.n	800d282 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800d26e:	4b5f      	ldr	r3, [pc, #380]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d270:	68db      	ldr	r3, [r3, #12]
 800d272:	091b      	lsrs	r3, r3, #4
 800d274:	f003 0307 	and.w	r3, r3, #7
 800d278:	1c5a      	adds	r2, r3, #1
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	685b      	ldr	r3, [r3, #4]
       ||
 800d27e:	429a      	cmp	r2, r3
 800d280:	d044      	beq.n	800d30c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800d282:	2301      	movs	r3, #1
 800d284:	73fb      	strb	r3, [r7, #15]
 800d286:	e041      	b.n	800d30c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	2b02      	cmp	r3, #2
 800d28e:	d00c      	beq.n	800d2aa <RCCEx_PLLSAI2_Config+0x6e>
 800d290:	2b03      	cmp	r3, #3
 800d292:	d013      	beq.n	800d2bc <RCCEx_PLLSAI2_Config+0x80>
 800d294:	2b01      	cmp	r3, #1
 800d296:	d120      	bne.n	800d2da <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800d298:	4b54      	ldr	r3, [pc, #336]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	f003 0302 	and.w	r3, r3, #2
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d11d      	bne.n	800d2e0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d2a8:	e01a      	b.n	800d2e0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d2aa:	4b50      	ldr	r3, [pc, #320]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d116      	bne.n	800d2e4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800d2b6:	2301      	movs	r3, #1
 800d2b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d2ba:	e013      	b.n	800d2e4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d2bc:	4b4b      	ldr	r3, [pc, #300]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d10f      	bne.n	800d2e8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d2c8:	4b48      	ldr	r3, [pc, #288]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d109      	bne.n	800d2e8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d2d8:	e006      	b.n	800d2e8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800d2da:	2301      	movs	r3, #1
 800d2dc:	73fb      	strb	r3, [r7, #15]
      break;
 800d2de:	e004      	b.n	800d2ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 800d2e0:	bf00      	nop
 800d2e2:	e002      	b.n	800d2ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 800d2e4:	bf00      	nop
 800d2e6:	e000      	b.n	800d2ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 800d2e8:	bf00      	nop
    }

    if(status == HAL_OK)
 800d2ea:	7bfb      	ldrb	r3, [r7, #15]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d10d      	bne.n	800d30c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800d2f0:	4b3e      	ldr	r3, [pc, #248]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d2f2:	68db      	ldr	r3, [r3, #12]
 800d2f4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	6819      	ldr	r1, [r3, #0]
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	3b01      	subs	r3, #1
 800d302:	011b      	lsls	r3, r3, #4
 800d304:	430b      	orrs	r3, r1
 800d306:	4939      	ldr	r1, [pc, #228]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d308:	4313      	orrs	r3, r2
 800d30a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800d30c:	7bfb      	ldrb	r3, [r7, #15]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d167      	bne.n	800d3e2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800d312:	4b36      	ldr	r3, [pc, #216]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	4a35      	ldr	r2, [pc, #212]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d318:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d31c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d31e:	f7fc fdb3 	bl	8009e88 <HAL_GetTick>
 800d322:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800d324:	e009      	b.n	800d33a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800d326:	f7fc fdaf 	bl	8009e88 <HAL_GetTick>
 800d32a:	4602      	mov	r2, r0
 800d32c:	68bb      	ldr	r3, [r7, #8]
 800d32e:	1ad3      	subs	r3, r2, r3
 800d330:	2b02      	cmp	r3, #2
 800d332:	d902      	bls.n	800d33a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800d334:	2303      	movs	r3, #3
 800d336:	73fb      	strb	r3, [r7, #15]
        break;
 800d338:	e005      	b.n	800d346 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800d33a:	4b2c      	ldr	r3, [pc, #176]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d342:	2b00      	cmp	r3, #0
 800d344:	d1ef      	bne.n	800d326 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800d346:	7bfb      	ldrb	r3, [r7, #15]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d14a      	bne.n	800d3e2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d111      	bne.n	800d376 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800d352:	4b26      	ldr	r3, [pc, #152]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d354:	695b      	ldr	r3, [r3, #20]
 800d356:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800d35a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d35e:	687a      	ldr	r2, [r7, #4]
 800d360:	6892      	ldr	r2, [r2, #8]
 800d362:	0211      	lsls	r1, r2, #8
 800d364:	687a      	ldr	r2, [r7, #4]
 800d366:	68d2      	ldr	r2, [r2, #12]
 800d368:	0912      	lsrs	r2, r2, #4
 800d36a:	0452      	lsls	r2, r2, #17
 800d36c:	430a      	orrs	r2, r1
 800d36e:	491f      	ldr	r1, [pc, #124]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d370:	4313      	orrs	r3, r2
 800d372:	614b      	str	r3, [r1, #20]
 800d374:	e011      	b.n	800d39a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800d376:	4b1d      	ldr	r3, [pc, #116]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d378:	695b      	ldr	r3, [r3, #20]
 800d37a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800d37e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d382:	687a      	ldr	r2, [r7, #4]
 800d384:	6892      	ldr	r2, [r2, #8]
 800d386:	0211      	lsls	r1, r2, #8
 800d388:	687a      	ldr	r2, [r7, #4]
 800d38a:	6912      	ldr	r2, [r2, #16]
 800d38c:	0852      	lsrs	r2, r2, #1
 800d38e:	3a01      	subs	r2, #1
 800d390:	0652      	lsls	r2, r2, #25
 800d392:	430a      	orrs	r2, r1
 800d394:	4915      	ldr	r1, [pc, #84]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d396:	4313      	orrs	r3, r2
 800d398:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800d39a:	4b14      	ldr	r3, [pc, #80]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	4a13      	ldr	r2, [pc, #76]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d3a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d3a4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d3a6:	f7fc fd6f 	bl	8009e88 <HAL_GetTick>
 800d3aa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800d3ac:	e009      	b.n	800d3c2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800d3ae:	f7fc fd6b 	bl	8009e88 <HAL_GetTick>
 800d3b2:	4602      	mov	r2, r0
 800d3b4:	68bb      	ldr	r3, [r7, #8]
 800d3b6:	1ad3      	subs	r3, r2, r3
 800d3b8:	2b02      	cmp	r3, #2
 800d3ba:	d902      	bls.n	800d3c2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 800d3bc:	2303      	movs	r3, #3
 800d3be:	73fb      	strb	r3, [r7, #15]
          break;
 800d3c0:	e005      	b.n	800d3ce <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800d3c2:	4b0a      	ldr	r3, [pc, #40]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d0ef      	beq.n	800d3ae <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800d3ce:	7bfb      	ldrb	r3, [r7, #15]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d106      	bne.n	800d3e2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800d3d4:	4b05      	ldr	r3, [pc, #20]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d3d6:	695a      	ldr	r2, [r3, #20]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	695b      	ldr	r3, [r3, #20]
 800d3dc:	4903      	ldr	r1, [pc, #12]	; (800d3ec <RCCEx_PLLSAI2_Config+0x1b0>)
 800d3de:	4313      	orrs	r3, r2
 800d3e0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800d3e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3e4:	4618      	mov	r0, r3
 800d3e6:	3710      	adds	r7, #16
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}
 800d3ec:	40021000 	.word	0x40021000

0800d3f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b084      	sub	sp, #16
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d101      	bne.n	800d402 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d3fe:	2301      	movs	r3, #1
 800d400:	e095      	b.n	800d52e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d406:	2b00      	cmp	r3, #0
 800d408:	d108      	bne.n	800d41c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	685b      	ldr	r3, [r3, #4]
 800d40e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d412:	d009      	beq.n	800d428 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	2200      	movs	r2, #0
 800d418:	61da      	str	r2, [r3, #28]
 800d41a:	e005      	b.n	800d428 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2200      	movs	r2, #0
 800d420:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2200      	movs	r2, #0
 800d426:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2200      	movs	r2, #0
 800d42c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d434:	b2db      	uxtb	r3, r3
 800d436:	2b00      	cmp	r3, #0
 800d438:	d106      	bne.n	800d448 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	2200      	movs	r2, #0
 800d43e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d442:	6878      	ldr	r0, [r7, #4]
 800d444:	f7f6 fab2 	bl	80039ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	2202      	movs	r2, #2
 800d44c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	681a      	ldr	r2, [r3, #0]
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d45e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	68db      	ldr	r3, [r3, #12]
 800d464:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d468:	d902      	bls.n	800d470 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d46a:	2300      	movs	r3, #0
 800d46c:	60fb      	str	r3, [r7, #12]
 800d46e:	e002      	b.n	800d476 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d470:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d474:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	68db      	ldr	r3, [r3, #12]
 800d47a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d47e:	d007      	beq.n	800d490 <HAL_SPI_Init+0xa0>
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	68db      	ldr	r3, [r3, #12]
 800d484:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d488:	d002      	beq.n	800d490 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	2200      	movs	r2, #0
 800d48e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	685b      	ldr	r3, [r3, #4]
 800d494:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	689b      	ldr	r3, [r3, #8]
 800d49c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800d4a0:	431a      	orrs	r2, r3
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	691b      	ldr	r3, [r3, #16]
 800d4a6:	f003 0302 	and.w	r3, r3, #2
 800d4aa:	431a      	orrs	r2, r3
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	695b      	ldr	r3, [r3, #20]
 800d4b0:	f003 0301 	and.w	r3, r3, #1
 800d4b4:	431a      	orrs	r2, r3
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	699b      	ldr	r3, [r3, #24]
 800d4ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d4be:	431a      	orrs	r2, r3
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	69db      	ldr	r3, [r3, #28]
 800d4c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d4c8:	431a      	orrs	r2, r3
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	6a1b      	ldr	r3, [r3, #32]
 800d4ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d4d2:	ea42 0103 	orr.w	r1, r2, r3
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4da:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	430a      	orrs	r2, r1
 800d4e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	699b      	ldr	r3, [r3, #24]
 800d4ea:	0c1b      	lsrs	r3, r3, #16
 800d4ec:	f003 0204 	and.w	r2, r3, #4
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4f4:	f003 0310 	and.w	r3, r3, #16
 800d4f8:	431a      	orrs	r2, r3
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d4fe:	f003 0308 	and.w	r3, r3, #8
 800d502:	431a      	orrs	r2, r3
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	68db      	ldr	r3, [r3, #12]
 800d508:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800d50c:	ea42 0103 	orr.w	r1, r2, r3
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	430a      	orrs	r2, r1
 800d51c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2200      	movs	r2, #0
 800d522:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2201      	movs	r2, #1
 800d528:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800d52c:	2300      	movs	r3, #0
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3710      	adds	r7, #16
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}

0800d536 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800d536:	b580      	push	{r7, lr}
 800d538:	b082      	sub	sp, #8
 800d53a:	af00      	add	r7, sp, #0
 800d53c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d101      	bne.n	800d548 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800d544:	2301      	movs	r3, #1
 800d546:	e01a      	b.n	800d57e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	2202      	movs	r2, #2
 800d54c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	681a      	ldr	r2, [r3, #0]
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d55e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800d560:	6878      	ldr	r0, [r7, #4]
 800d562:	f7f6 fa67 	bl	8003a34 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2200      	movs	r2, #0
 800d56a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	2200      	movs	r2, #0
 800d570:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2200      	movs	r2, #0
 800d578:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 800d57c:	2300      	movs	r3, #0
}
 800d57e:	4618      	mov	r0, r3
 800d580:	3708      	adds	r7, #8
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}

0800d586 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d586:	b580      	push	{r7, lr}
 800d588:	b088      	sub	sp, #32
 800d58a:	af02      	add	r7, sp, #8
 800d58c:	60f8      	str	r0, [r7, #12]
 800d58e:	60b9      	str	r1, [r7, #8]
 800d590:	603b      	str	r3, [r7, #0]
 800d592:	4613      	mov	r3, r2
 800d594:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d596:	2300      	movs	r3, #0
 800d598:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	685b      	ldr	r3, [r3, #4]
 800d59e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d5a2:	d112      	bne.n	800d5ca <HAL_SPI_Receive+0x44>
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	689b      	ldr	r3, [r3, #8]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d10e      	bne.n	800d5ca <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	2204      	movs	r2, #4
 800d5b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d5b4:	88fa      	ldrh	r2, [r7, #6]
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	9300      	str	r3, [sp, #0]
 800d5ba:	4613      	mov	r3, r2
 800d5bc:	68ba      	ldr	r2, [r7, #8]
 800d5be:	68b9      	ldr	r1, [r7, #8]
 800d5c0:	68f8      	ldr	r0, [r7, #12]
 800d5c2:	f000 f910 	bl	800d7e6 <HAL_SPI_TransmitReceive>
 800d5c6:	4603      	mov	r3, r0
 800d5c8:	e109      	b.n	800d7de <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	d101      	bne.n	800d5d8 <HAL_SPI_Receive+0x52>
 800d5d4:	2302      	movs	r3, #2
 800d5d6:	e102      	b.n	800d7de <HAL_SPI_Receive+0x258>
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2201      	movs	r2, #1
 800d5dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d5e0:	f7fc fc52 	bl	8009e88 <HAL_GetTick>
 800d5e4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d5ec:	b2db      	uxtb	r3, r3
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	d002      	beq.n	800d5f8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800d5f2:	2302      	movs	r3, #2
 800d5f4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d5f6:	e0e9      	b.n	800d7cc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800d5f8:	68bb      	ldr	r3, [r7, #8]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d002      	beq.n	800d604 <HAL_SPI_Receive+0x7e>
 800d5fe:	88fb      	ldrh	r3, [r7, #6]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d102      	bne.n	800d60a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800d604:	2301      	movs	r3, #1
 800d606:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d608:	e0e0      	b.n	800d7cc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	2204      	movs	r2, #4
 800d60e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	2200      	movs	r2, #0
 800d616:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	68ba      	ldr	r2, [r7, #8]
 800d61c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	88fa      	ldrh	r2, [r7, #6]
 800d622:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	88fa      	ldrh	r2, [r7, #6]
 800d62a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	2200      	movs	r2, #0
 800d632:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	2200      	movs	r2, #0
 800d638:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	2200      	movs	r2, #0
 800d63e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	2200      	movs	r2, #0
 800d644:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	2200      	movs	r2, #0
 800d64a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	68db      	ldr	r3, [r3, #12]
 800d650:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d654:	d908      	bls.n	800d668 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	685a      	ldr	r2, [r3, #4]
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d664:	605a      	str	r2, [r3, #4]
 800d666:	e007      	b.n	800d678 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	685a      	ldr	r2, [r3, #4]
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d676:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	689b      	ldr	r3, [r3, #8]
 800d67c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d680:	d10f      	bne.n	800d6a2 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	681a      	ldr	r2, [r3, #0]
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d690:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	681a      	ldr	r2, [r3, #0]
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d6a0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6ac:	2b40      	cmp	r3, #64	; 0x40
 800d6ae:	d007      	beq.n	800d6c0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	681a      	ldr	r2, [r3, #0]
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d6be:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	68db      	ldr	r3, [r3, #12]
 800d6c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d6c8:	d867      	bhi.n	800d79a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d6ca:	e030      	b.n	800d72e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	689b      	ldr	r3, [r3, #8]
 800d6d2:	f003 0301 	and.w	r3, r3, #1
 800d6d6:	2b01      	cmp	r3, #1
 800d6d8:	d117      	bne.n	800d70a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	f103 020c 	add.w	r2, r3, #12
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6e6:	7812      	ldrb	r2, [r2, #0]
 800d6e8:	b2d2      	uxtb	r2, r2
 800d6ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6f0:	1c5a      	adds	r2, r3, #1
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d6fc:	b29b      	uxth	r3, r3
 800d6fe:	3b01      	subs	r3, #1
 800d700:	b29a      	uxth	r2, r3
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800d708:	e011      	b.n	800d72e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d70a:	f7fc fbbd 	bl	8009e88 <HAL_GetTick>
 800d70e:	4602      	mov	r2, r0
 800d710:	693b      	ldr	r3, [r7, #16]
 800d712:	1ad3      	subs	r3, r2, r3
 800d714:	683a      	ldr	r2, [r7, #0]
 800d716:	429a      	cmp	r2, r3
 800d718:	d803      	bhi.n	800d722 <HAL_SPI_Receive+0x19c>
 800d71a:	683b      	ldr	r3, [r7, #0]
 800d71c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d720:	d102      	bne.n	800d728 <HAL_SPI_Receive+0x1a2>
 800d722:	683b      	ldr	r3, [r7, #0]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d102      	bne.n	800d72e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800d728:	2303      	movs	r3, #3
 800d72a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d72c:	e04e      	b.n	800d7cc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d734:	b29b      	uxth	r3, r3
 800d736:	2b00      	cmp	r3, #0
 800d738:	d1c8      	bne.n	800d6cc <HAL_SPI_Receive+0x146>
 800d73a:	e034      	b.n	800d7a6 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	689b      	ldr	r3, [r3, #8]
 800d742:	f003 0301 	and.w	r3, r3, #1
 800d746:	2b01      	cmp	r3, #1
 800d748:	d115      	bne.n	800d776 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	68da      	ldr	r2, [r3, #12]
 800d750:	68fb      	ldr	r3, [r7, #12]
 800d752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d754:	b292      	uxth	r2, r2
 800d756:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d75c:	1c9a      	adds	r2, r3, #2
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d768:	b29b      	uxth	r3, r3
 800d76a:	3b01      	subs	r3, #1
 800d76c:	b29a      	uxth	r2, r3
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800d774:	e011      	b.n	800d79a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d776:	f7fc fb87 	bl	8009e88 <HAL_GetTick>
 800d77a:	4602      	mov	r2, r0
 800d77c:	693b      	ldr	r3, [r7, #16]
 800d77e:	1ad3      	subs	r3, r2, r3
 800d780:	683a      	ldr	r2, [r7, #0]
 800d782:	429a      	cmp	r2, r3
 800d784:	d803      	bhi.n	800d78e <HAL_SPI_Receive+0x208>
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d78c:	d102      	bne.n	800d794 <HAL_SPI_Receive+0x20e>
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d102      	bne.n	800d79a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800d794:	2303      	movs	r3, #3
 800d796:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d798:	e018      	b.n	800d7cc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d7a0:	b29b      	uxth	r3, r3
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d1ca      	bne.n	800d73c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d7a6:	693a      	ldr	r2, [r7, #16]
 800d7a8:	6839      	ldr	r1, [r7, #0]
 800d7aa:	68f8      	ldr	r0, [r7, #12]
 800d7ac:	f000 fffa 	bl	800e7a4 <SPI_EndRxTransaction>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d002      	beq.n	800d7bc <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2220      	movs	r2, #32
 800d7ba:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d002      	beq.n	800d7ca <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	75fb      	strb	r3, [r7, #23]
 800d7c8:	e000      	b.n	800d7cc <HAL_SPI_Receive+0x246>
  }

error :
 800d7ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d7dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	3718      	adds	r7, #24
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}

0800d7e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800d7e6:	b580      	push	{r7, lr}
 800d7e8:	b08a      	sub	sp, #40	; 0x28
 800d7ea:	af00      	add	r7, sp, #0
 800d7ec:	60f8      	str	r0, [r7, #12]
 800d7ee:	60b9      	str	r1, [r7, #8]
 800d7f0:	607a      	str	r2, [r7, #4]
 800d7f2:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800d804:	2b01      	cmp	r3, #1
 800d806:	d101      	bne.n	800d80c <HAL_SPI_TransmitReceive+0x26>
 800d808:	2302      	movs	r3, #2
 800d80a:	e1fb      	b.n	800dc04 <HAL_SPI_TransmitReceive+0x41e>
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	2201      	movs	r2, #1
 800d810:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d814:	f7fc fb38 	bl	8009e88 <HAL_GetTick>
 800d818:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d820:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	685b      	ldr	r3, [r3, #4]
 800d826:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800d828:	887b      	ldrh	r3, [r7, #2]
 800d82a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800d82c:	887b      	ldrh	r3, [r7, #2]
 800d82e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d830:	7efb      	ldrb	r3, [r7, #27]
 800d832:	2b01      	cmp	r3, #1
 800d834:	d00e      	beq.n	800d854 <HAL_SPI_TransmitReceive+0x6e>
 800d836:	697b      	ldr	r3, [r7, #20]
 800d838:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d83c:	d106      	bne.n	800d84c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	689b      	ldr	r3, [r3, #8]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d102      	bne.n	800d84c <HAL_SPI_TransmitReceive+0x66>
 800d846:	7efb      	ldrb	r3, [r7, #27]
 800d848:	2b04      	cmp	r3, #4
 800d84a:	d003      	beq.n	800d854 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800d84c:	2302      	movs	r3, #2
 800d84e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d852:	e1cd      	b.n	800dbf0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	2b00      	cmp	r3, #0
 800d858:	d005      	beq.n	800d866 <HAL_SPI_TransmitReceive+0x80>
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d002      	beq.n	800d866 <HAL_SPI_TransmitReceive+0x80>
 800d860:	887b      	ldrh	r3, [r7, #2]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d103      	bne.n	800d86e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800d866:	2301      	movs	r3, #1
 800d868:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800d86c:	e1c0      	b.n	800dbf0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d874:	b2db      	uxtb	r3, r3
 800d876:	2b04      	cmp	r3, #4
 800d878:	d003      	beq.n	800d882 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	2205      	movs	r2, #5
 800d87e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2200      	movs	r2, #0
 800d886:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	687a      	ldr	r2, [r7, #4]
 800d88c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	887a      	ldrh	r2, [r7, #2]
 800d892:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	887a      	ldrh	r2, [r7, #2]
 800d89a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	68ba      	ldr	r2, [r7, #8]
 800d8a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	887a      	ldrh	r2, [r7, #2]
 800d8a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	887a      	ldrh	r2, [r7, #2]
 800d8ae:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	68db      	ldr	r3, [r3, #12]
 800d8c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d8c4:	d802      	bhi.n	800d8cc <HAL_SPI_TransmitReceive+0xe6>
 800d8c6:	8a3b      	ldrh	r3, [r7, #16]
 800d8c8:	2b01      	cmp	r3, #1
 800d8ca:	d908      	bls.n	800d8de <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	685a      	ldr	r2, [r3, #4]
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d8da:	605a      	str	r2, [r3, #4]
 800d8dc:	e007      	b.n	800d8ee <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	685a      	ldr	r2, [r3, #4]
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d8ec:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8f8:	2b40      	cmp	r3, #64	; 0x40
 800d8fa:	d007      	beq.n	800d90c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	681a      	ldr	r2, [r3, #0]
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d90a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	68db      	ldr	r3, [r3, #12]
 800d910:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d914:	d97c      	bls.n	800da10 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	685b      	ldr	r3, [r3, #4]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d002      	beq.n	800d924 <HAL_SPI_TransmitReceive+0x13e>
 800d91e:	8a7b      	ldrh	r3, [r7, #18]
 800d920:	2b01      	cmp	r3, #1
 800d922:	d169      	bne.n	800d9f8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d928:	881a      	ldrh	r2, [r3, #0]
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d934:	1c9a      	adds	r2, r3, #2
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d93e:	b29b      	uxth	r3, r3
 800d940:	3b01      	subs	r3, #1
 800d942:	b29a      	uxth	r2, r3
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d948:	e056      	b.n	800d9f8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	689b      	ldr	r3, [r3, #8]
 800d950:	f003 0302 	and.w	r3, r3, #2
 800d954:	2b02      	cmp	r3, #2
 800d956:	d11b      	bne.n	800d990 <HAL_SPI_TransmitReceive+0x1aa>
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d95c:	b29b      	uxth	r3, r3
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d016      	beq.n	800d990 <HAL_SPI_TransmitReceive+0x1aa>
 800d962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d964:	2b01      	cmp	r3, #1
 800d966:	d113      	bne.n	800d990 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d96c:	881a      	ldrh	r2, [r3, #0]
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d978:	1c9a      	adds	r2, r3, #2
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d982:	b29b      	uxth	r3, r3
 800d984:	3b01      	subs	r3, #1
 800d986:	b29a      	uxth	r2, r3
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d98c:	2300      	movs	r3, #0
 800d98e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	689b      	ldr	r3, [r3, #8]
 800d996:	f003 0301 	and.w	r3, r3, #1
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d11c      	bne.n	800d9d8 <HAL_SPI_TransmitReceive+0x1f2>
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d9a4:	b29b      	uxth	r3, r3
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d016      	beq.n	800d9d8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	68da      	ldr	r2, [r3, #12]
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9b4:	b292      	uxth	r2, r2
 800d9b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9bc:	1c9a      	adds	r2, r3, #2
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d9c8:	b29b      	uxth	r3, r3
 800d9ca:	3b01      	subs	r3, #1
 800d9cc:	b29a      	uxth	r2, r3
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d9d4:	2301      	movs	r3, #1
 800d9d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d9d8:	f7fc fa56 	bl	8009e88 <HAL_GetTick>
 800d9dc:	4602      	mov	r2, r0
 800d9de:	69fb      	ldr	r3, [r7, #28]
 800d9e0:	1ad3      	subs	r3, r2, r3
 800d9e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d9e4:	429a      	cmp	r2, r3
 800d9e6:	d807      	bhi.n	800d9f8 <HAL_SPI_TransmitReceive+0x212>
 800d9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ee:	d003      	beq.n	800d9f8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800d9f0:	2303      	movs	r3, #3
 800d9f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800d9f6:	e0fb      	b.n	800dbf0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9fc:	b29b      	uxth	r3, r3
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d1a3      	bne.n	800d94a <HAL_SPI_TransmitReceive+0x164>
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800da08:	b29b      	uxth	r3, r3
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d19d      	bne.n	800d94a <HAL_SPI_TransmitReceive+0x164>
 800da0e:	e0df      	b.n	800dbd0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	685b      	ldr	r3, [r3, #4]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d003      	beq.n	800da20 <HAL_SPI_TransmitReceive+0x23a>
 800da18:	8a7b      	ldrh	r3, [r7, #18]
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	f040 80cb 	bne.w	800dbb6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da24:	b29b      	uxth	r3, r3
 800da26:	2b01      	cmp	r3, #1
 800da28:	d912      	bls.n	800da50 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da2e:	881a      	ldrh	r2, [r3, #0]
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da3a:	1c9a      	adds	r2, r3, #2
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da44:	b29b      	uxth	r3, r3
 800da46:	3b02      	subs	r3, #2
 800da48:	b29a      	uxth	r2, r3
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800da4e:	e0b2      	b.n	800dbb6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	330c      	adds	r3, #12
 800da5a:	7812      	ldrb	r2, [r2, #0]
 800da5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da62:	1c5a      	adds	r2, r3, #1
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da6c:	b29b      	uxth	r3, r3
 800da6e:	3b01      	subs	r3, #1
 800da70:	b29a      	uxth	r2, r3
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800da76:	e09e      	b.n	800dbb6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	689b      	ldr	r3, [r3, #8]
 800da7e:	f003 0302 	and.w	r3, r3, #2
 800da82:	2b02      	cmp	r3, #2
 800da84:	d134      	bne.n	800daf0 <HAL_SPI_TransmitReceive+0x30a>
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da8a:	b29b      	uxth	r3, r3
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d02f      	beq.n	800daf0 <HAL_SPI_TransmitReceive+0x30a>
 800da90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da92:	2b01      	cmp	r3, #1
 800da94:	d12c      	bne.n	800daf0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da9a:	b29b      	uxth	r3, r3
 800da9c:	2b01      	cmp	r3, #1
 800da9e:	d912      	bls.n	800dac6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800daa4:	881a      	ldrh	r2, [r3, #0]
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dab0:	1c9a      	adds	r2, r3, #2
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800daba:	b29b      	uxth	r3, r3
 800dabc:	3b02      	subs	r3, #2
 800dabe:	b29a      	uxth	r2, r3
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800dac4:	e012      	b.n	800daec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	330c      	adds	r3, #12
 800dad0:	7812      	ldrb	r2, [r2, #0]
 800dad2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dad8:	1c5a      	adds	r2, r3, #1
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dae2:	b29b      	uxth	r3, r3
 800dae4:	3b01      	subs	r3, #1
 800dae6:	b29a      	uxth	r2, r3
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800daec:	2300      	movs	r3, #0
 800daee:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	681b      	ldr	r3, [r3, #0]
 800daf4:	689b      	ldr	r3, [r3, #8]
 800daf6:	f003 0301 	and.w	r3, r3, #1
 800dafa:	2b01      	cmp	r3, #1
 800dafc:	d148      	bne.n	800db90 <HAL_SPI_TransmitReceive+0x3aa>
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800db04:	b29b      	uxth	r3, r3
 800db06:	2b00      	cmp	r3, #0
 800db08:	d042      	beq.n	800db90 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800db10:	b29b      	uxth	r3, r3
 800db12:	2b01      	cmp	r3, #1
 800db14:	d923      	bls.n	800db5e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	68da      	ldr	r2, [r3, #12]
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db20:	b292      	uxth	r2, r2
 800db22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db28:	1c9a      	adds	r2, r3, #2
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800db34:	b29b      	uxth	r3, r3
 800db36:	3b02      	subs	r3, #2
 800db38:	b29a      	uxth	r2, r3
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800db46:	b29b      	uxth	r3, r3
 800db48:	2b01      	cmp	r3, #1
 800db4a:	d81f      	bhi.n	800db8c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	685a      	ldr	r2, [r3, #4]
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800db5a:	605a      	str	r2, [r3, #4]
 800db5c:	e016      	b.n	800db8c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	f103 020c 	add.w	r2, r3, #12
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db6a:	7812      	ldrb	r2, [r2, #0]
 800db6c:	b2d2      	uxtb	r2, r2
 800db6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db74:	1c5a      	adds	r2, r3, #1
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800db80:	b29b      	uxth	r3, r3
 800db82:	3b01      	subs	r3, #1
 800db84:	b29a      	uxth	r2, r3
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800db8c:	2301      	movs	r3, #1
 800db8e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800db90:	f7fc f97a 	bl	8009e88 <HAL_GetTick>
 800db94:	4602      	mov	r2, r0
 800db96:	69fb      	ldr	r3, [r7, #28]
 800db98:	1ad3      	subs	r3, r2, r3
 800db9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db9c:	429a      	cmp	r2, r3
 800db9e:	d803      	bhi.n	800dba8 <HAL_SPI_TransmitReceive+0x3c2>
 800dba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dba6:	d102      	bne.n	800dbae <HAL_SPI_TransmitReceive+0x3c8>
 800dba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d103      	bne.n	800dbb6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800dbae:	2303      	movs	r3, #3
 800dbb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800dbb4:	e01c      	b.n	800dbf0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dbba:	b29b      	uxth	r3, r3
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	f47f af5b 	bne.w	800da78 <HAL_SPI_TransmitReceive+0x292>
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800dbc8:	b29b      	uxth	r3, r3
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	f47f af54 	bne.w	800da78 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dbd0:	69fa      	ldr	r2, [r7, #28]
 800dbd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800dbd4:	68f8      	ldr	r0, [r7, #12]
 800dbd6:	f000 fe3d 	bl	800e854 <SPI_EndRxTxTransaction>
 800dbda:	4603      	mov	r3, r0
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d006      	beq.n	800dbee <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800dbe0:	2301      	movs	r3, #1
 800dbe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	2220      	movs	r2, #32
 800dbea:	661a      	str	r2, [r3, #96]	; 0x60
 800dbec:	e000      	b.n	800dbf0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800dbee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	2200      	movs	r2, #0
 800dbfc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800dc00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800dc04:	4618      	mov	r0, r3
 800dc06:	3728      	adds	r7, #40	; 0x28
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	bd80      	pop	{r7, pc}

0800dc0c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b087      	sub	sp, #28
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	60f8      	str	r0, [r7, #12]
 800dc14:	60b9      	str	r1, [r7, #8]
 800dc16:	4613      	mov	r3, r2
 800dc18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800dc24:	2b01      	cmp	r3, #1
 800dc26:	d101      	bne.n	800dc2c <HAL_SPI_Transmit_IT+0x20>
 800dc28:	2302      	movs	r3, #2
 800dc2a:	e072      	b.n	800dd12 <HAL_SPI_Transmit_IT+0x106>
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	2201      	movs	r2, #1
 800dc30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if ((pData == NULL) || (Size == 0U))
 800dc34:	68bb      	ldr	r3, [r7, #8]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d002      	beq.n	800dc40 <HAL_SPI_Transmit_IT+0x34>
 800dc3a:	88fb      	ldrh	r3, [r7, #6]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d102      	bne.n	800dc46 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800dc40:	2301      	movs	r3, #1
 800dc42:	75fb      	strb	r3, [r7, #23]
    goto error;
 800dc44:	e060      	b.n	800dd08 <HAL_SPI_Transmit_IT+0xfc>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800dc4c:	b2db      	uxtb	r3, r3
 800dc4e:	2b01      	cmp	r3, #1
 800dc50:	d002      	beq.n	800dc58 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800dc52:	2302      	movs	r3, #2
 800dc54:	75fb      	strb	r3, [r7, #23]
    goto error;
 800dc56:	e057      	b.n	800dd08 <HAL_SPI_Transmit_IT+0xfc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	2203      	movs	r2, #3
 800dc5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	2200      	movs	r2, #0
 800dc64:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	68ba      	ldr	r2, [r7, #8]
 800dc6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	88fa      	ldrh	r2, [r7, #6]
 800dc70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	88fa      	ldrh	r2, [r7, #6]
 800dc76:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	2200      	movs	r2, #0
 800dc7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	2200      	movs	r2, #0
 800dc82:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxISR       = NULL;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	2200      	movs	r2, #0
 800dc92:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	68db      	ldr	r3, [r3, #12]
 800dc98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dc9c:	d903      	bls.n	800dca6 <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	4a1f      	ldr	r2, [pc, #124]	; (800dd20 <HAL_SPI_Transmit_IT+0x114>)
 800dca2:	651a      	str	r2, [r3, #80]	; 0x50
 800dca4:	e002      	b.n	800dcac <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	4a1e      	ldr	r2, [pc, #120]	; (800dd24 <HAL_SPI_Transmit_IT+0x118>)
 800dcaa:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	689b      	ldr	r3, [r3, #8]
 800dcb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dcb4:	d10f      	bne.n	800dcd6 <HAL_SPI_Transmit_IT+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	681a      	ldr	r2, [r3, #0]
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dcc4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	681a      	ldr	r2, [r3, #0]
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800dcd4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	685a      	ldr	r2, [r3, #4]
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800dce4:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcf0:	2b40      	cmp	r3, #64	; 0x40
 800dcf2:	d008      	beq.n	800dd06 <HAL_SPI_Transmit_IT+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	681a      	ldr	r2, [r3, #0]
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dd02:	601a      	str	r2, [r3, #0]
 800dd04:	e000      	b.n	800dd08 <HAL_SPI_Transmit_IT+0xfc>
  }

error :
 800dd06:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	2200      	movs	r2, #0
 800dd0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800dd10:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd12:	4618      	mov	r0, r3
 800dd14:	371c      	adds	r7, #28
 800dd16:	46bd      	mov	sp, r7
 800dd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1c:	4770      	bx	lr
 800dd1e:	bf00      	nop
 800dd20:	0800e533 	.word	0x0800e533
 800dd24:	0800e4ed 	.word	0x0800e4ed

0800dd28 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b086      	sub	sp, #24
 800dd2c:	af00      	add	r7, sp, #0
 800dd2e:	60f8      	str	r0, [r7, #12]
 800dd30:	60b9      	str	r1, [r7, #8]
 800dd32:	4613      	mov	r3, r2
 800dd34:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800dd36:	2300      	movs	r3, #0
 800dd38:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	689b      	ldr	r3, [r3, #8]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d110      	bne.n	800dd64 <HAL_SPI_Receive_IT+0x3c>
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	685b      	ldr	r3, [r3, #4]
 800dd46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800dd4a:	d10b      	bne.n	800dd64 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	2204      	movs	r2, #4
 800dd50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800dd54:	88fb      	ldrh	r3, [r7, #6]
 800dd56:	68ba      	ldr	r2, [r7, #8]
 800dd58:	68b9      	ldr	r1, [r7, #8]
 800dd5a:	68f8      	ldr	r0, [r7, #12]
 800dd5c:	f000 f894 	bl	800de88 <HAL_SPI_TransmitReceive_IT>
 800dd60:	4603      	mov	r3, r0
 800dd62:	e089      	b.n	800de78 <HAL_SPI_Receive_IT+0x150>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800dd6a:	2b01      	cmp	r3, #1
 800dd6c:	d101      	bne.n	800dd72 <HAL_SPI_Receive_IT+0x4a>
 800dd6e:	2302      	movs	r3, #2
 800dd70:	e082      	b.n	800de78 <HAL_SPI_Receive_IT+0x150>
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2201      	movs	r2, #1
 800dd76:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800dd80:	b2db      	uxtb	r3, r3
 800dd82:	2b01      	cmp	r3, #1
 800dd84:	d002      	beq.n	800dd8c <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800dd86:	2302      	movs	r3, #2
 800dd88:	75fb      	strb	r3, [r7, #23]
    goto error;
 800dd8a:	e070      	b.n	800de6e <HAL_SPI_Receive_IT+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 800dd8c:	68bb      	ldr	r3, [r7, #8]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d002      	beq.n	800dd98 <HAL_SPI_Receive_IT+0x70>
 800dd92:	88fb      	ldrh	r3, [r7, #6]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d102      	bne.n	800dd9e <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800dd98:	2301      	movs	r3, #1
 800dd9a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800dd9c:	e067      	b.n	800de6e <HAL_SPI_Receive_IT+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	2204      	movs	r2, #4
 800dda2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	2200      	movs	r2, #0
 800ddaa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	68ba      	ldr	r2, [r7, #8]
 800ddb0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	88fa      	ldrh	r2, [r7, #6]
 800ddb6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	88fa      	ldrh	r2, [r7, #6]
 800ddbe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	2200      	movs	r2, #0
 800ddcc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	68db      	ldr	r3, [r3, #12]
 800ddde:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800dde2:	d90b      	bls.n	800ddfc <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	685a      	ldr	r2, [r3, #4]
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ddf2:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 800ddf4:	68fb      	ldr	r3, [r7, #12]
 800ddf6:	4a22      	ldr	r2, [pc, #136]	; (800de80 <HAL_SPI_Receive_IT+0x158>)
 800ddf8:	64da      	str	r2, [r3, #76]	; 0x4c
 800ddfa:	e00a      	b.n	800de12 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	685a      	ldr	r2, [r3, #4]
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800de0a:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	4a1d      	ldr	r2, [pc, #116]	; (800de84 <HAL_SPI_Receive_IT+0x15c>)
 800de10:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	689b      	ldr	r3, [r3, #8]
 800de16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800de1a:	d10f      	bne.n	800de3c <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	681a      	ldr	r2, [r3, #0]
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800de2a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	681a      	ldr	r2, [r3, #0]
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800de3a:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	685a      	ldr	r2, [r3, #4]
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800de4a:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de56:	2b40      	cmp	r3, #64	; 0x40
 800de58:	d008      	beq.n	800de6c <HAL_SPI_Receive_IT+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	681a      	ldr	r2, [r3, #0]
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800de68:	601a      	str	r2, [r3, #0]
 800de6a:	e000      	b.n	800de6e <HAL_SPI_Receive_IT+0x146>
  }

error :
 800de6c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	2200      	movs	r2, #0
 800de72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800de76:	7dfb      	ldrb	r3, [r7, #23]
}
 800de78:	4618      	mov	r0, r3
 800de7a:	3718      	adds	r7, #24
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}
 800de80:	0800e4a1 	.word	0x0800e4a1
 800de84:	0800e451 	.word	0x0800e451

0800de88 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800de88:	b480      	push	{r7}
 800de8a:	b087      	sub	sp, #28
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	60f8      	str	r0, [r7, #12]
 800de90:	60b9      	str	r1, [r7, #8]
 800de92:	607a      	str	r2, [r7, #4]
 800de94:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800de96:	2300      	movs	r3, #0
 800de98:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800dea0:	2b01      	cmp	r3, #1
 800dea2:	d101      	bne.n	800dea8 <HAL_SPI_TransmitReceive_IT+0x20>
 800dea4:	2302      	movs	r3, #2
 800dea6:	e091      	b.n	800dfcc <HAL_SPI_TransmitReceive_IT+0x144>
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2201      	movs	r2, #1
 800deac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800deb6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	685b      	ldr	r3, [r3, #4]
 800debc:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800debe:	7dbb      	ldrb	r3, [r7, #22]
 800dec0:	2b01      	cmp	r3, #1
 800dec2:	d00d      	beq.n	800dee0 <HAL_SPI_TransmitReceive_IT+0x58>
 800dec4:	693b      	ldr	r3, [r7, #16]
 800dec6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800deca:	d106      	bne.n	800deda <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	689b      	ldr	r3, [r3, #8]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d102      	bne.n	800deda <HAL_SPI_TransmitReceive_IT+0x52>
 800ded4:	7dbb      	ldrb	r3, [r7, #22]
 800ded6:	2b04      	cmp	r3, #4
 800ded8:	d002      	beq.n	800dee0 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800deda:	2302      	movs	r3, #2
 800dedc:	75fb      	strb	r3, [r7, #23]
    goto error;
 800dede:	e070      	b.n	800dfc2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800dee0:	68bb      	ldr	r3, [r7, #8]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d005      	beq.n	800def2 <HAL_SPI_TransmitReceive_IT+0x6a>
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d002      	beq.n	800def2 <HAL_SPI_TransmitReceive_IT+0x6a>
 800deec:	887b      	ldrh	r3, [r7, #2]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d102      	bne.n	800def8 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800def2:	2301      	movs	r3, #1
 800def4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800def6:	e064      	b.n	800dfc2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800defe:	b2db      	uxtb	r3, r3
 800df00:	2b04      	cmp	r3, #4
 800df02:	d003      	beq.n	800df0c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	2205      	movs	r2, #5
 800df08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	2200      	movs	r2, #0
 800df10:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	68ba      	ldr	r2, [r7, #8]
 800df16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	887a      	ldrh	r2, [r7, #2]
 800df1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	887a      	ldrh	r2, [r7, #2]
 800df22:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	687a      	ldr	r2, [r7, #4]
 800df28:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	887a      	ldrh	r2, [r7, #2]
 800df2e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	887a      	ldrh	r2, [r7, #2]
 800df36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	68db      	ldr	r3, [r3, #12]
 800df3e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800df42:	d906      	bls.n	800df52 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	4a24      	ldr	r2, [pc, #144]	; (800dfd8 <HAL_SPI_TransmitReceive_IT+0x150>)
 800df48:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	4a23      	ldr	r2, [pc, #140]	; (800dfdc <HAL_SPI_TransmitReceive_IT+0x154>)
 800df4e:	651a      	str	r2, [r3, #80]	; 0x50
 800df50:	e005      	b.n	800df5e <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	4a22      	ldr	r2, [pc, #136]	; (800dfe0 <HAL_SPI_TransmitReceive_IT+0x158>)
 800df56:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	4a22      	ldr	r2, [pc, #136]	; (800dfe4 <HAL_SPI_TransmitReceive_IT+0x15c>)
 800df5c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	68db      	ldr	r3, [r3, #12]
 800df62:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800df66:	d802      	bhi.n	800df6e <HAL_SPI_TransmitReceive_IT+0xe6>
 800df68:	887b      	ldrh	r3, [r7, #2]
 800df6a:	2b01      	cmp	r3, #1
 800df6c:	d908      	bls.n	800df80 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	685a      	ldr	r2, [r3, #4]
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800df7c:	605a      	str	r2, [r3, #4]
 800df7e:	e007      	b.n	800df90 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	685a      	ldr	r2, [r3, #4]
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800df8e:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	685a      	ldr	r2, [r3, #4]
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800df9e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfaa:	2b40      	cmp	r3, #64	; 0x40
 800dfac:	d008      	beq.n	800dfc0 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	681a      	ldr	r2, [r3, #0]
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dfbc:	601a      	str	r2, [r3, #0]
 800dfbe:	e000      	b.n	800dfc2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 800dfc0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800dfca:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfcc:	4618      	mov	r0, r3
 800dfce:	371c      	adds	r7, #28
 800dfd0:	46bd      	mov	sp, r7
 800dfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd6:	4770      	bx	lr
 800dfd8:	0800e38b 	.word	0x0800e38b
 800dfdc:	0800e3f1 	.word	0x0800e3f1
 800dfe0:	0800e23b 	.word	0x0800e23b
 800dfe4:	0800e2f9 	.word	0x0800e2f9

0800dfe8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b088      	sub	sp, #32
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	685b      	ldr	r3, [r3, #4]
 800dff6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	689b      	ldr	r3, [r3, #8]
 800dffe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800e000:	69bb      	ldr	r3, [r7, #24]
 800e002:	099b      	lsrs	r3, r3, #6
 800e004:	f003 0301 	and.w	r3, r3, #1
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d10f      	bne.n	800e02c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800e00c:	69bb      	ldr	r3, [r7, #24]
 800e00e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800e012:	2b00      	cmp	r3, #0
 800e014:	d00a      	beq.n	800e02c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800e016:	69fb      	ldr	r3, [r7, #28]
 800e018:	099b      	lsrs	r3, r3, #6
 800e01a:	f003 0301 	and.w	r3, r3, #1
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d004      	beq.n	800e02c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	4798      	blx	r3
    return;
 800e02a:	e0d8      	b.n	800e1de <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800e02c:	69bb      	ldr	r3, [r7, #24]
 800e02e:	085b      	lsrs	r3, r3, #1
 800e030:	f003 0301 	and.w	r3, r3, #1
 800e034:	2b00      	cmp	r3, #0
 800e036:	d00a      	beq.n	800e04e <HAL_SPI_IRQHandler+0x66>
 800e038:	69fb      	ldr	r3, [r7, #28]
 800e03a:	09db      	lsrs	r3, r3, #7
 800e03c:	f003 0301 	and.w	r3, r3, #1
 800e040:	2b00      	cmp	r3, #0
 800e042:	d004      	beq.n	800e04e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e048:	6878      	ldr	r0, [r7, #4]
 800e04a:	4798      	blx	r3
    return;
 800e04c:	e0c7      	b.n	800e1de <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800e04e:	69bb      	ldr	r3, [r7, #24]
 800e050:	095b      	lsrs	r3, r3, #5
 800e052:	f003 0301 	and.w	r3, r3, #1
 800e056:	2b00      	cmp	r3, #0
 800e058:	d10c      	bne.n	800e074 <HAL_SPI_IRQHandler+0x8c>
 800e05a:	69bb      	ldr	r3, [r7, #24]
 800e05c:	099b      	lsrs	r3, r3, #6
 800e05e:	f003 0301 	and.w	r3, r3, #1
 800e062:	2b00      	cmp	r3, #0
 800e064:	d106      	bne.n	800e074 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800e066:	69bb      	ldr	r3, [r7, #24]
 800e068:	0a1b      	lsrs	r3, r3, #8
 800e06a:	f003 0301 	and.w	r3, r3, #1
 800e06e:	2b00      	cmp	r3, #0
 800e070:	f000 80b5 	beq.w	800e1de <HAL_SPI_IRQHandler+0x1f6>
 800e074:	69fb      	ldr	r3, [r7, #28]
 800e076:	095b      	lsrs	r3, r3, #5
 800e078:	f003 0301 	and.w	r3, r3, #1
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	f000 80ae 	beq.w	800e1de <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800e082:	69bb      	ldr	r3, [r7, #24]
 800e084:	099b      	lsrs	r3, r3, #6
 800e086:	f003 0301 	and.w	r3, r3, #1
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d023      	beq.n	800e0d6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e094:	b2db      	uxtb	r3, r3
 800e096:	2b03      	cmp	r3, #3
 800e098:	d011      	beq.n	800e0be <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e09e:	f043 0204 	orr.w	r2, r3, #4
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	617b      	str	r3, [r7, #20]
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	68db      	ldr	r3, [r3, #12]
 800e0b0:	617b      	str	r3, [r7, #20]
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	689b      	ldr	r3, [r3, #8]
 800e0b8:	617b      	str	r3, [r7, #20]
 800e0ba:	697b      	ldr	r3, [r7, #20]
 800e0bc:	e00b      	b.n	800e0d6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e0be:	2300      	movs	r3, #0
 800e0c0:	613b      	str	r3, [r7, #16]
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	68db      	ldr	r3, [r3, #12]
 800e0c8:	613b      	str	r3, [r7, #16]
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	689b      	ldr	r3, [r3, #8]
 800e0d0:	613b      	str	r3, [r7, #16]
 800e0d2:	693b      	ldr	r3, [r7, #16]
        return;
 800e0d4:	e083      	b.n	800e1de <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800e0d6:	69bb      	ldr	r3, [r7, #24]
 800e0d8:	095b      	lsrs	r3, r3, #5
 800e0da:	f003 0301 	and.w	r3, r3, #1
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d014      	beq.n	800e10c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e0e6:	f043 0201 	orr.w	r2, r3, #1
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	60fb      	str	r3, [r7, #12]
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	689b      	ldr	r3, [r3, #8]
 800e0f8:	60fb      	str	r3, [r7, #12]
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	681a      	ldr	r2, [r3, #0]
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e108:	601a      	str	r2, [r3, #0]
 800e10a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800e10c:	69bb      	ldr	r3, [r7, #24]
 800e10e:	0a1b      	lsrs	r3, r3, #8
 800e110:	f003 0301 	and.w	r3, r3, #1
 800e114:	2b00      	cmp	r3, #0
 800e116:	d00c      	beq.n	800e132 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e11c:	f043 0208 	orr.w	r2, r3, #8
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e124:	2300      	movs	r3, #0
 800e126:	60bb      	str	r3, [r7, #8]
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	689b      	ldr	r3, [r3, #8]
 800e12e:	60bb      	str	r3, [r7, #8]
 800e130:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e136:	2b00      	cmp	r3, #0
 800e138:	d050      	beq.n	800e1dc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	685a      	ldr	r2, [r3, #4]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e148:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	2201      	movs	r2, #1
 800e14e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800e152:	69fb      	ldr	r3, [r7, #28]
 800e154:	f003 0302 	and.w	r3, r3, #2
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d104      	bne.n	800e166 <HAL_SPI_IRQHandler+0x17e>
 800e15c:	69fb      	ldr	r3, [r7, #28]
 800e15e:	f003 0301 	and.w	r3, r3, #1
 800e162:	2b00      	cmp	r3, #0
 800e164:	d034      	beq.n	800e1d0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	685a      	ldr	r2, [r3, #4]
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	f022 0203 	bic.w	r2, r2, #3
 800e174:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d011      	beq.n	800e1a2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e182:	4a18      	ldr	r2, [pc, #96]	; (800e1e4 <HAL_SPI_IRQHandler+0x1fc>)
 800e184:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e18a:	4618      	mov	r0, r3
 800e18c:	f7fc f8c8 	bl	800a320 <HAL_DMA_Abort_IT>
 800e190:	4603      	mov	r3, r0
 800e192:	2b00      	cmp	r3, #0
 800e194:	d005      	beq.n	800e1a2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e19a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d016      	beq.n	800e1d8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e1ae:	4a0d      	ldr	r2, [pc, #52]	; (800e1e4 <HAL_SPI_IRQHandler+0x1fc>)
 800e1b0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f7fc f8b2 	bl	800a320 <HAL_DMA_Abort_IT>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d00a      	beq.n	800e1d8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e1c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800e1ce:	e003      	b.n	800e1d8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800e1d0:	6878      	ldr	r0, [r7, #4]
 800e1d2:	f000 f813 	bl	800e1fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800e1d6:	e000      	b.n	800e1da <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800e1d8:	bf00      	nop
    return;
 800e1da:	bf00      	nop
 800e1dc:	bf00      	nop
  }
}
 800e1de:	3720      	adds	r7, #32
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	bd80      	pop	{r7, pc}
 800e1e4:	0800e211 	.word	0x0800e211

0800e1e8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b083      	sub	sp, #12
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800e1f0:	bf00      	nop
 800e1f2:	370c      	adds	r7, #12
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fa:	4770      	bx	lr

0800e1fc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800e1fc:	b480      	push	{r7}
 800e1fe:	b083      	sub	sp, #12
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800e204:	bf00      	nop
 800e206:	370c      	adds	r7, #12
 800e208:	46bd      	mov	sp, r7
 800e20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20e:	4770      	bx	lr

0800e210 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e210:	b580      	push	{r7, lr}
 800e212:	b084      	sub	sp, #16
 800e214:	af00      	add	r7, sp, #0
 800e216:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e21c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	2200      	movs	r2, #0
 800e222:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	2200      	movs	r2, #0
 800e22a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800e22c:	68f8      	ldr	r0, [r7, #12]
 800e22e:	f7ff ffe5 	bl	800e1fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800e232:	bf00      	nop
 800e234:	3710      	adds	r7, #16
 800e236:	46bd      	mov	sp, r7
 800e238:	bd80      	pop	{r7, pc}

0800e23a <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e23a:	b580      	push	{r7, lr}
 800e23c:	b082      	sub	sp, #8
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e248:	b29b      	uxth	r3, r3
 800e24a:	2b01      	cmp	r3, #1
 800e24c:	d923      	bls.n	800e296 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	68da      	ldr	r2, [r3, #12]
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e258:	b292      	uxth	r2, r2
 800e25a:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e260:	1c9a      	adds	r2, r3, #2
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e26c:	b29b      	uxth	r3, r3
 800e26e:	3b02      	subs	r3, #2
 800e270:	b29a      	uxth	r2, r3
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e27e:	b29b      	uxth	r3, r3
 800e280:	2b01      	cmp	r3, #1
 800e282:	d11f      	bne.n	800e2c4 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	685a      	ldr	r2, [r3, #4]
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e292:	605a      	str	r2, [r3, #4]
 800e294:	e016      	b.n	800e2c4 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	f103 020c 	add.w	r2, r3, #12
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2a2:	7812      	ldrb	r2, [r2, #0]
 800e2a4:	b2d2      	uxtb	r2, r2
 800e2a6:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2ac:	1c5a      	adds	r2, r3, #1
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e2b8:	b29b      	uxth	r3, r3
 800e2ba:	3b01      	subs	r3, #1
 800e2bc:	b29a      	uxth	r2, r3
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e2ca:	b29b      	uxth	r3, r3
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d10f      	bne.n	800e2f0 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	685a      	ldr	r2, [r3, #4]
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800e2de:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2e4:	b29b      	uxth	r3, r3
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d102      	bne.n	800e2f0 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 800e2ea:	6878      	ldr	r0, [r7, #4]
 800e2ec:	f000 faf8 	bl	800e8e0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800e2f0:	bf00      	nop
 800e2f2:	3708      	adds	r7, #8
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	bd80      	pop	{r7, pc}

0800e2f8 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e2f8:	b580      	push	{r7, lr}
 800e2fa:	b082      	sub	sp, #8
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e304:	b29b      	uxth	r3, r3
 800e306:	2b01      	cmp	r3, #1
 800e308:	d912      	bls.n	800e330 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e30e:	881a      	ldrh	r2, [r3, #0]
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e31a:	1c9a      	adds	r2, r3, #2
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e324:	b29b      	uxth	r3, r3
 800e326:	3b02      	subs	r3, #2
 800e328:	b29a      	uxth	r2, r3
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e32e:	e012      	b.n	800e356 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	330c      	adds	r3, #12
 800e33a:	7812      	ldrb	r2, [r2, #0]
 800e33c:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e342:	1c5a      	adds	r2, r3, #1
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e34c:	b29b      	uxth	r3, r3
 800e34e:	3b01      	subs	r3, #1
 800e350:	b29a      	uxth	r2, r3
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e35a:	b29b      	uxth	r3, r3
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d110      	bne.n	800e382 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	685a      	ldr	r2, [r3, #4]
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e36e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e376:	b29b      	uxth	r3, r3
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d102      	bne.n	800e382 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 800e37c:	6878      	ldr	r0, [r7, #4]
 800e37e:	f000 faaf 	bl	800e8e0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800e382:	bf00      	nop
 800e384:	3708      	adds	r7, #8
 800e386:	46bd      	mov	sp, r7
 800e388:	bd80      	pop	{r7, pc}

0800e38a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e38a:	b580      	push	{r7, lr}
 800e38c:	b082      	sub	sp, #8
 800e38e:	af00      	add	r7, sp, #0
 800e390:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	68da      	ldr	r2, [r3, #12]
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e39c:	b292      	uxth	r2, r2
 800e39e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3a4:	1c9a      	adds	r2, r3, #2
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e3b0:	b29b      	uxth	r3, r3
 800e3b2:	3b01      	subs	r3, #1
 800e3b4:	b29a      	uxth	r2, r3
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e3c2:	b29b      	uxth	r3, r3
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d10f      	bne.n	800e3e8 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	685a      	ldr	r2, [r3, #4]
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e3d6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e3dc:	b29b      	uxth	r3, r3
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d102      	bne.n	800e3e8 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 800e3e2:	6878      	ldr	r0, [r7, #4]
 800e3e4:	f000 fa7c 	bl	800e8e0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800e3e8:	bf00      	nop
 800e3ea:	3708      	adds	r7, #8
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}

0800e3f0 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b082      	sub	sp, #8
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e3fc:	881a      	ldrh	r2, [r3, #0]
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e408:	1c9a      	adds	r2, r3, #2
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e412:	b29b      	uxth	r3, r3
 800e414:	3b01      	subs	r3, #1
 800e416:	b29a      	uxth	r2, r3
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e420:	b29b      	uxth	r3, r3
 800e422:	2b00      	cmp	r3, #0
 800e424:	d110      	bne.n	800e448 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	685a      	ldr	r2, [r3, #4]
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e434:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e43c:	b29b      	uxth	r3, r3
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d102      	bne.n	800e448 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800e442:	6878      	ldr	r0, [r7, #4]
 800e444:	f000 fa4c 	bl	800e8e0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800e448:	bf00      	nop
 800e44a:	3708      	adds	r7, #8
 800e44c:	46bd      	mov	sp, r7
 800e44e:	bd80      	pop	{r7, pc}

0800e450 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b082      	sub	sp, #8
 800e454:	af00      	add	r7, sp, #0
 800e456:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	f103 020c 	add.w	r2, r3, #12
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e464:	7812      	ldrb	r2, [r2, #0]
 800e466:	b2d2      	uxtb	r2, r2
 800e468:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e46e:	1c5a      	adds	r2, r3, #1
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e47a:	b29b      	uxth	r3, r3
 800e47c:	3b01      	subs	r3, #1
 800e47e:	b29a      	uxth	r2, r3
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e48c:	b29b      	uxth	r3, r3
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d102      	bne.n	800e498 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f000 fa66 	bl	800e964 <SPI_CloseRx_ISR>
  }
}
 800e498:	bf00      	nop
 800e49a:	3708      	adds	r7, #8
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bd80      	pop	{r7, pc}

0800e4a0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b082      	sub	sp, #8
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	68da      	ldr	r2, [r3, #12]
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4b2:	b292      	uxth	r2, r2
 800e4b4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4ba:	1c9a      	adds	r2, r3, #2
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e4c6:	b29b      	uxth	r3, r3
 800e4c8:	3b01      	subs	r3, #1
 800e4ca:	b29a      	uxth	r2, r3
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e4d8:	b29b      	uxth	r3, r3
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d102      	bne.n	800e4e4 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800e4de:	6878      	ldr	r0, [r7, #4]
 800e4e0:	f000 fa40 	bl	800e964 <SPI_CloseRx_ISR>
  }
}
 800e4e4:	bf00      	nop
 800e4e6:	3708      	adds	r7, #8
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}

0800e4ec <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b082      	sub	sp, #8
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	330c      	adds	r3, #12
 800e4fe:	7812      	ldrb	r2, [r2, #0]
 800e500:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e506:	1c5a      	adds	r2, r3, #1
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e510:	b29b      	uxth	r3, r3
 800e512:	3b01      	subs	r3, #1
 800e514:	b29a      	uxth	r2, r3
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e51e:	b29b      	uxth	r3, r3
 800e520:	2b00      	cmp	r3, #0
 800e522:	d102      	bne.n	800e52a <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800e524:	6878      	ldr	r0, [r7, #4]
 800e526:	f000 fa4d 	bl	800e9c4 <SPI_CloseTx_ISR>
  }
}
 800e52a:	bf00      	nop
 800e52c:	3708      	adds	r7, #8
 800e52e:	46bd      	mov	sp, r7
 800e530:	bd80      	pop	{r7, pc}

0800e532 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800e532:	b580      	push	{r7, lr}
 800e534:	b082      	sub	sp, #8
 800e536:	af00      	add	r7, sp, #0
 800e538:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e53e:	881a      	ldrh	r2, [r3, #0]
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e54a:	1c9a      	adds	r2, r3, #2
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e554:	b29b      	uxth	r3, r3
 800e556:	3b01      	subs	r3, #1
 800e558:	b29a      	uxth	r2, r3
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->TxXferCount == 0U)
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e562:	b29b      	uxth	r3, r3
 800e564:	2b00      	cmp	r3, #0
 800e566:	d102      	bne.n	800e56e <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800e568:	6878      	ldr	r0, [r7, #4]
 800e56a:	f000 fa2b 	bl	800e9c4 <SPI_CloseTx_ISR>
  }
}
 800e56e:	bf00      	nop
 800e570:	3708      	adds	r7, #8
 800e572:	46bd      	mov	sp, r7
 800e574:	bd80      	pop	{r7, pc}
	...

0800e578 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b088      	sub	sp, #32
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	60f8      	str	r0, [r7, #12]
 800e580:	60b9      	str	r1, [r7, #8]
 800e582:	603b      	str	r3, [r7, #0]
 800e584:	4613      	mov	r3, r2
 800e586:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e588:	f7fb fc7e 	bl	8009e88 <HAL_GetTick>
 800e58c:	4602      	mov	r2, r0
 800e58e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e590:	1a9b      	subs	r3, r3, r2
 800e592:	683a      	ldr	r2, [r7, #0]
 800e594:	4413      	add	r3, r2
 800e596:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e598:	f7fb fc76 	bl	8009e88 <HAL_GetTick>
 800e59c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e59e:	4b39      	ldr	r3, [pc, #228]	; (800e684 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	015b      	lsls	r3, r3, #5
 800e5a4:	0d1b      	lsrs	r3, r3, #20
 800e5a6:	69fa      	ldr	r2, [r7, #28]
 800e5a8:	fb02 f303 	mul.w	r3, r2, r3
 800e5ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e5ae:	e054      	b.n	800e65a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5b6:	d050      	beq.n	800e65a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e5b8:	f7fb fc66 	bl	8009e88 <HAL_GetTick>
 800e5bc:	4602      	mov	r2, r0
 800e5be:	69bb      	ldr	r3, [r7, #24]
 800e5c0:	1ad3      	subs	r3, r2, r3
 800e5c2:	69fa      	ldr	r2, [r7, #28]
 800e5c4:	429a      	cmp	r2, r3
 800e5c6:	d902      	bls.n	800e5ce <SPI_WaitFlagStateUntilTimeout+0x56>
 800e5c8:	69fb      	ldr	r3, [r7, #28]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	d13d      	bne.n	800e64a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	685a      	ldr	r2, [r3, #4]
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e5dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	685b      	ldr	r3, [r3, #4]
 800e5e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e5e6:	d111      	bne.n	800e60c <SPI_WaitFlagStateUntilTimeout+0x94>
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	689b      	ldr	r3, [r3, #8]
 800e5ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e5f0:	d004      	beq.n	800e5fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	689b      	ldr	r3, [r3, #8]
 800e5f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e5fa:	d107      	bne.n	800e60c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	681a      	ldr	r2, [r3, #0]
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e60a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e610:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e614:	d10f      	bne.n	800e636 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	681a      	ldr	r2, [r3, #0]
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e624:	601a      	str	r2, [r3, #0]
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	681a      	ldr	r2, [r3, #0]
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e634:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	2201      	movs	r2, #1
 800e63a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	2200      	movs	r2, #0
 800e642:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800e646:	2303      	movs	r3, #3
 800e648:	e017      	b.n	800e67a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800e64a:	697b      	ldr	r3, [r7, #20]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d101      	bne.n	800e654 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e650:	2300      	movs	r3, #0
 800e652:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e654:	697b      	ldr	r3, [r7, #20]
 800e656:	3b01      	subs	r3, #1
 800e658:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	689a      	ldr	r2, [r3, #8]
 800e660:	68bb      	ldr	r3, [r7, #8]
 800e662:	4013      	ands	r3, r2
 800e664:	68ba      	ldr	r2, [r7, #8]
 800e666:	429a      	cmp	r2, r3
 800e668:	bf0c      	ite	eq
 800e66a:	2301      	moveq	r3, #1
 800e66c:	2300      	movne	r3, #0
 800e66e:	b2db      	uxtb	r3, r3
 800e670:	461a      	mov	r2, r3
 800e672:	79fb      	ldrb	r3, [r7, #7]
 800e674:	429a      	cmp	r2, r3
 800e676:	d19b      	bne.n	800e5b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e678:	2300      	movs	r3, #0
}
 800e67a:	4618      	mov	r0, r3
 800e67c:	3720      	adds	r7, #32
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd80      	pop	{r7, pc}
 800e682:	bf00      	nop
 800e684:	2000018c 	.word	0x2000018c

0800e688 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e688:	b580      	push	{r7, lr}
 800e68a:	b088      	sub	sp, #32
 800e68c:	af00      	add	r7, sp, #0
 800e68e:	60f8      	str	r0, [r7, #12]
 800e690:	60b9      	str	r1, [r7, #8]
 800e692:	607a      	str	r2, [r7, #4]
 800e694:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e696:	f7fb fbf7 	bl	8009e88 <HAL_GetTick>
 800e69a:	4602      	mov	r2, r0
 800e69c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e69e:	1a9b      	subs	r3, r3, r2
 800e6a0:	683a      	ldr	r2, [r7, #0]
 800e6a2:	4413      	add	r3, r2
 800e6a4:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e6a6:	f7fb fbef 	bl	8009e88 <HAL_GetTick>
 800e6aa:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e6ac:	4b3c      	ldr	r3, [pc, #240]	; (800e7a0 <SPI_WaitFifoStateUntilTimeout+0x118>)
 800e6ae:	681a      	ldr	r2, [r3, #0]
 800e6b0:	4613      	mov	r3, r2
 800e6b2:	009b      	lsls	r3, r3, #2
 800e6b4:	4413      	add	r3, r2
 800e6b6:	00da      	lsls	r2, r3, #3
 800e6b8:	1ad3      	subs	r3, r2, r3
 800e6ba:	0d1b      	lsrs	r3, r3, #20
 800e6bc:	69fa      	ldr	r2, [r7, #28]
 800e6be:	fb02 f303 	mul.w	r3, r2, r3
 800e6c2:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 800e6c4:	e05f      	b.n	800e786 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e6c6:	68bb      	ldr	r3, [r7, #8]
 800e6c8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800e6cc:	d106      	bne.n	800e6dc <SPI_WaitFifoStateUntilTimeout+0x54>
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d103      	bne.n	800e6dc <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	330c      	adds	r3, #12
 800e6da:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6e2:	d050      	beq.n	800e786 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e6e4:	f7fb fbd0 	bl	8009e88 <HAL_GetTick>
 800e6e8:	4602      	mov	r2, r0
 800e6ea:	69bb      	ldr	r3, [r7, #24]
 800e6ec:	1ad3      	subs	r3, r2, r3
 800e6ee:	69fa      	ldr	r2, [r7, #28]
 800e6f0:	429a      	cmp	r2, r3
 800e6f2:	d902      	bls.n	800e6fa <SPI_WaitFifoStateUntilTimeout+0x72>
 800e6f4:	69fb      	ldr	r3, [r7, #28]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d13d      	bne.n	800e776 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	685a      	ldr	r2, [r3, #4]
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800e708:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	685b      	ldr	r3, [r3, #4]
 800e70e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e712:	d111      	bne.n	800e738 <SPI_WaitFifoStateUntilTimeout+0xb0>
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	689b      	ldr	r3, [r3, #8]
 800e718:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e71c:	d004      	beq.n	800e728 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	689b      	ldr	r3, [r3, #8]
 800e722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e726:	d107      	bne.n	800e738 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	681a      	ldr	r2, [r3, #0]
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e736:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e73c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e740:	d10f      	bne.n	800e762 <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	681a      	ldr	r2, [r3, #0]
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e750:	601a      	str	r2, [r3, #0]
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	681a      	ldr	r2, [r3, #0]
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e760:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	2201      	movs	r2, #1
 800e766:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	2200      	movs	r2, #0
 800e76e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800e772:	2303      	movs	r3, #3
 800e774:	e010      	b.n	800e798 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800e776:	697b      	ldr	r3, [r7, #20]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d101      	bne.n	800e780 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 800e77c:	2300      	movs	r3, #0
 800e77e:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800e780:	697b      	ldr	r3, [r7, #20]
 800e782:	3b01      	subs	r3, #1
 800e784:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	689a      	ldr	r2, [r3, #8]
 800e78c:	68bb      	ldr	r3, [r7, #8]
 800e78e:	4013      	ands	r3, r2
 800e790:	687a      	ldr	r2, [r7, #4]
 800e792:	429a      	cmp	r2, r3
 800e794:	d197      	bne.n	800e6c6 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800e796:	2300      	movs	r3, #0
}
 800e798:	4618      	mov	r0, r3
 800e79a:	3720      	adds	r7, #32
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}
 800e7a0:	2000018c 	.word	0x2000018c

0800e7a4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b086      	sub	sp, #24
 800e7a8:	af02      	add	r7, sp, #8
 800e7aa:	60f8      	str	r0, [r7, #12]
 800e7ac:	60b9      	str	r1, [r7, #8]
 800e7ae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	685b      	ldr	r3, [r3, #4]
 800e7b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e7b8:	d111      	bne.n	800e7de <SPI_EndRxTransaction+0x3a>
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	689b      	ldr	r3, [r3, #8]
 800e7be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e7c2:	d004      	beq.n	800e7ce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	689b      	ldr	r3, [r3, #8]
 800e7c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e7cc:	d107      	bne.n	800e7de <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	681a      	ldr	r2, [r3, #0]
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e7dc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	9300      	str	r3, [sp, #0]
 800e7e2:	68bb      	ldr	r3, [r7, #8]
 800e7e4:	2200      	movs	r2, #0
 800e7e6:	2180      	movs	r1, #128	; 0x80
 800e7e8:	68f8      	ldr	r0, [r7, #12]
 800e7ea:	f7ff fec5 	bl	800e578 <SPI_WaitFlagStateUntilTimeout>
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d007      	beq.n	800e804 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e7f8:	f043 0220 	orr.w	r2, r3, #32
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800e800:	2303      	movs	r3, #3
 800e802:	e023      	b.n	800e84c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	685b      	ldr	r3, [r3, #4]
 800e808:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e80c:	d11d      	bne.n	800e84a <SPI_EndRxTransaction+0xa6>
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	689b      	ldr	r3, [r3, #8]
 800e812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e816:	d004      	beq.n	800e822 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	689b      	ldr	r3, [r3, #8]
 800e81c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e820:	d113      	bne.n	800e84a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	9300      	str	r3, [sp, #0]
 800e826:	68bb      	ldr	r3, [r7, #8]
 800e828:	2200      	movs	r2, #0
 800e82a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800e82e:	68f8      	ldr	r0, [r7, #12]
 800e830:	f7ff ff2a 	bl	800e688 <SPI_WaitFifoStateUntilTimeout>
 800e834:	4603      	mov	r3, r0
 800e836:	2b00      	cmp	r3, #0
 800e838:	d007      	beq.n	800e84a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e83e:	f043 0220 	orr.w	r2, r3, #32
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800e846:	2303      	movs	r3, #3
 800e848:	e000      	b.n	800e84c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800e84a:	2300      	movs	r3, #0
}
 800e84c:	4618      	mov	r0, r3
 800e84e:	3710      	adds	r7, #16
 800e850:	46bd      	mov	sp, r7
 800e852:	bd80      	pop	{r7, pc}

0800e854 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e854:	b580      	push	{r7, lr}
 800e856:	b086      	sub	sp, #24
 800e858:	af02      	add	r7, sp, #8
 800e85a:	60f8      	str	r0, [r7, #12]
 800e85c:	60b9      	str	r1, [r7, #8]
 800e85e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	9300      	str	r3, [sp, #0]
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	2200      	movs	r2, #0
 800e868:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800e86c:	68f8      	ldr	r0, [r7, #12]
 800e86e:	f7ff ff0b 	bl	800e688 <SPI_WaitFifoStateUntilTimeout>
 800e872:	4603      	mov	r3, r0
 800e874:	2b00      	cmp	r3, #0
 800e876:	d007      	beq.n	800e888 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e87c:	f043 0220 	orr.w	r2, r3, #32
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800e884:	2303      	movs	r3, #3
 800e886:	e027      	b.n	800e8d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	9300      	str	r3, [sp, #0]
 800e88c:	68bb      	ldr	r3, [r7, #8]
 800e88e:	2200      	movs	r2, #0
 800e890:	2180      	movs	r1, #128	; 0x80
 800e892:	68f8      	ldr	r0, [r7, #12]
 800e894:	f7ff fe70 	bl	800e578 <SPI_WaitFlagStateUntilTimeout>
 800e898:	4603      	mov	r3, r0
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d007      	beq.n	800e8ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e8a2:	f043 0220 	orr.w	r2, r3, #32
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800e8aa:	2303      	movs	r3, #3
 800e8ac:	e014      	b.n	800e8d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	9300      	str	r3, [sp, #0]
 800e8b2:	68bb      	ldr	r3, [r7, #8]
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800e8ba:	68f8      	ldr	r0, [r7, #12]
 800e8bc:	f7ff fee4 	bl	800e688 <SPI_WaitFifoStateUntilTimeout>
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d007      	beq.n	800e8d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e8ca:	f043 0220 	orr.w	r2, r3, #32
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800e8d2:	2303      	movs	r3, #3
 800e8d4:	e000      	b.n	800e8d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800e8d6:	2300      	movs	r3, #0
}
 800e8d8:	4618      	mov	r0, r3
 800e8da:	3710      	adds	r7, #16
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	bd80      	pop	{r7, pc}

0800e8e0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b084      	sub	sp, #16
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e8e8:	f7fb face 	bl	8009e88 <HAL_GetTick>
 800e8ec:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	685a      	ldr	r2, [r3, #4]
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	f022 0220 	bic.w	r2, r2, #32
 800e8fc:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800e8fe:	68fa      	ldr	r2, [r7, #12]
 800e900:	2164      	movs	r1, #100	; 0x64
 800e902:	6878      	ldr	r0, [r7, #4]
 800e904:	f7ff ffa6 	bl	800e854 <SPI_EndRxTxTransaction>
 800e908:	4603      	mov	r3, r0
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d005      	beq.n	800e91a <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e912:	f043 0220 	orr.w	r2, r3, #32
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d115      	bne.n	800e94e <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e928:	b2db      	uxtb	r3, r3
 800e92a:	2b04      	cmp	r3, #4
 800e92c:	d107      	bne.n	800e93e <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	2201      	movs	r2, #1
 800e932:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800e936:	6878      	ldr	r0, [r7, #4]
 800e938:	f7f3 fd86 	bl	8002448 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800e93c:	e00e      	b.n	800e95c <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2201      	movs	r2, #1
 800e942:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800e946:	6878      	ldr	r0, [r7, #4]
 800e948:	f7ff fc4e 	bl	800e1e8 <HAL_SPI_TxRxCpltCallback>
}
 800e94c:	e006      	b.n	800e95c <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	2201      	movs	r2, #1
 800e952:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f7ff fc50 	bl	800e1fc <HAL_SPI_ErrorCallback>
}
 800e95c:	bf00      	nop
 800e95e:	3710      	adds	r7, #16
 800e960:	46bd      	mov	sp, r7
 800e962:	bd80      	pop	{r7, pc}

0800e964 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800e964:	b580      	push	{r7, lr}
 800e966:	b082      	sub	sp, #8
 800e968:	af00      	add	r7, sp, #0
 800e96a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	685a      	ldr	r2, [r3, #4]
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800e97a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800e97c:	f7fb fa84 	bl	8009e88 <HAL_GetTick>
 800e980:	4603      	mov	r3, r0
 800e982:	461a      	mov	r2, r3
 800e984:	2164      	movs	r1, #100	; 0x64
 800e986:	6878      	ldr	r0, [r7, #4]
 800e988:	f7ff ff0c 	bl	800e7a4 <SPI_EndRxTransaction>
 800e98c:	4603      	mov	r3, r0
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d005      	beq.n	800e99e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e996:	f043 0220 	orr.w	r2, r3, #32
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	2201      	movs	r2, #1
 800e9a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d103      	bne.n	800e9b6 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800e9ae:	6878      	ldr	r0, [r7, #4]
 800e9b0:	f7f3 fd4a 	bl	8002448 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800e9b4:	e002      	b.n	800e9bc <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800e9b6:	6878      	ldr	r0, [r7, #4]
 800e9b8:	f7ff fc20 	bl	800e1fc <HAL_SPI_ErrorCallback>
}
 800e9bc:	bf00      	nop
 800e9be:	3708      	adds	r7, #8
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	bd80      	pop	{r7, pc}

0800e9c4 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800e9c4:	b580      	push	{r7, lr}
 800e9c6:	b084      	sub	sp, #16
 800e9c8:	af00      	add	r7, sp, #0
 800e9ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e9cc:	f7fb fa5c 	bl	8009e88 <HAL_GetTick>
 800e9d0:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	685a      	ldr	r2, [r3, #4]
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800e9e0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800e9e2:	68fa      	ldr	r2, [r7, #12]
 800e9e4:	2164      	movs	r1, #100	; 0x64
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f7ff ff34 	bl	800e854 <SPI_EndRxTxTransaction>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d005      	beq.n	800e9fe <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e9f6:	f043 0220 	orr.w	r2, r3, #32
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	689b      	ldr	r3, [r3, #8]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d10a      	bne.n	800ea1c <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ea06:	2300      	movs	r3, #0
 800ea08:	60bb      	str	r3, [r7, #8]
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	68db      	ldr	r3, [r3, #12]
 800ea10:	60bb      	str	r3, [r7, #8]
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	689b      	ldr	r3, [r3, #8]
 800ea18:	60bb      	str	r3, [r7, #8]
 800ea1a:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	2201      	movs	r2, #1
 800ea20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d003      	beq.n	800ea34 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800ea2c:	6878      	ldr	r0, [r7, #4]
 800ea2e:	f7ff fbe5 	bl	800e1fc <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800ea32:	e002      	b.n	800ea3a <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800ea34:	6878      	ldr	r0, [r7, #4]
 800ea36:	f7f3 fd1b 	bl	8002470 <HAL_SPI_TxCpltCallback>
}
 800ea3a:	bf00      	nop
 800ea3c:	3710      	adds	r7, #16
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd80      	pop	{r7, pc}

0800ea42 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ea42:	b580      	push	{r7, lr}
 800ea44:	b082      	sub	sp, #8
 800ea46:	af00      	add	r7, sp, #0
 800ea48:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d101      	bne.n	800ea54 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ea50:	2301      	movs	r3, #1
 800ea52:	e040      	b.n	800ead6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d106      	bne.n	800ea6a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	2200      	movs	r2, #0
 800ea60:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ea64:	6878      	ldr	r0, [r7, #4]
 800ea66:	f7f5 f803 	bl	8003a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	2224      	movs	r2, #36	; 0x24
 800ea6e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	681a      	ldr	r2, [r3, #0]
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	f022 0201 	bic.w	r2, r2, #1
 800ea7e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ea80:	6878      	ldr	r0, [r7, #4]
 800ea82:	f000 f8bf 	bl	800ec04 <UART_SetConfig>
 800ea86:	4603      	mov	r3, r0
 800ea88:	2b01      	cmp	r3, #1
 800ea8a:	d101      	bne.n	800ea90 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	e022      	b.n	800ead6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d002      	beq.n	800ea9e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f000 fb3d 	bl	800f118 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	685a      	ldr	r2, [r3, #4]
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800eaac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	689a      	ldr	r2, [r3, #8]
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800eabc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	681a      	ldr	r2, [r3, #0]
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	f042 0201 	orr.w	r2, r2, #1
 800eacc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eace:	6878      	ldr	r0, [r7, #4]
 800ead0:	f000 fbc4 	bl	800f25c <UART_CheckIdleState>
 800ead4:	4603      	mov	r3, r0
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	3708      	adds	r7, #8
 800eada:	46bd      	mov	sp, r7
 800eadc:	bd80      	pop	{r7, pc}

0800eade <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eade:	b580      	push	{r7, lr}
 800eae0:	b08a      	sub	sp, #40	; 0x28
 800eae2:	af02      	add	r7, sp, #8
 800eae4:	60f8      	str	r0, [r7, #12]
 800eae6:	60b9      	str	r1, [r7, #8]
 800eae8:	603b      	str	r3, [r7, #0]
 800eaea:	4613      	mov	r3, r2
 800eaec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800eaf2:	2b20      	cmp	r3, #32
 800eaf4:	f040 8081 	bne.w	800ebfa <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800eaf8:	68bb      	ldr	r3, [r7, #8]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d002      	beq.n	800eb04 <HAL_UART_Transmit+0x26>
 800eafe:	88fb      	ldrh	r3, [r7, #6]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d101      	bne.n	800eb08 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800eb04:	2301      	movs	r3, #1
 800eb06:	e079      	b.n	800ebfc <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800eb0e:	2b01      	cmp	r3, #1
 800eb10:	d101      	bne.n	800eb16 <HAL_UART_Transmit+0x38>
 800eb12:	2302      	movs	r3, #2
 800eb14:	e072      	b.n	800ebfc <HAL_UART_Transmit+0x11e>
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	2201      	movs	r2, #1
 800eb1a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	2200      	movs	r2, #0
 800eb22:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	2221      	movs	r2, #33	; 0x21
 800eb28:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800eb2a:	f7fb f9ad 	bl	8009e88 <HAL_GetTick>
 800eb2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	88fa      	ldrh	r2, [r7, #6]
 800eb34:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	88fa      	ldrh	r2, [r7, #6]
 800eb3c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	689b      	ldr	r3, [r3, #8]
 800eb44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eb48:	d108      	bne.n	800eb5c <HAL_UART_Transmit+0x7e>
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	691b      	ldr	r3, [r3, #16]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d104      	bne.n	800eb5c <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800eb52:	2300      	movs	r3, #0
 800eb54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800eb56:	68bb      	ldr	r3, [r7, #8]
 800eb58:	61bb      	str	r3, [r7, #24]
 800eb5a:	e003      	b.n	800eb64 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800eb5c:	68bb      	ldr	r3, [r7, #8]
 800eb5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800eb60:	2300      	movs	r3, #0
 800eb62:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	2200      	movs	r2, #0
 800eb68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800eb6c:	e02d      	b.n	800ebca <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800eb6e:	683b      	ldr	r3, [r7, #0]
 800eb70:	9300      	str	r3, [sp, #0]
 800eb72:	697b      	ldr	r3, [r7, #20]
 800eb74:	2200      	movs	r2, #0
 800eb76:	2180      	movs	r1, #128	; 0x80
 800eb78:	68f8      	ldr	r0, [r7, #12]
 800eb7a:	f000 fbb4 	bl	800f2e6 <UART_WaitOnFlagUntilTimeout>
 800eb7e:	4603      	mov	r3, r0
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d001      	beq.n	800eb88 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800eb84:	2303      	movs	r3, #3
 800eb86:	e039      	b.n	800ebfc <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800eb88:	69fb      	ldr	r3, [r7, #28]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d10b      	bne.n	800eba6 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800eb8e:	69bb      	ldr	r3, [r7, #24]
 800eb90:	881a      	ldrh	r2, [r3, #0]
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800eb9a:	b292      	uxth	r2, r2
 800eb9c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800eb9e:	69bb      	ldr	r3, [r7, #24]
 800eba0:	3302      	adds	r3, #2
 800eba2:	61bb      	str	r3, [r7, #24]
 800eba4:	e008      	b.n	800ebb8 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800eba6:	69fb      	ldr	r3, [r7, #28]
 800eba8:	781a      	ldrb	r2, [r3, #0]
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	b292      	uxth	r2, r2
 800ebb0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ebb2:	69fb      	ldr	r3, [r7, #28]
 800ebb4:	3301      	adds	r3, #1
 800ebb6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ebbe:	b29b      	uxth	r3, r3
 800ebc0:	3b01      	subs	r3, #1
 800ebc2:	b29a      	uxth	r2, r3
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ebd0:	b29b      	uxth	r3, r3
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d1cb      	bne.n	800eb6e <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ebd6:	683b      	ldr	r3, [r7, #0]
 800ebd8:	9300      	str	r3, [sp, #0]
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	2200      	movs	r2, #0
 800ebde:	2140      	movs	r1, #64	; 0x40
 800ebe0:	68f8      	ldr	r0, [r7, #12]
 800ebe2:	f000 fb80 	bl	800f2e6 <UART_WaitOnFlagUntilTimeout>
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d001      	beq.n	800ebf0 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800ebec:	2303      	movs	r3, #3
 800ebee:	e005      	b.n	800ebfc <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	2220      	movs	r2, #32
 800ebf4:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	e000      	b.n	800ebfc <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800ebfa:	2302      	movs	r3, #2
  }
}
 800ebfc:	4618      	mov	r0, r3
 800ebfe:	3720      	adds	r7, #32
 800ec00:	46bd      	mov	sp, r7
 800ec02:	bd80      	pop	{r7, pc}

0800ec04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ec04:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800ec08:	b088      	sub	sp, #32
 800ec0a:	af00      	add	r7, sp, #0
 800ec0c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ec0e:	2300      	movs	r3, #0
 800ec10:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	689a      	ldr	r2, [r3, #8]
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	691b      	ldr	r3, [r3, #16]
 800ec1a:	431a      	orrs	r2, r3
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	695b      	ldr	r3, [r3, #20]
 800ec20:	431a      	orrs	r2, r3
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	69db      	ldr	r3, [r3, #28]
 800ec26:	4313      	orrs	r3, r2
 800ec28:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	681a      	ldr	r2, [r3, #0]
 800ec30:	4bac      	ldr	r3, [pc, #688]	; (800eee4 <UART_SetConfig+0x2e0>)
 800ec32:	4013      	ands	r3, r2
 800ec34:	687a      	ldr	r2, [r7, #4]
 800ec36:	6812      	ldr	r2, [r2, #0]
 800ec38:	69f9      	ldr	r1, [r7, #28]
 800ec3a:	430b      	orrs	r3, r1
 800ec3c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	685b      	ldr	r3, [r3, #4]
 800ec44:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	68da      	ldr	r2, [r3, #12]
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	430a      	orrs	r2, r1
 800ec52:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	699b      	ldr	r3, [r3, #24]
 800ec58:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	4aa2      	ldr	r2, [pc, #648]	; (800eee8 <UART_SetConfig+0x2e4>)
 800ec60:	4293      	cmp	r3, r2
 800ec62:	d004      	beq.n	800ec6e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	6a1b      	ldr	r3, [r3, #32]
 800ec68:	69fa      	ldr	r2, [r7, #28]
 800ec6a:	4313      	orrs	r3, r2
 800ec6c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	689b      	ldr	r3, [r3, #8]
 800ec74:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	69fa      	ldr	r2, [r7, #28]
 800ec7e:	430a      	orrs	r2, r1
 800ec80:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	4a99      	ldr	r2, [pc, #612]	; (800eeec <UART_SetConfig+0x2e8>)
 800ec88:	4293      	cmp	r3, r2
 800ec8a:	d121      	bne.n	800ecd0 <UART_SetConfig+0xcc>
 800ec8c:	4b98      	ldr	r3, [pc, #608]	; (800eef0 <UART_SetConfig+0x2ec>)
 800ec8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ec92:	f003 0303 	and.w	r3, r3, #3
 800ec96:	2b03      	cmp	r3, #3
 800ec98:	d816      	bhi.n	800ecc8 <UART_SetConfig+0xc4>
 800ec9a:	a201      	add	r2, pc, #4	; (adr r2, 800eca0 <UART_SetConfig+0x9c>)
 800ec9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eca0:	0800ecb1 	.word	0x0800ecb1
 800eca4:	0800ecbd 	.word	0x0800ecbd
 800eca8:	0800ecb7 	.word	0x0800ecb7
 800ecac:	0800ecc3 	.word	0x0800ecc3
 800ecb0:	2301      	movs	r3, #1
 800ecb2:	76fb      	strb	r3, [r7, #27]
 800ecb4:	e0e8      	b.n	800ee88 <UART_SetConfig+0x284>
 800ecb6:	2302      	movs	r3, #2
 800ecb8:	76fb      	strb	r3, [r7, #27]
 800ecba:	e0e5      	b.n	800ee88 <UART_SetConfig+0x284>
 800ecbc:	2304      	movs	r3, #4
 800ecbe:	76fb      	strb	r3, [r7, #27]
 800ecc0:	e0e2      	b.n	800ee88 <UART_SetConfig+0x284>
 800ecc2:	2308      	movs	r3, #8
 800ecc4:	76fb      	strb	r3, [r7, #27]
 800ecc6:	e0df      	b.n	800ee88 <UART_SetConfig+0x284>
 800ecc8:	2310      	movs	r3, #16
 800ecca:	76fb      	strb	r3, [r7, #27]
 800eccc:	bf00      	nop
 800ecce:	e0db      	b.n	800ee88 <UART_SetConfig+0x284>
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	4a87      	ldr	r2, [pc, #540]	; (800eef4 <UART_SetConfig+0x2f0>)
 800ecd6:	4293      	cmp	r3, r2
 800ecd8:	d134      	bne.n	800ed44 <UART_SetConfig+0x140>
 800ecda:	4b85      	ldr	r3, [pc, #532]	; (800eef0 <UART_SetConfig+0x2ec>)
 800ecdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ece0:	f003 030c 	and.w	r3, r3, #12
 800ece4:	2b0c      	cmp	r3, #12
 800ece6:	d829      	bhi.n	800ed3c <UART_SetConfig+0x138>
 800ece8:	a201      	add	r2, pc, #4	; (adr r2, 800ecf0 <UART_SetConfig+0xec>)
 800ecea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecee:	bf00      	nop
 800ecf0:	0800ed25 	.word	0x0800ed25
 800ecf4:	0800ed3d 	.word	0x0800ed3d
 800ecf8:	0800ed3d 	.word	0x0800ed3d
 800ecfc:	0800ed3d 	.word	0x0800ed3d
 800ed00:	0800ed31 	.word	0x0800ed31
 800ed04:	0800ed3d 	.word	0x0800ed3d
 800ed08:	0800ed3d 	.word	0x0800ed3d
 800ed0c:	0800ed3d 	.word	0x0800ed3d
 800ed10:	0800ed2b 	.word	0x0800ed2b
 800ed14:	0800ed3d 	.word	0x0800ed3d
 800ed18:	0800ed3d 	.word	0x0800ed3d
 800ed1c:	0800ed3d 	.word	0x0800ed3d
 800ed20:	0800ed37 	.word	0x0800ed37
 800ed24:	2300      	movs	r3, #0
 800ed26:	76fb      	strb	r3, [r7, #27]
 800ed28:	e0ae      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed2a:	2302      	movs	r3, #2
 800ed2c:	76fb      	strb	r3, [r7, #27]
 800ed2e:	e0ab      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed30:	2304      	movs	r3, #4
 800ed32:	76fb      	strb	r3, [r7, #27]
 800ed34:	e0a8      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed36:	2308      	movs	r3, #8
 800ed38:	76fb      	strb	r3, [r7, #27]
 800ed3a:	e0a5      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed3c:	2310      	movs	r3, #16
 800ed3e:	76fb      	strb	r3, [r7, #27]
 800ed40:	bf00      	nop
 800ed42:	e0a1      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	4a6b      	ldr	r2, [pc, #428]	; (800eef8 <UART_SetConfig+0x2f4>)
 800ed4a:	4293      	cmp	r3, r2
 800ed4c:	d120      	bne.n	800ed90 <UART_SetConfig+0x18c>
 800ed4e:	4b68      	ldr	r3, [pc, #416]	; (800eef0 <UART_SetConfig+0x2ec>)
 800ed50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ed54:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ed58:	2b10      	cmp	r3, #16
 800ed5a:	d00f      	beq.n	800ed7c <UART_SetConfig+0x178>
 800ed5c:	2b10      	cmp	r3, #16
 800ed5e:	d802      	bhi.n	800ed66 <UART_SetConfig+0x162>
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d005      	beq.n	800ed70 <UART_SetConfig+0x16c>
 800ed64:	e010      	b.n	800ed88 <UART_SetConfig+0x184>
 800ed66:	2b20      	cmp	r3, #32
 800ed68:	d005      	beq.n	800ed76 <UART_SetConfig+0x172>
 800ed6a:	2b30      	cmp	r3, #48	; 0x30
 800ed6c:	d009      	beq.n	800ed82 <UART_SetConfig+0x17e>
 800ed6e:	e00b      	b.n	800ed88 <UART_SetConfig+0x184>
 800ed70:	2300      	movs	r3, #0
 800ed72:	76fb      	strb	r3, [r7, #27]
 800ed74:	e088      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed76:	2302      	movs	r3, #2
 800ed78:	76fb      	strb	r3, [r7, #27]
 800ed7a:	e085      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed7c:	2304      	movs	r3, #4
 800ed7e:	76fb      	strb	r3, [r7, #27]
 800ed80:	e082      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed82:	2308      	movs	r3, #8
 800ed84:	76fb      	strb	r3, [r7, #27]
 800ed86:	e07f      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed88:	2310      	movs	r3, #16
 800ed8a:	76fb      	strb	r3, [r7, #27]
 800ed8c:	bf00      	nop
 800ed8e:	e07b      	b.n	800ee88 <UART_SetConfig+0x284>
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	4a59      	ldr	r2, [pc, #356]	; (800eefc <UART_SetConfig+0x2f8>)
 800ed96:	4293      	cmp	r3, r2
 800ed98:	d120      	bne.n	800eddc <UART_SetConfig+0x1d8>
 800ed9a:	4b55      	ldr	r3, [pc, #340]	; (800eef0 <UART_SetConfig+0x2ec>)
 800ed9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eda0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800eda4:	2b40      	cmp	r3, #64	; 0x40
 800eda6:	d00f      	beq.n	800edc8 <UART_SetConfig+0x1c4>
 800eda8:	2b40      	cmp	r3, #64	; 0x40
 800edaa:	d802      	bhi.n	800edb2 <UART_SetConfig+0x1ae>
 800edac:	2b00      	cmp	r3, #0
 800edae:	d005      	beq.n	800edbc <UART_SetConfig+0x1b8>
 800edb0:	e010      	b.n	800edd4 <UART_SetConfig+0x1d0>
 800edb2:	2b80      	cmp	r3, #128	; 0x80
 800edb4:	d005      	beq.n	800edc2 <UART_SetConfig+0x1be>
 800edb6:	2bc0      	cmp	r3, #192	; 0xc0
 800edb8:	d009      	beq.n	800edce <UART_SetConfig+0x1ca>
 800edba:	e00b      	b.n	800edd4 <UART_SetConfig+0x1d0>
 800edbc:	2300      	movs	r3, #0
 800edbe:	76fb      	strb	r3, [r7, #27]
 800edc0:	e062      	b.n	800ee88 <UART_SetConfig+0x284>
 800edc2:	2302      	movs	r3, #2
 800edc4:	76fb      	strb	r3, [r7, #27]
 800edc6:	e05f      	b.n	800ee88 <UART_SetConfig+0x284>
 800edc8:	2304      	movs	r3, #4
 800edca:	76fb      	strb	r3, [r7, #27]
 800edcc:	e05c      	b.n	800ee88 <UART_SetConfig+0x284>
 800edce:	2308      	movs	r3, #8
 800edd0:	76fb      	strb	r3, [r7, #27]
 800edd2:	e059      	b.n	800ee88 <UART_SetConfig+0x284>
 800edd4:	2310      	movs	r3, #16
 800edd6:	76fb      	strb	r3, [r7, #27]
 800edd8:	bf00      	nop
 800edda:	e055      	b.n	800ee88 <UART_SetConfig+0x284>
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	4a47      	ldr	r2, [pc, #284]	; (800ef00 <UART_SetConfig+0x2fc>)
 800ede2:	4293      	cmp	r3, r2
 800ede4:	d124      	bne.n	800ee30 <UART_SetConfig+0x22c>
 800ede6:	4b42      	ldr	r3, [pc, #264]	; (800eef0 <UART_SetConfig+0x2ec>)
 800ede8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800edec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800edf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edf4:	d012      	beq.n	800ee1c <UART_SetConfig+0x218>
 800edf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edfa:	d802      	bhi.n	800ee02 <UART_SetConfig+0x1fe>
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d007      	beq.n	800ee10 <UART_SetConfig+0x20c>
 800ee00:	e012      	b.n	800ee28 <UART_SetConfig+0x224>
 800ee02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ee06:	d006      	beq.n	800ee16 <UART_SetConfig+0x212>
 800ee08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ee0c:	d009      	beq.n	800ee22 <UART_SetConfig+0x21e>
 800ee0e:	e00b      	b.n	800ee28 <UART_SetConfig+0x224>
 800ee10:	2300      	movs	r3, #0
 800ee12:	76fb      	strb	r3, [r7, #27]
 800ee14:	e038      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee16:	2302      	movs	r3, #2
 800ee18:	76fb      	strb	r3, [r7, #27]
 800ee1a:	e035      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee1c:	2304      	movs	r3, #4
 800ee1e:	76fb      	strb	r3, [r7, #27]
 800ee20:	e032      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee22:	2308      	movs	r3, #8
 800ee24:	76fb      	strb	r3, [r7, #27]
 800ee26:	e02f      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee28:	2310      	movs	r3, #16
 800ee2a:	76fb      	strb	r3, [r7, #27]
 800ee2c:	bf00      	nop
 800ee2e:	e02b      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	4a2c      	ldr	r2, [pc, #176]	; (800eee8 <UART_SetConfig+0x2e4>)
 800ee36:	4293      	cmp	r3, r2
 800ee38:	d124      	bne.n	800ee84 <UART_SetConfig+0x280>
 800ee3a:	4b2d      	ldr	r3, [pc, #180]	; (800eef0 <UART_SetConfig+0x2ec>)
 800ee3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ee40:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ee44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ee48:	d012      	beq.n	800ee70 <UART_SetConfig+0x26c>
 800ee4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ee4e:	d802      	bhi.n	800ee56 <UART_SetConfig+0x252>
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d007      	beq.n	800ee64 <UART_SetConfig+0x260>
 800ee54:	e012      	b.n	800ee7c <UART_SetConfig+0x278>
 800ee56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ee5a:	d006      	beq.n	800ee6a <UART_SetConfig+0x266>
 800ee5c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ee60:	d009      	beq.n	800ee76 <UART_SetConfig+0x272>
 800ee62:	e00b      	b.n	800ee7c <UART_SetConfig+0x278>
 800ee64:	2300      	movs	r3, #0
 800ee66:	76fb      	strb	r3, [r7, #27]
 800ee68:	e00e      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee6a:	2302      	movs	r3, #2
 800ee6c:	76fb      	strb	r3, [r7, #27]
 800ee6e:	e00b      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee70:	2304      	movs	r3, #4
 800ee72:	76fb      	strb	r3, [r7, #27]
 800ee74:	e008      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee76:	2308      	movs	r3, #8
 800ee78:	76fb      	strb	r3, [r7, #27]
 800ee7a:	e005      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee7c:	2310      	movs	r3, #16
 800ee7e:	76fb      	strb	r3, [r7, #27]
 800ee80:	bf00      	nop
 800ee82:	e001      	b.n	800ee88 <UART_SetConfig+0x284>
 800ee84:	2310      	movs	r3, #16
 800ee86:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	4a16      	ldr	r2, [pc, #88]	; (800eee8 <UART_SetConfig+0x2e4>)
 800ee8e:	4293      	cmp	r3, r2
 800ee90:	f040 8087 	bne.w	800efa2 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ee94:	7efb      	ldrb	r3, [r7, #27]
 800ee96:	2b08      	cmp	r3, #8
 800ee98:	d836      	bhi.n	800ef08 <UART_SetConfig+0x304>
 800ee9a:	a201      	add	r2, pc, #4	; (adr r2, 800eea0 <UART_SetConfig+0x29c>)
 800ee9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eea0:	0800eec5 	.word	0x0800eec5
 800eea4:	0800ef09 	.word	0x0800ef09
 800eea8:	0800eecd 	.word	0x0800eecd
 800eeac:	0800ef09 	.word	0x0800ef09
 800eeb0:	0800eed3 	.word	0x0800eed3
 800eeb4:	0800ef09 	.word	0x0800ef09
 800eeb8:	0800ef09 	.word	0x0800ef09
 800eebc:	0800ef09 	.word	0x0800ef09
 800eec0:	0800eedb 	.word	0x0800eedb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eec4:	f7fd fd48 	bl	800c958 <HAL_RCC_GetPCLK1Freq>
 800eec8:	6178      	str	r0, [r7, #20]
        break;
 800eeca:	e022      	b.n	800ef12 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eecc:	4b0d      	ldr	r3, [pc, #52]	; (800ef04 <UART_SetConfig+0x300>)
 800eece:	617b      	str	r3, [r7, #20]
        break;
 800eed0:	e01f      	b.n	800ef12 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eed2:	f7fd fcab 	bl	800c82c <HAL_RCC_GetSysClockFreq>
 800eed6:	6178      	str	r0, [r7, #20]
        break;
 800eed8:	e01b      	b.n	800ef12 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eeda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eede:	617b      	str	r3, [r7, #20]
        break;
 800eee0:	e017      	b.n	800ef12 <UART_SetConfig+0x30e>
 800eee2:	bf00      	nop
 800eee4:	efff69f3 	.word	0xefff69f3
 800eee8:	40008000 	.word	0x40008000
 800eeec:	40013800 	.word	0x40013800
 800eef0:	40021000 	.word	0x40021000
 800eef4:	40004400 	.word	0x40004400
 800eef8:	40004800 	.word	0x40004800
 800eefc:	40004c00 	.word	0x40004c00
 800ef00:	40005000 	.word	0x40005000
 800ef04:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800ef08:	2300      	movs	r3, #0
 800ef0a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800ef0c:	2301      	movs	r3, #1
 800ef0e:	76bb      	strb	r3, [r7, #26]
        break;
 800ef10:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ef12:	697b      	ldr	r3, [r7, #20]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	f000 80f1 	beq.w	800f0fc <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	685a      	ldr	r2, [r3, #4]
 800ef1e:	4613      	mov	r3, r2
 800ef20:	005b      	lsls	r3, r3, #1
 800ef22:	4413      	add	r3, r2
 800ef24:	697a      	ldr	r2, [r7, #20]
 800ef26:	429a      	cmp	r2, r3
 800ef28:	d305      	bcc.n	800ef36 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	685b      	ldr	r3, [r3, #4]
 800ef2e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ef30:	697a      	ldr	r2, [r7, #20]
 800ef32:	429a      	cmp	r2, r3
 800ef34:	d902      	bls.n	800ef3c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800ef36:	2301      	movs	r3, #1
 800ef38:	76bb      	strb	r3, [r7, #26]
 800ef3a:	e0df      	b.n	800f0fc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800ef3c:	697b      	ldr	r3, [r7, #20]
 800ef3e:	4619      	mov	r1, r3
 800ef40:	f04f 0200 	mov.w	r2, #0
 800ef44:	f04f 0300 	mov.w	r3, #0
 800ef48:	f04f 0400 	mov.w	r4, #0
 800ef4c:	0214      	lsls	r4, r2, #8
 800ef4e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800ef52:	020b      	lsls	r3, r1, #8
 800ef54:	687a      	ldr	r2, [r7, #4]
 800ef56:	6852      	ldr	r2, [r2, #4]
 800ef58:	0852      	lsrs	r2, r2, #1
 800ef5a:	4611      	mov	r1, r2
 800ef5c:	f04f 0200 	mov.w	r2, #0
 800ef60:	eb13 0b01 	adds.w	fp, r3, r1
 800ef64:	eb44 0c02 	adc.w	ip, r4, r2
 800ef68:	4658      	mov	r0, fp
 800ef6a:	4661      	mov	r1, ip
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	685b      	ldr	r3, [r3, #4]
 800ef70:	f04f 0400 	mov.w	r4, #0
 800ef74:	461a      	mov	r2, r3
 800ef76:	4623      	mov	r3, r4
 800ef78:	f7f1 fe16 	bl	8000ba8 <__aeabi_uldivmod>
 800ef7c:	4603      	mov	r3, r0
 800ef7e:	460c      	mov	r4, r1
 800ef80:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ef82:	693b      	ldr	r3, [r7, #16]
 800ef84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ef88:	d308      	bcc.n	800ef9c <UART_SetConfig+0x398>
 800ef8a:	693b      	ldr	r3, [r7, #16]
 800ef8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ef90:	d204      	bcs.n	800ef9c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	693a      	ldr	r2, [r7, #16]
 800ef98:	60da      	str	r2, [r3, #12]
 800ef9a:	e0af      	b.n	800f0fc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800ef9c:	2301      	movs	r3, #1
 800ef9e:	76bb      	strb	r3, [r7, #26]
 800efa0:	e0ac      	b.n	800f0fc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	69db      	ldr	r3, [r3, #28]
 800efa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800efaa:	d15b      	bne.n	800f064 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800efac:	7efb      	ldrb	r3, [r7, #27]
 800efae:	2b08      	cmp	r3, #8
 800efb0:	d827      	bhi.n	800f002 <UART_SetConfig+0x3fe>
 800efb2:	a201      	add	r2, pc, #4	; (adr r2, 800efb8 <UART_SetConfig+0x3b4>)
 800efb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efb8:	0800efdd 	.word	0x0800efdd
 800efbc:	0800efe5 	.word	0x0800efe5
 800efc0:	0800efed 	.word	0x0800efed
 800efc4:	0800f003 	.word	0x0800f003
 800efc8:	0800eff3 	.word	0x0800eff3
 800efcc:	0800f003 	.word	0x0800f003
 800efd0:	0800f003 	.word	0x0800f003
 800efd4:	0800f003 	.word	0x0800f003
 800efd8:	0800effb 	.word	0x0800effb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800efdc:	f7fd fcbc 	bl	800c958 <HAL_RCC_GetPCLK1Freq>
 800efe0:	6178      	str	r0, [r7, #20]
        break;
 800efe2:	e013      	b.n	800f00c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800efe4:	f7fd fcce 	bl	800c984 <HAL_RCC_GetPCLK2Freq>
 800efe8:	6178      	str	r0, [r7, #20]
        break;
 800efea:	e00f      	b.n	800f00c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800efec:	4b49      	ldr	r3, [pc, #292]	; (800f114 <UART_SetConfig+0x510>)
 800efee:	617b      	str	r3, [r7, #20]
        break;
 800eff0:	e00c      	b.n	800f00c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eff2:	f7fd fc1b 	bl	800c82c <HAL_RCC_GetSysClockFreq>
 800eff6:	6178      	str	r0, [r7, #20]
        break;
 800eff8:	e008      	b.n	800f00c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800effa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800effe:	617b      	str	r3, [r7, #20]
        break;
 800f000:	e004      	b.n	800f00c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800f002:	2300      	movs	r3, #0
 800f004:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800f006:	2301      	movs	r3, #1
 800f008:	76bb      	strb	r3, [r7, #26]
        break;
 800f00a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f00c:	697b      	ldr	r3, [r7, #20]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d074      	beq.n	800f0fc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800f012:	697b      	ldr	r3, [r7, #20]
 800f014:	005a      	lsls	r2, r3, #1
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	685b      	ldr	r3, [r3, #4]
 800f01a:	085b      	lsrs	r3, r3, #1
 800f01c:	441a      	add	r2, r3
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	685b      	ldr	r3, [r3, #4]
 800f022:	fbb2 f3f3 	udiv	r3, r2, r3
 800f026:	b29b      	uxth	r3, r3
 800f028:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f02a:	693b      	ldr	r3, [r7, #16]
 800f02c:	2b0f      	cmp	r3, #15
 800f02e:	d916      	bls.n	800f05e <UART_SetConfig+0x45a>
 800f030:	693b      	ldr	r3, [r7, #16]
 800f032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f036:	d212      	bcs.n	800f05e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f038:	693b      	ldr	r3, [r7, #16]
 800f03a:	b29b      	uxth	r3, r3
 800f03c:	f023 030f 	bic.w	r3, r3, #15
 800f040:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f042:	693b      	ldr	r3, [r7, #16]
 800f044:	085b      	lsrs	r3, r3, #1
 800f046:	b29b      	uxth	r3, r3
 800f048:	f003 0307 	and.w	r3, r3, #7
 800f04c:	b29a      	uxth	r2, r3
 800f04e:	89fb      	ldrh	r3, [r7, #14]
 800f050:	4313      	orrs	r3, r2
 800f052:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	89fa      	ldrh	r2, [r7, #14]
 800f05a:	60da      	str	r2, [r3, #12]
 800f05c:	e04e      	b.n	800f0fc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800f05e:	2301      	movs	r3, #1
 800f060:	76bb      	strb	r3, [r7, #26]
 800f062:	e04b      	b.n	800f0fc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f064:	7efb      	ldrb	r3, [r7, #27]
 800f066:	2b08      	cmp	r3, #8
 800f068:	d827      	bhi.n	800f0ba <UART_SetConfig+0x4b6>
 800f06a:	a201      	add	r2, pc, #4	; (adr r2, 800f070 <UART_SetConfig+0x46c>)
 800f06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f070:	0800f095 	.word	0x0800f095
 800f074:	0800f09d 	.word	0x0800f09d
 800f078:	0800f0a5 	.word	0x0800f0a5
 800f07c:	0800f0bb 	.word	0x0800f0bb
 800f080:	0800f0ab 	.word	0x0800f0ab
 800f084:	0800f0bb 	.word	0x0800f0bb
 800f088:	0800f0bb 	.word	0x0800f0bb
 800f08c:	0800f0bb 	.word	0x0800f0bb
 800f090:	0800f0b3 	.word	0x0800f0b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f094:	f7fd fc60 	bl	800c958 <HAL_RCC_GetPCLK1Freq>
 800f098:	6178      	str	r0, [r7, #20]
        break;
 800f09a:	e013      	b.n	800f0c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f09c:	f7fd fc72 	bl	800c984 <HAL_RCC_GetPCLK2Freq>
 800f0a0:	6178      	str	r0, [r7, #20]
        break;
 800f0a2:	e00f      	b.n	800f0c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f0a4:	4b1b      	ldr	r3, [pc, #108]	; (800f114 <UART_SetConfig+0x510>)
 800f0a6:	617b      	str	r3, [r7, #20]
        break;
 800f0a8:	e00c      	b.n	800f0c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f0aa:	f7fd fbbf 	bl	800c82c <HAL_RCC_GetSysClockFreq>
 800f0ae:	6178      	str	r0, [r7, #20]
        break;
 800f0b0:	e008      	b.n	800f0c4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f0b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f0b6:	617b      	str	r3, [r7, #20]
        break;
 800f0b8:	e004      	b.n	800f0c4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800f0be:	2301      	movs	r3, #1
 800f0c0:	76bb      	strb	r3, [r7, #26]
        break;
 800f0c2:	bf00      	nop
    }

    if (pclk != 0U)
 800f0c4:	697b      	ldr	r3, [r7, #20]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d018      	beq.n	800f0fc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	685b      	ldr	r3, [r3, #4]
 800f0ce:	085a      	lsrs	r2, r3, #1
 800f0d0:	697b      	ldr	r3, [r7, #20]
 800f0d2:	441a      	add	r2, r3
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	685b      	ldr	r3, [r3, #4]
 800f0d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800f0dc:	b29b      	uxth	r3, r3
 800f0de:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f0e0:	693b      	ldr	r3, [r7, #16]
 800f0e2:	2b0f      	cmp	r3, #15
 800f0e4:	d908      	bls.n	800f0f8 <UART_SetConfig+0x4f4>
 800f0e6:	693b      	ldr	r3, [r7, #16]
 800f0e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f0ec:	d204      	bcs.n	800f0f8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	693a      	ldr	r2, [r7, #16]
 800f0f4:	60da      	str	r2, [r3, #12]
 800f0f6:	e001      	b.n	800f0fc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800f0f8:	2301      	movs	r3, #1
 800f0fa:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2200      	movs	r2, #0
 800f100:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	2200      	movs	r2, #0
 800f106:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800f108:	7ebb      	ldrb	r3, [r7, #26]
}
 800f10a:	4618      	mov	r0, r3
 800f10c:	3720      	adds	r7, #32
 800f10e:	46bd      	mov	sp, r7
 800f110:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800f114:	00f42400 	.word	0x00f42400

0800f118 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f118:	b480      	push	{r7}
 800f11a:	b083      	sub	sp, #12
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f124:	f003 0301 	and.w	r3, r3, #1
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d00a      	beq.n	800f142 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	685b      	ldr	r3, [r3, #4]
 800f132:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	430a      	orrs	r2, r1
 800f140:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f146:	f003 0302 	and.w	r3, r3, #2
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d00a      	beq.n	800f164 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	685b      	ldr	r3, [r3, #4]
 800f154:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	430a      	orrs	r2, r1
 800f162:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f168:	f003 0304 	and.w	r3, r3, #4
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d00a      	beq.n	800f186 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	685b      	ldr	r3, [r3, #4]
 800f176:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	430a      	orrs	r2, r1
 800f184:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f18a:	f003 0308 	and.w	r3, r3, #8
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d00a      	beq.n	800f1a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	685b      	ldr	r3, [r3, #4]
 800f198:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	430a      	orrs	r2, r1
 800f1a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1ac:	f003 0310 	and.w	r3, r3, #16
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d00a      	beq.n	800f1ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	689b      	ldr	r3, [r3, #8]
 800f1ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	430a      	orrs	r2, r1
 800f1c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1ce:	f003 0320 	and.w	r3, r3, #32
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d00a      	beq.n	800f1ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	689b      	ldr	r3, [r3, #8]
 800f1dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	430a      	orrs	r2, r1
 800f1ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d01a      	beq.n	800f22e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	685b      	ldr	r3, [r3, #4]
 800f1fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	430a      	orrs	r2, r1
 800f20c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f212:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f216:	d10a      	bne.n	800f22e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	685b      	ldr	r3, [r3, #4]
 800f21e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	430a      	orrs	r2, r1
 800f22c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f236:	2b00      	cmp	r3, #0
 800f238:	d00a      	beq.n	800f250 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	685b      	ldr	r3, [r3, #4]
 800f240:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	430a      	orrs	r2, r1
 800f24e:	605a      	str	r2, [r3, #4]
  }
}
 800f250:	bf00      	nop
 800f252:	370c      	adds	r7, #12
 800f254:	46bd      	mov	sp, r7
 800f256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25a:	4770      	bx	lr

0800f25c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b086      	sub	sp, #24
 800f260:	af02      	add	r7, sp, #8
 800f262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2200      	movs	r2, #0
 800f268:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800f26a:	f7fa fe0d 	bl	8009e88 <HAL_GetTick>
 800f26e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f003 0308 	and.w	r3, r3, #8
 800f27a:	2b08      	cmp	r3, #8
 800f27c:	d10e      	bne.n	800f29c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f27e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f282:	9300      	str	r3, [sp, #0]
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	2200      	movs	r2, #0
 800f288:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f000 f82a 	bl	800f2e6 <UART_WaitOnFlagUntilTimeout>
 800f292:	4603      	mov	r3, r0
 800f294:	2b00      	cmp	r3, #0
 800f296:	d001      	beq.n	800f29c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f298:	2303      	movs	r3, #3
 800f29a:	e020      	b.n	800f2de <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	f003 0304 	and.w	r3, r3, #4
 800f2a6:	2b04      	cmp	r3, #4
 800f2a8:	d10e      	bne.n	800f2c8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f2aa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f2ae:	9300      	str	r3, [sp, #0]
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f2b8:	6878      	ldr	r0, [r7, #4]
 800f2ba:	f000 f814 	bl	800f2e6 <UART_WaitOnFlagUntilTimeout>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d001      	beq.n	800f2c8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f2c4:	2303      	movs	r3, #3
 800f2c6:	e00a      	b.n	800f2de <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	2220      	movs	r2, #32
 800f2cc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	2220      	movs	r2, #32
 800f2d2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	2200      	movs	r2, #0
 800f2d8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800f2dc:	2300      	movs	r3, #0
}
 800f2de:	4618      	mov	r0, r3
 800f2e0:	3710      	adds	r7, #16
 800f2e2:	46bd      	mov	sp, r7
 800f2e4:	bd80      	pop	{r7, pc}

0800f2e6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f2e6:	b580      	push	{r7, lr}
 800f2e8:	b084      	sub	sp, #16
 800f2ea:	af00      	add	r7, sp, #0
 800f2ec:	60f8      	str	r0, [r7, #12]
 800f2ee:	60b9      	str	r1, [r7, #8]
 800f2f0:	603b      	str	r3, [r7, #0]
 800f2f2:	4613      	mov	r3, r2
 800f2f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f2f6:	e05d      	b.n	800f3b4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f2f8:	69bb      	ldr	r3, [r7, #24]
 800f2fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2fe:	d059      	beq.n	800f3b4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f300:	f7fa fdc2 	bl	8009e88 <HAL_GetTick>
 800f304:	4602      	mov	r2, r0
 800f306:	683b      	ldr	r3, [r7, #0]
 800f308:	1ad3      	subs	r3, r2, r3
 800f30a:	69ba      	ldr	r2, [r7, #24]
 800f30c:	429a      	cmp	r2, r3
 800f30e:	d302      	bcc.n	800f316 <UART_WaitOnFlagUntilTimeout+0x30>
 800f310:	69bb      	ldr	r3, [r7, #24]
 800f312:	2b00      	cmp	r3, #0
 800f314:	d11b      	bne.n	800f34e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	681a      	ldr	r2, [r3, #0]
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	681b      	ldr	r3, [r3, #0]
 800f320:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f324:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	689a      	ldr	r2, [r3, #8]
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	f022 0201 	bic.w	r2, r2, #1
 800f334:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	2220      	movs	r2, #32
 800f33a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	2220      	movs	r2, #32
 800f340:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	2200      	movs	r2, #0
 800f346:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800f34a:	2303      	movs	r3, #3
 800f34c:	e042      	b.n	800f3d4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	f003 0304 	and.w	r3, r3, #4
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d02b      	beq.n	800f3b4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	69db      	ldr	r3, [r3, #28]
 800f362:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f366:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f36a:	d123      	bne.n	800f3b4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f374:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	681a      	ldr	r2, [r3, #0]
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f384:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	689a      	ldr	r2, [r3, #8]
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	f022 0201 	bic.w	r2, r2, #1
 800f394:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	2220      	movs	r2, #32
 800f39a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	2220      	movs	r2, #32
 800f3a0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	2220      	movs	r2, #32
 800f3a6:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 800f3b0:	2303      	movs	r3, #3
 800f3b2:	e00f      	b.n	800f3d4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	69da      	ldr	r2, [r3, #28]
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	4013      	ands	r3, r2
 800f3be:	68ba      	ldr	r2, [r7, #8]
 800f3c0:	429a      	cmp	r2, r3
 800f3c2:	bf0c      	ite	eq
 800f3c4:	2301      	moveq	r3, #1
 800f3c6:	2300      	movne	r3, #0
 800f3c8:	b2db      	uxtb	r3, r3
 800f3ca:	461a      	mov	r2, r3
 800f3cc:	79fb      	ldrb	r3, [r7, #7]
 800f3ce:	429a      	cmp	r2, r3
 800f3d0:	d092      	beq.n	800f2f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f3d2:	2300      	movs	r3, #0
}
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	3710      	adds	r7, #16
 800f3d8:	46bd      	mov	sp, r7
 800f3da:	bd80      	pop	{r7, pc}

0800f3dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f3dc:	b084      	sub	sp, #16
 800f3de:	b580      	push	{r7, lr}
 800f3e0:	b084      	sub	sp, #16
 800f3e2:	af00      	add	r7, sp, #0
 800f3e4:	6078      	str	r0, [r7, #4]
 800f3e6:	f107 001c 	add.w	r0, r7, #28
 800f3ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f3ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3f0:	2b01      	cmp	r3, #1
 800f3f2:	d122      	bne.n	800f43a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3f8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	68db      	ldr	r3, [r3, #12]
 800f404:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800f408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f40c:	687a      	ldr	r2, [r7, #4]
 800f40e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	68db      	ldr	r3, [r3, #12]
 800f414:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f41c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f41e:	2b01      	cmp	r3, #1
 800f420:	d105      	bne.n	800f42e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	68db      	ldr	r3, [r3, #12]
 800f426:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800f42e:	6878      	ldr	r0, [r7, #4]
 800f430:	f000 fa30 	bl	800f894 <USB_CoreReset>
 800f434:	4603      	mov	r3, r0
 800f436:	73fb      	strb	r3, [r7, #15]
 800f438:	e01a      	b.n	800f470 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	68db      	ldr	r3, [r3, #12]
 800f43e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f000 fa24 	bl	800f894 <USB_CoreReset>
 800f44c:	4603      	mov	r3, r0
 800f44e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f450:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f452:	2b00      	cmp	r3, #0
 800f454:	d106      	bne.n	800f464 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f45a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	639a      	str	r2, [r3, #56]	; 0x38
 800f462:	e005      	b.n	800f470 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f468:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800f470:	7bfb      	ldrb	r3, [r7, #15]
}
 800f472:	4618      	mov	r0, r3
 800f474:	3710      	adds	r7, #16
 800f476:	46bd      	mov	sp, r7
 800f478:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f47c:	b004      	add	sp, #16
 800f47e:	4770      	bx	lr

0800f480 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f480:	b480      	push	{r7}
 800f482:	b083      	sub	sp, #12
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	689b      	ldr	r3, [r3, #8]
 800f48c:	f023 0201 	bic.w	r2, r3, #1
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f494:	2300      	movs	r3, #0
}
 800f496:	4618      	mov	r0, r3
 800f498:	370c      	adds	r7, #12
 800f49a:	46bd      	mov	sp, r7
 800f49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a0:	4770      	bx	lr

0800f4a2 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800f4a2:	b580      	push	{r7, lr}
 800f4a4:	b082      	sub	sp, #8
 800f4a6:	af00      	add	r7, sp, #0
 800f4a8:	6078      	str	r0, [r7, #4]
 800f4aa:	460b      	mov	r3, r1
 800f4ac:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	68db      	ldr	r3, [r3, #12]
 800f4b2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f4ba:	78fb      	ldrb	r3, [r7, #3]
 800f4bc:	2b01      	cmp	r3, #1
 800f4be:	d106      	bne.n	800f4ce <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	68db      	ldr	r3, [r3, #12]
 800f4c4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	60da      	str	r2, [r3, #12]
 800f4cc:	e00b      	b.n	800f4e6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800f4ce:	78fb      	ldrb	r3, [r7, #3]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d106      	bne.n	800f4e2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	68db      	ldr	r3, [r3, #12]
 800f4d8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	60da      	str	r2, [r3, #12]
 800f4e0:	e001      	b.n	800f4e6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800f4e2:	2301      	movs	r3, #1
 800f4e4:	e003      	b.n	800f4ee <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800f4e6:	2032      	movs	r0, #50	; 0x32
 800f4e8:	f7fa fcda 	bl	8009ea0 <HAL_Delay>

  return HAL_OK;
 800f4ec:	2300      	movs	r3, #0
}
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	3708      	adds	r7, #8
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
	...

0800f4f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f4f8:	b084      	sub	sp, #16
 800f4fa:	b580      	push	{r7, lr}
 800f4fc:	b086      	sub	sp, #24
 800f4fe:	af00      	add	r7, sp, #0
 800f500:	6078      	str	r0, [r7, #4]
 800f502:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f506:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f50a:	2300      	movs	r3, #0
 800f50c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f512:	2300      	movs	r3, #0
 800f514:	613b      	str	r3, [r7, #16]
 800f516:	e009      	b.n	800f52c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f518:	687a      	ldr	r2, [r7, #4]
 800f51a:	693b      	ldr	r3, [r7, #16]
 800f51c:	3340      	adds	r3, #64	; 0x40
 800f51e:	009b      	lsls	r3, r3, #2
 800f520:	4413      	add	r3, r2
 800f522:	2200      	movs	r2, #0
 800f524:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	3301      	adds	r3, #1
 800f52a:	613b      	str	r3, [r7, #16]
 800f52c:	693b      	ldr	r3, [r7, #16]
 800f52e:	2b0e      	cmp	r3, #14
 800f530:	d9f2      	bls.n	800f518 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f534:	2b00      	cmp	r3, #0
 800f536:	d11c      	bne.n	800f572 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f53e:	685b      	ldr	r3, [r3, #4]
 800f540:	68fa      	ldr	r2, [r7, #12]
 800f542:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f546:	f043 0302 	orr.w	r3, r3, #2
 800f54a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f550:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	601a      	str	r2, [r3, #0]
 800f570:	e005      	b.n	800f57e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f576:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f584:	461a      	mov	r2, r3
 800f586:	2300      	movs	r3, #0
 800f588:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f590:	4619      	mov	r1, r3
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f598:	461a      	mov	r2, r3
 800f59a:	680b      	ldr	r3, [r1, #0]
 800f59c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f59e:	2103      	movs	r1, #3
 800f5a0:	6878      	ldr	r0, [r7, #4]
 800f5a2:	f000 f93d 	bl	800f820 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f5a6:	2110      	movs	r1, #16
 800f5a8:	6878      	ldr	r0, [r7, #4]
 800f5aa:	f000 f8f1 	bl	800f790 <USB_FlushTxFifo>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d001      	beq.n	800f5b8 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800f5b4:	2301      	movs	r3, #1
 800f5b6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f5b8:	6878      	ldr	r0, [r7, #4]
 800f5ba:	f000 f90f 	bl	800f7dc <USB_FlushRxFifo>
 800f5be:	4603      	mov	r3, r0
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d001      	beq.n	800f5c8 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800f5c4:	2301      	movs	r3, #1
 800f5c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f5ce:	461a      	mov	r2, r3
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f5da:	461a      	mov	r2, r3
 800f5dc:	2300      	movs	r3, #0
 800f5de:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f5e6:	461a      	mov	r2, r3
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	613b      	str	r3, [r7, #16]
 800f5f0:	e043      	b.n	800f67a <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f5f2:	693b      	ldr	r3, [r7, #16]
 800f5f4:	015a      	lsls	r2, r3, #5
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	4413      	add	r3, r2
 800f5fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f604:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f608:	d118      	bne.n	800f63c <USB_DevInit+0x144>
    {
      if (i == 0U)
 800f60a:	693b      	ldr	r3, [r7, #16]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d10a      	bne.n	800f626 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f610:	693b      	ldr	r3, [r7, #16]
 800f612:	015a      	lsls	r2, r3, #5
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	4413      	add	r3, r2
 800f618:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f61c:	461a      	mov	r2, r3
 800f61e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f622:	6013      	str	r3, [r2, #0]
 800f624:	e013      	b.n	800f64e <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f626:	693b      	ldr	r3, [r7, #16]
 800f628:	015a      	lsls	r2, r3, #5
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	4413      	add	r3, r2
 800f62e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f632:	461a      	mov	r2, r3
 800f634:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f638:	6013      	str	r3, [r2, #0]
 800f63a:	e008      	b.n	800f64e <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f63c:	693b      	ldr	r3, [r7, #16]
 800f63e:	015a      	lsls	r2, r3, #5
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	4413      	add	r3, r2
 800f644:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f648:	461a      	mov	r2, r3
 800f64a:	2300      	movs	r3, #0
 800f64c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f64e:	693b      	ldr	r3, [r7, #16]
 800f650:	015a      	lsls	r2, r3, #5
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	4413      	add	r3, r2
 800f656:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f65a:	461a      	mov	r2, r3
 800f65c:	2300      	movs	r3, #0
 800f65e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	015a      	lsls	r2, r3, #5
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	4413      	add	r3, r2
 800f668:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f66c:	461a      	mov	r2, r3
 800f66e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f672:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f674:	693b      	ldr	r3, [r7, #16]
 800f676:	3301      	adds	r3, #1
 800f678:	613b      	str	r3, [r7, #16]
 800f67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f67c:	693a      	ldr	r2, [r7, #16]
 800f67e:	429a      	cmp	r2, r3
 800f680:	d3b7      	bcc.n	800f5f2 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f682:	2300      	movs	r3, #0
 800f684:	613b      	str	r3, [r7, #16]
 800f686:	e043      	b.n	800f710 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f688:	693b      	ldr	r3, [r7, #16]
 800f68a:	015a      	lsls	r2, r3, #5
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	4413      	add	r3, r2
 800f690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f69a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f69e:	d118      	bne.n	800f6d2 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800f6a0:	693b      	ldr	r3, [r7, #16]
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d10a      	bne.n	800f6bc <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f6a6:	693b      	ldr	r3, [r7, #16]
 800f6a8:	015a      	lsls	r2, r3, #5
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	4413      	add	r3, r2
 800f6ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6b2:	461a      	mov	r2, r3
 800f6b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f6b8:	6013      	str	r3, [r2, #0]
 800f6ba:	e013      	b.n	800f6e4 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f6bc:	693b      	ldr	r3, [r7, #16]
 800f6be:	015a      	lsls	r2, r3, #5
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	4413      	add	r3, r2
 800f6c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6c8:	461a      	mov	r2, r3
 800f6ca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f6ce:	6013      	str	r3, [r2, #0]
 800f6d0:	e008      	b.n	800f6e4 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f6d2:	693b      	ldr	r3, [r7, #16]
 800f6d4:	015a      	lsls	r2, r3, #5
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	4413      	add	r3, r2
 800f6da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6de:	461a      	mov	r2, r3
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f6e4:	693b      	ldr	r3, [r7, #16]
 800f6e6:	015a      	lsls	r2, r3, #5
 800f6e8:	68fb      	ldr	r3, [r7, #12]
 800f6ea:	4413      	add	r3, r2
 800f6ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f6f0:	461a      	mov	r2, r3
 800f6f2:	2300      	movs	r3, #0
 800f6f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f6f6:	693b      	ldr	r3, [r7, #16]
 800f6f8:	015a      	lsls	r2, r3, #5
 800f6fa:	68fb      	ldr	r3, [r7, #12]
 800f6fc:	4413      	add	r3, r2
 800f6fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f702:	461a      	mov	r2, r3
 800f704:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f708:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f70a:	693b      	ldr	r3, [r7, #16]
 800f70c:	3301      	adds	r3, #1
 800f70e:	613b      	str	r3, [r7, #16]
 800f710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f712:	693a      	ldr	r2, [r7, #16]
 800f714:	429a      	cmp	r2, r3
 800f716:	d3b7      	bcc.n	800f688 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f71e:	691b      	ldr	r3, [r3, #16]
 800f720:	68fa      	ldr	r2, [r7, #12]
 800f722:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f726:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f72a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	2200      	movs	r2, #0
 800f730:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800f738:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	699b      	ldr	r3, [r3, #24]
 800f73e:	f043 0210 	orr.w	r2, r3, #16
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	699a      	ldr	r2, [r3, #24]
 800f74a:	4b10      	ldr	r3, [pc, #64]	; (800f78c <USB_DevInit+0x294>)
 800f74c:	4313      	orrs	r3, r2
 800f74e:	687a      	ldr	r2, [r7, #4]
 800f750:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f754:	2b00      	cmp	r3, #0
 800f756:	d005      	beq.n	800f764 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	699b      	ldr	r3, [r3, #24]
 800f75c:	f043 0208 	orr.w	r2, r3, #8
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f764:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f766:	2b01      	cmp	r3, #1
 800f768:	d107      	bne.n	800f77a <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	699b      	ldr	r3, [r3, #24]
 800f76e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f772:	f043 0304 	orr.w	r3, r3, #4
 800f776:	687a      	ldr	r2, [r7, #4]
 800f778:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f77a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f77c:	4618      	mov	r0, r3
 800f77e:	3718      	adds	r7, #24
 800f780:	46bd      	mov	sp, r7
 800f782:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f786:	b004      	add	sp, #16
 800f788:	4770      	bx	lr
 800f78a:	bf00      	nop
 800f78c:	803c3800 	.word	0x803c3800

0800f790 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f790:	b480      	push	{r7}
 800f792:	b085      	sub	sp, #20
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800f79a:	2300      	movs	r3, #0
 800f79c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	019b      	lsls	r3, r3, #6
 800f7a2:	f043 0220 	orr.w	r2, r3, #32
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	3301      	adds	r3, #1
 800f7ae:	60fb      	str	r3, [r7, #12]
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	4a09      	ldr	r2, [pc, #36]	; (800f7d8 <USB_FlushTxFifo+0x48>)
 800f7b4:	4293      	cmp	r3, r2
 800f7b6:	d901      	bls.n	800f7bc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800f7b8:	2303      	movs	r3, #3
 800f7ba:	e006      	b.n	800f7ca <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	691b      	ldr	r3, [r3, #16]
 800f7c0:	f003 0320 	and.w	r3, r3, #32
 800f7c4:	2b20      	cmp	r3, #32
 800f7c6:	d0f0      	beq.n	800f7aa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800f7c8:	2300      	movs	r3, #0
}
 800f7ca:	4618      	mov	r0, r3
 800f7cc:	3714      	adds	r7, #20
 800f7ce:	46bd      	mov	sp, r7
 800f7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d4:	4770      	bx	lr
 800f7d6:	bf00      	nop
 800f7d8:	00030d40 	.word	0x00030d40

0800f7dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f7dc:	b480      	push	{r7}
 800f7de:	b085      	sub	sp, #20
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	2210      	movs	r2, #16
 800f7ec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f7ee:	68fb      	ldr	r3, [r7, #12]
 800f7f0:	3301      	adds	r3, #1
 800f7f2:	60fb      	str	r3, [r7, #12]
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	4a09      	ldr	r2, [pc, #36]	; (800f81c <USB_FlushRxFifo+0x40>)
 800f7f8:	4293      	cmp	r3, r2
 800f7fa:	d901      	bls.n	800f800 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800f7fc:	2303      	movs	r3, #3
 800f7fe:	e006      	b.n	800f80e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	691b      	ldr	r3, [r3, #16]
 800f804:	f003 0310 	and.w	r3, r3, #16
 800f808:	2b10      	cmp	r3, #16
 800f80a:	d0f0      	beq.n	800f7ee <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800f80c:	2300      	movs	r3, #0
}
 800f80e:	4618      	mov	r0, r3
 800f810:	3714      	adds	r7, #20
 800f812:	46bd      	mov	sp, r7
 800f814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f818:	4770      	bx	lr
 800f81a:	bf00      	nop
 800f81c:	00030d40 	.word	0x00030d40

0800f820 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f820:	b480      	push	{r7}
 800f822:	b085      	sub	sp, #20
 800f824:	af00      	add	r7, sp, #0
 800f826:	6078      	str	r0, [r7, #4]
 800f828:	460b      	mov	r3, r1
 800f82a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f836:	681a      	ldr	r2, [r3, #0]
 800f838:	78fb      	ldrb	r3, [r7, #3]
 800f83a:	68f9      	ldr	r1, [r7, #12]
 800f83c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f840:	4313      	orrs	r3, r2
 800f842:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f844:	2300      	movs	r3, #0
}
 800f846:	4618      	mov	r0, r3
 800f848:	3714      	adds	r7, #20
 800f84a:	46bd      	mov	sp, r7
 800f84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f850:	4770      	bx	lr

0800f852 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f852:	b480      	push	{r7}
 800f854:	b085      	sub	sp, #20
 800f856:	af00      	add	r7, sp, #0
 800f858:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	68fa      	ldr	r2, [r7, #12]
 800f868:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f86c:	f023 0303 	bic.w	r3, r3, #3
 800f870:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f878:	685b      	ldr	r3, [r3, #4]
 800f87a:	68fa      	ldr	r2, [r7, #12]
 800f87c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f880:	f043 0302 	orr.w	r3, r3, #2
 800f884:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f886:	2300      	movs	r3, #0
}
 800f888:	4618      	mov	r0, r3
 800f88a:	3714      	adds	r7, #20
 800f88c:	46bd      	mov	sp, r7
 800f88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f892:	4770      	bx	lr

0800f894 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f894:	b480      	push	{r7}
 800f896:	b085      	sub	sp, #20
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800f89c:	2300      	movs	r3, #0
 800f89e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	3301      	adds	r3, #1
 800f8a4:	60fb      	str	r3, [r7, #12]
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	4a13      	ldr	r2, [pc, #76]	; (800f8f8 <USB_CoreReset+0x64>)
 800f8aa:	4293      	cmp	r3, r2
 800f8ac:	d901      	bls.n	800f8b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f8ae:	2303      	movs	r3, #3
 800f8b0:	e01b      	b.n	800f8ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	691b      	ldr	r3, [r3, #16]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	daf2      	bge.n	800f8a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	691b      	ldr	r3, [r3, #16]
 800f8c2:	f043 0201 	orr.w	r2, r3, #1
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	60fb      	str	r3, [r7, #12]
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	4a09      	ldr	r2, [pc, #36]	; (800f8f8 <USB_CoreReset+0x64>)
 800f8d4:	4293      	cmp	r3, r2
 800f8d6:	d901      	bls.n	800f8dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f8d8:	2303      	movs	r3, #3
 800f8da:	e006      	b.n	800f8ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	691b      	ldr	r3, [r3, #16]
 800f8e0:	f003 0301 	and.w	r3, r3, #1
 800f8e4:	2b01      	cmp	r3, #1
 800f8e6:	d0f0      	beq.n	800f8ca <USB_CoreReset+0x36>

  return HAL_OK;
 800f8e8:	2300      	movs	r3, #0
}
 800f8ea:	4618      	mov	r0, r3
 800f8ec:	3714      	adds	r7, #20
 800f8ee:	46bd      	mov	sp, r7
 800f8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f4:	4770      	bx	lr
 800f8f6:	bf00      	nop
 800f8f8:	00030d40 	.word	0x00030d40

0800f8fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f8fc:	b480      	push	{r7}
 800f8fe:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800f900:	bf00      	nop
 800f902:	46bd      	mov	sp, r7
 800f904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f908:	4770      	bx	lr
	...

0800f90c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f90c:	b480      	push	{r7}
 800f90e:	b085      	sub	sp, #20
 800f910:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f912:	f3ef 8305 	mrs	r3, IPSR
 800f916:	60bb      	str	r3, [r7, #8]
  return(result);
 800f918:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d10f      	bne.n	800f93e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f91e:	f3ef 8310 	mrs	r3, PRIMASK
 800f922:	607b      	str	r3, [r7, #4]
  return(result);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d105      	bne.n	800f936 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f92a:	f3ef 8311 	mrs	r3, BASEPRI
 800f92e:	603b      	str	r3, [r7, #0]
  return(result);
 800f930:	683b      	ldr	r3, [r7, #0]
 800f932:	2b00      	cmp	r3, #0
 800f934:	d007      	beq.n	800f946 <osKernelInitialize+0x3a>
 800f936:	4b0e      	ldr	r3, [pc, #56]	; (800f970 <osKernelInitialize+0x64>)
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	2b02      	cmp	r3, #2
 800f93c:	d103      	bne.n	800f946 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800f93e:	f06f 0305 	mvn.w	r3, #5
 800f942:	60fb      	str	r3, [r7, #12]
 800f944:	e00c      	b.n	800f960 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f946:	4b0a      	ldr	r3, [pc, #40]	; (800f970 <osKernelInitialize+0x64>)
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d105      	bne.n	800f95a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f94e:	4b08      	ldr	r3, [pc, #32]	; (800f970 <osKernelInitialize+0x64>)
 800f950:	2201      	movs	r2, #1
 800f952:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f954:	2300      	movs	r3, #0
 800f956:	60fb      	str	r3, [r7, #12]
 800f958:	e002      	b.n	800f960 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800f95a:	f04f 33ff 	mov.w	r3, #4294967295
 800f95e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800f960:	68fb      	ldr	r3, [r7, #12]
}
 800f962:	4618      	mov	r0, r3
 800f964:	3714      	adds	r7, #20
 800f966:	46bd      	mov	sp, r7
 800f968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96c:	4770      	bx	lr
 800f96e:	bf00      	nop
 800f970:	200008c4 	.word	0x200008c4

0800f974 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800f974:	b580      	push	{r7, lr}
 800f976:	b084      	sub	sp, #16
 800f978:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f97a:	f3ef 8305 	mrs	r3, IPSR
 800f97e:	60bb      	str	r3, [r7, #8]
  return(result);
 800f980:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f982:	2b00      	cmp	r3, #0
 800f984:	d10f      	bne.n	800f9a6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f986:	f3ef 8310 	mrs	r3, PRIMASK
 800f98a:	607b      	str	r3, [r7, #4]
  return(result);
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d105      	bne.n	800f99e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f992:	f3ef 8311 	mrs	r3, BASEPRI
 800f996:	603b      	str	r3, [r7, #0]
  return(result);
 800f998:	683b      	ldr	r3, [r7, #0]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d007      	beq.n	800f9ae <osKernelStart+0x3a>
 800f99e:	4b0f      	ldr	r3, [pc, #60]	; (800f9dc <osKernelStart+0x68>)
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	2b02      	cmp	r3, #2
 800f9a4:	d103      	bne.n	800f9ae <osKernelStart+0x3a>
    stat = osErrorISR;
 800f9a6:	f06f 0305 	mvn.w	r3, #5
 800f9aa:	60fb      	str	r3, [r7, #12]
 800f9ac:	e010      	b.n	800f9d0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f9ae:	4b0b      	ldr	r3, [pc, #44]	; (800f9dc <osKernelStart+0x68>)
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	2b01      	cmp	r3, #1
 800f9b4:	d109      	bne.n	800f9ca <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f9b6:	f7ff ffa1 	bl	800f8fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f9ba:	4b08      	ldr	r3, [pc, #32]	; (800f9dc <osKernelStart+0x68>)
 800f9bc:	2202      	movs	r2, #2
 800f9be:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f9c0:	f001 fce6 	bl	8011390 <vTaskStartScheduler>
      stat = osOK;
 800f9c4:	2300      	movs	r3, #0
 800f9c6:	60fb      	str	r3, [r7, #12]
 800f9c8:	e002      	b.n	800f9d0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800f9ca:	f04f 33ff 	mov.w	r3, #4294967295
 800f9ce:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800f9d0:	68fb      	ldr	r3, [r7, #12]
}
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	3710      	adds	r7, #16
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	bd80      	pop	{r7, pc}
 800f9da:	bf00      	nop
 800f9dc:	200008c4 	.word	0x200008c4

0800f9e0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b090      	sub	sp, #64	; 0x40
 800f9e4:	af04      	add	r7, sp, #16
 800f9e6:	60f8      	str	r0, [r7, #12]
 800f9e8:	60b9      	str	r1, [r7, #8]
 800f9ea:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f9f0:	f3ef 8305 	mrs	r3, IPSR
 800f9f4:	61fb      	str	r3, [r7, #28]
  return(result);
 800f9f6:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	f040 808f 	bne.w	800fb1c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f9fe:	f3ef 8310 	mrs	r3, PRIMASK
 800fa02:	61bb      	str	r3, [r7, #24]
  return(result);
 800fa04:	69bb      	ldr	r3, [r7, #24]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d105      	bne.n	800fa16 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fa0a:	f3ef 8311 	mrs	r3, BASEPRI
 800fa0e:	617b      	str	r3, [r7, #20]
  return(result);
 800fa10:	697b      	ldr	r3, [r7, #20]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d003      	beq.n	800fa1e <osThreadNew+0x3e>
 800fa16:	4b44      	ldr	r3, [pc, #272]	; (800fb28 <osThreadNew+0x148>)
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	2b02      	cmp	r3, #2
 800fa1c:	d07e      	beq.n	800fb1c <osThreadNew+0x13c>
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	d07b      	beq.n	800fb1c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800fa24:	2340      	movs	r3, #64	; 0x40
 800fa26:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800fa28:	2318      	movs	r3, #24
 800fa2a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800fa30:	f04f 33ff 	mov.w	r3, #4294967295
 800fa34:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d045      	beq.n	800fac8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d002      	beq.n	800fa4a <osThreadNew+0x6a>
        name = attr->name;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	699b      	ldr	r3, [r3, #24]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d002      	beq.n	800fa58 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	699b      	ldr	r3, [r3, #24]
 800fa56:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fa58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d008      	beq.n	800fa70 <osThreadNew+0x90>
 800fa5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa60:	2b38      	cmp	r3, #56	; 0x38
 800fa62:	d805      	bhi.n	800fa70 <osThreadNew+0x90>
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	685b      	ldr	r3, [r3, #4]
 800fa68:	f003 0301 	and.w	r3, r3, #1
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d001      	beq.n	800fa74 <osThreadNew+0x94>
        return (NULL);
 800fa70:	2300      	movs	r3, #0
 800fa72:	e054      	b.n	800fb1e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	695b      	ldr	r3, [r3, #20]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d003      	beq.n	800fa84 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	695b      	ldr	r3, [r3, #20]
 800fa80:	089b      	lsrs	r3, r3, #2
 800fa82:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	689b      	ldr	r3, [r3, #8]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d00e      	beq.n	800faaa <osThreadNew+0xca>
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	68db      	ldr	r3, [r3, #12]
 800fa90:	2b5b      	cmp	r3, #91	; 0x5b
 800fa92:	d90a      	bls.n	800faaa <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d006      	beq.n	800faaa <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	695b      	ldr	r3, [r3, #20]
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d002      	beq.n	800faaa <osThreadNew+0xca>
        mem = 1;
 800faa4:	2301      	movs	r3, #1
 800faa6:	623b      	str	r3, [r7, #32]
 800faa8:	e010      	b.n	800facc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	689b      	ldr	r3, [r3, #8]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d10c      	bne.n	800facc <osThreadNew+0xec>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	68db      	ldr	r3, [r3, #12]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d108      	bne.n	800facc <osThreadNew+0xec>
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	691b      	ldr	r3, [r3, #16]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d104      	bne.n	800facc <osThreadNew+0xec>
          mem = 0;
 800fac2:	2300      	movs	r3, #0
 800fac4:	623b      	str	r3, [r7, #32]
 800fac6:	e001      	b.n	800facc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800fac8:	2300      	movs	r3, #0
 800faca:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800facc:	6a3b      	ldr	r3, [r7, #32]
 800face:	2b01      	cmp	r3, #1
 800fad0:	d110      	bne.n	800faf4 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800fad6:	687a      	ldr	r2, [r7, #4]
 800fad8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fada:	9202      	str	r2, [sp, #8]
 800fadc:	9301      	str	r3, [sp, #4]
 800fade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fae0:	9300      	str	r3, [sp, #0]
 800fae2:	68bb      	ldr	r3, [r7, #8]
 800fae4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fae6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fae8:	68f8      	ldr	r0, [r7, #12]
 800faea:	f001 fa7f 	bl	8010fec <xTaskCreateStatic>
 800faee:	4603      	mov	r3, r0
 800faf0:	613b      	str	r3, [r7, #16]
 800faf2:	e013      	b.n	800fb1c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800faf4:	6a3b      	ldr	r3, [r7, #32]
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d110      	bne.n	800fb1c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800fafa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fafc:	b29a      	uxth	r2, r3
 800fafe:	f107 0310 	add.w	r3, r7, #16
 800fb02:	9301      	str	r3, [sp, #4]
 800fb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb06:	9300      	str	r3, [sp, #0]
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800fb0c:	68f8      	ldr	r0, [r7, #12]
 800fb0e:	f001 fac7 	bl	80110a0 <xTaskCreate>
 800fb12:	4603      	mov	r3, r0
 800fb14:	2b01      	cmp	r3, #1
 800fb16:	d001      	beq.n	800fb1c <osThreadNew+0x13c>
          hTask = NULL;
 800fb18:	2300      	movs	r3, #0
 800fb1a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fb1c:	693b      	ldr	r3, [r7, #16]
}
 800fb1e:	4618      	mov	r0, r3
 800fb20:	3730      	adds	r7, #48	; 0x30
 800fb22:	46bd      	mov	sp, r7
 800fb24:	bd80      	pop	{r7, pc}
 800fb26:	bf00      	nop
 800fb28:	200008c4 	.word	0x200008c4

0800fb2c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800fb2c:	b580      	push	{r7, lr}
 800fb2e:	b086      	sub	sp, #24
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb34:	f3ef 8305 	mrs	r3, IPSR
 800fb38:	613b      	str	r3, [r7, #16]
  return(result);
 800fb3a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d10f      	bne.n	800fb60 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fb40:	f3ef 8310 	mrs	r3, PRIMASK
 800fb44:	60fb      	str	r3, [r7, #12]
  return(result);
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d105      	bne.n	800fb58 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fb4c:	f3ef 8311 	mrs	r3, BASEPRI
 800fb50:	60bb      	str	r3, [r7, #8]
  return(result);
 800fb52:	68bb      	ldr	r3, [r7, #8]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d007      	beq.n	800fb68 <osDelay+0x3c>
 800fb58:	4b0a      	ldr	r3, [pc, #40]	; (800fb84 <osDelay+0x58>)
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	2b02      	cmp	r3, #2
 800fb5e:	d103      	bne.n	800fb68 <osDelay+0x3c>
    stat = osErrorISR;
 800fb60:	f06f 0305 	mvn.w	r3, #5
 800fb64:	617b      	str	r3, [r7, #20]
 800fb66:	e007      	b.n	800fb78 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800fb68:	2300      	movs	r3, #0
 800fb6a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d002      	beq.n	800fb78 <osDelay+0x4c>
      vTaskDelay(ticks);
 800fb72:	6878      	ldr	r0, [r7, #4]
 800fb74:	f001 fbd8 	bl	8011328 <vTaskDelay>
    }
  }

  return (stat);
 800fb78:	697b      	ldr	r3, [r7, #20]
}
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	3718      	adds	r7, #24
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	bd80      	pop	{r7, pc}
 800fb82:	bf00      	nop
 800fb84:	200008c4 	.word	0x200008c4

0800fb88 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b08c      	sub	sp, #48	; 0x30
 800fb8c:	af02      	add	r7, sp, #8
 800fb8e:	60f8      	str	r0, [r7, #12]
 800fb90:	60b9      	str	r1, [r7, #8]
 800fb92:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800fb94:	2300      	movs	r3, #0
 800fb96:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb98:	f3ef 8305 	mrs	r3, IPSR
 800fb9c:	61bb      	str	r3, [r7, #24]
  return(result);
 800fb9e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	f040 8087 	bne.w	800fcb4 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fba6:	f3ef 8310 	mrs	r3, PRIMASK
 800fbaa:	617b      	str	r3, [r7, #20]
  return(result);
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d105      	bne.n	800fbbe <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fbb2:	f3ef 8311 	mrs	r3, BASEPRI
 800fbb6:	613b      	str	r3, [r7, #16]
  return(result);
 800fbb8:	693b      	ldr	r3, [r7, #16]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d003      	beq.n	800fbc6 <osSemaphoreNew+0x3e>
 800fbbe:	4b40      	ldr	r3, [pc, #256]	; (800fcc0 <osSemaphoreNew+0x138>)
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	2b02      	cmp	r3, #2
 800fbc4:	d076      	beq.n	800fcb4 <osSemaphoreNew+0x12c>
 800fbc6:	68fb      	ldr	r3, [r7, #12]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d073      	beq.n	800fcb4 <osSemaphoreNew+0x12c>
 800fbcc:	68ba      	ldr	r2, [r7, #8]
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	429a      	cmp	r2, r3
 800fbd2:	d86f      	bhi.n	800fcb4 <osSemaphoreNew+0x12c>
    mem = -1;
 800fbd4:	f04f 33ff 	mov.w	r3, #4294967295
 800fbd8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d015      	beq.n	800fc0c <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	689b      	ldr	r3, [r3, #8]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d006      	beq.n	800fbf6 <osSemaphoreNew+0x6e>
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	68db      	ldr	r3, [r3, #12]
 800fbec:	2b4f      	cmp	r3, #79	; 0x4f
 800fbee:	d902      	bls.n	800fbf6 <osSemaphoreNew+0x6e>
        mem = 1;
 800fbf0:	2301      	movs	r3, #1
 800fbf2:	623b      	str	r3, [r7, #32]
 800fbf4:	e00c      	b.n	800fc10 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	689b      	ldr	r3, [r3, #8]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d108      	bne.n	800fc10 <osSemaphoreNew+0x88>
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	68db      	ldr	r3, [r3, #12]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d104      	bne.n	800fc10 <osSemaphoreNew+0x88>
          mem = 0;
 800fc06:	2300      	movs	r3, #0
 800fc08:	623b      	str	r3, [r7, #32]
 800fc0a:	e001      	b.n	800fc10 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800fc10:	6a3b      	ldr	r3, [r7, #32]
 800fc12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc16:	d04d      	beq.n	800fcb4 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	2b01      	cmp	r3, #1
 800fc1c:	d129      	bne.n	800fc72 <osSemaphoreNew+0xea>
        if (mem == 1) {
 800fc1e:	6a3b      	ldr	r3, [r7, #32]
 800fc20:	2b01      	cmp	r3, #1
 800fc22:	d10b      	bne.n	800fc3c <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	689a      	ldr	r2, [r3, #8]
 800fc28:	2303      	movs	r3, #3
 800fc2a:	9300      	str	r3, [sp, #0]
 800fc2c:	4613      	mov	r3, r2
 800fc2e:	2200      	movs	r2, #0
 800fc30:	2100      	movs	r1, #0
 800fc32:	2001      	movs	r0, #1
 800fc34:	f000 fa54 	bl	80100e0 <xQueueGenericCreateStatic>
 800fc38:	6278      	str	r0, [r7, #36]	; 0x24
 800fc3a:	e005      	b.n	800fc48 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800fc3c:	2203      	movs	r2, #3
 800fc3e:	2100      	movs	r1, #0
 800fc40:	2001      	movs	r0, #1
 800fc42:	f000 fac0 	bl	80101c6 <xQueueGenericCreate>
 800fc46:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800fc48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d022      	beq.n	800fc94 <osSemaphoreNew+0x10c>
 800fc4e:	68bb      	ldr	r3, [r7, #8]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d01f      	beq.n	800fc94 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800fc54:	2300      	movs	r3, #0
 800fc56:	2200      	movs	r2, #0
 800fc58:	2100      	movs	r1, #0
 800fc5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fc5c:	f000 fb7c 	bl	8010358 <xQueueGenericSend>
 800fc60:	4603      	mov	r3, r0
 800fc62:	2b01      	cmp	r3, #1
 800fc64:	d016      	beq.n	800fc94 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 800fc66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fc68:	f000 ffef 	bl	8010c4a <vQueueDelete>
            hSemaphore = NULL;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	627b      	str	r3, [r7, #36]	; 0x24
 800fc70:	e010      	b.n	800fc94 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 800fc72:	6a3b      	ldr	r3, [r7, #32]
 800fc74:	2b01      	cmp	r3, #1
 800fc76:	d108      	bne.n	800fc8a <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	689b      	ldr	r3, [r3, #8]
 800fc7c:	461a      	mov	r2, r3
 800fc7e:	68b9      	ldr	r1, [r7, #8]
 800fc80:	68f8      	ldr	r0, [r7, #12]
 800fc82:	f000 fb02 	bl	801028a <xQueueCreateCountingSemaphoreStatic>
 800fc86:	6278      	str	r0, [r7, #36]	; 0x24
 800fc88:	e004      	b.n	800fc94 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800fc8a:	68b9      	ldr	r1, [r7, #8]
 800fc8c:	68f8      	ldr	r0, [r7, #12]
 800fc8e:	f000 fb31 	bl	80102f4 <xQueueCreateCountingSemaphore>
 800fc92:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800fc94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d00c      	beq.n	800fcb4 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d003      	beq.n	800fca8 <osSemaphoreNew+0x120>
          name = attr->name;
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	61fb      	str	r3, [r7, #28]
 800fca6:	e001      	b.n	800fcac <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 800fca8:	2300      	movs	r3, #0
 800fcaa:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800fcac:	69f9      	ldr	r1, [r7, #28]
 800fcae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fcb0:	f001 f916 	bl	8010ee0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800fcb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fcb6:	4618      	mov	r0, r3
 800fcb8:	3728      	adds	r7, #40	; 0x28
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	bd80      	pop	{r7, pc}
 800fcbe:	bf00      	nop
 800fcc0:	200008c4 	.word	0x200008c4

0800fcc4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b088      	sub	sp, #32
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
 800fccc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800fcd6:	69bb      	ldr	r3, [r7, #24]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d103      	bne.n	800fce4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800fcdc:	f06f 0303 	mvn.w	r3, #3
 800fce0:	61fb      	str	r3, [r7, #28]
 800fce2:	e04b      	b.n	800fd7c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fce4:	f3ef 8305 	mrs	r3, IPSR
 800fce8:	617b      	str	r3, [r7, #20]
  return(result);
 800fcea:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d10f      	bne.n	800fd10 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fcf0:	f3ef 8310 	mrs	r3, PRIMASK
 800fcf4:	613b      	str	r3, [r7, #16]
  return(result);
 800fcf6:	693b      	ldr	r3, [r7, #16]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d105      	bne.n	800fd08 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fcfc:	f3ef 8311 	mrs	r3, BASEPRI
 800fd00:	60fb      	str	r3, [r7, #12]
  return(result);
 800fd02:	68fb      	ldr	r3, [r7, #12]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d026      	beq.n	800fd56 <osSemaphoreAcquire+0x92>
 800fd08:	4b1f      	ldr	r3, [pc, #124]	; (800fd88 <osSemaphoreAcquire+0xc4>)
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	2b02      	cmp	r3, #2
 800fd0e:	d122      	bne.n	800fd56 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800fd10:	683b      	ldr	r3, [r7, #0]
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d003      	beq.n	800fd1e <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800fd16:	f06f 0303 	mvn.w	r3, #3
 800fd1a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800fd1c:	e02d      	b.n	800fd7a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800fd1e:	2300      	movs	r3, #0
 800fd20:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800fd22:	f107 0308 	add.w	r3, r7, #8
 800fd26:	461a      	mov	r2, r3
 800fd28:	2100      	movs	r1, #0
 800fd2a:	69b8      	ldr	r0, [r7, #24]
 800fd2c:	f000 ff10 	bl	8010b50 <xQueueReceiveFromISR>
 800fd30:	4603      	mov	r3, r0
 800fd32:	2b01      	cmp	r3, #1
 800fd34:	d003      	beq.n	800fd3e <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800fd36:	f06f 0302 	mvn.w	r3, #2
 800fd3a:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800fd3c:	e01d      	b.n	800fd7a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d01a      	beq.n	800fd7a <osSemaphoreAcquire+0xb6>
 800fd44:	4b11      	ldr	r3, [pc, #68]	; (800fd8c <osSemaphoreAcquire+0xc8>)
 800fd46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fd4a:	601a      	str	r2, [r3, #0]
 800fd4c:	f3bf 8f4f 	dsb	sy
 800fd50:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800fd54:	e011      	b.n	800fd7a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800fd56:	6839      	ldr	r1, [r7, #0]
 800fd58:	69b8      	ldr	r0, [r7, #24]
 800fd5a:	f000 fdf1 	bl	8010940 <xQueueSemaphoreTake>
 800fd5e:	4603      	mov	r3, r0
 800fd60:	2b01      	cmp	r3, #1
 800fd62:	d00b      	beq.n	800fd7c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d003      	beq.n	800fd72 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800fd6a:	f06f 0301 	mvn.w	r3, #1
 800fd6e:	61fb      	str	r3, [r7, #28]
 800fd70:	e004      	b.n	800fd7c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800fd72:	f06f 0302 	mvn.w	r3, #2
 800fd76:	61fb      	str	r3, [r7, #28]
 800fd78:	e000      	b.n	800fd7c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800fd7a:	bf00      	nop
      }
    }
  }

  return (stat);
 800fd7c:	69fb      	ldr	r3, [r7, #28]
}
 800fd7e:	4618      	mov	r0, r3
 800fd80:	3720      	adds	r7, #32
 800fd82:	46bd      	mov	sp, r7
 800fd84:	bd80      	pop	{r7, pc}
 800fd86:	bf00      	nop
 800fd88:	200008c4 	.word	0x200008c4
 800fd8c:	e000ed04 	.word	0xe000ed04

0800fd90 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b088      	sub	sp, #32
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800fd9c:	2300      	movs	r3, #0
 800fd9e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800fda0:	69bb      	ldr	r3, [r7, #24]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d103      	bne.n	800fdae <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800fda6:	f06f 0303 	mvn.w	r3, #3
 800fdaa:	61fb      	str	r3, [r7, #28]
 800fdac:	e03e      	b.n	800fe2c <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdae:	f3ef 8305 	mrs	r3, IPSR
 800fdb2:	617b      	str	r3, [r7, #20]
  return(result);
 800fdb4:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d10f      	bne.n	800fdda <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fdba:	f3ef 8310 	mrs	r3, PRIMASK
 800fdbe:	613b      	str	r3, [r7, #16]
  return(result);
 800fdc0:	693b      	ldr	r3, [r7, #16]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d105      	bne.n	800fdd2 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800fdc6:	f3ef 8311 	mrs	r3, BASEPRI
 800fdca:	60fb      	str	r3, [r7, #12]
  return(result);
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d01e      	beq.n	800fe10 <osSemaphoreRelease+0x80>
 800fdd2:	4b19      	ldr	r3, [pc, #100]	; (800fe38 <osSemaphoreRelease+0xa8>)
 800fdd4:	681b      	ldr	r3, [r3, #0]
 800fdd6:	2b02      	cmp	r3, #2
 800fdd8:	d11a      	bne.n	800fe10 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800fdda:	2300      	movs	r3, #0
 800fddc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800fdde:	f107 0308 	add.w	r3, r7, #8
 800fde2:	4619      	mov	r1, r3
 800fde4:	69b8      	ldr	r0, [r7, #24]
 800fde6:	f000 fc45 	bl	8010674 <xQueueGiveFromISR>
 800fdea:	4603      	mov	r3, r0
 800fdec:	2b01      	cmp	r3, #1
 800fdee:	d003      	beq.n	800fdf8 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800fdf0:	f06f 0302 	mvn.w	r3, #2
 800fdf4:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800fdf6:	e018      	b.n	800fe2a <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800fdf8:	68bb      	ldr	r3, [r7, #8]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d015      	beq.n	800fe2a <osSemaphoreRelease+0x9a>
 800fdfe:	4b0f      	ldr	r3, [pc, #60]	; (800fe3c <osSemaphoreRelease+0xac>)
 800fe00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fe04:	601a      	str	r2, [r3, #0]
 800fe06:	f3bf 8f4f 	dsb	sy
 800fe0a:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800fe0e:	e00c      	b.n	800fe2a <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800fe10:	2300      	movs	r3, #0
 800fe12:	2200      	movs	r2, #0
 800fe14:	2100      	movs	r1, #0
 800fe16:	69b8      	ldr	r0, [r7, #24]
 800fe18:	f000 fa9e 	bl	8010358 <xQueueGenericSend>
 800fe1c:	4603      	mov	r3, r0
 800fe1e:	2b01      	cmp	r3, #1
 800fe20:	d004      	beq.n	800fe2c <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800fe22:	f06f 0302 	mvn.w	r3, #2
 800fe26:	61fb      	str	r3, [r7, #28]
 800fe28:	e000      	b.n	800fe2c <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800fe2a:	bf00      	nop
    }
  }

  return (stat);
 800fe2c:	69fb      	ldr	r3, [r7, #28]
}
 800fe2e:	4618      	mov	r0, r3
 800fe30:	3720      	adds	r7, #32
 800fe32:	46bd      	mov	sp, r7
 800fe34:	bd80      	pop	{r7, pc}
 800fe36:	bf00      	nop
 800fe38:	200008c4 	.word	0x200008c4
 800fe3c:	e000ed04 	.word	0xe000ed04

0800fe40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800fe40:	b480      	push	{r7}
 800fe42:	b085      	sub	sp, #20
 800fe44:	af00      	add	r7, sp, #0
 800fe46:	60f8      	str	r0, [r7, #12]
 800fe48:	60b9      	str	r1, [r7, #8]
 800fe4a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	4a07      	ldr	r2, [pc, #28]	; (800fe6c <vApplicationGetIdleTaskMemory+0x2c>)
 800fe50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800fe52:	68bb      	ldr	r3, [r7, #8]
 800fe54:	4a06      	ldr	r2, [pc, #24]	; (800fe70 <vApplicationGetIdleTaskMemory+0x30>)
 800fe56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	2240      	movs	r2, #64	; 0x40
 800fe5c:	601a      	str	r2, [r3, #0]
}
 800fe5e:	bf00      	nop
 800fe60:	3714      	adds	r7, #20
 800fe62:	46bd      	mov	sp, r7
 800fe64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe68:	4770      	bx	lr
 800fe6a:	bf00      	nop
 800fe6c:	200008c8 	.word	0x200008c8
 800fe70:	20000924 	.word	0x20000924

0800fe74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800fe74:	b480      	push	{r7}
 800fe76:	b085      	sub	sp, #20
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	60f8      	str	r0, [r7, #12]
 800fe7c:	60b9      	str	r1, [r7, #8]
 800fe7e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	4a07      	ldr	r2, [pc, #28]	; (800fea0 <vApplicationGetTimerTaskMemory+0x2c>)
 800fe84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	4a06      	ldr	r2, [pc, #24]	; (800fea4 <vApplicationGetTimerTaskMemory+0x30>)
 800fe8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fe92:	601a      	str	r2, [r3, #0]
}
 800fe94:	bf00      	nop
 800fe96:	3714      	adds	r7, #20
 800fe98:	46bd      	mov	sp, r7
 800fe9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe9e:	4770      	bx	lr
 800fea0:	20000a24 	.word	0x20000a24
 800fea4:	20000a80 	.word	0x20000a80

0800fea8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fea8:	b480      	push	{r7}
 800feaa:	b083      	sub	sp, #12
 800feac:	af00      	add	r7, sp, #0
 800feae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	f103 0208 	add.w	r2, r3, #8
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	f04f 32ff 	mov.w	r2, #4294967295
 800fec0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	f103 0208 	add.w	r2, r3, #8
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	f103 0208 	add.w	r2, r3, #8
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	2200      	movs	r2, #0
 800feda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fedc:	bf00      	nop
 800fede:	370c      	adds	r7, #12
 800fee0:	46bd      	mov	sp, r7
 800fee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee6:	4770      	bx	lr

0800fee8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fee8:	b480      	push	{r7}
 800feea:	b083      	sub	sp, #12
 800feec:	af00      	add	r7, sp, #0
 800feee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	2200      	movs	r2, #0
 800fef4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fef6:	bf00      	nop
 800fef8:	370c      	adds	r7, #12
 800fefa:	46bd      	mov	sp, r7
 800fefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff00:	4770      	bx	lr

0800ff02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ff02:	b480      	push	{r7}
 800ff04:	b085      	sub	sp, #20
 800ff06:	af00      	add	r7, sp, #0
 800ff08:	6078      	str	r0, [r7, #4]
 800ff0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	685b      	ldr	r3, [r3, #4]
 800ff10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ff12:	683b      	ldr	r3, [r7, #0]
 800ff14:	68fa      	ldr	r2, [r7, #12]
 800ff16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	689a      	ldr	r2, [r3, #8]
 800ff1c:	683b      	ldr	r3, [r7, #0]
 800ff1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	689b      	ldr	r3, [r3, #8]
 800ff24:	683a      	ldr	r2, [r7, #0]
 800ff26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	683a      	ldr	r2, [r7, #0]
 800ff2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ff2e:	683b      	ldr	r3, [r7, #0]
 800ff30:	687a      	ldr	r2, [r7, #4]
 800ff32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	1c5a      	adds	r2, r3, #1
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	601a      	str	r2, [r3, #0]
}
 800ff3e:	bf00      	nop
 800ff40:	3714      	adds	r7, #20
 800ff42:	46bd      	mov	sp, r7
 800ff44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff48:	4770      	bx	lr

0800ff4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ff4a:	b480      	push	{r7}
 800ff4c:	b085      	sub	sp, #20
 800ff4e:	af00      	add	r7, sp, #0
 800ff50:	6078      	str	r0, [r7, #4]
 800ff52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff60:	d103      	bne.n	800ff6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	691b      	ldr	r3, [r3, #16]
 800ff66:	60fb      	str	r3, [r7, #12]
 800ff68:	e00c      	b.n	800ff84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	3308      	adds	r3, #8
 800ff6e:	60fb      	str	r3, [r7, #12]
 800ff70:	e002      	b.n	800ff78 <vListInsert+0x2e>
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	685b      	ldr	r3, [r3, #4]
 800ff76:	60fb      	str	r3, [r7, #12]
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	685b      	ldr	r3, [r3, #4]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	68ba      	ldr	r2, [r7, #8]
 800ff80:	429a      	cmp	r2, r3
 800ff82:	d2f6      	bcs.n	800ff72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	685a      	ldr	r2, [r3, #4]
 800ff88:	683b      	ldr	r3, [r7, #0]
 800ff8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	685b      	ldr	r3, [r3, #4]
 800ff90:	683a      	ldr	r2, [r7, #0]
 800ff92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ff94:	683b      	ldr	r3, [r7, #0]
 800ff96:	68fa      	ldr	r2, [r7, #12]
 800ff98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	683a      	ldr	r2, [r7, #0]
 800ff9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ffa0:	683b      	ldr	r3, [r7, #0]
 800ffa2:	687a      	ldr	r2, [r7, #4]
 800ffa4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	1c5a      	adds	r2, r3, #1
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	601a      	str	r2, [r3, #0]
}
 800ffb0:	bf00      	nop
 800ffb2:	3714      	adds	r7, #20
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffba:	4770      	bx	lr

0800ffbc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ffbc:	b480      	push	{r7}
 800ffbe:	b085      	sub	sp, #20
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	691b      	ldr	r3, [r3, #16]
 800ffc8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	685b      	ldr	r3, [r3, #4]
 800ffce:	687a      	ldr	r2, [r7, #4]
 800ffd0:	6892      	ldr	r2, [r2, #8]
 800ffd2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	689b      	ldr	r3, [r3, #8]
 800ffd8:	687a      	ldr	r2, [r7, #4]
 800ffda:	6852      	ldr	r2, [r2, #4]
 800ffdc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	685b      	ldr	r3, [r3, #4]
 800ffe2:	687a      	ldr	r2, [r7, #4]
 800ffe4:	429a      	cmp	r2, r3
 800ffe6:	d103      	bne.n	800fff0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	689a      	ldr	r2, [r3, #8]
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	2200      	movs	r2, #0
 800fff4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	1e5a      	subs	r2, r3, #1
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	681b      	ldr	r3, [r3, #0]
}
 8010004:	4618      	mov	r0, r3
 8010006:	3714      	adds	r7, #20
 8010008:	46bd      	mov	sp, r7
 801000a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000e:	4770      	bx	lr

08010010 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010010:	b580      	push	{r7, lr}
 8010012:	b084      	sub	sp, #16
 8010014:	af00      	add	r7, sp, #0
 8010016:	6078      	str	r0, [r7, #4]
 8010018:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d109      	bne.n	8010038 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010028:	f383 8811 	msr	BASEPRI, r3
 801002c:	f3bf 8f6f 	isb	sy
 8010030:	f3bf 8f4f 	dsb	sy
 8010034:	60bb      	str	r3, [r7, #8]
 8010036:	e7fe      	b.n	8010036 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8010038:	f002 fc28 	bl	801288c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	681a      	ldr	r2, [r3, #0]
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010044:	68f9      	ldr	r1, [r7, #12]
 8010046:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010048:	fb01 f303 	mul.w	r3, r1, r3
 801004c:	441a      	add	r2, r3
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	2200      	movs	r2, #0
 8010056:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	681a      	ldr	r2, [r3, #0]
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	681a      	ldr	r2, [r3, #0]
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010068:	3b01      	subs	r3, #1
 801006a:	68f9      	ldr	r1, [r7, #12]
 801006c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801006e:	fb01 f303 	mul.w	r3, r1, r3
 8010072:	441a      	add	r2, r3
 8010074:	68fb      	ldr	r3, [r7, #12]
 8010076:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	22ff      	movs	r2, #255	; 0xff
 801007c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	22ff      	movs	r2, #255	; 0xff
 8010084:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d114      	bne.n	80100b8 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	691b      	ldr	r3, [r3, #16]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d01a      	beq.n	80100cc <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	3310      	adds	r3, #16
 801009a:	4618      	mov	r0, r3
 801009c:	f001 fbf8 	bl	8011890 <xTaskRemoveFromEventList>
 80100a0:	4603      	mov	r3, r0
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d012      	beq.n	80100cc <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80100a6:	4b0d      	ldr	r3, [pc, #52]	; (80100dc <xQueueGenericReset+0xcc>)
 80100a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100ac:	601a      	str	r2, [r3, #0]
 80100ae:	f3bf 8f4f 	dsb	sy
 80100b2:	f3bf 8f6f 	isb	sy
 80100b6:	e009      	b.n	80100cc <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	3310      	adds	r3, #16
 80100bc:	4618      	mov	r0, r3
 80100be:	f7ff fef3 	bl	800fea8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	3324      	adds	r3, #36	; 0x24
 80100c6:	4618      	mov	r0, r3
 80100c8:	f7ff feee 	bl	800fea8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80100cc:	f002 fc0c 	bl	80128e8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80100d0:	2301      	movs	r3, #1
}
 80100d2:	4618      	mov	r0, r3
 80100d4:	3710      	adds	r7, #16
 80100d6:	46bd      	mov	sp, r7
 80100d8:	bd80      	pop	{r7, pc}
 80100da:	bf00      	nop
 80100dc:	e000ed04 	.word	0xe000ed04

080100e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b08e      	sub	sp, #56	; 0x38
 80100e4:	af02      	add	r7, sp, #8
 80100e6:	60f8      	str	r0, [r7, #12]
 80100e8:	60b9      	str	r1, [r7, #8]
 80100ea:	607a      	str	r2, [r7, #4]
 80100ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d109      	bne.n	8010108 <xQueueGenericCreateStatic+0x28>
 80100f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100f8:	f383 8811 	msr	BASEPRI, r3
 80100fc:	f3bf 8f6f 	isb	sy
 8010100:	f3bf 8f4f 	dsb	sy
 8010104:	62bb      	str	r3, [r7, #40]	; 0x28
 8010106:	e7fe      	b.n	8010106 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010108:	683b      	ldr	r3, [r7, #0]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d109      	bne.n	8010122 <xQueueGenericCreateStatic+0x42>
 801010e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010112:	f383 8811 	msr	BASEPRI, r3
 8010116:	f3bf 8f6f 	isb	sy
 801011a:	f3bf 8f4f 	dsb	sy
 801011e:	627b      	str	r3, [r7, #36]	; 0x24
 8010120:	e7fe      	b.n	8010120 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	2b00      	cmp	r3, #0
 8010126:	d002      	beq.n	801012e <xQueueGenericCreateStatic+0x4e>
 8010128:	68bb      	ldr	r3, [r7, #8]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d001      	beq.n	8010132 <xQueueGenericCreateStatic+0x52>
 801012e:	2301      	movs	r3, #1
 8010130:	e000      	b.n	8010134 <xQueueGenericCreateStatic+0x54>
 8010132:	2300      	movs	r3, #0
 8010134:	2b00      	cmp	r3, #0
 8010136:	d109      	bne.n	801014c <xQueueGenericCreateStatic+0x6c>
 8010138:	f04f 0350 	mov.w	r3, #80	; 0x50
 801013c:	f383 8811 	msr	BASEPRI, r3
 8010140:	f3bf 8f6f 	isb	sy
 8010144:	f3bf 8f4f 	dsb	sy
 8010148:	623b      	str	r3, [r7, #32]
 801014a:	e7fe      	b.n	801014a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d102      	bne.n	8010158 <xQueueGenericCreateStatic+0x78>
 8010152:	68bb      	ldr	r3, [r7, #8]
 8010154:	2b00      	cmp	r3, #0
 8010156:	d101      	bne.n	801015c <xQueueGenericCreateStatic+0x7c>
 8010158:	2301      	movs	r3, #1
 801015a:	e000      	b.n	801015e <xQueueGenericCreateStatic+0x7e>
 801015c:	2300      	movs	r3, #0
 801015e:	2b00      	cmp	r3, #0
 8010160:	d109      	bne.n	8010176 <xQueueGenericCreateStatic+0x96>
 8010162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010166:	f383 8811 	msr	BASEPRI, r3
 801016a:	f3bf 8f6f 	isb	sy
 801016e:	f3bf 8f4f 	dsb	sy
 8010172:	61fb      	str	r3, [r7, #28]
 8010174:	e7fe      	b.n	8010174 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010176:	2350      	movs	r3, #80	; 0x50
 8010178:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801017a:	697b      	ldr	r3, [r7, #20]
 801017c:	2b50      	cmp	r3, #80	; 0x50
 801017e:	d009      	beq.n	8010194 <xQueueGenericCreateStatic+0xb4>
 8010180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010184:	f383 8811 	msr	BASEPRI, r3
 8010188:	f3bf 8f6f 	isb	sy
 801018c:	f3bf 8f4f 	dsb	sy
 8010190:	61bb      	str	r3, [r7, #24]
 8010192:	e7fe      	b.n	8010192 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010194:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010196:	683b      	ldr	r3, [r7, #0]
 8010198:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801019a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801019c:	2b00      	cmp	r3, #0
 801019e:	d00d      	beq.n	80101bc <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80101a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101a2:	2201      	movs	r2, #1
 80101a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80101a8:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80101ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101ae:	9300      	str	r3, [sp, #0]
 80101b0:	4613      	mov	r3, r2
 80101b2:	687a      	ldr	r2, [r7, #4]
 80101b4:	68b9      	ldr	r1, [r7, #8]
 80101b6:	68f8      	ldr	r0, [r7, #12]
 80101b8:	f000 f844 	bl	8010244 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80101bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80101be:	4618      	mov	r0, r3
 80101c0:	3730      	adds	r7, #48	; 0x30
 80101c2:	46bd      	mov	sp, r7
 80101c4:	bd80      	pop	{r7, pc}

080101c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80101c6:	b580      	push	{r7, lr}
 80101c8:	b08a      	sub	sp, #40	; 0x28
 80101ca:	af02      	add	r7, sp, #8
 80101cc:	60f8      	str	r0, [r7, #12]
 80101ce:	60b9      	str	r1, [r7, #8]
 80101d0:	4613      	mov	r3, r2
 80101d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80101d4:	68fb      	ldr	r3, [r7, #12]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d109      	bne.n	80101ee <xQueueGenericCreate+0x28>
 80101da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101de:	f383 8811 	msr	BASEPRI, r3
 80101e2:	f3bf 8f6f 	isb	sy
 80101e6:	f3bf 8f4f 	dsb	sy
 80101ea:	613b      	str	r3, [r7, #16]
 80101ec:	e7fe      	b.n	80101ec <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80101ee:	68bb      	ldr	r3, [r7, #8]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d102      	bne.n	80101fa <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80101f4:	2300      	movs	r3, #0
 80101f6:	61fb      	str	r3, [r7, #28]
 80101f8:	e004      	b.n	8010204 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	68ba      	ldr	r2, [r7, #8]
 80101fe:	fb02 f303 	mul.w	r3, r2, r3
 8010202:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010204:	69fb      	ldr	r3, [r7, #28]
 8010206:	3350      	adds	r3, #80	; 0x50
 8010208:	4618      	mov	r0, r3
 801020a:	f002 fc59 	bl	8012ac0 <pvPortMalloc>
 801020e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8010210:	69bb      	ldr	r3, [r7, #24]
 8010212:	2b00      	cmp	r3, #0
 8010214:	d011      	beq.n	801023a <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010216:	69bb      	ldr	r3, [r7, #24]
 8010218:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801021a:	697b      	ldr	r3, [r7, #20]
 801021c:	3350      	adds	r3, #80	; 0x50
 801021e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010220:	69bb      	ldr	r3, [r7, #24]
 8010222:	2200      	movs	r2, #0
 8010224:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010228:	79fa      	ldrb	r2, [r7, #7]
 801022a:	69bb      	ldr	r3, [r7, #24]
 801022c:	9300      	str	r3, [sp, #0]
 801022e:	4613      	mov	r3, r2
 8010230:	697a      	ldr	r2, [r7, #20]
 8010232:	68b9      	ldr	r1, [r7, #8]
 8010234:	68f8      	ldr	r0, [r7, #12]
 8010236:	f000 f805 	bl	8010244 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801023a:	69bb      	ldr	r3, [r7, #24]
	}
 801023c:	4618      	mov	r0, r3
 801023e:	3720      	adds	r7, #32
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}

08010244 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b084      	sub	sp, #16
 8010248:	af00      	add	r7, sp, #0
 801024a:	60f8      	str	r0, [r7, #12]
 801024c:	60b9      	str	r1, [r7, #8]
 801024e:	607a      	str	r2, [r7, #4]
 8010250:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010252:	68bb      	ldr	r3, [r7, #8]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d103      	bne.n	8010260 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010258:	69bb      	ldr	r3, [r7, #24]
 801025a:	69ba      	ldr	r2, [r7, #24]
 801025c:	601a      	str	r2, [r3, #0]
 801025e:	e002      	b.n	8010266 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010260:	69bb      	ldr	r3, [r7, #24]
 8010262:	687a      	ldr	r2, [r7, #4]
 8010264:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010266:	69bb      	ldr	r3, [r7, #24]
 8010268:	68fa      	ldr	r2, [r7, #12]
 801026a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801026c:	69bb      	ldr	r3, [r7, #24]
 801026e:	68ba      	ldr	r2, [r7, #8]
 8010270:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010272:	2101      	movs	r1, #1
 8010274:	69b8      	ldr	r0, [r7, #24]
 8010276:	f7ff fecb 	bl	8010010 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801027a:	69bb      	ldr	r3, [r7, #24]
 801027c:	78fa      	ldrb	r2, [r7, #3]
 801027e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010282:	bf00      	nop
 8010284:	3710      	adds	r7, #16
 8010286:	46bd      	mov	sp, r7
 8010288:	bd80      	pop	{r7, pc}

0801028a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 801028a:	b580      	push	{r7, lr}
 801028c:	b08a      	sub	sp, #40	; 0x28
 801028e:	af02      	add	r7, sp, #8
 8010290:	60f8      	str	r0, [r7, #12]
 8010292:	60b9      	str	r1, [r7, #8]
 8010294:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d109      	bne.n	80102b0 <xQueueCreateCountingSemaphoreStatic+0x26>
 801029c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102a0:	f383 8811 	msr	BASEPRI, r3
 80102a4:	f3bf 8f6f 	isb	sy
 80102a8:	f3bf 8f4f 	dsb	sy
 80102ac:	61bb      	str	r3, [r7, #24]
 80102ae:	e7fe      	b.n	80102ae <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80102b0:	68ba      	ldr	r2, [r7, #8]
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	429a      	cmp	r2, r3
 80102b6:	d909      	bls.n	80102cc <xQueueCreateCountingSemaphoreStatic+0x42>
 80102b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102bc:	f383 8811 	msr	BASEPRI, r3
 80102c0:	f3bf 8f6f 	isb	sy
 80102c4:	f3bf 8f4f 	dsb	sy
 80102c8:	617b      	str	r3, [r7, #20]
 80102ca:	e7fe      	b.n	80102ca <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80102cc:	2302      	movs	r3, #2
 80102ce:	9300      	str	r3, [sp, #0]
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2200      	movs	r2, #0
 80102d4:	2100      	movs	r1, #0
 80102d6:	68f8      	ldr	r0, [r7, #12]
 80102d8:	f7ff ff02 	bl	80100e0 <xQueueGenericCreateStatic>
 80102dc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80102de:	69fb      	ldr	r3, [r7, #28]
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d002      	beq.n	80102ea <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80102e4:	69fb      	ldr	r3, [r7, #28]
 80102e6:	68ba      	ldr	r2, [r7, #8]
 80102e8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80102ea:	69fb      	ldr	r3, [r7, #28]
	}
 80102ec:	4618      	mov	r0, r3
 80102ee:	3720      	adds	r7, #32
 80102f0:	46bd      	mov	sp, r7
 80102f2:	bd80      	pop	{r7, pc}

080102f4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b086      	sub	sp, #24
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]
 80102fc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2b00      	cmp	r3, #0
 8010302:	d109      	bne.n	8010318 <xQueueCreateCountingSemaphore+0x24>
 8010304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010308:	f383 8811 	msr	BASEPRI, r3
 801030c:	f3bf 8f6f 	isb	sy
 8010310:	f3bf 8f4f 	dsb	sy
 8010314:	613b      	str	r3, [r7, #16]
 8010316:	e7fe      	b.n	8010316 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010318:	683a      	ldr	r2, [r7, #0]
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	429a      	cmp	r2, r3
 801031e:	d909      	bls.n	8010334 <xQueueCreateCountingSemaphore+0x40>
 8010320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010324:	f383 8811 	msr	BASEPRI, r3
 8010328:	f3bf 8f6f 	isb	sy
 801032c:	f3bf 8f4f 	dsb	sy
 8010330:	60fb      	str	r3, [r7, #12]
 8010332:	e7fe      	b.n	8010332 <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010334:	2202      	movs	r2, #2
 8010336:	2100      	movs	r1, #0
 8010338:	6878      	ldr	r0, [r7, #4]
 801033a:	f7ff ff44 	bl	80101c6 <xQueueGenericCreate>
 801033e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8010340:	697b      	ldr	r3, [r7, #20]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d002      	beq.n	801034c <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010346:	697b      	ldr	r3, [r7, #20]
 8010348:	683a      	ldr	r2, [r7, #0]
 801034a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801034c:	697b      	ldr	r3, [r7, #20]
	}
 801034e:	4618      	mov	r0, r3
 8010350:	3718      	adds	r7, #24
 8010352:	46bd      	mov	sp, r7
 8010354:	bd80      	pop	{r7, pc}
	...

08010358 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010358:	b580      	push	{r7, lr}
 801035a:	b08e      	sub	sp, #56	; 0x38
 801035c:	af00      	add	r7, sp, #0
 801035e:	60f8      	str	r0, [r7, #12]
 8010360:	60b9      	str	r1, [r7, #8]
 8010362:	607a      	str	r2, [r7, #4]
 8010364:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010366:	2300      	movs	r3, #0
 8010368:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801036e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010370:	2b00      	cmp	r3, #0
 8010372:	d109      	bne.n	8010388 <xQueueGenericSend+0x30>
 8010374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010378:	f383 8811 	msr	BASEPRI, r3
 801037c:	f3bf 8f6f 	isb	sy
 8010380:	f3bf 8f4f 	dsb	sy
 8010384:	62bb      	str	r3, [r7, #40]	; 0x28
 8010386:	e7fe      	b.n	8010386 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010388:	68bb      	ldr	r3, [r7, #8]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d103      	bne.n	8010396 <xQueueGenericSend+0x3e>
 801038e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010392:	2b00      	cmp	r3, #0
 8010394:	d101      	bne.n	801039a <xQueueGenericSend+0x42>
 8010396:	2301      	movs	r3, #1
 8010398:	e000      	b.n	801039c <xQueueGenericSend+0x44>
 801039a:	2300      	movs	r3, #0
 801039c:	2b00      	cmp	r3, #0
 801039e:	d109      	bne.n	80103b4 <xQueueGenericSend+0x5c>
 80103a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103a4:	f383 8811 	msr	BASEPRI, r3
 80103a8:	f3bf 8f6f 	isb	sy
 80103ac:	f3bf 8f4f 	dsb	sy
 80103b0:	627b      	str	r3, [r7, #36]	; 0x24
 80103b2:	e7fe      	b.n	80103b2 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	2b02      	cmp	r3, #2
 80103b8:	d103      	bne.n	80103c2 <xQueueGenericSend+0x6a>
 80103ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80103be:	2b01      	cmp	r3, #1
 80103c0:	d101      	bne.n	80103c6 <xQueueGenericSend+0x6e>
 80103c2:	2301      	movs	r3, #1
 80103c4:	e000      	b.n	80103c8 <xQueueGenericSend+0x70>
 80103c6:	2300      	movs	r3, #0
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d109      	bne.n	80103e0 <xQueueGenericSend+0x88>
 80103cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103d0:	f383 8811 	msr	BASEPRI, r3
 80103d4:	f3bf 8f6f 	isb	sy
 80103d8:	f3bf 8f4f 	dsb	sy
 80103dc:	623b      	str	r3, [r7, #32]
 80103de:	e7fe      	b.n	80103de <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80103e0:	f001 fc0c 	bl	8011bfc <xTaskGetSchedulerState>
 80103e4:	4603      	mov	r3, r0
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d102      	bne.n	80103f0 <xQueueGenericSend+0x98>
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d101      	bne.n	80103f4 <xQueueGenericSend+0x9c>
 80103f0:	2301      	movs	r3, #1
 80103f2:	e000      	b.n	80103f6 <xQueueGenericSend+0x9e>
 80103f4:	2300      	movs	r3, #0
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d109      	bne.n	801040e <xQueueGenericSend+0xb6>
 80103fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103fe:	f383 8811 	msr	BASEPRI, r3
 8010402:	f3bf 8f6f 	isb	sy
 8010406:	f3bf 8f4f 	dsb	sy
 801040a:	61fb      	str	r3, [r7, #28]
 801040c:	e7fe      	b.n	801040c <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801040e:	f002 fa3d 	bl	801288c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010414:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801041a:	429a      	cmp	r2, r3
 801041c:	d302      	bcc.n	8010424 <xQueueGenericSend+0xcc>
 801041e:	683b      	ldr	r3, [r7, #0]
 8010420:	2b02      	cmp	r3, #2
 8010422:	d129      	bne.n	8010478 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010424:	683a      	ldr	r2, [r7, #0]
 8010426:	68b9      	ldr	r1, [r7, #8]
 8010428:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801042a:	f000 fc48 	bl	8010cbe <prvCopyDataToQueue>
 801042e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010434:	2b00      	cmp	r3, #0
 8010436:	d010      	beq.n	801045a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801043a:	3324      	adds	r3, #36	; 0x24
 801043c:	4618      	mov	r0, r3
 801043e:	f001 fa27 	bl	8011890 <xTaskRemoveFromEventList>
 8010442:	4603      	mov	r3, r0
 8010444:	2b00      	cmp	r3, #0
 8010446:	d013      	beq.n	8010470 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010448:	4b3f      	ldr	r3, [pc, #252]	; (8010548 <xQueueGenericSend+0x1f0>)
 801044a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801044e:	601a      	str	r2, [r3, #0]
 8010450:	f3bf 8f4f 	dsb	sy
 8010454:	f3bf 8f6f 	isb	sy
 8010458:	e00a      	b.n	8010470 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801045a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801045c:	2b00      	cmp	r3, #0
 801045e:	d007      	beq.n	8010470 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010460:	4b39      	ldr	r3, [pc, #228]	; (8010548 <xQueueGenericSend+0x1f0>)
 8010462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010466:	601a      	str	r2, [r3, #0]
 8010468:	f3bf 8f4f 	dsb	sy
 801046c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010470:	f002 fa3a 	bl	80128e8 <vPortExitCritical>
				return pdPASS;
 8010474:	2301      	movs	r3, #1
 8010476:	e063      	b.n	8010540 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d103      	bne.n	8010486 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801047e:	f002 fa33 	bl	80128e8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010482:	2300      	movs	r3, #0
 8010484:	e05c      	b.n	8010540 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010488:	2b00      	cmp	r3, #0
 801048a:	d106      	bne.n	801049a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801048c:	f107 0314 	add.w	r3, r7, #20
 8010490:	4618      	mov	r0, r3
 8010492:	f001 fa5f 	bl	8011954 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010496:	2301      	movs	r3, #1
 8010498:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801049a:	f002 fa25 	bl	80128e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801049e:	f000 ffdb 	bl	8011458 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80104a2:	f002 f9f3 	bl	801288c <vPortEnterCritical>
 80104a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80104ac:	b25b      	sxtb	r3, r3
 80104ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104b2:	d103      	bne.n	80104bc <xQueueGenericSend+0x164>
 80104b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104b6:	2200      	movs	r2, #0
 80104b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80104bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80104c2:	b25b      	sxtb	r3, r3
 80104c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104c8:	d103      	bne.n	80104d2 <xQueueGenericSend+0x17a>
 80104ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104cc:	2200      	movs	r2, #0
 80104ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80104d2:	f002 fa09 	bl	80128e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80104d6:	1d3a      	adds	r2, r7, #4
 80104d8:	f107 0314 	add.w	r3, r7, #20
 80104dc:	4611      	mov	r1, r2
 80104de:	4618      	mov	r0, r3
 80104e0:	f001 fa4e 	bl	8011980 <xTaskCheckForTimeOut>
 80104e4:	4603      	mov	r3, r0
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d124      	bne.n	8010534 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80104ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80104ec:	f000 fcdf 	bl	8010eae <prvIsQueueFull>
 80104f0:	4603      	mov	r3, r0
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d018      	beq.n	8010528 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80104f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104f8:	3310      	adds	r3, #16
 80104fa:	687a      	ldr	r2, [r7, #4]
 80104fc:	4611      	mov	r1, r2
 80104fe:	4618      	mov	r0, r3
 8010500:	f001 f978 	bl	80117f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010504:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010506:	f000 fc6a 	bl	8010dde <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801050a:	f000 ffb3 	bl	8011474 <xTaskResumeAll>
 801050e:	4603      	mov	r3, r0
 8010510:	2b00      	cmp	r3, #0
 8010512:	f47f af7c 	bne.w	801040e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8010516:	4b0c      	ldr	r3, [pc, #48]	; (8010548 <xQueueGenericSend+0x1f0>)
 8010518:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801051c:	601a      	str	r2, [r3, #0]
 801051e:	f3bf 8f4f 	dsb	sy
 8010522:	f3bf 8f6f 	isb	sy
 8010526:	e772      	b.n	801040e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010528:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801052a:	f000 fc58 	bl	8010dde <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801052e:	f000 ffa1 	bl	8011474 <xTaskResumeAll>
 8010532:	e76c      	b.n	801040e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010534:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010536:	f000 fc52 	bl	8010dde <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801053a:	f000 ff9b 	bl	8011474 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801053e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010540:	4618      	mov	r0, r3
 8010542:	3738      	adds	r7, #56	; 0x38
 8010544:	46bd      	mov	sp, r7
 8010546:	bd80      	pop	{r7, pc}
 8010548:	e000ed04 	.word	0xe000ed04

0801054c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801054c:	b580      	push	{r7, lr}
 801054e:	b08e      	sub	sp, #56	; 0x38
 8010550:	af00      	add	r7, sp, #0
 8010552:	60f8      	str	r0, [r7, #12]
 8010554:	60b9      	str	r1, [r7, #8]
 8010556:	607a      	str	r2, [r7, #4]
 8010558:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801055e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010560:	2b00      	cmp	r3, #0
 8010562:	d109      	bne.n	8010578 <xQueueGenericSendFromISR+0x2c>
 8010564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010568:	f383 8811 	msr	BASEPRI, r3
 801056c:	f3bf 8f6f 	isb	sy
 8010570:	f3bf 8f4f 	dsb	sy
 8010574:	627b      	str	r3, [r7, #36]	; 0x24
 8010576:	e7fe      	b.n	8010576 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010578:	68bb      	ldr	r3, [r7, #8]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d103      	bne.n	8010586 <xQueueGenericSendFromISR+0x3a>
 801057e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010582:	2b00      	cmp	r3, #0
 8010584:	d101      	bne.n	801058a <xQueueGenericSendFromISR+0x3e>
 8010586:	2301      	movs	r3, #1
 8010588:	e000      	b.n	801058c <xQueueGenericSendFromISR+0x40>
 801058a:	2300      	movs	r3, #0
 801058c:	2b00      	cmp	r3, #0
 801058e:	d109      	bne.n	80105a4 <xQueueGenericSendFromISR+0x58>
 8010590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010594:	f383 8811 	msr	BASEPRI, r3
 8010598:	f3bf 8f6f 	isb	sy
 801059c:	f3bf 8f4f 	dsb	sy
 80105a0:	623b      	str	r3, [r7, #32]
 80105a2:	e7fe      	b.n	80105a2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80105a4:	683b      	ldr	r3, [r7, #0]
 80105a6:	2b02      	cmp	r3, #2
 80105a8:	d103      	bne.n	80105b2 <xQueueGenericSendFromISR+0x66>
 80105aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80105ae:	2b01      	cmp	r3, #1
 80105b0:	d101      	bne.n	80105b6 <xQueueGenericSendFromISR+0x6a>
 80105b2:	2301      	movs	r3, #1
 80105b4:	e000      	b.n	80105b8 <xQueueGenericSendFromISR+0x6c>
 80105b6:	2300      	movs	r3, #0
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d109      	bne.n	80105d0 <xQueueGenericSendFromISR+0x84>
 80105bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105c0:	f383 8811 	msr	BASEPRI, r3
 80105c4:	f3bf 8f6f 	isb	sy
 80105c8:	f3bf 8f4f 	dsb	sy
 80105cc:	61fb      	str	r3, [r7, #28]
 80105ce:	e7fe      	b.n	80105ce <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80105d0:	f002 fa38 	bl	8012a44 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80105d4:	f3ef 8211 	mrs	r2, BASEPRI
 80105d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105dc:	f383 8811 	msr	BASEPRI, r3
 80105e0:	f3bf 8f6f 	isb	sy
 80105e4:	f3bf 8f4f 	dsb	sy
 80105e8:	61ba      	str	r2, [r7, #24]
 80105ea:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80105ec:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80105ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80105f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80105f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80105f8:	429a      	cmp	r2, r3
 80105fa:	d302      	bcc.n	8010602 <xQueueGenericSendFromISR+0xb6>
 80105fc:	683b      	ldr	r3, [r7, #0]
 80105fe:	2b02      	cmp	r3, #2
 8010600:	d12c      	bne.n	801065c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010604:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010608:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801060c:	683a      	ldr	r2, [r7, #0]
 801060e:	68b9      	ldr	r1, [r7, #8]
 8010610:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010612:	f000 fb54 	bl	8010cbe <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010616:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 801061a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801061e:	d112      	bne.n	8010646 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010624:	2b00      	cmp	r3, #0
 8010626:	d016      	beq.n	8010656 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801062a:	3324      	adds	r3, #36	; 0x24
 801062c:	4618      	mov	r0, r3
 801062e:	f001 f92f 	bl	8011890 <xTaskRemoveFromEventList>
 8010632:	4603      	mov	r3, r0
 8010634:	2b00      	cmp	r3, #0
 8010636:	d00e      	beq.n	8010656 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	2b00      	cmp	r3, #0
 801063c:	d00b      	beq.n	8010656 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	2201      	movs	r2, #1
 8010642:	601a      	str	r2, [r3, #0]
 8010644:	e007      	b.n	8010656 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010646:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801064a:	3301      	adds	r3, #1
 801064c:	b2db      	uxtb	r3, r3
 801064e:	b25a      	sxtb	r2, r3
 8010650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010652:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010656:	2301      	movs	r3, #1
 8010658:	637b      	str	r3, [r7, #52]	; 0x34
		{
 801065a:	e001      	b.n	8010660 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801065c:	2300      	movs	r3, #0
 801065e:	637b      	str	r3, [r7, #52]	; 0x34
 8010660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010662:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010664:	693b      	ldr	r3, [r7, #16]
 8010666:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801066a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801066c:	4618      	mov	r0, r3
 801066e:	3738      	adds	r7, #56	; 0x38
 8010670:	46bd      	mov	sp, r7
 8010672:	bd80      	pop	{r7, pc}

08010674 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010674:	b580      	push	{r7, lr}
 8010676:	b08e      	sub	sp, #56	; 0x38
 8010678:	af00      	add	r7, sp, #0
 801067a:	6078      	str	r0, [r7, #4]
 801067c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010684:	2b00      	cmp	r3, #0
 8010686:	d109      	bne.n	801069c <xQueueGiveFromISR+0x28>
	__asm volatile
 8010688:	f04f 0350 	mov.w	r3, #80	; 0x50
 801068c:	f383 8811 	msr	BASEPRI, r3
 8010690:	f3bf 8f6f 	isb	sy
 8010694:	f3bf 8f4f 	dsb	sy
 8010698:	623b      	str	r3, [r7, #32]
 801069a:	e7fe      	b.n	801069a <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801069c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801069e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d009      	beq.n	80106b8 <xQueueGiveFromISR+0x44>
 80106a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106a8:	f383 8811 	msr	BASEPRI, r3
 80106ac:	f3bf 8f6f 	isb	sy
 80106b0:	f3bf 8f4f 	dsb	sy
 80106b4:	61fb      	str	r3, [r7, #28]
 80106b6:	e7fe      	b.n	80106b6 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80106b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d103      	bne.n	80106c8 <xQueueGiveFromISR+0x54>
 80106c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106c2:	689b      	ldr	r3, [r3, #8]
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d101      	bne.n	80106cc <xQueueGiveFromISR+0x58>
 80106c8:	2301      	movs	r3, #1
 80106ca:	e000      	b.n	80106ce <xQueueGiveFromISR+0x5a>
 80106cc:	2300      	movs	r3, #0
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d109      	bne.n	80106e6 <xQueueGiveFromISR+0x72>
 80106d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106d6:	f383 8811 	msr	BASEPRI, r3
 80106da:	f3bf 8f6f 	isb	sy
 80106de:	f3bf 8f4f 	dsb	sy
 80106e2:	61bb      	str	r3, [r7, #24]
 80106e4:	e7fe      	b.n	80106e4 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80106e6:	f002 f9ad 	bl	8012a44 <vPortValidateInterruptPriority>
	__asm volatile
 80106ea:	f3ef 8211 	mrs	r2, BASEPRI
 80106ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106f2:	f383 8811 	msr	BASEPRI, r3
 80106f6:	f3bf 8f6f 	isb	sy
 80106fa:	f3bf 8f4f 	dsb	sy
 80106fe:	617a      	str	r2, [r7, #20]
 8010700:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010702:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010704:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801070a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801070c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801070e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010710:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010712:	429a      	cmp	r2, r3
 8010714:	d22b      	bcs.n	801076e <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010718:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801071c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010722:	1c5a      	adds	r2, r3, #1
 8010724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010726:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010728:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801072c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010730:	d112      	bne.n	8010758 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010736:	2b00      	cmp	r3, #0
 8010738:	d016      	beq.n	8010768 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801073a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801073c:	3324      	adds	r3, #36	; 0x24
 801073e:	4618      	mov	r0, r3
 8010740:	f001 f8a6 	bl	8011890 <xTaskRemoveFromEventList>
 8010744:	4603      	mov	r3, r0
 8010746:	2b00      	cmp	r3, #0
 8010748:	d00e      	beq.n	8010768 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801074a:	683b      	ldr	r3, [r7, #0]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d00b      	beq.n	8010768 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010750:	683b      	ldr	r3, [r7, #0]
 8010752:	2201      	movs	r2, #1
 8010754:	601a      	str	r2, [r3, #0]
 8010756:	e007      	b.n	8010768 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010758:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801075c:	3301      	adds	r3, #1
 801075e:	b2db      	uxtb	r3, r3
 8010760:	b25a      	sxtb	r2, r3
 8010762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010764:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010768:	2301      	movs	r3, #1
 801076a:	637b      	str	r3, [r7, #52]	; 0x34
 801076c:	e001      	b.n	8010772 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801076e:	2300      	movs	r3, #0
 8010770:	637b      	str	r3, [r7, #52]	; 0x34
 8010772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010774:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801077c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801077e:	4618      	mov	r0, r3
 8010780:	3738      	adds	r7, #56	; 0x38
 8010782:	46bd      	mov	sp, r7
 8010784:	bd80      	pop	{r7, pc}
	...

08010788 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010788:	b580      	push	{r7, lr}
 801078a:	b08c      	sub	sp, #48	; 0x30
 801078c:	af00      	add	r7, sp, #0
 801078e:	60f8      	str	r0, [r7, #12]
 8010790:	60b9      	str	r1, [r7, #8]
 8010792:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010794:	2300      	movs	r3, #0
 8010796:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801079c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d109      	bne.n	80107b6 <xQueueReceive+0x2e>
	__asm volatile
 80107a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107a6:	f383 8811 	msr	BASEPRI, r3
 80107aa:	f3bf 8f6f 	isb	sy
 80107ae:	f3bf 8f4f 	dsb	sy
 80107b2:	623b      	str	r3, [r7, #32]
 80107b4:	e7fe      	b.n	80107b4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d103      	bne.n	80107c4 <xQueueReceive+0x3c>
 80107bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d101      	bne.n	80107c8 <xQueueReceive+0x40>
 80107c4:	2301      	movs	r3, #1
 80107c6:	e000      	b.n	80107ca <xQueueReceive+0x42>
 80107c8:	2300      	movs	r3, #0
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d109      	bne.n	80107e2 <xQueueReceive+0x5a>
 80107ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107d2:	f383 8811 	msr	BASEPRI, r3
 80107d6:	f3bf 8f6f 	isb	sy
 80107da:	f3bf 8f4f 	dsb	sy
 80107de:	61fb      	str	r3, [r7, #28]
 80107e0:	e7fe      	b.n	80107e0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80107e2:	f001 fa0b 	bl	8011bfc <xTaskGetSchedulerState>
 80107e6:	4603      	mov	r3, r0
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d102      	bne.n	80107f2 <xQueueReceive+0x6a>
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d101      	bne.n	80107f6 <xQueueReceive+0x6e>
 80107f2:	2301      	movs	r3, #1
 80107f4:	e000      	b.n	80107f8 <xQueueReceive+0x70>
 80107f6:	2300      	movs	r3, #0
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d109      	bne.n	8010810 <xQueueReceive+0x88>
 80107fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010800:	f383 8811 	msr	BASEPRI, r3
 8010804:	f3bf 8f6f 	isb	sy
 8010808:	f3bf 8f4f 	dsb	sy
 801080c:	61bb      	str	r3, [r7, #24]
 801080e:	e7fe      	b.n	801080e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010810:	f002 f83c 	bl	801288c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010818:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801081a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801081c:	2b00      	cmp	r3, #0
 801081e:	d01f      	beq.n	8010860 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010820:	68b9      	ldr	r1, [r7, #8]
 8010822:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010824:	f000 fab5 	bl	8010d92 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801082a:	1e5a      	subs	r2, r3, #1
 801082c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801082e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010832:	691b      	ldr	r3, [r3, #16]
 8010834:	2b00      	cmp	r3, #0
 8010836:	d00f      	beq.n	8010858 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801083a:	3310      	adds	r3, #16
 801083c:	4618      	mov	r0, r3
 801083e:	f001 f827 	bl	8011890 <xTaskRemoveFromEventList>
 8010842:	4603      	mov	r3, r0
 8010844:	2b00      	cmp	r3, #0
 8010846:	d007      	beq.n	8010858 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010848:	4b3c      	ldr	r3, [pc, #240]	; (801093c <xQueueReceive+0x1b4>)
 801084a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801084e:	601a      	str	r2, [r3, #0]
 8010850:	f3bf 8f4f 	dsb	sy
 8010854:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010858:	f002 f846 	bl	80128e8 <vPortExitCritical>
				return pdPASS;
 801085c:	2301      	movs	r3, #1
 801085e:	e069      	b.n	8010934 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d103      	bne.n	801086e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010866:	f002 f83f 	bl	80128e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801086a:	2300      	movs	r3, #0
 801086c:	e062      	b.n	8010934 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 801086e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010870:	2b00      	cmp	r3, #0
 8010872:	d106      	bne.n	8010882 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010874:	f107 0310 	add.w	r3, r7, #16
 8010878:	4618      	mov	r0, r3
 801087a:	f001 f86b 	bl	8011954 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801087e:	2301      	movs	r3, #1
 8010880:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010882:	f002 f831 	bl	80128e8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010886:	f000 fde7 	bl	8011458 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801088a:	f001 ffff 	bl	801288c <vPortEnterCritical>
 801088e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010890:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010894:	b25b      	sxtb	r3, r3
 8010896:	f1b3 3fff 	cmp.w	r3, #4294967295
 801089a:	d103      	bne.n	80108a4 <xQueueReceive+0x11c>
 801089c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801089e:	2200      	movs	r2, #0
 80108a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80108a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80108aa:	b25b      	sxtb	r3, r3
 80108ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108b0:	d103      	bne.n	80108ba <xQueueReceive+0x132>
 80108b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108b4:	2200      	movs	r2, #0
 80108b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80108ba:	f002 f815 	bl	80128e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80108be:	1d3a      	adds	r2, r7, #4
 80108c0:	f107 0310 	add.w	r3, r7, #16
 80108c4:	4611      	mov	r1, r2
 80108c6:	4618      	mov	r0, r3
 80108c8:	f001 f85a 	bl	8011980 <xTaskCheckForTimeOut>
 80108cc:	4603      	mov	r3, r0
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d123      	bne.n	801091a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80108d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80108d4:	f000 fad5 	bl	8010e82 <prvIsQueueEmpty>
 80108d8:	4603      	mov	r3, r0
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d017      	beq.n	801090e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80108de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108e0:	3324      	adds	r3, #36	; 0x24
 80108e2:	687a      	ldr	r2, [r7, #4]
 80108e4:	4611      	mov	r1, r2
 80108e6:	4618      	mov	r0, r3
 80108e8:	f000 ff84 	bl	80117f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80108ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80108ee:	f000 fa76 	bl	8010dde <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80108f2:	f000 fdbf 	bl	8011474 <xTaskResumeAll>
 80108f6:	4603      	mov	r3, r0
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d189      	bne.n	8010810 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80108fc:	4b0f      	ldr	r3, [pc, #60]	; (801093c <xQueueReceive+0x1b4>)
 80108fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010902:	601a      	str	r2, [r3, #0]
 8010904:	f3bf 8f4f 	dsb	sy
 8010908:	f3bf 8f6f 	isb	sy
 801090c:	e780      	b.n	8010810 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801090e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010910:	f000 fa65 	bl	8010dde <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010914:	f000 fdae 	bl	8011474 <xTaskResumeAll>
 8010918:	e77a      	b.n	8010810 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801091a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801091c:	f000 fa5f 	bl	8010dde <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010920:	f000 fda8 	bl	8011474 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010924:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010926:	f000 faac 	bl	8010e82 <prvIsQueueEmpty>
 801092a:	4603      	mov	r3, r0
 801092c:	2b00      	cmp	r3, #0
 801092e:	f43f af6f 	beq.w	8010810 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010932:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010934:	4618      	mov	r0, r3
 8010936:	3730      	adds	r7, #48	; 0x30
 8010938:	46bd      	mov	sp, r7
 801093a:	bd80      	pop	{r7, pc}
 801093c:	e000ed04 	.word	0xe000ed04

08010940 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b08e      	sub	sp, #56	; 0x38
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
 8010948:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801094a:	2300      	movs	r3, #0
 801094c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010952:	2300      	movs	r3, #0
 8010954:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010958:	2b00      	cmp	r3, #0
 801095a:	d109      	bne.n	8010970 <xQueueSemaphoreTake+0x30>
 801095c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010960:	f383 8811 	msr	BASEPRI, r3
 8010964:	f3bf 8f6f 	isb	sy
 8010968:	f3bf 8f4f 	dsb	sy
 801096c:	623b      	str	r3, [r7, #32]
 801096e:	e7fe      	b.n	801096e <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010974:	2b00      	cmp	r3, #0
 8010976:	d009      	beq.n	801098c <xQueueSemaphoreTake+0x4c>
 8010978:	f04f 0350 	mov.w	r3, #80	; 0x50
 801097c:	f383 8811 	msr	BASEPRI, r3
 8010980:	f3bf 8f6f 	isb	sy
 8010984:	f3bf 8f4f 	dsb	sy
 8010988:	61fb      	str	r3, [r7, #28]
 801098a:	e7fe      	b.n	801098a <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801098c:	f001 f936 	bl	8011bfc <xTaskGetSchedulerState>
 8010990:	4603      	mov	r3, r0
 8010992:	2b00      	cmp	r3, #0
 8010994:	d102      	bne.n	801099c <xQueueSemaphoreTake+0x5c>
 8010996:	683b      	ldr	r3, [r7, #0]
 8010998:	2b00      	cmp	r3, #0
 801099a:	d101      	bne.n	80109a0 <xQueueSemaphoreTake+0x60>
 801099c:	2301      	movs	r3, #1
 801099e:	e000      	b.n	80109a2 <xQueueSemaphoreTake+0x62>
 80109a0:	2300      	movs	r3, #0
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d109      	bne.n	80109ba <xQueueSemaphoreTake+0x7a>
 80109a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109aa:	f383 8811 	msr	BASEPRI, r3
 80109ae:	f3bf 8f6f 	isb	sy
 80109b2:	f3bf 8f4f 	dsb	sy
 80109b6:	61bb      	str	r3, [r7, #24]
 80109b8:	e7fe      	b.n	80109b8 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80109ba:	f001 ff67 	bl	801288c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80109be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109c2:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80109c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d024      	beq.n	8010a14 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80109ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109cc:	1e5a      	subs	r2, r3, #1
 80109ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109d0:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80109d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d104      	bne.n	80109e4 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80109da:	f001 fa81 	bl	8011ee0 <pvTaskIncrementMutexHeldCount>
 80109de:	4602      	mov	r2, r0
 80109e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109e2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109e6:	691b      	ldr	r3, [r3, #16]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d00f      	beq.n	8010a0c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109ee:	3310      	adds	r3, #16
 80109f0:	4618      	mov	r0, r3
 80109f2:	f000 ff4d 	bl	8011890 <xTaskRemoveFromEventList>
 80109f6:	4603      	mov	r3, r0
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d007      	beq.n	8010a0c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80109fc:	4b53      	ldr	r3, [pc, #332]	; (8010b4c <xQueueSemaphoreTake+0x20c>)
 80109fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a02:	601a      	str	r2, [r3, #0]
 8010a04:	f3bf 8f4f 	dsb	sy
 8010a08:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010a0c:	f001 ff6c 	bl	80128e8 <vPortExitCritical>
				return pdPASS;
 8010a10:	2301      	movs	r3, #1
 8010a12:	e096      	b.n	8010b42 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d110      	bne.n	8010a3c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d009      	beq.n	8010a34 <xQueueSemaphoreTake+0xf4>
 8010a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a24:	f383 8811 	msr	BASEPRI, r3
 8010a28:	f3bf 8f6f 	isb	sy
 8010a2c:	f3bf 8f4f 	dsb	sy
 8010a30:	617b      	str	r3, [r7, #20]
 8010a32:	e7fe      	b.n	8010a32 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010a34:	f001 ff58 	bl	80128e8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010a38:	2300      	movs	r3, #0
 8010a3a:	e082      	b.n	8010b42 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d106      	bne.n	8010a50 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010a42:	f107 030c 	add.w	r3, r7, #12
 8010a46:	4618      	mov	r0, r3
 8010a48:	f000 ff84 	bl	8011954 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010a4c:	2301      	movs	r3, #1
 8010a4e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010a50:	f001 ff4a 	bl	80128e8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010a54:	f000 fd00 	bl	8011458 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010a58:	f001 ff18 	bl	801288c <vPortEnterCritical>
 8010a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010a62:	b25b      	sxtb	r3, r3
 8010a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a68:	d103      	bne.n	8010a72 <xQueueSemaphoreTake+0x132>
 8010a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010a78:	b25b      	sxtb	r3, r3
 8010a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a7e:	d103      	bne.n	8010a88 <xQueueSemaphoreTake+0x148>
 8010a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a82:	2200      	movs	r2, #0
 8010a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010a88:	f001 ff2e 	bl	80128e8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010a8c:	463a      	mov	r2, r7
 8010a8e:	f107 030c 	add.w	r3, r7, #12
 8010a92:	4611      	mov	r1, r2
 8010a94:	4618      	mov	r0, r3
 8010a96:	f000 ff73 	bl	8011980 <xTaskCheckForTimeOut>
 8010a9a:	4603      	mov	r3, r0
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d132      	bne.n	8010b06 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010aa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010aa2:	f000 f9ee 	bl	8010e82 <prvIsQueueEmpty>
 8010aa6:	4603      	mov	r3, r0
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d026      	beq.n	8010afa <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d109      	bne.n	8010ac8 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8010ab4:	f001 feea 	bl	801288c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010aba:	689b      	ldr	r3, [r3, #8]
 8010abc:	4618      	mov	r0, r3
 8010abe:	f001 f8bb 	bl	8011c38 <xTaskPriorityInherit>
 8010ac2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010ac4:	f001 ff10 	bl	80128e8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010aca:	3324      	adds	r3, #36	; 0x24
 8010acc:	683a      	ldr	r2, [r7, #0]
 8010ace:	4611      	mov	r1, r2
 8010ad0:	4618      	mov	r0, r3
 8010ad2:	f000 fe8f 	bl	80117f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010ad6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010ad8:	f000 f981 	bl	8010dde <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010adc:	f000 fcca 	bl	8011474 <xTaskResumeAll>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	f47f af69 	bne.w	80109ba <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8010ae8:	4b18      	ldr	r3, [pc, #96]	; (8010b4c <xQueueSemaphoreTake+0x20c>)
 8010aea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010aee:	601a      	str	r2, [r3, #0]
 8010af0:	f3bf 8f4f 	dsb	sy
 8010af4:	f3bf 8f6f 	isb	sy
 8010af8:	e75f      	b.n	80109ba <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010afa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010afc:	f000 f96f 	bl	8010dde <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010b00:	f000 fcb8 	bl	8011474 <xTaskResumeAll>
 8010b04:	e759      	b.n	80109ba <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010b06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010b08:	f000 f969 	bl	8010dde <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010b0c:	f000 fcb2 	bl	8011474 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010b10:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010b12:	f000 f9b6 	bl	8010e82 <prvIsQueueEmpty>
 8010b16:	4603      	mov	r3, r0
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	f43f af4e 	beq.w	80109ba <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d00d      	beq.n	8010b40 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8010b24:	f001 feb2 	bl	801288c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010b28:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010b2a:	f000 f8b0 	bl	8010c8e <prvGetDisinheritPriorityAfterTimeout>
 8010b2e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b32:	689b      	ldr	r3, [r3, #8]
 8010b34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010b36:	4618      	mov	r0, r3
 8010b38:	f001 f952 	bl	8011de0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010b3c:	f001 fed4 	bl	80128e8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010b40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010b42:	4618      	mov	r0, r3
 8010b44:	3738      	adds	r7, #56	; 0x38
 8010b46:	46bd      	mov	sp, r7
 8010b48:	bd80      	pop	{r7, pc}
 8010b4a:	bf00      	nop
 8010b4c:	e000ed04 	.word	0xe000ed04

08010b50 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b08e      	sub	sp, #56	; 0x38
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	60f8      	str	r0, [r7, #12]
 8010b58:	60b9      	str	r1, [r7, #8]
 8010b5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d109      	bne.n	8010b7a <xQueueReceiveFromISR+0x2a>
 8010b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b6a:	f383 8811 	msr	BASEPRI, r3
 8010b6e:	f3bf 8f6f 	isb	sy
 8010b72:	f3bf 8f4f 	dsb	sy
 8010b76:	623b      	str	r3, [r7, #32]
 8010b78:	e7fe      	b.n	8010b78 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010b7a:	68bb      	ldr	r3, [r7, #8]
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d103      	bne.n	8010b88 <xQueueReceiveFromISR+0x38>
 8010b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d101      	bne.n	8010b8c <xQueueReceiveFromISR+0x3c>
 8010b88:	2301      	movs	r3, #1
 8010b8a:	e000      	b.n	8010b8e <xQueueReceiveFromISR+0x3e>
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d109      	bne.n	8010ba6 <xQueueReceiveFromISR+0x56>
 8010b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b96:	f383 8811 	msr	BASEPRI, r3
 8010b9a:	f3bf 8f6f 	isb	sy
 8010b9e:	f3bf 8f4f 	dsb	sy
 8010ba2:	61fb      	str	r3, [r7, #28]
 8010ba4:	e7fe      	b.n	8010ba4 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010ba6:	f001 ff4d 	bl	8012a44 <vPortValidateInterruptPriority>
	__asm volatile
 8010baa:	f3ef 8211 	mrs	r2, BASEPRI
 8010bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bb2:	f383 8811 	msr	BASEPRI, r3
 8010bb6:	f3bf 8f6f 	isb	sy
 8010bba:	f3bf 8f4f 	dsb	sy
 8010bbe:	61ba      	str	r2, [r7, #24]
 8010bc0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010bc2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d02f      	beq.n	8010c32 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010bd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010bdc:	68b9      	ldr	r1, [r7, #8]
 8010bde:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010be0:	f000 f8d7 	bl	8010d92 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010be6:	1e5a      	subs	r2, r3, #1
 8010be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bea:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010bec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bf4:	d112      	bne.n	8010c1c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bf8:	691b      	ldr	r3, [r3, #16]
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d016      	beq.n	8010c2c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c00:	3310      	adds	r3, #16
 8010c02:	4618      	mov	r0, r3
 8010c04:	f000 fe44 	bl	8011890 <xTaskRemoveFromEventList>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d00e      	beq.n	8010c2c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d00b      	beq.n	8010c2c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	2201      	movs	r2, #1
 8010c18:	601a      	str	r2, [r3, #0]
 8010c1a:	e007      	b.n	8010c2c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010c1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010c20:	3301      	adds	r3, #1
 8010c22:	b2db      	uxtb	r3, r3
 8010c24:	b25a      	sxtb	r2, r3
 8010c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	637b      	str	r3, [r7, #52]	; 0x34
 8010c30:	e001      	b.n	8010c36 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8010c32:	2300      	movs	r3, #0
 8010c34:	637b      	str	r3, [r7, #52]	; 0x34
 8010c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c38:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010c3a:	693b      	ldr	r3, [r7, #16]
 8010c3c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010c42:	4618      	mov	r0, r3
 8010c44:	3738      	adds	r7, #56	; 0x38
 8010c46:	46bd      	mov	sp, r7
 8010c48:	bd80      	pop	{r7, pc}

08010c4a <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010c4a:	b580      	push	{r7, lr}
 8010c4c:	b084      	sub	sp, #16
 8010c4e:	af00      	add	r7, sp, #0
 8010c50:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d109      	bne.n	8010c70 <vQueueDelete+0x26>
	__asm volatile
 8010c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c60:	f383 8811 	msr	BASEPRI, r3
 8010c64:	f3bf 8f6f 	isb	sy
 8010c68:	f3bf 8f4f 	dsb	sy
 8010c6c:	60bb      	str	r3, [r7, #8]
 8010c6e:	e7fe      	b.n	8010c6e <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010c70:	68f8      	ldr	r0, [r7, #12]
 8010c72:	f000 f95d 	bl	8010f30 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d102      	bne.n	8010c86 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 8010c80:	68f8      	ldr	r0, [r7, #12]
 8010c82:	f001 ffdf 	bl	8012c44 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010c86:	bf00      	nop
 8010c88:	3710      	adds	r7, #16
 8010c8a:	46bd      	mov	sp, r7
 8010c8c:	bd80      	pop	{r7, pc}

08010c8e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010c8e:	b480      	push	{r7}
 8010c90:	b085      	sub	sp, #20
 8010c92:	af00      	add	r7, sp, #0
 8010c94:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d006      	beq.n	8010cac <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8010ca8:	60fb      	str	r3, [r7, #12]
 8010caa:	e001      	b.n	8010cb0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010cac:	2300      	movs	r3, #0
 8010cae:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010cb0:	68fb      	ldr	r3, [r7, #12]
	}
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	3714      	adds	r7, #20
 8010cb6:	46bd      	mov	sp, r7
 8010cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cbc:	4770      	bx	lr

08010cbe <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010cbe:	b580      	push	{r7, lr}
 8010cc0:	b086      	sub	sp, #24
 8010cc2:	af00      	add	r7, sp, #0
 8010cc4:	60f8      	str	r0, [r7, #12]
 8010cc6:	60b9      	str	r1, [r7, #8]
 8010cc8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010cca:	2300      	movs	r3, #0
 8010ccc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010cd2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d10d      	bne.n	8010cf8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d14d      	bne.n	8010d80 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	689b      	ldr	r3, [r3, #8]
 8010ce8:	4618      	mov	r0, r3
 8010cea:	f001 f80d 	bl	8011d08 <xTaskPriorityDisinherit>
 8010cee:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	2200      	movs	r2, #0
 8010cf4:	609a      	str	r2, [r3, #8]
 8010cf6:	e043      	b.n	8010d80 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d119      	bne.n	8010d32 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	6858      	ldr	r0, [r3, #4]
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d06:	461a      	mov	r2, r3
 8010d08:	68b9      	ldr	r1, [r7, #8]
 8010d0a:	f002 f8ec 	bl	8012ee6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	685a      	ldr	r2, [r3, #4]
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d16:	441a      	add	r2, r3
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	685a      	ldr	r2, [r3, #4]
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	689b      	ldr	r3, [r3, #8]
 8010d24:	429a      	cmp	r2, r3
 8010d26:	d32b      	bcc.n	8010d80 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	681a      	ldr	r2, [r3, #0]
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	605a      	str	r2, [r3, #4]
 8010d30:	e026      	b.n	8010d80 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	68d8      	ldr	r0, [r3, #12]
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d3a:	461a      	mov	r2, r3
 8010d3c:	68b9      	ldr	r1, [r7, #8]
 8010d3e:	f002 f8d2 	bl	8012ee6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	68da      	ldr	r2, [r3, #12]
 8010d46:	68fb      	ldr	r3, [r7, #12]
 8010d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d4a:	425b      	negs	r3, r3
 8010d4c:	441a      	add	r2, r3
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	68da      	ldr	r2, [r3, #12]
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	429a      	cmp	r2, r3
 8010d5c:	d207      	bcs.n	8010d6e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	689a      	ldr	r2, [r3, #8]
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d66:	425b      	negs	r3, r3
 8010d68:	441a      	add	r2, r3
 8010d6a:	68fb      	ldr	r3, [r7, #12]
 8010d6c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	2b02      	cmp	r3, #2
 8010d72:	d105      	bne.n	8010d80 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010d74:	693b      	ldr	r3, [r7, #16]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d002      	beq.n	8010d80 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010d7a:	693b      	ldr	r3, [r7, #16]
 8010d7c:	3b01      	subs	r3, #1
 8010d7e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010d80:	693b      	ldr	r3, [r7, #16]
 8010d82:	1c5a      	adds	r2, r3, #1
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010d88:	697b      	ldr	r3, [r7, #20]
}
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	3718      	adds	r7, #24
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	bd80      	pop	{r7, pc}

08010d92 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010d92:	b580      	push	{r7, lr}
 8010d94:	b082      	sub	sp, #8
 8010d96:	af00      	add	r7, sp, #0
 8010d98:	6078      	str	r0, [r7, #4]
 8010d9a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d018      	beq.n	8010dd6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	68da      	ldr	r2, [r3, #12]
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dac:	441a      	add	r2, r3
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	68da      	ldr	r2, [r3, #12]
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	689b      	ldr	r3, [r3, #8]
 8010dba:	429a      	cmp	r2, r3
 8010dbc:	d303      	bcc.n	8010dc6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	681a      	ldr	r2, [r3, #0]
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	68d9      	ldr	r1, [r3, #12]
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dce:	461a      	mov	r2, r3
 8010dd0:	6838      	ldr	r0, [r7, #0]
 8010dd2:	f002 f888 	bl	8012ee6 <memcpy>
	}
}
 8010dd6:	bf00      	nop
 8010dd8:	3708      	adds	r7, #8
 8010dda:	46bd      	mov	sp, r7
 8010ddc:	bd80      	pop	{r7, pc}

08010dde <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010dde:	b580      	push	{r7, lr}
 8010de0:	b084      	sub	sp, #16
 8010de2:	af00      	add	r7, sp, #0
 8010de4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010de6:	f001 fd51 	bl	801288c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010df0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010df2:	e011      	b.n	8010e18 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d012      	beq.n	8010e22 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	3324      	adds	r3, #36	; 0x24
 8010e00:	4618      	mov	r0, r3
 8010e02:	f000 fd45 	bl	8011890 <xTaskRemoveFromEventList>
 8010e06:	4603      	mov	r3, r0
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d001      	beq.n	8010e10 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010e0c:	f000 fe18 	bl	8011a40 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010e10:	7bfb      	ldrb	r3, [r7, #15]
 8010e12:	3b01      	subs	r3, #1
 8010e14:	b2db      	uxtb	r3, r3
 8010e16:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010e18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	dce9      	bgt.n	8010df4 <prvUnlockQueue+0x16>
 8010e20:	e000      	b.n	8010e24 <prvUnlockQueue+0x46>
					break;
 8010e22:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	22ff      	movs	r2, #255	; 0xff
 8010e28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010e2c:	f001 fd5c 	bl	80128e8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010e30:	f001 fd2c 	bl	801288c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010e3a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010e3c:	e011      	b.n	8010e62 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	691b      	ldr	r3, [r3, #16]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d012      	beq.n	8010e6c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	3310      	adds	r3, #16
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	f000 fd20 	bl	8011890 <xTaskRemoveFromEventList>
 8010e50:	4603      	mov	r3, r0
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d001      	beq.n	8010e5a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010e56:	f000 fdf3 	bl	8011a40 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010e5a:	7bbb      	ldrb	r3, [r7, #14]
 8010e5c:	3b01      	subs	r3, #1
 8010e5e:	b2db      	uxtb	r3, r3
 8010e60:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010e62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	dce9      	bgt.n	8010e3e <prvUnlockQueue+0x60>
 8010e6a:	e000      	b.n	8010e6e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010e6c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	22ff      	movs	r2, #255	; 0xff
 8010e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010e76:	f001 fd37 	bl	80128e8 <vPortExitCritical>
}
 8010e7a:	bf00      	nop
 8010e7c:	3710      	adds	r7, #16
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	bd80      	pop	{r7, pc}

08010e82 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010e82:	b580      	push	{r7, lr}
 8010e84:	b084      	sub	sp, #16
 8010e86:	af00      	add	r7, sp, #0
 8010e88:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010e8a:	f001 fcff 	bl	801288c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d102      	bne.n	8010e9c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010e96:	2301      	movs	r3, #1
 8010e98:	60fb      	str	r3, [r7, #12]
 8010e9a:	e001      	b.n	8010ea0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010ea0:	f001 fd22 	bl	80128e8 <vPortExitCritical>

	return xReturn;
 8010ea4:	68fb      	ldr	r3, [r7, #12]
}
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	3710      	adds	r7, #16
 8010eaa:	46bd      	mov	sp, r7
 8010eac:	bd80      	pop	{r7, pc}

08010eae <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010eae:	b580      	push	{r7, lr}
 8010eb0:	b084      	sub	sp, #16
 8010eb2:	af00      	add	r7, sp, #0
 8010eb4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010eb6:	f001 fce9 	bl	801288c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ec2:	429a      	cmp	r2, r3
 8010ec4:	d102      	bne.n	8010ecc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010ec6:	2301      	movs	r3, #1
 8010ec8:	60fb      	str	r3, [r7, #12]
 8010eca:	e001      	b.n	8010ed0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010ecc:	2300      	movs	r3, #0
 8010ece:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010ed0:	f001 fd0a 	bl	80128e8 <vPortExitCritical>

	return xReturn;
 8010ed4:	68fb      	ldr	r3, [r7, #12]
}
 8010ed6:	4618      	mov	r0, r3
 8010ed8:	3710      	adds	r7, #16
 8010eda:	46bd      	mov	sp, r7
 8010edc:	bd80      	pop	{r7, pc}
	...

08010ee0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010ee0:	b480      	push	{r7}
 8010ee2:	b085      	sub	sp, #20
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
 8010ee8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010eea:	2300      	movs	r3, #0
 8010eec:	60fb      	str	r3, [r7, #12]
 8010eee:	e014      	b.n	8010f1a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010ef0:	4a0e      	ldr	r2, [pc, #56]	; (8010f2c <vQueueAddToRegistry+0x4c>)
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d10b      	bne.n	8010f14 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010efc:	490b      	ldr	r1, [pc, #44]	; (8010f2c <vQueueAddToRegistry+0x4c>)
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	683a      	ldr	r2, [r7, #0]
 8010f02:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010f06:	4a09      	ldr	r2, [pc, #36]	; (8010f2c <vQueueAddToRegistry+0x4c>)
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	00db      	lsls	r3, r3, #3
 8010f0c:	4413      	add	r3, r2
 8010f0e:	687a      	ldr	r2, [r7, #4]
 8010f10:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010f12:	e005      	b.n	8010f20 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	3301      	adds	r3, #1
 8010f18:	60fb      	str	r3, [r7, #12]
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	2b07      	cmp	r3, #7
 8010f1e:	d9e7      	bls.n	8010ef0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010f20:	bf00      	nop
 8010f22:	3714      	adds	r7, #20
 8010f24:	46bd      	mov	sp, r7
 8010f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2a:	4770      	bx	lr
 8010f2c:	2000410c 	.word	0x2000410c

08010f30 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010f30:	b480      	push	{r7}
 8010f32:	b085      	sub	sp, #20
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010f38:	2300      	movs	r3, #0
 8010f3a:	60fb      	str	r3, [r7, #12]
 8010f3c:	e016      	b.n	8010f6c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010f3e:	4a10      	ldr	r2, [pc, #64]	; (8010f80 <vQueueUnregisterQueue+0x50>)
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	00db      	lsls	r3, r3, #3
 8010f44:	4413      	add	r3, r2
 8010f46:	685b      	ldr	r3, [r3, #4]
 8010f48:	687a      	ldr	r2, [r7, #4]
 8010f4a:	429a      	cmp	r2, r3
 8010f4c:	d10b      	bne.n	8010f66 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010f4e:	4a0c      	ldr	r2, [pc, #48]	; (8010f80 <vQueueUnregisterQueue+0x50>)
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	2100      	movs	r1, #0
 8010f54:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010f58:	4a09      	ldr	r2, [pc, #36]	; (8010f80 <vQueueUnregisterQueue+0x50>)
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	00db      	lsls	r3, r3, #3
 8010f5e:	4413      	add	r3, r2
 8010f60:	2200      	movs	r2, #0
 8010f62:	605a      	str	r2, [r3, #4]
				break;
 8010f64:	e005      	b.n	8010f72 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	3301      	adds	r3, #1
 8010f6a:	60fb      	str	r3, [r7, #12]
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	2b07      	cmp	r3, #7
 8010f70:	d9e5      	bls.n	8010f3e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010f72:	bf00      	nop
 8010f74:	3714      	adds	r7, #20
 8010f76:	46bd      	mov	sp, r7
 8010f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f7c:	4770      	bx	lr
 8010f7e:	bf00      	nop
 8010f80:	2000410c 	.word	0x2000410c

08010f84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b086      	sub	sp, #24
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	60f8      	str	r0, [r7, #12]
 8010f8c:	60b9      	str	r1, [r7, #8]
 8010f8e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010f94:	f001 fc7a 	bl	801288c <vPortEnterCritical>
 8010f98:	697b      	ldr	r3, [r7, #20]
 8010f9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010f9e:	b25b      	sxtb	r3, r3
 8010fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fa4:	d103      	bne.n	8010fae <vQueueWaitForMessageRestricted+0x2a>
 8010fa6:	697b      	ldr	r3, [r7, #20]
 8010fa8:	2200      	movs	r2, #0
 8010faa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010fae:	697b      	ldr	r3, [r7, #20]
 8010fb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010fb4:	b25b      	sxtb	r3, r3
 8010fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fba:	d103      	bne.n	8010fc4 <vQueueWaitForMessageRestricted+0x40>
 8010fbc:	697b      	ldr	r3, [r7, #20]
 8010fbe:	2200      	movs	r2, #0
 8010fc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010fc4:	f001 fc90 	bl	80128e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010fc8:	697b      	ldr	r3, [r7, #20]
 8010fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d106      	bne.n	8010fde <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010fd0:	697b      	ldr	r3, [r7, #20]
 8010fd2:	3324      	adds	r3, #36	; 0x24
 8010fd4:	687a      	ldr	r2, [r7, #4]
 8010fd6:	68b9      	ldr	r1, [r7, #8]
 8010fd8:	4618      	mov	r0, r3
 8010fda:	f000 fc2f 	bl	801183c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010fde:	6978      	ldr	r0, [r7, #20]
 8010fe0:	f7ff fefd 	bl	8010dde <prvUnlockQueue>
	}
 8010fe4:	bf00      	nop
 8010fe6:	3718      	adds	r7, #24
 8010fe8:	46bd      	mov	sp, r7
 8010fea:	bd80      	pop	{r7, pc}

08010fec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010fec:	b580      	push	{r7, lr}
 8010fee:	b08e      	sub	sp, #56	; 0x38
 8010ff0:	af04      	add	r7, sp, #16
 8010ff2:	60f8      	str	r0, [r7, #12]
 8010ff4:	60b9      	str	r1, [r7, #8]
 8010ff6:	607a      	str	r2, [r7, #4]
 8010ff8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d109      	bne.n	8011014 <xTaskCreateStatic+0x28>
 8011000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011004:	f383 8811 	msr	BASEPRI, r3
 8011008:	f3bf 8f6f 	isb	sy
 801100c:	f3bf 8f4f 	dsb	sy
 8011010:	623b      	str	r3, [r7, #32]
 8011012:	e7fe      	b.n	8011012 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8011014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011016:	2b00      	cmp	r3, #0
 8011018:	d109      	bne.n	801102e <xTaskCreateStatic+0x42>
 801101a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801101e:	f383 8811 	msr	BASEPRI, r3
 8011022:	f3bf 8f6f 	isb	sy
 8011026:	f3bf 8f4f 	dsb	sy
 801102a:	61fb      	str	r3, [r7, #28]
 801102c:	e7fe      	b.n	801102c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801102e:	235c      	movs	r3, #92	; 0x5c
 8011030:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011032:	693b      	ldr	r3, [r7, #16]
 8011034:	2b5c      	cmp	r3, #92	; 0x5c
 8011036:	d009      	beq.n	801104c <xTaskCreateStatic+0x60>
 8011038:	f04f 0350 	mov.w	r3, #80	; 0x50
 801103c:	f383 8811 	msr	BASEPRI, r3
 8011040:	f3bf 8f6f 	isb	sy
 8011044:	f3bf 8f4f 	dsb	sy
 8011048:	61bb      	str	r3, [r7, #24]
 801104a:	e7fe      	b.n	801104a <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801104c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801104e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011050:	2b00      	cmp	r3, #0
 8011052:	d01e      	beq.n	8011092 <xTaskCreateStatic+0xa6>
 8011054:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011056:	2b00      	cmp	r3, #0
 8011058:	d01b      	beq.n	8011092 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801105a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801105c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801105e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011060:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011062:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011066:	2202      	movs	r2, #2
 8011068:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801106c:	2300      	movs	r3, #0
 801106e:	9303      	str	r3, [sp, #12]
 8011070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011072:	9302      	str	r3, [sp, #8]
 8011074:	f107 0314 	add.w	r3, r7, #20
 8011078:	9301      	str	r3, [sp, #4]
 801107a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801107c:	9300      	str	r3, [sp, #0]
 801107e:	683b      	ldr	r3, [r7, #0]
 8011080:	687a      	ldr	r2, [r7, #4]
 8011082:	68b9      	ldr	r1, [r7, #8]
 8011084:	68f8      	ldr	r0, [r7, #12]
 8011086:	f000 f850 	bl	801112a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801108a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801108c:	f000 f8dc 	bl	8011248 <prvAddNewTaskToReadyList>
 8011090:	e001      	b.n	8011096 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8011092:	2300      	movs	r3, #0
 8011094:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011096:	697b      	ldr	r3, [r7, #20]
	}
 8011098:	4618      	mov	r0, r3
 801109a:	3728      	adds	r7, #40	; 0x28
 801109c:	46bd      	mov	sp, r7
 801109e:	bd80      	pop	{r7, pc}

080110a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80110a0:	b580      	push	{r7, lr}
 80110a2:	b08c      	sub	sp, #48	; 0x30
 80110a4:	af04      	add	r7, sp, #16
 80110a6:	60f8      	str	r0, [r7, #12]
 80110a8:	60b9      	str	r1, [r7, #8]
 80110aa:	603b      	str	r3, [r7, #0]
 80110ac:	4613      	mov	r3, r2
 80110ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80110b0:	88fb      	ldrh	r3, [r7, #6]
 80110b2:	009b      	lsls	r3, r3, #2
 80110b4:	4618      	mov	r0, r3
 80110b6:	f001 fd03 	bl	8012ac0 <pvPortMalloc>
 80110ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80110bc:	697b      	ldr	r3, [r7, #20]
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d00e      	beq.n	80110e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80110c2:	205c      	movs	r0, #92	; 0x5c
 80110c4:	f001 fcfc 	bl	8012ac0 <pvPortMalloc>
 80110c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80110ca:	69fb      	ldr	r3, [r7, #28]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d003      	beq.n	80110d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80110d0:	69fb      	ldr	r3, [r7, #28]
 80110d2:	697a      	ldr	r2, [r7, #20]
 80110d4:	631a      	str	r2, [r3, #48]	; 0x30
 80110d6:	e005      	b.n	80110e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80110d8:	6978      	ldr	r0, [r7, #20]
 80110da:	f001 fdb3 	bl	8012c44 <vPortFree>
 80110de:	e001      	b.n	80110e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80110e0:	2300      	movs	r3, #0
 80110e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80110e4:	69fb      	ldr	r3, [r7, #28]
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d017      	beq.n	801111a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80110ea:	69fb      	ldr	r3, [r7, #28]
 80110ec:	2200      	movs	r2, #0
 80110ee:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80110f2:	88fa      	ldrh	r2, [r7, #6]
 80110f4:	2300      	movs	r3, #0
 80110f6:	9303      	str	r3, [sp, #12]
 80110f8:	69fb      	ldr	r3, [r7, #28]
 80110fa:	9302      	str	r3, [sp, #8]
 80110fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80110fe:	9301      	str	r3, [sp, #4]
 8011100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011102:	9300      	str	r3, [sp, #0]
 8011104:	683b      	ldr	r3, [r7, #0]
 8011106:	68b9      	ldr	r1, [r7, #8]
 8011108:	68f8      	ldr	r0, [r7, #12]
 801110a:	f000 f80e 	bl	801112a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801110e:	69f8      	ldr	r0, [r7, #28]
 8011110:	f000 f89a 	bl	8011248 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011114:	2301      	movs	r3, #1
 8011116:	61bb      	str	r3, [r7, #24]
 8011118:	e002      	b.n	8011120 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801111a:	f04f 33ff 	mov.w	r3, #4294967295
 801111e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011120:	69bb      	ldr	r3, [r7, #24]
	}
 8011122:	4618      	mov	r0, r3
 8011124:	3720      	adds	r7, #32
 8011126:	46bd      	mov	sp, r7
 8011128:	bd80      	pop	{r7, pc}

0801112a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801112a:	b580      	push	{r7, lr}
 801112c:	b088      	sub	sp, #32
 801112e:	af00      	add	r7, sp, #0
 8011130:	60f8      	str	r0, [r7, #12]
 8011132:	60b9      	str	r1, [r7, #8]
 8011134:	607a      	str	r2, [r7, #4]
 8011136:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801113a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	009b      	lsls	r3, r3, #2
 8011140:	461a      	mov	r2, r3
 8011142:	21a5      	movs	r1, #165	; 0xa5
 8011144:	f001 feda 	bl	8012efc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801114a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8011152:	3b01      	subs	r3, #1
 8011154:	009b      	lsls	r3, r3, #2
 8011156:	4413      	add	r3, r2
 8011158:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801115a:	69bb      	ldr	r3, [r7, #24]
 801115c:	f023 0307 	bic.w	r3, r3, #7
 8011160:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011162:	69bb      	ldr	r3, [r7, #24]
 8011164:	f003 0307 	and.w	r3, r3, #7
 8011168:	2b00      	cmp	r3, #0
 801116a:	d009      	beq.n	8011180 <prvInitialiseNewTask+0x56>
 801116c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011170:	f383 8811 	msr	BASEPRI, r3
 8011174:	f3bf 8f6f 	isb	sy
 8011178:	f3bf 8f4f 	dsb	sy
 801117c:	617b      	str	r3, [r7, #20]
 801117e:	e7fe      	b.n	801117e <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011180:	68bb      	ldr	r3, [r7, #8]
 8011182:	2b00      	cmp	r3, #0
 8011184:	d01f      	beq.n	80111c6 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011186:	2300      	movs	r3, #0
 8011188:	61fb      	str	r3, [r7, #28]
 801118a:	e012      	b.n	80111b2 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801118c:	68ba      	ldr	r2, [r7, #8]
 801118e:	69fb      	ldr	r3, [r7, #28]
 8011190:	4413      	add	r3, r2
 8011192:	7819      	ldrb	r1, [r3, #0]
 8011194:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011196:	69fb      	ldr	r3, [r7, #28]
 8011198:	4413      	add	r3, r2
 801119a:	3334      	adds	r3, #52	; 0x34
 801119c:	460a      	mov	r2, r1
 801119e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80111a0:	68ba      	ldr	r2, [r7, #8]
 80111a2:	69fb      	ldr	r3, [r7, #28]
 80111a4:	4413      	add	r3, r2
 80111a6:	781b      	ldrb	r3, [r3, #0]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d006      	beq.n	80111ba <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80111ac:	69fb      	ldr	r3, [r7, #28]
 80111ae:	3301      	adds	r3, #1
 80111b0:	61fb      	str	r3, [r7, #28]
 80111b2:	69fb      	ldr	r3, [r7, #28]
 80111b4:	2b0f      	cmp	r3, #15
 80111b6:	d9e9      	bls.n	801118c <prvInitialiseNewTask+0x62>
 80111b8:	e000      	b.n	80111bc <prvInitialiseNewTask+0x92>
			{
				break;
 80111ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80111bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111be:	2200      	movs	r2, #0
 80111c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80111c4:	e003      	b.n	80111ce <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80111c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111c8:	2200      	movs	r2, #0
 80111ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80111ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111d0:	2b37      	cmp	r3, #55	; 0x37
 80111d2:	d901      	bls.n	80111d8 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80111d4:	2337      	movs	r3, #55	; 0x37
 80111d6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80111d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80111dc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80111de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80111e2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80111e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111e6:	2200      	movs	r2, #0
 80111e8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80111ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111ec:	3304      	adds	r3, #4
 80111ee:	4618      	mov	r0, r3
 80111f0:	f7fe fe7a 	bl	800fee8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80111f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111f6:	3318      	adds	r3, #24
 80111f8:	4618      	mov	r0, r3
 80111fa:	f7fe fe75 	bl	800fee8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80111fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011200:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011202:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011206:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801120a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801120c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801120e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011210:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011212:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011216:	2200      	movs	r2, #0
 8011218:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801121a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801121c:	2200      	movs	r2, #0
 801121e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011222:	683a      	ldr	r2, [r7, #0]
 8011224:	68f9      	ldr	r1, [r7, #12]
 8011226:	69b8      	ldr	r0, [r7, #24]
 8011228:	f001 fa08 	bl	801263c <pxPortInitialiseStack>
 801122c:	4602      	mov	r2, r0
 801122e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011230:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8011232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011234:	2b00      	cmp	r3, #0
 8011236:	d002      	beq.n	801123e <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801123a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801123c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801123e:	bf00      	nop
 8011240:	3720      	adds	r7, #32
 8011242:	46bd      	mov	sp, r7
 8011244:	bd80      	pop	{r7, pc}
	...

08011248 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011248:	b580      	push	{r7, lr}
 801124a:	b082      	sub	sp, #8
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011250:	f001 fb1c 	bl	801288c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011254:	4b2d      	ldr	r3, [pc, #180]	; (801130c <prvAddNewTaskToReadyList+0xc4>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	3301      	adds	r3, #1
 801125a:	4a2c      	ldr	r2, [pc, #176]	; (801130c <prvAddNewTaskToReadyList+0xc4>)
 801125c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801125e:	4b2c      	ldr	r3, [pc, #176]	; (8011310 <prvAddNewTaskToReadyList+0xc8>)
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d109      	bne.n	801127a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011266:	4a2a      	ldr	r2, [pc, #168]	; (8011310 <prvAddNewTaskToReadyList+0xc8>)
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801126c:	4b27      	ldr	r3, [pc, #156]	; (801130c <prvAddNewTaskToReadyList+0xc4>)
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	2b01      	cmp	r3, #1
 8011272:	d110      	bne.n	8011296 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011274:	f000 fc08 	bl	8011a88 <prvInitialiseTaskLists>
 8011278:	e00d      	b.n	8011296 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801127a:	4b26      	ldr	r3, [pc, #152]	; (8011314 <prvAddNewTaskToReadyList+0xcc>)
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	2b00      	cmp	r3, #0
 8011280:	d109      	bne.n	8011296 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011282:	4b23      	ldr	r3, [pc, #140]	; (8011310 <prvAddNewTaskToReadyList+0xc8>)
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801128c:	429a      	cmp	r2, r3
 801128e:	d802      	bhi.n	8011296 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011290:	4a1f      	ldr	r2, [pc, #124]	; (8011310 <prvAddNewTaskToReadyList+0xc8>)
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011296:	4b20      	ldr	r3, [pc, #128]	; (8011318 <prvAddNewTaskToReadyList+0xd0>)
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	3301      	adds	r3, #1
 801129c:	4a1e      	ldr	r2, [pc, #120]	; (8011318 <prvAddNewTaskToReadyList+0xd0>)
 801129e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80112a0:	4b1d      	ldr	r3, [pc, #116]	; (8011318 <prvAddNewTaskToReadyList+0xd0>)
 80112a2:	681a      	ldr	r2, [r3, #0]
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112ac:	4b1b      	ldr	r3, [pc, #108]	; (801131c <prvAddNewTaskToReadyList+0xd4>)
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	429a      	cmp	r2, r3
 80112b2:	d903      	bls.n	80112bc <prvAddNewTaskToReadyList+0x74>
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112b8:	4a18      	ldr	r2, [pc, #96]	; (801131c <prvAddNewTaskToReadyList+0xd4>)
 80112ba:	6013      	str	r3, [r2, #0]
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112c0:	4613      	mov	r3, r2
 80112c2:	009b      	lsls	r3, r3, #2
 80112c4:	4413      	add	r3, r2
 80112c6:	009b      	lsls	r3, r3, #2
 80112c8:	4a15      	ldr	r2, [pc, #84]	; (8011320 <prvAddNewTaskToReadyList+0xd8>)
 80112ca:	441a      	add	r2, r3
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	3304      	adds	r3, #4
 80112d0:	4619      	mov	r1, r3
 80112d2:	4610      	mov	r0, r2
 80112d4:	f7fe fe15 	bl	800ff02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80112d8:	f001 fb06 	bl	80128e8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80112dc:	4b0d      	ldr	r3, [pc, #52]	; (8011314 <prvAddNewTaskToReadyList+0xcc>)
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d00e      	beq.n	8011302 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80112e4:	4b0a      	ldr	r3, [pc, #40]	; (8011310 <prvAddNewTaskToReadyList+0xc8>)
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112ee:	429a      	cmp	r2, r3
 80112f0:	d207      	bcs.n	8011302 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80112f2:	4b0c      	ldr	r3, [pc, #48]	; (8011324 <prvAddNewTaskToReadyList+0xdc>)
 80112f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80112f8:	601a      	str	r2, [r3, #0]
 80112fa:	f3bf 8f4f 	dsb	sy
 80112fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011302:	bf00      	nop
 8011304:	3708      	adds	r7, #8
 8011306:	46bd      	mov	sp, r7
 8011308:	bd80      	pop	{r7, pc}
 801130a:	bf00      	nop
 801130c:	20001354 	.word	0x20001354
 8011310:	20000e80 	.word	0x20000e80
 8011314:	20001360 	.word	0x20001360
 8011318:	20001370 	.word	0x20001370
 801131c:	2000135c 	.word	0x2000135c
 8011320:	20000e84 	.word	0x20000e84
 8011324:	e000ed04 	.word	0xe000ed04

08011328 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011328:	b580      	push	{r7, lr}
 801132a:	b084      	sub	sp, #16
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011330:	2300      	movs	r3, #0
 8011332:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d016      	beq.n	8011368 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801133a:	4b13      	ldr	r3, [pc, #76]	; (8011388 <vTaskDelay+0x60>)
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d009      	beq.n	8011356 <vTaskDelay+0x2e>
 8011342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011346:	f383 8811 	msr	BASEPRI, r3
 801134a:	f3bf 8f6f 	isb	sy
 801134e:	f3bf 8f4f 	dsb	sy
 8011352:	60bb      	str	r3, [r7, #8]
 8011354:	e7fe      	b.n	8011354 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8011356:	f000 f87f 	bl	8011458 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801135a:	2100      	movs	r1, #0
 801135c:	6878      	ldr	r0, [r7, #4]
 801135e:	f000 fdd3 	bl	8011f08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011362:	f000 f887 	bl	8011474 <xTaskResumeAll>
 8011366:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	2b00      	cmp	r3, #0
 801136c:	d107      	bne.n	801137e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 801136e:	4b07      	ldr	r3, [pc, #28]	; (801138c <vTaskDelay+0x64>)
 8011370:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011374:	601a      	str	r2, [r3, #0]
 8011376:	f3bf 8f4f 	dsb	sy
 801137a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801137e:	bf00      	nop
 8011380:	3710      	adds	r7, #16
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}
 8011386:	bf00      	nop
 8011388:	2000137c 	.word	0x2000137c
 801138c:	e000ed04 	.word	0xe000ed04

08011390 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b08a      	sub	sp, #40	; 0x28
 8011394:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011396:	2300      	movs	r3, #0
 8011398:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801139a:	2300      	movs	r3, #0
 801139c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801139e:	463a      	mov	r2, r7
 80113a0:	1d39      	adds	r1, r7, #4
 80113a2:	f107 0308 	add.w	r3, r7, #8
 80113a6:	4618      	mov	r0, r3
 80113a8:	f7fe fd4a 	bl	800fe40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80113ac:	6839      	ldr	r1, [r7, #0]
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	68ba      	ldr	r2, [r7, #8]
 80113b2:	9202      	str	r2, [sp, #8]
 80113b4:	9301      	str	r3, [sp, #4]
 80113b6:	2300      	movs	r3, #0
 80113b8:	9300      	str	r3, [sp, #0]
 80113ba:	2300      	movs	r3, #0
 80113bc:	460a      	mov	r2, r1
 80113be:	4920      	ldr	r1, [pc, #128]	; (8011440 <vTaskStartScheduler+0xb0>)
 80113c0:	4820      	ldr	r0, [pc, #128]	; (8011444 <vTaskStartScheduler+0xb4>)
 80113c2:	f7ff fe13 	bl	8010fec <xTaskCreateStatic>
 80113c6:	4602      	mov	r2, r0
 80113c8:	4b1f      	ldr	r3, [pc, #124]	; (8011448 <vTaskStartScheduler+0xb8>)
 80113ca:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80113cc:	4b1e      	ldr	r3, [pc, #120]	; (8011448 <vTaskStartScheduler+0xb8>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d002      	beq.n	80113da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80113d4:	2301      	movs	r3, #1
 80113d6:	617b      	str	r3, [r7, #20]
 80113d8:	e001      	b.n	80113de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80113da:	2300      	movs	r3, #0
 80113dc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80113de:	697b      	ldr	r3, [r7, #20]
 80113e0:	2b01      	cmp	r3, #1
 80113e2:	d102      	bne.n	80113ea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80113e4:	f000 fde4 	bl	8011fb0 <xTimerCreateTimerTask>
 80113e8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80113ea:	697b      	ldr	r3, [r7, #20]
 80113ec:	2b01      	cmp	r3, #1
 80113ee:	d115      	bne.n	801141c <vTaskStartScheduler+0x8c>
 80113f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113f4:	f383 8811 	msr	BASEPRI, r3
 80113f8:	f3bf 8f6f 	isb	sy
 80113fc:	f3bf 8f4f 	dsb	sy
 8011400:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011402:	4b12      	ldr	r3, [pc, #72]	; (801144c <vTaskStartScheduler+0xbc>)
 8011404:	f04f 32ff 	mov.w	r2, #4294967295
 8011408:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801140a:	4b11      	ldr	r3, [pc, #68]	; (8011450 <vTaskStartScheduler+0xc0>)
 801140c:	2201      	movs	r2, #1
 801140e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011410:	4b10      	ldr	r3, [pc, #64]	; (8011454 <vTaskStartScheduler+0xc4>)
 8011412:	2200      	movs	r2, #0
 8011414:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011416:	f001 f99b 	bl	8012750 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801141a:	e00d      	b.n	8011438 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801141c:	697b      	ldr	r3, [r7, #20]
 801141e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011422:	d109      	bne.n	8011438 <vTaskStartScheduler+0xa8>
 8011424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011428:	f383 8811 	msr	BASEPRI, r3
 801142c:	f3bf 8f6f 	isb	sy
 8011430:	f3bf 8f4f 	dsb	sy
 8011434:	60fb      	str	r3, [r7, #12]
 8011436:	e7fe      	b.n	8011436 <vTaskStartScheduler+0xa6>
}
 8011438:	bf00      	nop
 801143a:	3718      	adds	r7, #24
 801143c:	46bd      	mov	sp, r7
 801143e:	bd80      	pop	{r7, pc}
 8011440:	08016644 	.word	0x08016644
 8011444:	08011a59 	.word	0x08011a59
 8011448:	20001378 	.word	0x20001378
 801144c:	20001374 	.word	0x20001374
 8011450:	20001360 	.word	0x20001360
 8011454:	20001358 	.word	0x20001358

08011458 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011458:	b480      	push	{r7}
 801145a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 801145c:	4b04      	ldr	r3, [pc, #16]	; (8011470 <vTaskSuspendAll+0x18>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	3301      	adds	r3, #1
 8011462:	4a03      	ldr	r2, [pc, #12]	; (8011470 <vTaskSuspendAll+0x18>)
 8011464:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8011466:	bf00      	nop
 8011468:	46bd      	mov	sp, r7
 801146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146e:	4770      	bx	lr
 8011470:	2000137c 	.word	0x2000137c

08011474 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b084      	sub	sp, #16
 8011478:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801147a:	2300      	movs	r3, #0
 801147c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801147e:	2300      	movs	r3, #0
 8011480:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011482:	4b41      	ldr	r3, [pc, #260]	; (8011588 <xTaskResumeAll+0x114>)
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d109      	bne.n	801149e <xTaskResumeAll+0x2a>
 801148a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801148e:	f383 8811 	msr	BASEPRI, r3
 8011492:	f3bf 8f6f 	isb	sy
 8011496:	f3bf 8f4f 	dsb	sy
 801149a:	603b      	str	r3, [r7, #0]
 801149c:	e7fe      	b.n	801149c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801149e:	f001 f9f5 	bl	801288c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80114a2:	4b39      	ldr	r3, [pc, #228]	; (8011588 <xTaskResumeAll+0x114>)
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	3b01      	subs	r3, #1
 80114a8:	4a37      	ldr	r2, [pc, #220]	; (8011588 <xTaskResumeAll+0x114>)
 80114aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80114ac:	4b36      	ldr	r3, [pc, #216]	; (8011588 <xTaskResumeAll+0x114>)
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d162      	bne.n	801157a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80114b4:	4b35      	ldr	r3, [pc, #212]	; (801158c <xTaskResumeAll+0x118>)
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d05e      	beq.n	801157a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80114bc:	e02f      	b.n	801151e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80114be:	4b34      	ldr	r3, [pc, #208]	; (8011590 <xTaskResumeAll+0x11c>)
 80114c0:	68db      	ldr	r3, [r3, #12]
 80114c2:	68db      	ldr	r3, [r3, #12]
 80114c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	3318      	adds	r3, #24
 80114ca:	4618      	mov	r0, r3
 80114cc:	f7fe fd76 	bl	800ffbc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	3304      	adds	r3, #4
 80114d4:	4618      	mov	r0, r3
 80114d6:	f7fe fd71 	bl	800ffbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114de:	4b2d      	ldr	r3, [pc, #180]	; (8011594 <xTaskResumeAll+0x120>)
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	429a      	cmp	r2, r3
 80114e4:	d903      	bls.n	80114ee <xTaskResumeAll+0x7a>
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114ea:	4a2a      	ldr	r2, [pc, #168]	; (8011594 <xTaskResumeAll+0x120>)
 80114ec:	6013      	str	r3, [r2, #0]
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114f2:	4613      	mov	r3, r2
 80114f4:	009b      	lsls	r3, r3, #2
 80114f6:	4413      	add	r3, r2
 80114f8:	009b      	lsls	r3, r3, #2
 80114fa:	4a27      	ldr	r2, [pc, #156]	; (8011598 <xTaskResumeAll+0x124>)
 80114fc:	441a      	add	r2, r3
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	3304      	adds	r3, #4
 8011502:	4619      	mov	r1, r3
 8011504:	4610      	mov	r0, r2
 8011506:	f7fe fcfc 	bl	800ff02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801150e:	4b23      	ldr	r3, [pc, #140]	; (801159c <xTaskResumeAll+0x128>)
 8011510:	681b      	ldr	r3, [r3, #0]
 8011512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011514:	429a      	cmp	r2, r3
 8011516:	d302      	bcc.n	801151e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8011518:	4b21      	ldr	r3, [pc, #132]	; (80115a0 <xTaskResumeAll+0x12c>)
 801151a:	2201      	movs	r2, #1
 801151c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801151e:	4b1c      	ldr	r3, [pc, #112]	; (8011590 <xTaskResumeAll+0x11c>)
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	2b00      	cmp	r3, #0
 8011524:	d1cb      	bne.n	80114be <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	2b00      	cmp	r3, #0
 801152a:	d001      	beq.n	8011530 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801152c:	f000 fb46 	bl	8011bbc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8011530:	4b1c      	ldr	r3, [pc, #112]	; (80115a4 <xTaskResumeAll+0x130>)
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d010      	beq.n	801155e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801153c:	f000 f846 	bl	80115cc <xTaskIncrementTick>
 8011540:	4603      	mov	r3, r0
 8011542:	2b00      	cmp	r3, #0
 8011544:	d002      	beq.n	801154c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8011546:	4b16      	ldr	r3, [pc, #88]	; (80115a0 <xTaskResumeAll+0x12c>)
 8011548:	2201      	movs	r2, #1
 801154a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	3b01      	subs	r3, #1
 8011550:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d1f1      	bne.n	801153c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8011558:	4b12      	ldr	r3, [pc, #72]	; (80115a4 <xTaskResumeAll+0x130>)
 801155a:	2200      	movs	r2, #0
 801155c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801155e:	4b10      	ldr	r3, [pc, #64]	; (80115a0 <xTaskResumeAll+0x12c>)
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d009      	beq.n	801157a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011566:	2301      	movs	r3, #1
 8011568:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801156a:	4b0f      	ldr	r3, [pc, #60]	; (80115a8 <xTaskResumeAll+0x134>)
 801156c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011570:	601a      	str	r2, [r3, #0]
 8011572:	f3bf 8f4f 	dsb	sy
 8011576:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801157a:	f001 f9b5 	bl	80128e8 <vPortExitCritical>

	return xAlreadyYielded;
 801157e:	68bb      	ldr	r3, [r7, #8]
}
 8011580:	4618      	mov	r0, r3
 8011582:	3710      	adds	r7, #16
 8011584:	46bd      	mov	sp, r7
 8011586:	bd80      	pop	{r7, pc}
 8011588:	2000137c 	.word	0x2000137c
 801158c:	20001354 	.word	0x20001354
 8011590:	20001314 	.word	0x20001314
 8011594:	2000135c 	.word	0x2000135c
 8011598:	20000e84 	.word	0x20000e84
 801159c:	20000e80 	.word	0x20000e80
 80115a0:	20001368 	.word	0x20001368
 80115a4:	20001364 	.word	0x20001364
 80115a8:	e000ed04 	.word	0xe000ed04

080115ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80115ac:	b480      	push	{r7}
 80115ae:	b083      	sub	sp, #12
 80115b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80115b2:	4b05      	ldr	r3, [pc, #20]	; (80115c8 <xTaskGetTickCount+0x1c>)
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80115b8:	687b      	ldr	r3, [r7, #4]
}
 80115ba:	4618      	mov	r0, r3
 80115bc:	370c      	adds	r7, #12
 80115be:	46bd      	mov	sp, r7
 80115c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c4:	4770      	bx	lr
 80115c6:	bf00      	nop
 80115c8:	20001358 	.word	0x20001358

080115cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80115cc:	b580      	push	{r7, lr}
 80115ce:	b086      	sub	sp, #24
 80115d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80115d2:	2300      	movs	r3, #0
 80115d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80115d6:	4b4e      	ldr	r3, [pc, #312]	; (8011710 <xTaskIncrementTick+0x144>)
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	2b00      	cmp	r3, #0
 80115dc:	f040 8088 	bne.w	80116f0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80115e0:	4b4c      	ldr	r3, [pc, #304]	; (8011714 <xTaskIncrementTick+0x148>)
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	3301      	adds	r3, #1
 80115e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80115e8:	4a4a      	ldr	r2, [pc, #296]	; (8011714 <xTaskIncrementTick+0x148>)
 80115ea:	693b      	ldr	r3, [r7, #16]
 80115ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80115ee:	693b      	ldr	r3, [r7, #16]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d11f      	bne.n	8011634 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80115f4:	4b48      	ldr	r3, [pc, #288]	; (8011718 <xTaskIncrementTick+0x14c>)
 80115f6:	681b      	ldr	r3, [r3, #0]
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d009      	beq.n	8011612 <xTaskIncrementTick+0x46>
 80115fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011602:	f383 8811 	msr	BASEPRI, r3
 8011606:	f3bf 8f6f 	isb	sy
 801160a:	f3bf 8f4f 	dsb	sy
 801160e:	603b      	str	r3, [r7, #0]
 8011610:	e7fe      	b.n	8011610 <xTaskIncrementTick+0x44>
 8011612:	4b41      	ldr	r3, [pc, #260]	; (8011718 <xTaskIncrementTick+0x14c>)
 8011614:	681b      	ldr	r3, [r3, #0]
 8011616:	60fb      	str	r3, [r7, #12]
 8011618:	4b40      	ldr	r3, [pc, #256]	; (801171c <xTaskIncrementTick+0x150>)
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	4a3e      	ldr	r2, [pc, #248]	; (8011718 <xTaskIncrementTick+0x14c>)
 801161e:	6013      	str	r3, [r2, #0]
 8011620:	4a3e      	ldr	r2, [pc, #248]	; (801171c <xTaskIncrementTick+0x150>)
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	6013      	str	r3, [r2, #0]
 8011626:	4b3e      	ldr	r3, [pc, #248]	; (8011720 <xTaskIncrementTick+0x154>)
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	3301      	adds	r3, #1
 801162c:	4a3c      	ldr	r2, [pc, #240]	; (8011720 <xTaskIncrementTick+0x154>)
 801162e:	6013      	str	r3, [r2, #0]
 8011630:	f000 fac4 	bl	8011bbc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011634:	4b3b      	ldr	r3, [pc, #236]	; (8011724 <xTaskIncrementTick+0x158>)
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	693a      	ldr	r2, [r7, #16]
 801163a:	429a      	cmp	r2, r3
 801163c:	d349      	bcc.n	80116d2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801163e:	4b36      	ldr	r3, [pc, #216]	; (8011718 <xTaskIncrementTick+0x14c>)
 8011640:	681b      	ldr	r3, [r3, #0]
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d104      	bne.n	8011652 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011648:	4b36      	ldr	r3, [pc, #216]	; (8011724 <xTaskIncrementTick+0x158>)
 801164a:	f04f 32ff 	mov.w	r2, #4294967295
 801164e:	601a      	str	r2, [r3, #0]
					break;
 8011650:	e03f      	b.n	80116d2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011652:	4b31      	ldr	r3, [pc, #196]	; (8011718 <xTaskIncrementTick+0x14c>)
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	68db      	ldr	r3, [r3, #12]
 8011658:	68db      	ldr	r3, [r3, #12]
 801165a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801165c:	68bb      	ldr	r3, [r7, #8]
 801165e:	685b      	ldr	r3, [r3, #4]
 8011660:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011662:	693a      	ldr	r2, [r7, #16]
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	429a      	cmp	r2, r3
 8011668:	d203      	bcs.n	8011672 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801166a:	4a2e      	ldr	r2, [pc, #184]	; (8011724 <xTaskIncrementTick+0x158>)
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011670:	e02f      	b.n	80116d2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011672:	68bb      	ldr	r3, [r7, #8]
 8011674:	3304      	adds	r3, #4
 8011676:	4618      	mov	r0, r3
 8011678:	f7fe fca0 	bl	800ffbc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801167c:	68bb      	ldr	r3, [r7, #8]
 801167e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011680:	2b00      	cmp	r3, #0
 8011682:	d004      	beq.n	801168e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011684:	68bb      	ldr	r3, [r7, #8]
 8011686:	3318      	adds	r3, #24
 8011688:	4618      	mov	r0, r3
 801168a:	f7fe fc97 	bl	800ffbc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801168e:	68bb      	ldr	r3, [r7, #8]
 8011690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011692:	4b25      	ldr	r3, [pc, #148]	; (8011728 <xTaskIncrementTick+0x15c>)
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	429a      	cmp	r2, r3
 8011698:	d903      	bls.n	80116a2 <xTaskIncrementTick+0xd6>
 801169a:	68bb      	ldr	r3, [r7, #8]
 801169c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801169e:	4a22      	ldr	r2, [pc, #136]	; (8011728 <xTaskIncrementTick+0x15c>)
 80116a0:	6013      	str	r3, [r2, #0]
 80116a2:	68bb      	ldr	r3, [r7, #8]
 80116a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116a6:	4613      	mov	r3, r2
 80116a8:	009b      	lsls	r3, r3, #2
 80116aa:	4413      	add	r3, r2
 80116ac:	009b      	lsls	r3, r3, #2
 80116ae:	4a1f      	ldr	r2, [pc, #124]	; (801172c <xTaskIncrementTick+0x160>)
 80116b0:	441a      	add	r2, r3
 80116b2:	68bb      	ldr	r3, [r7, #8]
 80116b4:	3304      	adds	r3, #4
 80116b6:	4619      	mov	r1, r3
 80116b8:	4610      	mov	r0, r2
 80116ba:	f7fe fc22 	bl	800ff02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116c2:	4b1b      	ldr	r3, [pc, #108]	; (8011730 <xTaskIncrementTick+0x164>)
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116c8:	429a      	cmp	r2, r3
 80116ca:	d3b8      	bcc.n	801163e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80116cc:	2301      	movs	r3, #1
 80116ce:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80116d0:	e7b5      	b.n	801163e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80116d2:	4b17      	ldr	r3, [pc, #92]	; (8011730 <xTaskIncrementTick+0x164>)
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116d8:	4914      	ldr	r1, [pc, #80]	; (801172c <xTaskIncrementTick+0x160>)
 80116da:	4613      	mov	r3, r2
 80116dc:	009b      	lsls	r3, r3, #2
 80116de:	4413      	add	r3, r2
 80116e0:	009b      	lsls	r3, r3, #2
 80116e2:	440b      	add	r3, r1
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	2b01      	cmp	r3, #1
 80116e8:	d907      	bls.n	80116fa <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80116ea:	2301      	movs	r3, #1
 80116ec:	617b      	str	r3, [r7, #20]
 80116ee:	e004      	b.n	80116fa <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80116f0:	4b10      	ldr	r3, [pc, #64]	; (8011734 <xTaskIncrementTick+0x168>)
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	3301      	adds	r3, #1
 80116f6:	4a0f      	ldr	r2, [pc, #60]	; (8011734 <xTaskIncrementTick+0x168>)
 80116f8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80116fa:	4b0f      	ldr	r3, [pc, #60]	; (8011738 <xTaskIncrementTick+0x16c>)
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d001      	beq.n	8011706 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8011702:	2301      	movs	r3, #1
 8011704:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8011706:	697b      	ldr	r3, [r7, #20]
}
 8011708:	4618      	mov	r0, r3
 801170a:	3718      	adds	r7, #24
 801170c:	46bd      	mov	sp, r7
 801170e:	bd80      	pop	{r7, pc}
 8011710:	2000137c 	.word	0x2000137c
 8011714:	20001358 	.word	0x20001358
 8011718:	2000130c 	.word	0x2000130c
 801171c:	20001310 	.word	0x20001310
 8011720:	2000136c 	.word	0x2000136c
 8011724:	20001374 	.word	0x20001374
 8011728:	2000135c 	.word	0x2000135c
 801172c:	20000e84 	.word	0x20000e84
 8011730:	20000e80 	.word	0x20000e80
 8011734:	20001364 	.word	0x20001364
 8011738:	20001368 	.word	0x20001368

0801173c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801173c:	b480      	push	{r7}
 801173e:	b085      	sub	sp, #20
 8011740:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011742:	4b27      	ldr	r3, [pc, #156]	; (80117e0 <vTaskSwitchContext+0xa4>)
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d003      	beq.n	8011752 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801174a:	4b26      	ldr	r3, [pc, #152]	; (80117e4 <vTaskSwitchContext+0xa8>)
 801174c:	2201      	movs	r2, #1
 801174e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011750:	e040      	b.n	80117d4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8011752:	4b24      	ldr	r3, [pc, #144]	; (80117e4 <vTaskSwitchContext+0xa8>)
 8011754:	2200      	movs	r2, #0
 8011756:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011758:	4b23      	ldr	r3, [pc, #140]	; (80117e8 <vTaskSwitchContext+0xac>)
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	60fb      	str	r3, [r7, #12]
 801175e:	e00f      	b.n	8011780 <vTaskSwitchContext+0x44>
 8011760:	68fb      	ldr	r3, [r7, #12]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d109      	bne.n	801177a <vTaskSwitchContext+0x3e>
 8011766:	f04f 0350 	mov.w	r3, #80	; 0x50
 801176a:	f383 8811 	msr	BASEPRI, r3
 801176e:	f3bf 8f6f 	isb	sy
 8011772:	f3bf 8f4f 	dsb	sy
 8011776:	607b      	str	r3, [r7, #4]
 8011778:	e7fe      	b.n	8011778 <vTaskSwitchContext+0x3c>
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	3b01      	subs	r3, #1
 801177e:	60fb      	str	r3, [r7, #12]
 8011780:	491a      	ldr	r1, [pc, #104]	; (80117ec <vTaskSwitchContext+0xb0>)
 8011782:	68fa      	ldr	r2, [r7, #12]
 8011784:	4613      	mov	r3, r2
 8011786:	009b      	lsls	r3, r3, #2
 8011788:	4413      	add	r3, r2
 801178a:	009b      	lsls	r3, r3, #2
 801178c:	440b      	add	r3, r1
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	2b00      	cmp	r3, #0
 8011792:	d0e5      	beq.n	8011760 <vTaskSwitchContext+0x24>
 8011794:	68fa      	ldr	r2, [r7, #12]
 8011796:	4613      	mov	r3, r2
 8011798:	009b      	lsls	r3, r3, #2
 801179a:	4413      	add	r3, r2
 801179c:	009b      	lsls	r3, r3, #2
 801179e:	4a13      	ldr	r2, [pc, #76]	; (80117ec <vTaskSwitchContext+0xb0>)
 80117a0:	4413      	add	r3, r2
 80117a2:	60bb      	str	r3, [r7, #8]
 80117a4:	68bb      	ldr	r3, [r7, #8]
 80117a6:	685b      	ldr	r3, [r3, #4]
 80117a8:	685a      	ldr	r2, [r3, #4]
 80117aa:	68bb      	ldr	r3, [r7, #8]
 80117ac:	605a      	str	r2, [r3, #4]
 80117ae:	68bb      	ldr	r3, [r7, #8]
 80117b0:	685a      	ldr	r2, [r3, #4]
 80117b2:	68bb      	ldr	r3, [r7, #8]
 80117b4:	3308      	adds	r3, #8
 80117b6:	429a      	cmp	r2, r3
 80117b8:	d104      	bne.n	80117c4 <vTaskSwitchContext+0x88>
 80117ba:	68bb      	ldr	r3, [r7, #8]
 80117bc:	685b      	ldr	r3, [r3, #4]
 80117be:	685a      	ldr	r2, [r3, #4]
 80117c0:	68bb      	ldr	r3, [r7, #8]
 80117c2:	605a      	str	r2, [r3, #4]
 80117c4:	68bb      	ldr	r3, [r7, #8]
 80117c6:	685b      	ldr	r3, [r3, #4]
 80117c8:	68db      	ldr	r3, [r3, #12]
 80117ca:	4a09      	ldr	r2, [pc, #36]	; (80117f0 <vTaskSwitchContext+0xb4>)
 80117cc:	6013      	str	r3, [r2, #0]
 80117ce:	4a06      	ldr	r2, [pc, #24]	; (80117e8 <vTaskSwitchContext+0xac>)
 80117d0:	68fb      	ldr	r3, [r7, #12]
 80117d2:	6013      	str	r3, [r2, #0]
}
 80117d4:	bf00      	nop
 80117d6:	3714      	adds	r7, #20
 80117d8:	46bd      	mov	sp, r7
 80117da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117de:	4770      	bx	lr
 80117e0:	2000137c 	.word	0x2000137c
 80117e4:	20001368 	.word	0x20001368
 80117e8:	2000135c 	.word	0x2000135c
 80117ec:	20000e84 	.word	0x20000e84
 80117f0:	20000e80 	.word	0x20000e80

080117f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80117f4:	b580      	push	{r7, lr}
 80117f6:	b084      	sub	sp, #16
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]
 80117fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d109      	bne.n	8011818 <vTaskPlaceOnEventList+0x24>
 8011804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011808:	f383 8811 	msr	BASEPRI, r3
 801180c:	f3bf 8f6f 	isb	sy
 8011810:	f3bf 8f4f 	dsb	sy
 8011814:	60fb      	str	r3, [r7, #12]
 8011816:	e7fe      	b.n	8011816 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011818:	4b07      	ldr	r3, [pc, #28]	; (8011838 <vTaskPlaceOnEventList+0x44>)
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	3318      	adds	r3, #24
 801181e:	4619      	mov	r1, r3
 8011820:	6878      	ldr	r0, [r7, #4]
 8011822:	f7fe fb92 	bl	800ff4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011826:	2101      	movs	r1, #1
 8011828:	6838      	ldr	r0, [r7, #0]
 801182a:	f000 fb6d 	bl	8011f08 <prvAddCurrentTaskToDelayedList>
}
 801182e:	bf00      	nop
 8011830:	3710      	adds	r7, #16
 8011832:	46bd      	mov	sp, r7
 8011834:	bd80      	pop	{r7, pc}
 8011836:	bf00      	nop
 8011838:	20000e80 	.word	0x20000e80

0801183c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801183c:	b580      	push	{r7, lr}
 801183e:	b086      	sub	sp, #24
 8011840:	af00      	add	r7, sp, #0
 8011842:	60f8      	str	r0, [r7, #12]
 8011844:	60b9      	str	r1, [r7, #8]
 8011846:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	2b00      	cmp	r3, #0
 801184c:	d109      	bne.n	8011862 <vTaskPlaceOnEventListRestricted+0x26>
 801184e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011852:	f383 8811 	msr	BASEPRI, r3
 8011856:	f3bf 8f6f 	isb	sy
 801185a:	f3bf 8f4f 	dsb	sy
 801185e:	617b      	str	r3, [r7, #20]
 8011860:	e7fe      	b.n	8011860 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011862:	4b0a      	ldr	r3, [pc, #40]	; (801188c <vTaskPlaceOnEventListRestricted+0x50>)
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	3318      	adds	r3, #24
 8011868:	4619      	mov	r1, r3
 801186a:	68f8      	ldr	r0, [r7, #12]
 801186c:	f7fe fb49 	bl	800ff02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	2b00      	cmp	r3, #0
 8011874:	d002      	beq.n	801187c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8011876:	f04f 33ff 	mov.w	r3, #4294967295
 801187a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801187c:	6879      	ldr	r1, [r7, #4]
 801187e:	68b8      	ldr	r0, [r7, #8]
 8011880:	f000 fb42 	bl	8011f08 <prvAddCurrentTaskToDelayedList>
	}
 8011884:	bf00      	nop
 8011886:	3718      	adds	r7, #24
 8011888:	46bd      	mov	sp, r7
 801188a:	bd80      	pop	{r7, pc}
 801188c:	20000e80 	.word	0x20000e80

08011890 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011890:	b580      	push	{r7, lr}
 8011892:	b086      	sub	sp, #24
 8011894:	af00      	add	r7, sp, #0
 8011896:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	68db      	ldr	r3, [r3, #12]
 801189c:	68db      	ldr	r3, [r3, #12]
 801189e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80118a0:	693b      	ldr	r3, [r7, #16]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d109      	bne.n	80118ba <xTaskRemoveFromEventList+0x2a>
 80118a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118aa:	f383 8811 	msr	BASEPRI, r3
 80118ae:	f3bf 8f6f 	isb	sy
 80118b2:	f3bf 8f4f 	dsb	sy
 80118b6:	60fb      	str	r3, [r7, #12]
 80118b8:	e7fe      	b.n	80118b8 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80118ba:	693b      	ldr	r3, [r7, #16]
 80118bc:	3318      	adds	r3, #24
 80118be:	4618      	mov	r0, r3
 80118c0:	f7fe fb7c 	bl	800ffbc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80118c4:	4b1d      	ldr	r3, [pc, #116]	; (801193c <xTaskRemoveFromEventList+0xac>)
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d11d      	bne.n	8011908 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80118cc:	693b      	ldr	r3, [r7, #16]
 80118ce:	3304      	adds	r3, #4
 80118d0:	4618      	mov	r0, r3
 80118d2:	f7fe fb73 	bl	800ffbc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80118d6:	693b      	ldr	r3, [r7, #16]
 80118d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118da:	4b19      	ldr	r3, [pc, #100]	; (8011940 <xTaskRemoveFromEventList+0xb0>)
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	429a      	cmp	r2, r3
 80118e0:	d903      	bls.n	80118ea <xTaskRemoveFromEventList+0x5a>
 80118e2:	693b      	ldr	r3, [r7, #16]
 80118e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118e6:	4a16      	ldr	r2, [pc, #88]	; (8011940 <xTaskRemoveFromEventList+0xb0>)
 80118e8:	6013      	str	r3, [r2, #0]
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80118ee:	4613      	mov	r3, r2
 80118f0:	009b      	lsls	r3, r3, #2
 80118f2:	4413      	add	r3, r2
 80118f4:	009b      	lsls	r3, r3, #2
 80118f6:	4a13      	ldr	r2, [pc, #76]	; (8011944 <xTaskRemoveFromEventList+0xb4>)
 80118f8:	441a      	add	r2, r3
 80118fa:	693b      	ldr	r3, [r7, #16]
 80118fc:	3304      	adds	r3, #4
 80118fe:	4619      	mov	r1, r3
 8011900:	4610      	mov	r0, r2
 8011902:	f7fe fafe 	bl	800ff02 <vListInsertEnd>
 8011906:	e005      	b.n	8011914 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011908:	693b      	ldr	r3, [r7, #16]
 801190a:	3318      	adds	r3, #24
 801190c:	4619      	mov	r1, r3
 801190e:	480e      	ldr	r0, [pc, #56]	; (8011948 <xTaskRemoveFromEventList+0xb8>)
 8011910:	f7fe faf7 	bl	800ff02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011914:	693b      	ldr	r3, [r7, #16]
 8011916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011918:	4b0c      	ldr	r3, [pc, #48]	; (801194c <xTaskRemoveFromEventList+0xbc>)
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801191e:	429a      	cmp	r2, r3
 8011920:	d905      	bls.n	801192e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011922:	2301      	movs	r3, #1
 8011924:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011926:	4b0a      	ldr	r3, [pc, #40]	; (8011950 <xTaskRemoveFromEventList+0xc0>)
 8011928:	2201      	movs	r2, #1
 801192a:	601a      	str	r2, [r3, #0]
 801192c:	e001      	b.n	8011932 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 801192e:	2300      	movs	r3, #0
 8011930:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011932:	697b      	ldr	r3, [r7, #20]
}
 8011934:	4618      	mov	r0, r3
 8011936:	3718      	adds	r7, #24
 8011938:	46bd      	mov	sp, r7
 801193a:	bd80      	pop	{r7, pc}
 801193c:	2000137c 	.word	0x2000137c
 8011940:	2000135c 	.word	0x2000135c
 8011944:	20000e84 	.word	0x20000e84
 8011948:	20001314 	.word	0x20001314
 801194c:	20000e80 	.word	0x20000e80
 8011950:	20001368 	.word	0x20001368

08011954 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011954:	b480      	push	{r7}
 8011956:	b083      	sub	sp, #12
 8011958:	af00      	add	r7, sp, #0
 801195a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801195c:	4b06      	ldr	r3, [pc, #24]	; (8011978 <vTaskInternalSetTimeOutState+0x24>)
 801195e:	681a      	ldr	r2, [r3, #0]
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011964:	4b05      	ldr	r3, [pc, #20]	; (801197c <vTaskInternalSetTimeOutState+0x28>)
 8011966:	681a      	ldr	r2, [r3, #0]
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	605a      	str	r2, [r3, #4]
}
 801196c:	bf00      	nop
 801196e:	370c      	adds	r7, #12
 8011970:	46bd      	mov	sp, r7
 8011972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011976:	4770      	bx	lr
 8011978:	2000136c 	.word	0x2000136c
 801197c:	20001358 	.word	0x20001358

08011980 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011980:	b580      	push	{r7, lr}
 8011982:	b088      	sub	sp, #32
 8011984:	af00      	add	r7, sp, #0
 8011986:	6078      	str	r0, [r7, #4]
 8011988:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	2b00      	cmp	r3, #0
 801198e:	d109      	bne.n	80119a4 <xTaskCheckForTimeOut+0x24>
 8011990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011994:	f383 8811 	msr	BASEPRI, r3
 8011998:	f3bf 8f6f 	isb	sy
 801199c:	f3bf 8f4f 	dsb	sy
 80119a0:	613b      	str	r3, [r7, #16]
 80119a2:	e7fe      	b.n	80119a2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80119a4:	683b      	ldr	r3, [r7, #0]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d109      	bne.n	80119be <xTaskCheckForTimeOut+0x3e>
 80119aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119ae:	f383 8811 	msr	BASEPRI, r3
 80119b2:	f3bf 8f6f 	isb	sy
 80119b6:	f3bf 8f4f 	dsb	sy
 80119ba:	60fb      	str	r3, [r7, #12]
 80119bc:	e7fe      	b.n	80119bc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80119be:	f000 ff65 	bl	801288c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80119c2:	4b1d      	ldr	r3, [pc, #116]	; (8011a38 <xTaskCheckForTimeOut+0xb8>)
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	685b      	ldr	r3, [r3, #4]
 80119cc:	69ba      	ldr	r2, [r7, #24]
 80119ce:	1ad3      	subs	r3, r2, r3
 80119d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80119d2:	683b      	ldr	r3, [r7, #0]
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119da:	d102      	bne.n	80119e2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80119dc:	2300      	movs	r3, #0
 80119de:	61fb      	str	r3, [r7, #28]
 80119e0:	e023      	b.n	8011a2a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	681a      	ldr	r2, [r3, #0]
 80119e6:	4b15      	ldr	r3, [pc, #84]	; (8011a3c <xTaskCheckForTimeOut+0xbc>)
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	429a      	cmp	r2, r3
 80119ec:	d007      	beq.n	80119fe <xTaskCheckForTimeOut+0x7e>
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	685b      	ldr	r3, [r3, #4]
 80119f2:	69ba      	ldr	r2, [r7, #24]
 80119f4:	429a      	cmp	r2, r3
 80119f6:	d302      	bcc.n	80119fe <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80119f8:	2301      	movs	r3, #1
 80119fa:	61fb      	str	r3, [r7, #28]
 80119fc:	e015      	b.n	8011a2a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80119fe:	683b      	ldr	r3, [r7, #0]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	697a      	ldr	r2, [r7, #20]
 8011a04:	429a      	cmp	r2, r3
 8011a06:	d20b      	bcs.n	8011a20 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011a08:	683b      	ldr	r3, [r7, #0]
 8011a0a:	681a      	ldr	r2, [r3, #0]
 8011a0c:	697b      	ldr	r3, [r7, #20]
 8011a0e:	1ad2      	subs	r2, r2, r3
 8011a10:	683b      	ldr	r3, [r7, #0]
 8011a12:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011a14:	6878      	ldr	r0, [r7, #4]
 8011a16:	f7ff ff9d 	bl	8011954 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011a1a:	2300      	movs	r3, #0
 8011a1c:	61fb      	str	r3, [r7, #28]
 8011a1e:	e004      	b.n	8011a2a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8011a20:	683b      	ldr	r3, [r7, #0]
 8011a22:	2200      	movs	r2, #0
 8011a24:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011a26:	2301      	movs	r3, #1
 8011a28:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011a2a:	f000 ff5d 	bl	80128e8 <vPortExitCritical>

	return xReturn;
 8011a2e:	69fb      	ldr	r3, [r7, #28]
}
 8011a30:	4618      	mov	r0, r3
 8011a32:	3720      	adds	r7, #32
 8011a34:	46bd      	mov	sp, r7
 8011a36:	bd80      	pop	{r7, pc}
 8011a38:	20001358 	.word	0x20001358
 8011a3c:	2000136c 	.word	0x2000136c

08011a40 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011a40:	b480      	push	{r7}
 8011a42:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011a44:	4b03      	ldr	r3, [pc, #12]	; (8011a54 <vTaskMissedYield+0x14>)
 8011a46:	2201      	movs	r2, #1
 8011a48:	601a      	str	r2, [r3, #0]
}
 8011a4a:	bf00      	nop
 8011a4c:	46bd      	mov	sp, r7
 8011a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a52:	4770      	bx	lr
 8011a54:	20001368 	.word	0x20001368

08011a58 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011a58:	b580      	push	{r7, lr}
 8011a5a:	b082      	sub	sp, #8
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011a60:	f000 f852 	bl	8011b08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011a64:	4b06      	ldr	r3, [pc, #24]	; (8011a80 <prvIdleTask+0x28>)
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	2b01      	cmp	r3, #1
 8011a6a:	d9f9      	bls.n	8011a60 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011a6c:	4b05      	ldr	r3, [pc, #20]	; (8011a84 <prvIdleTask+0x2c>)
 8011a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011a72:	601a      	str	r2, [r3, #0]
 8011a74:	f3bf 8f4f 	dsb	sy
 8011a78:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011a7c:	e7f0      	b.n	8011a60 <prvIdleTask+0x8>
 8011a7e:	bf00      	nop
 8011a80:	20000e84 	.word	0x20000e84
 8011a84:	e000ed04 	.word	0xe000ed04

08011a88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011a88:	b580      	push	{r7, lr}
 8011a8a:	b082      	sub	sp, #8
 8011a8c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011a8e:	2300      	movs	r3, #0
 8011a90:	607b      	str	r3, [r7, #4]
 8011a92:	e00c      	b.n	8011aae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011a94:	687a      	ldr	r2, [r7, #4]
 8011a96:	4613      	mov	r3, r2
 8011a98:	009b      	lsls	r3, r3, #2
 8011a9a:	4413      	add	r3, r2
 8011a9c:	009b      	lsls	r3, r3, #2
 8011a9e:	4a12      	ldr	r2, [pc, #72]	; (8011ae8 <prvInitialiseTaskLists+0x60>)
 8011aa0:	4413      	add	r3, r2
 8011aa2:	4618      	mov	r0, r3
 8011aa4:	f7fe fa00 	bl	800fea8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	3301      	adds	r3, #1
 8011aac:	607b      	str	r3, [r7, #4]
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	2b37      	cmp	r3, #55	; 0x37
 8011ab2:	d9ef      	bls.n	8011a94 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011ab4:	480d      	ldr	r0, [pc, #52]	; (8011aec <prvInitialiseTaskLists+0x64>)
 8011ab6:	f7fe f9f7 	bl	800fea8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011aba:	480d      	ldr	r0, [pc, #52]	; (8011af0 <prvInitialiseTaskLists+0x68>)
 8011abc:	f7fe f9f4 	bl	800fea8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011ac0:	480c      	ldr	r0, [pc, #48]	; (8011af4 <prvInitialiseTaskLists+0x6c>)
 8011ac2:	f7fe f9f1 	bl	800fea8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011ac6:	480c      	ldr	r0, [pc, #48]	; (8011af8 <prvInitialiseTaskLists+0x70>)
 8011ac8:	f7fe f9ee 	bl	800fea8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011acc:	480b      	ldr	r0, [pc, #44]	; (8011afc <prvInitialiseTaskLists+0x74>)
 8011ace:	f7fe f9eb 	bl	800fea8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011ad2:	4b0b      	ldr	r3, [pc, #44]	; (8011b00 <prvInitialiseTaskLists+0x78>)
 8011ad4:	4a05      	ldr	r2, [pc, #20]	; (8011aec <prvInitialiseTaskLists+0x64>)
 8011ad6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011ad8:	4b0a      	ldr	r3, [pc, #40]	; (8011b04 <prvInitialiseTaskLists+0x7c>)
 8011ada:	4a05      	ldr	r2, [pc, #20]	; (8011af0 <prvInitialiseTaskLists+0x68>)
 8011adc:	601a      	str	r2, [r3, #0]
}
 8011ade:	bf00      	nop
 8011ae0:	3708      	adds	r7, #8
 8011ae2:	46bd      	mov	sp, r7
 8011ae4:	bd80      	pop	{r7, pc}
 8011ae6:	bf00      	nop
 8011ae8:	20000e84 	.word	0x20000e84
 8011aec:	200012e4 	.word	0x200012e4
 8011af0:	200012f8 	.word	0x200012f8
 8011af4:	20001314 	.word	0x20001314
 8011af8:	20001328 	.word	0x20001328
 8011afc:	20001340 	.word	0x20001340
 8011b00:	2000130c 	.word	0x2000130c
 8011b04:	20001310 	.word	0x20001310

08011b08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b082      	sub	sp, #8
 8011b0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011b0e:	e019      	b.n	8011b44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011b10:	f000 febc 	bl	801288c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b14:	4b0f      	ldr	r3, [pc, #60]	; (8011b54 <prvCheckTasksWaitingTermination+0x4c>)
 8011b16:	68db      	ldr	r3, [r3, #12]
 8011b18:	68db      	ldr	r3, [r3, #12]
 8011b1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	3304      	adds	r3, #4
 8011b20:	4618      	mov	r0, r3
 8011b22:	f7fe fa4b 	bl	800ffbc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011b26:	4b0c      	ldr	r3, [pc, #48]	; (8011b58 <prvCheckTasksWaitingTermination+0x50>)
 8011b28:	681b      	ldr	r3, [r3, #0]
 8011b2a:	3b01      	subs	r3, #1
 8011b2c:	4a0a      	ldr	r2, [pc, #40]	; (8011b58 <prvCheckTasksWaitingTermination+0x50>)
 8011b2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011b30:	4b0a      	ldr	r3, [pc, #40]	; (8011b5c <prvCheckTasksWaitingTermination+0x54>)
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	3b01      	subs	r3, #1
 8011b36:	4a09      	ldr	r2, [pc, #36]	; (8011b5c <prvCheckTasksWaitingTermination+0x54>)
 8011b38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011b3a:	f000 fed5 	bl	80128e8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011b3e:	6878      	ldr	r0, [r7, #4]
 8011b40:	f000 f80e 	bl	8011b60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011b44:	4b05      	ldr	r3, [pc, #20]	; (8011b5c <prvCheckTasksWaitingTermination+0x54>)
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d1e1      	bne.n	8011b10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011b4c:	bf00      	nop
 8011b4e:	3708      	adds	r7, #8
 8011b50:	46bd      	mov	sp, r7
 8011b52:	bd80      	pop	{r7, pc}
 8011b54:	20001328 	.word	0x20001328
 8011b58:	20001354 	.word	0x20001354
 8011b5c:	2000133c 	.word	0x2000133c

08011b60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011b60:	b580      	push	{r7, lr}
 8011b62:	b084      	sub	sp, #16
 8011b64:	af00      	add	r7, sp, #0
 8011b66:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d108      	bne.n	8011b84 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b76:	4618      	mov	r0, r3
 8011b78:	f001 f864 	bl	8012c44 <vPortFree>
				vPortFree( pxTCB );
 8011b7c:	6878      	ldr	r0, [r7, #4]
 8011b7e:	f001 f861 	bl	8012c44 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011b82:	e017      	b.n	8011bb4 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8011b8a:	2b01      	cmp	r3, #1
 8011b8c:	d103      	bne.n	8011b96 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8011b8e:	6878      	ldr	r0, [r7, #4]
 8011b90:	f001 f858 	bl	8012c44 <vPortFree>
	}
 8011b94:	e00e      	b.n	8011bb4 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8011b9c:	2b02      	cmp	r3, #2
 8011b9e:	d009      	beq.n	8011bb4 <prvDeleteTCB+0x54>
 8011ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ba4:	f383 8811 	msr	BASEPRI, r3
 8011ba8:	f3bf 8f6f 	isb	sy
 8011bac:	f3bf 8f4f 	dsb	sy
 8011bb0:	60fb      	str	r3, [r7, #12]
 8011bb2:	e7fe      	b.n	8011bb2 <prvDeleteTCB+0x52>
	}
 8011bb4:	bf00      	nop
 8011bb6:	3710      	adds	r7, #16
 8011bb8:	46bd      	mov	sp, r7
 8011bba:	bd80      	pop	{r7, pc}

08011bbc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011bbc:	b480      	push	{r7}
 8011bbe:	b083      	sub	sp, #12
 8011bc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011bc2:	4b0c      	ldr	r3, [pc, #48]	; (8011bf4 <prvResetNextTaskUnblockTime+0x38>)
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d104      	bne.n	8011bd6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011bcc:	4b0a      	ldr	r3, [pc, #40]	; (8011bf8 <prvResetNextTaskUnblockTime+0x3c>)
 8011bce:	f04f 32ff 	mov.w	r2, #4294967295
 8011bd2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011bd4:	e008      	b.n	8011be8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011bd6:	4b07      	ldr	r3, [pc, #28]	; (8011bf4 <prvResetNextTaskUnblockTime+0x38>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	68db      	ldr	r3, [r3, #12]
 8011bdc:	68db      	ldr	r3, [r3, #12]
 8011bde:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	685b      	ldr	r3, [r3, #4]
 8011be4:	4a04      	ldr	r2, [pc, #16]	; (8011bf8 <prvResetNextTaskUnblockTime+0x3c>)
 8011be6:	6013      	str	r3, [r2, #0]
}
 8011be8:	bf00      	nop
 8011bea:	370c      	adds	r7, #12
 8011bec:	46bd      	mov	sp, r7
 8011bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bf2:	4770      	bx	lr
 8011bf4:	2000130c 	.word	0x2000130c
 8011bf8:	20001374 	.word	0x20001374

08011bfc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011bfc:	b480      	push	{r7}
 8011bfe:	b083      	sub	sp, #12
 8011c00:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011c02:	4b0b      	ldr	r3, [pc, #44]	; (8011c30 <xTaskGetSchedulerState+0x34>)
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d102      	bne.n	8011c10 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011c0a:	2301      	movs	r3, #1
 8011c0c:	607b      	str	r3, [r7, #4]
 8011c0e:	e008      	b.n	8011c22 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c10:	4b08      	ldr	r3, [pc, #32]	; (8011c34 <xTaskGetSchedulerState+0x38>)
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d102      	bne.n	8011c1e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011c18:	2302      	movs	r3, #2
 8011c1a:	607b      	str	r3, [r7, #4]
 8011c1c:	e001      	b.n	8011c22 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011c1e:	2300      	movs	r3, #0
 8011c20:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011c22:	687b      	ldr	r3, [r7, #4]
	}
 8011c24:	4618      	mov	r0, r3
 8011c26:	370c      	adds	r7, #12
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2e:	4770      	bx	lr
 8011c30:	20001360 	.word	0x20001360
 8011c34:	2000137c 	.word	0x2000137c

08011c38 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011c38:	b580      	push	{r7, lr}
 8011c3a:	b084      	sub	sp, #16
 8011c3c:	af00      	add	r7, sp, #0
 8011c3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011c44:	2300      	movs	r3, #0
 8011c46:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d051      	beq.n	8011cf2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011c4e:	68bb      	ldr	r3, [r7, #8]
 8011c50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c52:	4b2a      	ldr	r3, [pc, #168]	; (8011cfc <xTaskPriorityInherit+0xc4>)
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c58:	429a      	cmp	r2, r3
 8011c5a:	d241      	bcs.n	8011ce0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011c5c:	68bb      	ldr	r3, [r7, #8]
 8011c5e:	699b      	ldr	r3, [r3, #24]
 8011c60:	2b00      	cmp	r3, #0
 8011c62:	db06      	blt.n	8011c72 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011c64:	4b25      	ldr	r3, [pc, #148]	; (8011cfc <xTaskPriorityInherit+0xc4>)
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c6a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011c6e:	68bb      	ldr	r3, [r7, #8]
 8011c70:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011c72:	68bb      	ldr	r3, [r7, #8]
 8011c74:	6959      	ldr	r1, [r3, #20]
 8011c76:	68bb      	ldr	r3, [r7, #8]
 8011c78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c7a:	4613      	mov	r3, r2
 8011c7c:	009b      	lsls	r3, r3, #2
 8011c7e:	4413      	add	r3, r2
 8011c80:	009b      	lsls	r3, r3, #2
 8011c82:	4a1f      	ldr	r2, [pc, #124]	; (8011d00 <xTaskPriorityInherit+0xc8>)
 8011c84:	4413      	add	r3, r2
 8011c86:	4299      	cmp	r1, r3
 8011c88:	d122      	bne.n	8011cd0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011c8a:	68bb      	ldr	r3, [r7, #8]
 8011c8c:	3304      	adds	r3, #4
 8011c8e:	4618      	mov	r0, r3
 8011c90:	f7fe f994 	bl	800ffbc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011c94:	4b19      	ldr	r3, [pc, #100]	; (8011cfc <xTaskPriorityInherit+0xc4>)
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c9a:	68bb      	ldr	r3, [r7, #8]
 8011c9c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011c9e:	68bb      	ldr	r3, [r7, #8]
 8011ca0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ca2:	4b18      	ldr	r3, [pc, #96]	; (8011d04 <xTaskPriorityInherit+0xcc>)
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	429a      	cmp	r2, r3
 8011ca8:	d903      	bls.n	8011cb2 <xTaskPriorityInherit+0x7a>
 8011caa:	68bb      	ldr	r3, [r7, #8]
 8011cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cae:	4a15      	ldr	r2, [pc, #84]	; (8011d04 <xTaskPriorityInherit+0xcc>)
 8011cb0:	6013      	str	r3, [r2, #0]
 8011cb2:	68bb      	ldr	r3, [r7, #8]
 8011cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cb6:	4613      	mov	r3, r2
 8011cb8:	009b      	lsls	r3, r3, #2
 8011cba:	4413      	add	r3, r2
 8011cbc:	009b      	lsls	r3, r3, #2
 8011cbe:	4a10      	ldr	r2, [pc, #64]	; (8011d00 <xTaskPriorityInherit+0xc8>)
 8011cc0:	441a      	add	r2, r3
 8011cc2:	68bb      	ldr	r3, [r7, #8]
 8011cc4:	3304      	adds	r3, #4
 8011cc6:	4619      	mov	r1, r3
 8011cc8:	4610      	mov	r0, r2
 8011cca:	f7fe f91a 	bl	800ff02 <vListInsertEnd>
 8011cce:	e004      	b.n	8011cda <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011cd0:	4b0a      	ldr	r3, [pc, #40]	; (8011cfc <xTaskPriorityInherit+0xc4>)
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011cd6:	68bb      	ldr	r3, [r7, #8]
 8011cd8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011cda:	2301      	movs	r3, #1
 8011cdc:	60fb      	str	r3, [r7, #12]
 8011cde:	e008      	b.n	8011cf2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011ce0:	68bb      	ldr	r3, [r7, #8]
 8011ce2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011ce4:	4b05      	ldr	r3, [pc, #20]	; (8011cfc <xTaskPriorityInherit+0xc4>)
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011cea:	429a      	cmp	r2, r3
 8011cec:	d201      	bcs.n	8011cf2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011cee:	2301      	movs	r3, #1
 8011cf0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011cf2:	68fb      	ldr	r3, [r7, #12]
	}
 8011cf4:	4618      	mov	r0, r3
 8011cf6:	3710      	adds	r7, #16
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	bd80      	pop	{r7, pc}
 8011cfc:	20000e80 	.word	0x20000e80
 8011d00:	20000e84 	.word	0x20000e84
 8011d04:	2000135c 	.word	0x2000135c

08011d08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011d08:	b580      	push	{r7, lr}
 8011d0a:	b086      	sub	sp, #24
 8011d0c:	af00      	add	r7, sp, #0
 8011d0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011d14:	2300      	movs	r3, #0
 8011d16:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d054      	beq.n	8011dc8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011d1e:	4b2d      	ldr	r3, [pc, #180]	; (8011dd4 <xTaskPriorityDisinherit+0xcc>)
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	693a      	ldr	r2, [r7, #16]
 8011d24:	429a      	cmp	r2, r3
 8011d26:	d009      	beq.n	8011d3c <xTaskPriorityDisinherit+0x34>
 8011d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d2c:	f383 8811 	msr	BASEPRI, r3
 8011d30:	f3bf 8f6f 	isb	sy
 8011d34:	f3bf 8f4f 	dsb	sy
 8011d38:	60fb      	str	r3, [r7, #12]
 8011d3a:	e7fe      	b.n	8011d3a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8011d3c:	693b      	ldr	r3, [r7, #16]
 8011d3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d109      	bne.n	8011d58 <xTaskPriorityDisinherit+0x50>
 8011d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d48:	f383 8811 	msr	BASEPRI, r3
 8011d4c:	f3bf 8f6f 	isb	sy
 8011d50:	f3bf 8f4f 	dsb	sy
 8011d54:	60bb      	str	r3, [r7, #8]
 8011d56:	e7fe      	b.n	8011d56 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8011d58:	693b      	ldr	r3, [r7, #16]
 8011d5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011d5c:	1e5a      	subs	r2, r3, #1
 8011d5e:	693b      	ldr	r3, [r7, #16]
 8011d60:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011d62:	693b      	ldr	r3, [r7, #16]
 8011d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d66:	693b      	ldr	r3, [r7, #16]
 8011d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011d6a:	429a      	cmp	r2, r3
 8011d6c:	d02c      	beq.n	8011dc8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011d6e:	693b      	ldr	r3, [r7, #16]
 8011d70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d128      	bne.n	8011dc8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011d76:	693b      	ldr	r3, [r7, #16]
 8011d78:	3304      	adds	r3, #4
 8011d7a:	4618      	mov	r0, r3
 8011d7c:	f7fe f91e 	bl	800ffbc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011d80:	693b      	ldr	r3, [r7, #16]
 8011d82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011d84:	693b      	ldr	r3, [r7, #16]
 8011d86:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011d88:	693b      	ldr	r3, [r7, #16]
 8011d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d8c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011d90:	693b      	ldr	r3, [r7, #16]
 8011d92:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011d94:	693b      	ldr	r3, [r7, #16]
 8011d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011d98:	4b0f      	ldr	r3, [pc, #60]	; (8011dd8 <xTaskPriorityDisinherit+0xd0>)
 8011d9a:	681b      	ldr	r3, [r3, #0]
 8011d9c:	429a      	cmp	r2, r3
 8011d9e:	d903      	bls.n	8011da8 <xTaskPriorityDisinherit+0xa0>
 8011da0:	693b      	ldr	r3, [r7, #16]
 8011da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011da4:	4a0c      	ldr	r2, [pc, #48]	; (8011dd8 <xTaskPriorityDisinherit+0xd0>)
 8011da6:	6013      	str	r3, [r2, #0]
 8011da8:	693b      	ldr	r3, [r7, #16]
 8011daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011dac:	4613      	mov	r3, r2
 8011dae:	009b      	lsls	r3, r3, #2
 8011db0:	4413      	add	r3, r2
 8011db2:	009b      	lsls	r3, r3, #2
 8011db4:	4a09      	ldr	r2, [pc, #36]	; (8011ddc <xTaskPriorityDisinherit+0xd4>)
 8011db6:	441a      	add	r2, r3
 8011db8:	693b      	ldr	r3, [r7, #16]
 8011dba:	3304      	adds	r3, #4
 8011dbc:	4619      	mov	r1, r3
 8011dbe:	4610      	mov	r0, r2
 8011dc0:	f7fe f89f 	bl	800ff02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011dc4:	2301      	movs	r3, #1
 8011dc6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011dc8:	697b      	ldr	r3, [r7, #20]
	}
 8011dca:	4618      	mov	r0, r3
 8011dcc:	3718      	adds	r7, #24
 8011dce:	46bd      	mov	sp, r7
 8011dd0:	bd80      	pop	{r7, pc}
 8011dd2:	bf00      	nop
 8011dd4:	20000e80 	.word	0x20000e80
 8011dd8:	2000135c 	.word	0x2000135c
 8011ddc:	20000e84 	.word	0x20000e84

08011de0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	b088      	sub	sp, #32
 8011de4:	af00      	add	r7, sp, #0
 8011de6:	6078      	str	r0, [r7, #4]
 8011de8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011dee:	2301      	movs	r3, #1
 8011df0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d068      	beq.n	8011eca <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011df8:	69bb      	ldr	r3, [r7, #24]
 8011dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d109      	bne.n	8011e14 <vTaskPriorityDisinheritAfterTimeout+0x34>
 8011e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e04:	f383 8811 	msr	BASEPRI, r3
 8011e08:	f3bf 8f6f 	isb	sy
 8011e0c:	f3bf 8f4f 	dsb	sy
 8011e10:	60fb      	str	r3, [r7, #12]
 8011e12:	e7fe      	b.n	8011e12 <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011e14:	69bb      	ldr	r3, [r7, #24]
 8011e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011e18:	683a      	ldr	r2, [r7, #0]
 8011e1a:	429a      	cmp	r2, r3
 8011e1c:	d902      	bls.n	8011e24 <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011e1e:	683b      	ldr	r3, [r7, #0]
 8011e20:	61fb      	str	r3, [r7, #28]
 8011e22:	e002      	b.n	8011e2a <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011e24:	69bb      	ldr	r3, [r7, #24]
 8011e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011e28:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011e2a:	69bb      	ldr	r3, [r7, #24]
 8011e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e2e:	69fa      	ldr	r2, [r7, #28]
 8011e30:	429a      	cmp	r2, r3
 8011e32:	d04a      	beq.n	8011eca <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011e34:	69bb      	ldr	r3, [r7, #24]
 8011e36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011e38:	697a      	ldr	r2, [r7, #20]
 8011e3a:	429a      	cmp	r2, r3
 8011e3c:	d145      	bne.n	8011eca <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011e3e:	4b25      	ldr	r3, [pc, #148]	; (8011ed4 <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 8011e40:	681b      	ldr	r3, [r3, #0]
 8011e42:	69ba      	ldr	r2, [r7, #24]
 8011e44:	429a      	cmp	r2, r3
 8011e46:	d109      	bne.n	8011e5c <vTaskPriorityDisinheritAfterTimeout+0x7c>
 8011e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e4c:	f383 8811 	msr	BASEPRI, r3
 8011e50:	f3bf 8f6f 	isb	sy
 8011e54:	f3bf 8f4f 	dsb	sy
 8011e58:	60bb      	str	r3, [r7, #8]
 8011e5a:	e7fe      	b.n	8011e5a <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011e5c:	69bb      	ldr	r3, [r7, #24]
 8011e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e60:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011e62:	69bb      	ldr	r3, [r7, #24]
 8011e64:	69fa      	ldr	r2, [r7, #28]
 8011e66:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011e68:	69bb      	ldr	r3, [r7, #24]
 8011e6a:	699b      	ldr	r3, [r3, #24]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	db04      	blt.n	8011e7a <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011e70:	69fb      	ldr	r3, [r7, #28]
 8011e72:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011e76:	69bb      	ldr	r3, [r7, #24]
 8011e78:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011e7a:	69bb      	ldr	r3, [r7, #24]
 8011e7c:	6959      	ldr	r1, [r3, #20]
 8011e7e:	693a      	ldr	r2, [r7, #16]
 8011e80:	4613      	mov	r3, r2
 8011e82:	009b      	lsls	r3, r3, #2
 8011e84:	4413      	add	r3, r2
 8011e86:	009b      	lsls	r3, r3, #2
 8011e88:	4a13      	ldr	r2, [pc, #76]	; (8011ed8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8011e8a:	4413      	add	r3, r2
 8011e8c:	4299      	cmp	r1, r3
 8011e8e:	d11c      	bne.n	8011eca <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011e90:	69bb      	ldr	r3, [r7, #24]
 8011e92:	3304      	adds	r3, #4
 8011e94:	4618      	mov	r0, r3
 8011e96:	f7fe f891 	bl	800ffbc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011e9a:	69bb      	ldr	r3, [r7, #24]
 8011e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011e9e:	4b0f      	ldr	r3, [pc, #60]	; (8011edc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	429a      	cmp	r2, r3
 8011ea4:	d903      	bls.n	8011eae <vTaskPriorityDisinheritAfterTimeout+0xce>
 8011ea6:	69bb      	ldr	r3, [r7, #24]
 8011ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011eaa:	4a0c      	ldr	r2, [pc, #48]	; (8011edc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8011eac:	6013      	str	r3, [r2, #0]
 8011eae:	69bb      	ldr	r3, [r7, #24]
 8011eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011eb2:	4613      	mov	r3, r2
 8011eb4:	009b      	lsls	r3, r3, #2
 8011eb6:	4413      	add	r3, r2
 8011eb8:	009b      	lsls	r3, r3, #2
 8011eba:	4a07      	ldr	r2, [pc, #28]	; (8011ed8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8011ebc:	441a      	add	r2, r3
 8011ebe:	69bb      	ldr	r3, [r7, #24]
 8011ec0:	3304      	adds	r3, #4
 8011ec2:	4619      	mov	r1, r3
 8011ec4:	4610      	mov	r0, r2
 8011ec6:	f7fe f81c 	bl	800ff02 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011eca:	bf00      	nop
 8011ecc:	3720      	adds	r7, #32
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}
 8011ed2:	bf00      	nop
 8011ed4:	20000e80 	.word	0x20000e80
 8011ed8:	20000e84 	.word	0x20000e84
 8011edc:	2000135c 	.word	0x2000135c

08011ee0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011ee0:	b480      	push	{r7}
 8011ee2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011ee4:	4b07      	ldr	r3, [pc, #28]	; (8011f04 <pvTaskIncrementMutexHeldCount+0x24>)
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d004      	beq.n	8011ef6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011eec:	4b05      	ldr	r3, [pc, #20]	; (8011f04 <pvTaskIncrementMutexHeldCount+0x24>)
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011ef2:	3201      	adds	r2, #1
 8011ef4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8011ef6:	4b03      	ldr	r3, [pc, #12]	; (8011f04 <pvTaskIncrementMutexHeldCount+0x24>)
 8011ef8:	681b      	ldr	r3, [r3, #0]
	}
 8011efa:	4618      	mov	r0, r3
 8011efc:	46bd      	mov	sp, r7
 8011efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f02:	4770      	bx	lr
 8011f04:	20000e80 	.word	0x20000e80

08011f08 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011f08:	b580      	push	{r7, lr}
 8011f0a:	b084      	sub	sp, #16
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]
 8011f10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011f12:	4b21      	ldr	r3, [pc, #132]	; (8011f98 <prvAddCurrentTaskToDelayedList+0x90>)
 8011f14:	681b      	ldr	r3, [r3, #0]
 8011f16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011f18:	4b20      	ldr	r3, [pc, #128]	; (8011f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	3304      	adds	r3, #4
 8011f1e:	4618      	mov	r0, r3
 8011f20:	f7fe f84c 	bl	800ffbc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f2a:	d10a      	bne.n	8011f42 <prvAddCurrentTaskToDelayedList+0x3a>
 8011f2c:	683b      	ldr	r3, [r7, #0]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d007      	beq.n	8011f42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011f32:	4b1a      	ldr	r3, [pc, #104]	; (8011f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8011f34:	681b      	ldr	r3, [r3, #0]
 8011f36:	3304      	adds	r3, #4
 8011f38:	4619      	mov	r1, r3
 8011f3a:	4819      	ldr	r0, [pc, #100]	; (8011fa0 <prvAddCurrentTaskToDelayedList+0x98>)
 8011f3c:	f7fd ffe1 	bl	800ff02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011f40:	e026      	b.n	8011f90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011f42:	68fa      	ldr	r2, [r7, #12]
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	4413      	add	r3, r2
 8011f48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011f4a:	4b14      	ldr	r3, [pc, #80]	; (8011f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	68ba      	ldr	r2, [r7, #8]
 8011f50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011f52:	68ba      	ldr	r2, [r7, #8]
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	429a      	cmp	r2, r3
 8011f58:	d209      	bcs.n	8011f6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011f5a:	4b12      	ldr	r3, [pc, #72]	; (8011fa4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8011f5c:	681a      	ldr	r2, [r3, #0]
 8011f5e:	4b0f      	ldr	r3, [pc, #60]	; (8011f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	3304      	adds	r3, #4
 8011f64:	4619      	mov	r1, r3
 8011f66:	4610      	mov	r0, r2
 8011f68:	f7fd ffef 	bl	800ff4a <vListInsert>
}
 8011f6c:	e010      	b.n	8011f90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011f6e:	4b0e      	ldr	r3, [pc, #56]	; (8011fa8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011f70:	681a      	ldr	r2, [r3, #0]
 8011f72:	4b0a      	ldr	r3, [pc, #40]	; (8011f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	3304      	adds	r3, #4
 8011f78:	4619      	mov	r1, r3
 8011f7a:	4610      	mov	r0, r2
 8011f7c:	f7fd ffe5 	bl	800ff4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011f80:	4b0a      	ldr	r3, [pc, #40]	; (8011fac <prvAddCurrentTaskToDelayedList+0xa4>)
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	68ba      	ldr	r2, [r7, #8]
 8011f86:	429a      	cmp	r2, r3
 8011f88:	d202      	bcs.n	8011f90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011f8a:	4a08      	ldr	r2, [pc, #32]	; (8011fac <prvAddCurrentTaskToDelayedList+0xa4>)
 8011f8c:	68bb      	ldr	r3, [r7, #8]
 8011f8e:	6013      	str	r3, [r2, #0]
}
 8011f90:	bf00      	nop
 8011f92:	3710      	adds	r7, #16
 8011f94:	46bd      	mov	sp, r7
 8011f96:	bd80      	pop	{r7, pc}
 8011f98:	20001358 	.word	0x20001358
 8011f9c:	20000e80 	.word	0x20000e80
 8011fa0:	20001340 	.word	0x20001340
 8011fa4:	20001310 	.word	0x20001310
 8011fa8:	2000130c 	.word	0x2000130c
 8011fac:	20001374 	.word	0x20001374

08011fb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011fb0:	b580      	push	{r7, lr}
 8011fb2:	b08a      	sub	sp, #40	; 0x28
 8011fb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011fb6:	2300      	movs	r3, #0
 8011fb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011fba:	f000 faff 	bl	80125bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011fbe:	4b1c      	ldr	r3, [pc, #112]	; (8012030 <xTimerCreateTimerTask+0x80>)
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d021      	beq.n	801200a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011fca:	2300      	movs	r3, #0
 8011fcc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011fce:	1d3a      	adds	r2, r7, #4
 8011fd0:	f107 0108 	add.w	r1, r7, #8
 8011fd4:	f107 030c 	add.w	r3, r7, #12
 8011fd8:	4618      	mov	r0, r3
 8011fda:	f7fd ff4b 	bl	800fe74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011fde:	6879      	ldr	r1, [r7, #4]
 8011fe0:	68bb      	ldr	r3, [r7, #8]
 8011fe2:	68fa      	ldr	r2, [r7, #12]
 8011fe4:	9202      	str	r2, [sp, #8]
 8011fe6:	9301      	str	r3, [sp, #4]
 8011fe8:	2302      	movs	r3, #2
 8011fea:	9300      	str	r3, [sp, #0]
 8011fec:	2300      	movs	r3, #0
 8011fee:	460a      	mov	r2, r1
 8011ff0:	4910      	ldr	r1, [pc, #64]	; (8012034 <xTimerCreateTimerTask+0x84>)
 8011ff2:	4811      	ldr	r0, [pc, #68]	; (8012038 <xTimerCreateTimerTask+0x88>)
 8011ff4:	f7fe fffa 	bl	8010fec <xTaskCreateStatic>
 8011ff8:	4602      	mov	r2, r0
 8011ffa:	4b10      	ldr	r3, [pc, #64]	; (801203c <xTimerCreateTimerTask+0x8c>)
 8011ffc:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011ffe:	4b0f      	ldr	r3, [pc, #60]	; (801203c <xTimerCreateTimerTask+0x8c>)
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	2b00      	cmp	r3, #0
 8012004:	d001      	beq.n	801200a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012006:	2301      	movs	r3, #1
 8012008:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801200a:	697b      	ldr	r3, [r7, #20]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d109      	bne.n	8012024 <xTimerCreateTimerTask+0x74>
 8012010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012014:	f383 8811 	msr	BASEPRI, r3
 8012018:	f3bf 8f6f 	isb	sy
 801201c:	f3bf 8f4f 	dsb	sy
 8012020:	613b      	str	r3, [r7, #16]
 8012022:	e7fe      	b.n	8012022 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8012024:	697b      	ldr	r3, [r7, #20]
}
 8012026:	4618      	mov	r0, r3
 8012028:	3718      	adds	r7, #24
 801202a:	46bd      	mov	sp, r7
 801202c:	bd80      	pop	{r7, pc}
 801202e:	bf00      	nop
 8012030:	200013b0 	.word	0x200013b0
 8012034:	0801664c 	.word	0x0801664c
 8012038:	08012171 	.word	0x08012171
 801203c:	200013b4 	.word	0x200013b4

08012040 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012040:	b580      	push	{r7, lr}
 8012042:	b08a      	sub	sp, #40	; 0x28
 8012044:	af00      	add	r7, sp, #0
 8012046:	60f8      	str	r0, [r7, #12]
 8012048:	60b9      	str	r1, [r7, #8]
 801204a:	607a      	str	r2, [r7, #4]
 801204c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801204e:	2300      	movs	r3, #0
 8012050:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d109      	bne.n	801206c <xTimerGenericCommand+0x2c>
 8012058:	f04f 0350 	mov.w	r3, #80	; 0x50
 801205c:	f383 8811 	msr	BASEPRI, r3
 8012060:	f3bf 8f6f 	isb	sy
 8012064:	f3bf 8f4f 	dsb	sy
 8012068:	623b      	str	r3, [r7, #32]
 801206a:	e7fe      	b.n	801206a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801206c:	4b19      	ldr	r3, [pc, #100]	; (80120d4 <xTimerGenericCommand+0x94>)
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	2b00      	cmp	r3, #0
 8012072:	d02a      	beq.n	80120ca <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012074:	68bb      	ldr	r3, [r7, #8]
 8012076:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012080:	68bb      	ldr	r3, [r7, #8]
 8012082:	2b05      	cmp	r3, #5
 8012084:	dc18      	bgt.n	80120b8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012086:	f7ff fdb9 	bl	8011bfc <xTaskGetSchedulerState>
 801208a:	4603      	mov	r3, r0
 801208c:	2b02      	cmp	r3, #2
 801208e:	d109      	bne.n	80120a4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012090:	4b10      	ldr	r3, [pc, #64]	; (80120d4 <xTimerGenericCommand+0x94>)
 8012092:	6818      	ldr	r0, [r3, #0]
 8012094:	f107 0110 	add.w	r1, r7, #16
 8012098:	2300      	movs	r3, #0
 801209a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801209c:	f7fe f95c 	bl	8010358 <xQueueGenericSend>
 80120a0:	6278      	str	r0, [r7, #36]	; 0x24
 80120a2:	e012      	b.n	80120ca <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80120a4:	4b0b      	ldr	r3, [pc, #44]	; (80120d4 <xTimerGenericCommand+0x94>)
 80120a6:	6818      	ldr	r0, [r3, #0]
 80120a8:	f107 0110 	add.w	r1, r7, #16
 80120ac:	2300      	movs	r3, #0
 80120ae:	2200      	movs	r2, #0
 80120b0:	f7fe f952 	bl	8010358 <xQueueGenericSend>
 80120b4:	6278      	str	r0, [r7, #36]	; 0x24
 80120b6:	e008      	b.n	80120ca <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80120b8:	4b06      	ldr	r3, [pc, #24]	; (80120d4 <xTimerGenericCommand+0x94>)
 80120ba:	6818      	ldr	r0, [r3, #0]
 80120bc:	f107 0110 	add.w	r1, r7, #16
 80120c0:	2300      	movs	r3, #0
 80120c2:	683a      	ldr	r2, [r7, #0]
 80120c4:	f7fe fa42 	bl	801054c <xQueueGenericSendFromISR>
 80120c8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80120ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80120cc:	4618      	mov	r0, r3
 80120ce:	3728      	adds	r7, #40	; 0x28
 80120d0:	46bd      	mov	sp, r7
 80120d2:	bd80      	pop	{r7, pc}
 80120d4:	200013b0 	.word	0x200013b0

080120d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80120d8:	b580      	push	{r7, lr}
 80120da:	b088      	sub	sp, #32
 80120dc:	af02      	add	r7, sp, #8
 80120de:	6078      	str	r0, [r7, #4]
 80120e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80120e2:	4b22      	ldr	r3, [pc, #136]	; (801216c <prvProcessExpiredTimer+0x94>)
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	68db      	ldr	r3, [r3, #12]
 80120e8:	68db      	ldr	r3, [r3, #12]
 80120ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80120ec:	697b      	ldr	r3, [r7, #20]
 80120ee:	3304      	adds	r3, #4
 80120f0:	4618      	mov	r0, r3
 80120f2:	f7fd ff63 	bl	800ffbc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80120f6:	697b      	ldr	r3, [r7, #20]
 80120f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80120fc:	f003 0304 	and.w	r3, r3, #4
 8012100:	2b00      	cmp	r3, #0
 8012102:	d021      	beq.n	8012148 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012104:	697b      	ldr	r3, [r7, #20]
 8012106:	699a      	ldr	r2, [r3, #24]
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	18d1      	adds	r1, r2, r3
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	683a      	ldr	r2, [r7, #0]
 8012110:	6978      	ldr	r0, [r7, #20]
 8012112:	f000 f8d1 	bl	80122b8 <prvInsertTimerInActiveList>
 8012116:	4603      	mov	r3, r0
 8012118:	2b00      	cmp	r3, #0
 801211a:	d01e      	beq.n	801215a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801211c:	2300      	movs	r3, #0
 801211e:	9300      	str	r3, [sp, #0]
 8012120:	2300      	movs	r3, #0
 8012122:	687a      	ldr	r2, [r7, #4]
 8012124:	2100      	movs	r1, #0
 8012126:	6978      	ldr	r0, [r7, #20]
 8012128:	f7ff ff8a 	bl	8012040 <xTimerGenericCommand>
 801212c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801212e:	693b      	ldr	r3, [r7, #16]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d112      	bne.n	801215a <prvProcessExpiredTimer+0x82>
 8012134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012138:	f383 8811 	msr	BASEPRI, r3
 801213c:	f3bf 8f6f 	isb	sy
 8012140:	f3bf 8f4f 	dsb	sy
 8012144:	60fb      	str	r3, [r7, #12]
 8012146:	e7fe      	b.n	8012146 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012148:	697b      	ldr	r3, [r7, #20]
 801214a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801214e:	f023 0301 	bic.w	r3, r3, #1
 8012152:	b2da      	uxtb	r2, r3
 8012154:	697b      	ldr	r3, [r7, #20]
 8012156:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801215a:	697b      	ldr	r3, [r7, #20]
 801215c:	6a1b      	ldr	r3, [r3, #32]
 801215e:	6978      	ldr	r0, [r7, #20]
 8012160:	4798      	blx	r3
}
 8012162:	bf00      	nop
 8012164:	3718      	adds	r7, #24
 8012166:	46bd      	mov	sp, r7
 8012168:	bd80      	pop	{r7, pc}
 801216a:	bf00      	nop
 801216c:	200013a8 	.word	0x200013a8

08012170 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b084      	sub	sp, #16
 8012174:	af00      	add	r7, sp, #0
 8012176:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012178:	f107 0308 	add.w	r3, r7, #8
 801217c:	4618      	mov	r0, r3
 801217e:	f000 f857 	bl	8012230 <prvGetNextExpireTime>
 8012182:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012184:	68bb      	ldr	r3, [r7, #8]
 8012186:	4619      	mov	r1, r3
 8012188:	68f8      	ldr	r0, [r7, #12]
 801218a:	f000 f803 	bl	8012194 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801218e:	f000 f8d5 	bl	801233c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012192:	e7f1      	b.n	8012178 <prvTimerTask+0x8>

08012194 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b084      	sub	sp, #16
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
 801219c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801219e:	f7ff f95b 	bl	8011458 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80121a2:	f107 0308 	add.w	r3, r7, #8
 80121a6:	4618      	mov	r0, r3
 80121a8:	f000 f866 	bl	8012278 <prvSampleTimeNow>
 80121ac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80121ae:	68bb      	ldr	r3, [r7, #8]
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d130      	bne.n	8012216 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80121b4:	683b      	ldr	r3, [r7, #0]
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d10a      	bne.n	80121d0 <prvProcessTimerOrBlockTask+0x3c>
 80121ba:	687a      	ldr	r2, [r7, #4]
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	429a      	cmp	r2, r3
 80121c0:	d806      	bhi.n	80121d0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80121c2:	f7ff f957 	bl	8011474 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80121c6:	68f9      	ldr	r1, [r7, #12]
 80121c8:	6878      	ldr	r0, [r7, #4]
 80121ca:	f7ff ff85 	bl	80120d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80121ce:	e024      	b.n	801221a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80121d0:	683b      	ldr	r3, [r7, #0]
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d008      	beq.n	80121e8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80121d6:	4b13      	ldr	r3, [pc, #76]	; (8012224 <prvProcessTimerOrBlockTask+0x90>)
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d101      	bne.n	80121e4 <prvProcessTimerOrBlockTask+0x50>
 80121e0:	2301      	movs	r3, #1
 80121e2:	e000      	b.n	80121e6 <prvProcessTimerOrBlockTask+0x52>
 80121e4:	2300      	movs	r3, #0
 80121e6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80121e8:	4b0f      	ldr	r3, [pc, #60]	; (8012228 <prvProcessTimerOrBlockTask+0x94>)
 80121ea:	6818      	ldr	r0, [r3, #0]
 80121ec:	687a      	ldr	r2, [r7, #4]
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	1ad3      	subs	r3, r2, r3
 80121f2:	683a      	ldr	r2, [r7, #0]
 80121f4:	4619      	mov	r1, r3
 80121f6:	f7fe fec5 	bl	8010f84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80121fa:	f7ff f93b 	bl	8011474 <xTaskResumeAll>
 80121fe:	4603      	mov	r3, r0
 8012200:	2b00      	cmp	r3, #0
 8012202:	d10a      	bne.n	801221a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012204:	4b09      	ldr	r3, [pc, #36]	; (801222c <prvProcessTimerOrBlockTask+0x98>)
 8012206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801220a:	601a      	str	r2, [r3, #0]
 801220c:	f3bf 8f4f 	dsb	sy
 8012210:	f3bf 8f6f 	isb	sy
}
 8012214:	e001      	b.n	801221a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012216:	f7ff f92d 	bl	8011474 <xTaskResumeAll>
}
 801221a:	bf00      	nop
 801221c:	3710      	adds	r7, #16
 801221e:	46bd      	mov	sp, r7
 8012220:	bd80      	pop	{r7, pc}
 8012222:	bf00      	nop
 8012224:	200013ac 	.word	0x200013ac
 8012228:	200013b0 	.word	0x200013b0
 801222c:	e000ed04 	.word	0xe000ed04

08012230 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012230:	b480      	push	{r7}
 8012232:	b085      	sub	sp, #20
 8012234:	af00      	add	r7, sp, #0
 8012236:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012238:	4b0e      	ldr	r3, [pc, #56]	; (8012274 <prvGetNextExpireTime+0x44>)
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	681b      	ldr	r3, [r3, #0]
 801223e:	2b00      	cmp	r3, #0
 8012240:	d101      	bne.n	8012246 <prvGetNextExpireTime+0x16>
 8012242:	2201      	movs	r2, #1
 8012244:	e000      	b.n	8012248 <prvGetNextExpireTime+0x18>
 8012246:	2200      	movs	r2, #0
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	2b00      	cmp	r3, #0
 8012252:	d105      	bne.n	8012260 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012254:	4b07      	ldr	r3, [pc, #28]	; (8012274 <prvGetNextExpireTime+0x44>)
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	68db      	ldr	r3, [r3, #12]
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	60fb      	str	r3, [r7, #12]
 801225e:	e001      	b.n	8012264 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012260:	2300      	movs	r3, #0
 8012262:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012264:	68fb      	ldr	r3, [r7, #12]
}
 8012266:	4618      	mov	r0, r3
 8012268:	3714      	adds	r7, #20
 801226a:	46bd      	mov	sp, r7
 801226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012270:	4770      	bx	lr
 8012272:	bf00      	nop
 8012274:	200013a8 	.word	0x200013a8

08012278 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012278:	b580      	push	{r7, lr}
 801227a:	b084      	sub	sp, #16
 801227c:	af00      	add	r7, sp, #0
 801227e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012280:	f7ff f994 	bl	80115ac <xTaskGetTickCount>
 8012284:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012286:	4b0b      	ldr	r3, [pc, #44]	; (80122b4 <prvSampleTimeNow+0x3c>)
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	68fa      	ldr	r2, [r7, #12]
 801228c:	429a      	cmp	r2, r3
 801228e:	d205      	bcs.n	801229c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012290:	f000 f930 	bl	80124f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	2201      	movs	r2, #1
 8012298:	601a      	str	r2, [r3, #0]
 801229a:	e002      	b.n	80122a2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	2200      	movs	r2, #0
 80122a0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80122a2:	4a04      	ldr	r2, [pc, #16]	; (80122b4 <prvSampleTimeNow+0x3c>)
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80122a8:	68fb      	ldr	r3, [r7, #12]
}
 80122aa:	4618      	mov	r0, r3
 80122ac:	3710      	adds	r7, #16
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
 80122b2:	bf00      	nop
 80122b4:	200013b8 	.word	0x200013b8

080122b8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	b086      	sub	sp, #24
 80122bc:	af00      	add	r7, sp, #0
 80122be:	60f8      	str	r0, [r7, #12]
 80122c0:	60b9      	str	r1, [r7, #8]
 80122c2:	607a      	str	r2, [r7, #4]
 80122c4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80122c6:	2300      	movs	r3, #0
 80122c8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80122ca:	68fb      	ldr	r3, [r7, #12]
 80122cc:	68ba      	ldr	r2, [r7, #8]
 80122ce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	68fa      	ldr	r2, [r7, #12]
 80122d4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80122d6:	68ba      	ldr	r2, [r7, #8]
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	429a      	cmp	r2, r3
 80122dc:	d812      	bhi.n	8012304 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80122de:	687a      	ldr	r2, [r7, #4]
 80122e0:	683b      	ldr	r3, [r7, #0]
 80122e2:	1ad2      	subs	r2, r2, r3
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	699b      	ldr	r3, [r3, #24]
 80122e8:	429a      	cmp	r2, r3
 80122ea:	d302      	bcc.n	80122f2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80122ec:	2301      	movs	r3, #1
 80122ee:	617b      	str	r3, [r7, #20]
 80122f0:	e01b      	b.n	801232a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80122f2:	4b10      	ldr	r3, [pc, #64]	; (8012334 <prvInsertTimerInActiveList+0x7c>)
 80122f4:	681a      	ldr	r2, [r3, #0]
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	3304      	adds	r3, #4
 80122fa:	4619      	mov	r1, r3
 80122fc:	4610      	mov	r0, r2
 80122fe:	f7fd fe24 	bl	800ff4a <vListInsert>
 8012302:	e012      	b.n	801232a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012304:	687a      	ldr	r2, [r7, #4]
 8012306:	683b      	ldr	r3, [r7, #0]
 8012308:	429a      	cmp	r2, r3
 801230a:	d206      	bcs.n	801231a <prvInsertTimerInActiveList+0x62>
 801230c:	68ba      	ldr	r2, [r7, #8]
 801230e:	683b      	ldr	r3, [r7, #0]
 8012310:	429a      	cmp	r2, r3
 8012312:	d302      	bcc.n	801231a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012314:	2301      	movs	r3, #1
 8012316:	617b      	str	r3, [r7, #20]
 8012318:	e007      	b.n	801232a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801231a:	4b07      	ldr	r3, [pc, #28]	; (8012338 <prvInsertTimerInActiveList+0x80>)
 801231c:	681a      	ldr	r2, [r3, #0]
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	3304      	adds	r3, #4
 8012322:	4619      	mov	r1, r3
 8012324:	4610      	mov	r0, r2
 8012326:	f7fd fe10 	bl	800ff4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 801232a:	697b      	ldr	r3, [r7, #20]
}
 801232c:	4618      	mov	r0, r3
 801232e:	3718      	adds	r7, #24
 8012330:	46bd      	mov	sp, r7
 8012332:	bd80      	pop	{r7, pc}
 8012334:	200013ac 	.word	0x200013ac
 8012338:	200013a8 	.word	0x200013a8

0801233c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801233c:	b580      	push	{r7, lr}
 801233e:	b08e      	sub	sp, #56	; 0x38
 8012340:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012342:	e0c6      	b.n	80124d2 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	2b00      	cmp	r3, #0
 8012348:	da17      	bge.n	801237a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801234a:	1d3b      	adds	r3, r7, #4
 801234c:	3304      	adds	r3, #4
 801234e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012352:	2b00      	cmp	r3, #0
 8012354:	d109      	bne.n	801236a <prvProcessReceivedCommands+0x2e>
 8012356:	f04f 0350 	mov.w	r3, #80	; 0x50
 801235a:	f383 8811 	msr	BASEPRI, r3
 801235e:	f3bf 8f6f 	isb	sy
 8012362:	f3bf 8f4f 	dsb	sy
 8012366:	61fb      	str	r3, [r7, #28]
 8012368:	e7fe      	b.n	8012368 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801236a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801236c:	681b      	ldr	r3, [r3, #0]
 801236e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012370:	6850      	ldr	r0, [r2, #4]
 8012372:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012374:	6892      	ldr	r2, [r2, #8]
 8012376:	4611      	mov	r1, r2
 8012378:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	2b00      	cmp	r3, #0
 801237e:	f2c0 80a7 	blt.w	80124d0 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012388:	695b      	ldr	r3, [r3, #20]
 801238a:	2b00      	cmp	r3, #0
 801238c:	d004      	beq.n	8012398 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801238e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012390:	3304      	adds	r3, #4
 8012392:	4618      	mov	r0, r3
 8012394:	f7fd fe12 	bl	800ffbc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012398:	463b      	mov	r3, r7
 801239a:	4618      	mov	r0, r3
 801239c:	f7ff ff6c 	bl	8012278 <prvSampleTimeNow>
 80123a0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	2b09      	cmp	r3, #9
 80123a6:	f200 8094 	bhi.w	80124d2 <prvProcessReceivedCommands+0x196>
 80123aa:	a201      	add	r2, pc, #4	; (adr r2, 80123b0 <prvProcessReceivedCommands+0x74>)
 80123ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123b0:	080123d9 	.word	0x080123d9
 80123b4:	080123d9 	.word	0x080123d9
 80123b8:	080123d9 	.word	0x080123d9
 80123bc:	0801244b 	.word	0x0801244b
 80123c0:	0801245f 	.word	0x0801245f
 80123c4:	080124a7 	.word	0x080124a7
 80123c8:	080123d9 	.word	0x080123d9
 80123cc:	080123d9 	.word	0x080123d9
 80123d0:	0801244b 	.word	0x0801244b
 80123d4:	0801245f 	.word	0x0801245f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80123d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80123de:	f043 0301 	orr.w	r3, r3, #1
 80123e2:	b2da      	uxtb	r2, r3
 80123e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80123ea:	68ba      	ldr	r2, [r7, #8]
 80123ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123ee:	699b      	ldr	r3, [r3, #24]
 80123f0:	18d1      	adds	r1, r2, r3
 80123f2:	68bb      	ldr	r3, [r7, #8]
 80123f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80123f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80123f8:	f7ff ff5e 	bl	80122b8 <prvInsertTimerInActiveList>
 80123fc:	4603      	mov	r3, r0
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d067      	beq.n	80124d2 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012404:	6a1b      	ldr	r3, [r3, #32]
 8012406:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012408:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801240a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801240c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012410:	f003 0304 	and.w	r3, r3, #4
 8012414:	2b00      	cmp	r3, #0
 8012416:	d05c      	beq.n	80124d2 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012418:	68ba      	ldr	r2, [r7, #8]
 801241a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801241c:	699b      	ldr	r3, [r3, #24]
 801241e:	441a      	add	r2, r3
 8012420:	2300      	movs	r3, #0
 8012422:	9300      	str	r3, [sp, #0]
 8012424:	2300      	movs	r3, #0
 8012426:	2100      	movs	r1, #0
 8012428:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801242a:	f7ff fe09 	bl	8012040 <xTimerGenericCommand>
 801242e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012430:	6a3b      	ldr	r3, [r7, #32]
 8012432:	2b00      	cmp	r3, #0
 8012434:	d14d      	bne.n	80124d2 <prvProcessReceivedCommands+0x196>
 8012436:	f04f 0350 	mov.w	r3, #80	; 0x50
 801243a:	f383 8811 	msr	BASEPRI, r3
 801243e:	f3bf 8f6f 	isb	sy
 8012442:	f3bf 8f4f 	dsb	sy
 8012446:	61bb      	str	r3, [r7, #24]
 8012448:	e7fe      	b.n	8012448 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801244a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801244c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012450:	f023 0301 	bic.w	r3, r3, #1
 8012454:	b2da      	uxtb	r2, r3
 8012456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012458:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801245c:	e039      	b.n	80124d2 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801245e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012460:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012464:	f043 0301 	orr.w	r3, r3, #1
 8012468:	b2da      	uxtb	r2, r3
 801246a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801246c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012470:	68ba      	ldr	r2, [r7, #8]
 8012472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012474:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012478:	699b      	ldr	r3, [r3, #24]
 801247a:	2b00      	cmp	r3, #0
 801247c:	d109      	bne.n	8012492 <prvProcessReceivedCommands+0x156>
 801247e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012482:	f383 8811 	msr	BASEPRI, r3
 8012486:	f3bf 8f6f 	isb	sy
 801248a:	f3bf 8f4f 	dsb	sy
 801248e:	617b      	str	r3, [r7, #20]
 8012490:	e7fe      	b.n	8012490 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012494:	699a      	ldr	r2, [r3, #24]
 8012496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012498:	18d1      	adds	r1, r2, r3
 801249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801249c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801249e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80124a0:	f7ff ff0a 	bl	80122b8 <prvInsertTimerInActiveList>
					break;
 80124a4:	e015      	b.n	80124d2 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80124a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80124ac:	f003 0302 	and.w	r3, r3, #2
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d103      	bne.n	80124bc <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80124b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80124b6:	f000 fbc5 	bl	8012c44 <vPortFree>
 80124ba:	e00a      	b.n	80124d2 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80124bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80124c2:	f023 0301 	bic.w	r3, r3, #1
 80124c6:	b2da      	uxtb	r2, r3
 80124c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80124ce:	e000      	b.n	80124d2 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80124d0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80124d2:	4b07      	ldr	r3, [pc, #28]	; (80124f0 <prvProcessReceivedCommands+0x1b4>)
 80124d4:	681b      	ldr	r3, [r3, #0]
 80124d6:	1d39      	adds	r1, r7, #4
 80124d8:	2200      	movs	r2, #0
 80124da:	4618      	mov	r0, r3
 80124dc:	f7fe f954 	bl	8010788 <xQueueReceive>
 80124e0:	4603      	mov	r3, r0
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	f47f af2e 	bne.w	8012344 <prvProcessReceivedCommands+0x8>
	}
}
 80124e8:	bf00      	nop
 80124ea:	3730      	adds	r7, #48	; 0x30
 80124ec:	46bd      	mov	sp, r7
 80124ee:	bd80      	pop	{r7, pc}
 80124f0:	200013b0 	.word	0x200013b0

080124f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80124f4:	b580      	push	{r7, lr}
 80124f6:	b088      	sub	sp, #32
 80124f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80124fa:	e047      	b.n	801258c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80124fc:	4b2d      	ldr	r3, [pc, #180]	; (80125b4 <prvSwitchTimerLists+0xc0>)
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	68db      	ldr	r3, [r3, #12]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012506:	4b2b      	ldr	r3, [pc, #172]	; (80125b4 <prvSwitchTimerLists+0xc0>)
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	68db      	ldr	r3, [r3, #12]
 801250c:	68db      	ldr	r3, [r3, #12]
 801250e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	3304      	adds	r3, #4
 8012514:	4618      	mov	r0, r3
 8012516:	f7fd fd51 	bl	800ffbc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	6a1b      	ldr	r3, [r3, #32]
 801251e:	68f8      	ldr	r0, [r7, #12]
 8012520:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012528:	f003 0304 	and.w	r3, r3, #4
 801252c:	2b00      	cmp	r3, #0
 801252e:	d02d      	beq.n	801258c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	699b      	ldr	r3, [r3, #24]
 8012534:	693a      	ldr	r2, [r7, #16]
 8012536:	4413      	add	r3, r2
 8012538:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801253a:	68ba      	ldr	r2, [r7, #8]
 801253c:	693b      	ldr	r3, [r7, #16]
 801253e:	429a      	cmp	r2, r3
 8012540:	d90e      	bls.n	8012560 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012542:	68fb      	ldr	r3, [r7, #12]
 8012544:	68ba      	ldr	r2, [r7, #8]
 8012546:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	68fa      	ldr	r2, [r7, #12]
 801254c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801254e:	4b19      	ldr	r3, [pc, #100]	; (80125b4 <prvSwitchTimerLists+0xc0>)
 8012550:	681a      	ldr	r2, [r3, #0]
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	3304      	adds	r3, #4
 8012556:	4619      	mov	r1, r3
 8012558:	4610      	mov	r0, r2
 801255a:	f7fd fcf6 	bl	800ff4a <vListInsert>
 801255e:	e015      	b.n	801258c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012560:	2300      	movs	r3, #0
 8012562:	9300      	str	r3, [sp, #0]
 8012564:	2300      	movs	r3, #0
 8012566:	693a      	ldr	r2, [r7, #16]
 8012568:	2100      	movs	r1, #0
 801256a:	68f8      	ldr	r0, [r7, #12]
 801256c:	f7ff fd68 	bl	8012040 <xTimerGenericCommand>
 8012570:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	2b00      	cmp	r3, #0
 8012576:	d109      	bne.n	801258c <prvSwitchTimerLists+0x98>
 8012578:	f04f 0350 	mov.w	r3, #80	; 0x50
 801257c:	f383 8811 	msr	BASEPRI, r3
 8012580:	f3bf 8f6f 	isb	sy
 8012584:	f3bf 8f4f 	dsb	sy
 8012588:	603b      	str	r3, [r7, #0]
 801258a:	e7fe      	b.n	801258a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801258c:	4b09      	ldr	r3, [pc, #36]	; (80125b4 <prvSwitchTimerLists+0xc0>)
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	2b00      	cmp	r3, #0
 8012594:	d1b2      	bne.n	80124fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012596:	4b07      	ldr	r3, [pc, #28]	; (80125b4 <prvSwitchTimerLists+0xc0>)
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801259c:	4b06      	ldr	r3, [pc, #24]	; (80125b8 <prvSwitchTimerLists+0xc4>)
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	4a04      	ldr	r2, [pc, #16]	; (80125b4 <prvSwitchTimerLists+0xc0>)
 80125a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80125a4:	4a04      	ldr	r2, [pc, #16]	; (80125b8 <prvSwitchTimerLists+0xc4>)
 80125a6:	697b      	ldr	r3, [r7, #20]
 80125a8:	6013      	str	r3, [r2, #0]
}
 80125aa:	bf00      	nop
 80125ac:	3718      	adds	r7, #24
 80125ae:	46bd      	mov	sp, r7
 80125b0:	bd80      	pop	{r7, pc}
 80125b2:	bf00      	nop
 80125b4:	200013a8 	.word	0x200013a8
 80125b8:	200013ac 	.word	0x200013ac

080125bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80125bc:	b580      	push	{r7, lr}
 80125be:	b082      	sub	sp, #8
 80125c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80125c2:	f000 f963 	bl	801288c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80125c6:	4b15      	ldr	r3, [pc, #84]	; (801261c <prvCheckForValidListAndQueue+0x60>)
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	d120      	bne.n	8012610 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80125ce:	4814      	ldr	r0, [pc, #80]	; (8012620 <prvCheckForValidListAndQueue+0x64>)
 80125d0:	f7fd fc6a 	bl	800fea8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80125d4:	4813      	ldr	r0, [pc, #76]	; (8012624 <prvCheckForValidListAndQueue+0x68>)
 80125d6:	f7fd fc67 	bl	800fea8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80125da:	4b13      	ldr	r3, [pc, #76]	; (8012628 <prvCheckForValidListAndQueue+0x6c>)
 80125dc:	4a10      	ldr	r2, [pc, #64]	; (8012620 <prvCheckForValidListAndQueue+0x64>)
 80125de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80125e0:	4b12      	ldr	r3, [pc, #72]	; (801262c <prvCheckForValidListAndQueue+0x70>)
 80125e2:	4a10      	ldr	r2, [pc, #64]	; (8012624 <prvCheckForValidListAndQueue+0x68>)
 80125e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80125e6:	2300      	movs	r3, #0
 80125e8:	9300      	str	r3, [sp, #0]
 80125ea:	4b11      	ldr	r3, [pc, #68]	; (8012630 <prvCheckForValidListAndQueue+0x74>)
 80125ec:	4a11      	ldr	r2, [pc, #68]	; (8012634 <prvCheckForValidListAndQueue+0x78>)
 80125ee:	2110      	movs	r1, #16
 80125f0:	200a      	movs	r0, #10
 80125f2:	f7fd fd75 	bl	80100e0 <xQueueGenericCreateStatic>
 80125f6:	4602      	mov	r2, r0
 80125f8:	4b08      	ldr	r3, [pc, #32]	; (801261c <prvCheckForValidListAndQueue+0x60>)
 80125fa:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80125fc:	4b07      	ldr	r3, [pc, #28]	; (801261c <prvCheckForValidListAndQueue+0x60>)
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	2b00      	cmp	r3, #0
 8012602:	d005      	beq.n	8012610 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012604:	4b05      	ldr	r3, [pc, #20]	; (801261c <prvCheckForValidListAndQueue+0x60>)
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	490b      	ldr	r1, [pc, #44]	; (8012638 <prvCheckForValidListAndQueue+0x7c>)
 801260a:	4618      	mov	r0, r3
 801260c:	f7fe fc68 	bl	8010ee0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012610:	f000 f96a 	bl	80128e8 <vPortExitCritical>
}
 8012614:	bf00      	nop
 8012616:	46bd      	mov	sp, r7
 8012618:	bd80      	pop	{r7, pc}
 801261a:	bf00      	nop
 801261c:	200013b0 	.word	0x200013b0
 8012620:	20001380 	.word	0x20001380
 8012624:	20001394 	.word	0x20001394
 8012628:	200013a8 	.word	0x200013a8
 801262c:	200013ac 	.word	0x200013ac
 8012630:	2000145c 	.word	0x2000145c
 8012634:	200013bc 	.word	0x200013bc
 8012638:	08016654 	.word	0x08016654

0801263c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801263c:	b480      	push	{r7}
 801263e:	b085      	sub	sp, #20
 8012640:	af00      	add	r7, sp, #0
 8012642:	60f8      	str	r0, [r7, #12]
 8012644:	60b9      	str	r1, [r7, #8]
 8012646:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012648:	68fb      	ldr	r3, [r7, #12]
 801264a:	3b04      	subs	r3, #4
 801264c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8012654:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012656:	68fb      	ldr	r3, [r7, #12]
 8012658:	3b04      	subs	r3, #4
 801265a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801265c:	68bb      	ldr	r3, [r7, #8]
 801265e:	f023 0201 	bic.w	r2, r3, #1
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	3b04      	subs	r3, #4
 801266a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801266c:	4a0c      	ldr	r2, [pc, #48]	; (80126a0 <pxPortInitialiseStack+0x64>)
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012672:	68fb      	ldr	r3, [r7, #12]
 8012674:	3b14      	subs	r3, #20
 8012676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012678:	687a      	ldr	r2, [r7, #4]
 801267a:	68fb      	ldr	r3, [r7, #12]
 801267c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	3b04      	subs	r3, #4
 8012682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	f06f 0202 	mvn.w	r2, #2
 801268a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	3b20      	subs	r3, #32
 8012690:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012692:	68fb      	ldr	r3, [r7, #12]
}
 8012694:	4618      	mov	r0, r3
 8012696:	3714      	adds	r7, #20
 8012698:	46bd      	mov	sp, r7
 801269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801269e:	4770      	bx	lr
 80126a0:	080126a5 	.word	0x080126a5

080126a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80126a4:	b480      	push	{r7}
 80126a6:	b085      	sub	sp, #20
 80126a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80126aa:	2300      	movs	r3, #0
 80126ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80126ae:	4b11      	ldr	r3, [pc, #68]	; (80126f4 <prvTaskExitError+0x50>)
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80126b6:	d009      	beq.n	80126cc <prvTaskExitError+0x28>
 80126b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126bc:	f383 8811 	msr	BASEPRI, r3
 80126c0:	f3bf 8f6f 	isb	sy
 80126c4:	f3bf 8f4f 	dsb	sy
 80126c8:	60fb      	str	r3, [r7, #12]
 80126ca:	e7fe      	b.n	80126ca <prvTaskExitError+0x26>
 80126cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126d0:	f383 8811 	msr	BASEPRI, r3
 80126d4:	f3bf 8f6f 	isb	sy
 80126d8:	f3bf 8f4f 	dsb	sy
 80126dc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80126de:	bf00      	nop
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d0fc      	beq.n	80126e0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80126e6:	bf00      	nop
 80126e8:	3714      	adds	r7, #20
 80126ea:	46bd      	mov	sp, r7
 80126ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f0:	4770      	bx	lr
 80126f2:	bf00      	nop
 80126f4:	20000490 	.word	0x20000490
	...

08012700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012700:	4b07      	ldr	r3, [pc, #28]	; (8012720 <pxCurrentTCBConst2>)
 8012702:	6819      	ldr	r1, [r3, #0]
 8012704:	6808      	ldr	r0, [r1, #0]
 8012706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801270a:	f380 8809 	msr	PSP, r0
 801270e:	f3bf 8f6f 	isb	sy
 8012712:	f04f 0000 	mov.w	r0, #0
 8012716:	f380 8811 	msr	BASEPRI, r0
 801271a:	4770      	bx	lr
 801271c:	f3af 8000 	nop.w

08012720 <pxCurrentTCBConst2>:
 8012720:	20000e80 	.word	0x20000e80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012724:	bf00      	nop
 8012726:	bf00      	nop

08012728 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012728:	4808      	ldr	r0, [pc, #32]	; (801274c <prvPortStartFirstTask+0x24>)
 801272a:	6800      	ldr	r0, [r0, #0]
 801272c:	6800      	ldr	r0, [r0, #0]
 801272e:	f380 8808 	msr	MSP, r0
 8012732:	f04f 0000 	mov.w	r0, #0
 8012736:	f380 8814 	msr	CONTROL, r0
 801273a:	b662      	cpsie	i
 801273c:	b661      	cpsie	f
 801273e:	f3bf 8f4f 	dsb	sy
 8012742:	f3bf 8f6f 	isb	sy
 8012746:	df00      	svc	0
 8012748:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801274a:	bf00      	nop
 801274c:	e000ed08 	.word	0xe000ed08

08012750 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012750:	b580      	push	{r7, lr}
 8012752:	b086      	sub	sp, #24
 8012754:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012756:	4b44      	ldr	r3, [pc, #272]	; (8012868 <xPortStartScheduler+0x118>)
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	4a44      	ldr	r2, [pc, #272]	; (801286c <xPortStartScheduler+0x11c>)
 801275c:	4293      	cmp	r3, r2
 801275e:	d109      	bne.n	8012774 <xPortStartScheduler+0x24>
 8012760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012764:	f383 8811 	msr	BASEPRI, r3
 8012768:	f3bf 8f6f 	isb	sy
 801276c:	f3bf 8f4f 	dsb	sy
 8012770:	613b      	str	r3, [r7, #16]
 8012772:	e7fe      	b.n	8012772 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012774:	4b3c      	ldr	r3, [pc, #240]	; (8012868 <xPortStartScheduler+0x118>)
 8012776:	681b      	ldr	r3, [r3, #0]
 8012778:	4a3d      	ldr	r2, [pc, #244]	; (8012870 <xPortStartScheduler+0x120>)
 801277a:	4293      	cmp	r3, r2
 801277c:	d109      	bne.n	8012792 <xPortStartScheduler+0x42>
 801277e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012782:	f383 8811 	msr	BASEPRI, r3
 8012786:	f3bf 8f6f 	isb	sy
 801278a:	f3bf 8f4f 	dsb	sy
 801278e:	60fb      	str	r3, [r7, #12]
 8012790:	e7fe      	b.n	8012790 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012792:	4b38      	ldr	r3, [pc, #224]	; (8012874 <xPortStartScheduler+0x124>)
 8012794:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8012796:	697b      	ldr	r3, [r7, #20]
 8012798:	781b      	ldrb	r3, [r3, #0]
 801279a:	b2db      	uxtb	r3, r3
 801279c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 801279e:	697b      	ldr	r3, [r7, #20]
 80127a0:	22ff      	movs	r2, #255	; 0xff
 80127a2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80127a4:	697b      	ldr	r3, [r7, #20]
 80127a6:	781b      	ldrb	r3, [r3, #0]
 80127a8:	b2db      	uxtb	r3, r3
 80127aa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80127ac:	78fb      	ldrb	r3, [r7, #3]
 80127ae:	b2db      	uxtb	r3, r3
 80127b0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80127b4:	b2da      	uxtb	r2, r3
 80127b6:	4b30      	ldr	r3, [pc, #192]	; (8012878 <xPortStartScheduler+0x128>)
 80127b8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80127ba:	4b30      	ldr	r3, [pc, #192]	; (801287c <xPortStartScheduler+0x12c>)
 80127bc:	2207      	movs	r2, #7
 80127be:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80127c0:	e009      	b.n	80127d6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80127c2:	4b2e      	ldr	r3, [pc, #184]	; (801287c <xPortStartScheduler+0x12c>)
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	3b01      	subs	r3, #1
 80127c8:	4a2c      	ldr	r2, [pc, #176]	; (801287c <xPortStartScheduler+0x12c>)
 80127ca:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80127cc:	78fb      	ldrb	r3, [r7, #3]
 80127ce:	b2db      	uxtb	r3, r3
 80127d0:	005b      	lsls	r3, r3, #1
 80127d2:	b2db      	uxtb	r3, r3
 80127d4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80127d6:	78fb      	ldrb	r3, [r7, #3]
 80127d8:	b2db      	uxtb	r3, r3
 80127da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80127de:	2b80      	cmp	r3, #128	; 0x80
 80127e0:	d0ef      	beq.n	80127c2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80127e2:	4b26      	ldr	r3, [pc, #152]	; (801287c <xPortStartScheduler+0x12c>)
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	f1c3 0307 	rsb	r3, r3, #7
 80127ea:	2b04      	cmp	r3, #4
 80127ec:	d009      	beq.n	8012802 <xPortStartScheduler+0xb2>
 80127ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127f2:	f383 8811 	msr	BASEPRI, r3
 80127f6:	f3bf 8f6f 	isb	sy
 80127fa:	f3bf 8f4f 	dsb	sy
 80127fe:	60bb      	str	r3, [r7, #8]
 8012800:	e7fe      	b.n	8012800 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012802:	4b1e      	ldr	r3, [pc, #120]	; (801287c <xPortStartScheduler+0x12c>)
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	021b      	lsls	r3, r3, #8
 8012808:	4a1c      	ldr	r2, [pc, #112]	; (801287c <xPortStartScheduler+0x12c>)
 801280a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 801280c:	4b1b      	ldr	r3, [pc, #108]	; (801287c <xPortStartScheduler+0x12c>)
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8012814:	4a19      	ldr	r2, [pc, #100]	; (801287c <xPortStartScheduler+0x12c>)
 8012816:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	b2da      	uxtb	r2, r3
 801281c:	697b      	ldr	r3, [r7, #20]
 801281e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012820:	4b17      	ldr	r3, [pc, #92]	; (8012880 <xPortStartScheduler+0x130>)
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	4a16      	ldr	r2, [pc, #88]	; (8012880 <xPortStartScheduler+0x130>)
 8012826:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801282a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801282c:	4b14      	ldr	r3, [pc, #80]	; (8012880 <xPortStartScheduler+0x130>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	4a13      	ldr	r2, [pc, #76]	; (8012880 <xPortStartScheduler+0x130>)
 8012832:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8012836:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8012838:	f000 f8d6 	bl	80129e8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801283c:	4b11      	ldr	r3, [pc, #68]	; (8012884 <xPortStartScheduler+0x134>)
 801283e:	2200      	movs	r2, #0
 8012840:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012842:	f000 f8f5 	bl	8012a30 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8012846:	4b10      	ldr	r3, [pc, #64]	; (8012888 <xPortStartScheduler+0x138>)
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	4a0f      	ldr	r2, [pc, #60]	; (8012888 <xPortStartScheduler+0x138>)
 801284c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012850:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012852:	f7ff ff69 	bl	8012728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8012856:	f7fe ff71 	bl	801173c <vTaskSwitchContext>
	prvTaskExitError();
 801285a:	f7ff ff23 	bl	80126a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801285e:	2300      	movs	r3, #0
}
 8012860:	4618      	mov	r0, r3
 8012862:	3718      	adds	r7, #24
 8012864:	46bd      	mov	sp, r7
 8012866:	bd80      	pop	{r7, pc}
 8012868:	e000ed00 	.word	0xe000ed00
 801286c:	410fc271 	.word	0x410fc271
 8012870:	410fc270 	.word	0x410fc270
 8012874:	e000e400 	.word	0xe000e400
 8012878:	200014ac 	.word	0x200014ac
 801287c:	200014b0 	.word	0x200014b0
 8012880:	e000ed20 	.word	0xe000ed20
 8012884:	20000490 	.word	0x20000490
 8012888:	e000ef34 	.word	0xe000ef34

0801288c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801288c:	b480      	push	{r7}
 801288e:	b083      	sub	sp, #12
 8012890:	af00      	add	r7, sp, #0
 8012892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012896:	f383 8811 	msr	BASEPRI, r3
 801289a:	f3bf 8f6f 	isb	sy
 801289e:	f3bf 8f4f 	dsb	sy
 80128a2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80128a4:	4b0e      	ldr	r3, [pc, #56]	; (80128e0 <vPortEnterCritical+0x54>)
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	3301      	adds	r3, #1
 80128aa:	4a0d      	ldr	r2, [pc, #52]	; (80128e0 <vPortEnterCritical+0x54>)
 80128ac:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80128ae:	4b0c      	ldr	r3, [pc, #48]	; (80128e0 <vPortEnterCritical+0x54>)
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	2b01      	cmp	r3, #1
 80128b4:	d10e      	bne.n	80128d4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80128b6:	4b0b      	ldr	r3, [pc, #44]	; (80128e4 <vPortEnterCritical+0x58>)
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	b2db      	uxtb	r3, r3
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d009      	beq.n	80128d4 <vPortEnterCritical+0x48>
 80128c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128c4:	f383 8811 	msr	BASEPRI, r3
 80128c8:	f3bf 8f6f 	isb	sy
 80128cc:	f3bf 8f4f 	dsb	sy
 80128d0:	603b      	str	r3, [r7, #0]
 80128d2:	e7fe      	b.n	80128d2 <vPortEnterCritical+0x46>
	}
}
 80128d4:	bf00      	nop
 80128d6:	370c      	adds	r7, #12
 80128d8:	46bd      	mov	sp, r7
 80128da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128de:	4770      	bx	lr
 80128e0:	20000490 	.word	0x20000490
 80128e4:	e000ed04 	.word	0xe000ed04

080128e8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80128e8:	b480      	push	{r7}
 80128ea:	b083      	sub	sp, #12
 80128ec:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80128ee:	4b11      	ldr	r3, [pc, #68]	; (8012934 <vPortExitCritical+0x4c>)
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d109      	bne.n	801290a <vPortExitCritical+0x22>
 80128f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128fa:	f383 8811 	msr	BASEPRI, r3
 80128fe:	f3bf 8f6f 	isb	sy
 8012902:	f3bf 8f4f 	dsb	sy
 8012906:	607b      	str	r3, [r7, #4]
 8012908:	e7fe      	b.n	8012908 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 801290a:	4b0a      	ldr	r3, [pc, #40]	; (8012934 <vPortExitCritical+0x4c>)
 801290c:	681b      	ldr	r3, [r3, #0]
 801290e:	3b01      	subs	r3, #1
 8012910:	4a08      	ldr	r2, [pc, #32]	; (8012934 <vPortExitCritical+0x4c>)
 8012912:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012914:	4b07      	ldr	r3, [pc, #28]	; (8012934 <vPortExitCritical+0x4c>)
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	2b00      	cmp	r3, #0
 801291a:	d104      	bne.n	8012926 <vPortExitCritical+0x3e>
 801291c:	2300      	movs	r3, #0
 801291e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012920:	683b      	ldr	r3, [r7, #0]
 8012922:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8012926:	bf00      	nop
 8012928:	370c      	adds	r7, #12
 801292a:	46bd      	mov	sp, r7
 801292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012930:	4770      	bx	lr
 8012932:	bf00      	nop
 8012934:	20000490 	.word	0x20000490
	...

08012940 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012940:	f3ef 8009 	mrs	r0, PSP
 8012944:	f3bf 8f6f 	isb	sy
 8012948:	4b15      	ldr	r3, [pc, #84]	; (80129a0 <pxCurrentTCBConst>)
 801294a:	681a      	ldr	r2, [r3, #0]
 801294c:	f01e 0f10 	tst.w	lr, #16
 8012950:	bf08      	it	eq
 8012952:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012956:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801295a:	6010      	str	r0, [r2, #0]
 801295c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012960:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012964:	f380 8811 	msr	BASEPRI, r0
 8012968:	f3bf 8f4f 	dsb	sy
 801296c:	f3bf 8f6f 	isb	sy
 8012970:	f7fe fee4 	bl	801173c <vTaskSwitchContext>
 8012974:	f04f 0000 	mov.w	r0, #0
 8012978:	f380 8811 	msr	BASEPRI, r0
 801297c:	bc09      	pop	{r0, r3}
 801297e:	6819      	ldr	r1, [r3, #0]
 8012980:	6808      	ldr	r0, [r1, #0]
 8012982:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012986:	f01e 0f10 	tst.w	lr, #16
 801298a:	bf08      	it	eq
 801298c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012990:	f380 8809 	msr	PSP, r0
 8012994:	f3bf 8f6f 	isb	sy
 8012998:	4770      	bx	lr
 801299a:	bf00      	nop
 801299c:	f3af 8000 	nop.w

080129a0 <pxCurrentTCBConst>:
 80129a0:	20000e80 	.word	0x20000e80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80129a4:	bf00      	nop
 80129a6:	bf00      	nop

080129a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80129a8:	b580      	push	{r7, lr}
 80129aa:	b082      	sub	sp, #8
 80129ac:	af00      	add	r7, sp, #0
	__asm volatile
 80129ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129b2:	f383 8811 	msr	BASEPRI, r3
 80129b6:	f3bf 8f6f 	isb	sy
 80129ba:	f3bf 8f4f 	dsb	sy
 80129be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80129c0:	f7fe fe04 	bl	80115cc <xTaskIncrementTick>
 80129c4:	4603      	mov	r3, r0
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	d003      	beq.n	80129d2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80129ca:	4b06      	ldr	r3, [pc, #24]	; (80129e4 <xPortSysTickHandler+0x3c>)
 80129cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80129d0:	601a      	str	r2, [r3, #0]
 80129d2:	2300      	movs	r3, #0
 80129d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80129d6:	683b      	ldr	r3, [r7, #0]
 80129d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80129dc:	bf00      	nop
 80129de:	3708      	adds	r7, #8
 80129e0:	46bd      	mov	sp, r7
 80129e2:	bd80      	pop	{r7, pc}
 80129e4:	e000ed04 	.word	0xe000ed04

080129e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80129e8:	b480      	push	{r7}
 80129ea:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80129ec:	4b0b      	ldr	r3, [pc, #44]	; (8012a1c <vPortSetupTimerInterrupt+0x34>)
 80129ee:	2200      	movs	r2, #0
 80129f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80129f2:	4b0b      	ldr	r3, [pc, #44]	; (8012a20 <vPortSetupTimerInterrupt+0x38>)
 80129f4:	2200      	movs	r2, #0
 80129f6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80129f8:	4b0a      	ldr	r3, [pc, #40]	; (8012a24 <vPortSetupTimerInterrupt+0x3c>)
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	4a0a      	ldr	r2, [pc, #40]	; (8012a28 <vPortSetupTimerInterrupt+0x40>)
 80129fe:	fba2 2303 	umull	r2, r3, r2, r3
 8012a02:	099b      	lsrs	r3, r3, #6
 8012a04:	4a09      	ldr	r2, [pc, #36]	; (8012a2c <vPortSetupTimerInterrupt+0x44>)
 8012a06:	3b01      	subs	r3, #1
 8012a08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8012a0a:	4b04      	ldr	r3, [pc, #16]	; (8012a1c <vPortSetupTimerInterrupt+0x34>)
 8012a0c:	2207      	movs	r2, #7
 8012a0e:	601a      	str	r2, [r3, #0]
}
 8012a10:	bf00      	nop
 8012a12:	46bd      	mov	sp, r7
 8012a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a18:	4770      	bx	lr
 8012a1a:	bf00      	nop
 8012a1c:	e000e010 	.word	0xe000e010
 8012a20:	e000e018 	.word	0xe000e018
 8012a24:	2000018c 	.word	0x2000018c
 8012a28:	10624dd3 	.word	0x10624dd3
 8012a2c:	e000e014 	.word	0xe000e014

08012a30 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012a30:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012a40 <vPortEnableVFP+0x10>
 8012a34:	6801      	ldr	r1, [r0, #0]
 8012a36:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8012a3a:	6001      	str	r1, [r0, #0]
 8012a3c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012a3e:	bf00      	nop
 8012a40:	e000ed88 	.word	0xe000ed88

08012a44 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012a44:	b480      	push	{r7}
 8012a46:	b085      	sub	sp, #20
 8012a48:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8012a4a:	f3ef 8305 	mrs	r3, IPSR
 8012a4e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	2b0f      	cmp	r3, #15
 8012a54:	d913      	bls.n	8012a7e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8012a56:	4a16      	ldr	r2, [pc, #88]	; (8012ab0 <vPortValidateInterruptPriority+0x6c>)
 8012a58:	68fb      	ldr	r3, [r7, #12]
 8012a5a:	4413      	add	r3, r2
 8012a5c:	781b      	ldrb	r3, [r3, #0]
 8012a5e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012a60:	4b14      	ldr	r3, [pc, #80]	; (8012ab4 <vPortValidateInterruptPriority+0x70>)
 8012a62:	781b      	ldrb	r3, [r3, #0]
 8012a64:	7afa      	ldrb	r2, [r7, #11]
 8012a66:	429a      	cmp	r2, r3
 8012a68:	d209      	bcs.n	8012a7e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8012a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a6e:	f383 8811 	msr	BASEPRI, r3
 8012a72:	f3bf 8f6f 	isb	sy
 8012a76:	f3bf 8f4f 	dsb	sy
 8012a7a:	607b      	str	r3, [r7, #4]
 8012a7c:	e7fe      	b.n	8012a7c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012a7e:	4b0e      	ldr	r3, [pc, #56]	; (8012ab8 <vPortValidateInterruptPriority+0x74>)
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8012a86:	4b0d      	ldr	r3, [pc, #52]	; (8012abc <vPortValidateInterruptPriority+0x78>)
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	429a      	cmp	r2, r3
 8012a8c:	d909      	bls.n	8012aa2 <vPortValidateInterruptPriority+0x5e>
 8012a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a92:	f383 8811 	msr	BASEPRI, r3
 8012a96:	f3bf 8f6f 	isb	sy
 8012a9a:	f3bf 8f4f 	dsb	sy
 8012a9e:	603b      	str	r3, [r7, #0]
 8012aa0:	e7fe      	b.n	8012aa0 <vPortValidateInterruptPriority+0x5c>
	}
 8012aa2:	bf00      	nop
 8012aa4:	3714      	adds	r7, #20
 8012aa6:	46bd      	mov	sp, r7
 8012aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aac:	4770      	bx	lr
 8012aae:	bf00      	nop
 8012ab0:	e000e3f0 	.word	0xe000e3f0
 8012ab4:	200014ac 	.word	0x200014ac
 8012ab8:	e000ed0c 	.word	0xe000ed0c
 8012abc:	200014b0 	.word	0x200014b0

08012ac0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	b08a      	sub	sp, #40	; 0x28
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012ac8:	2300      	movs	r3, #0
 8012aca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012acc:	f7fe fcc4 	bl	8011458 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012ad0:	4b57      	ldr	r3, [pc, #348]	; (8012c30 <pvPortMalloc+0x170>)
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d101      	bne.n	8012adc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012ad8:	f000 f90c 	bl	8012cf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012adc:	4b55      	ldr	r3, [pc, #340]	; (8012c34 <pvPortMalloc+0x174>)
 8012ade:	681a      	ldr	r2, [r3, #0]
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	4013      	ands	r3, r2
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	f040 808c 	bne.w	8012c02 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d01c      	beq.n	8012b2a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8012af0:	2208      	movs	r2, #8
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	4413      	add	r3, r2
 8012af6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	f003 0307 	and.w	r3, r3, #7
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d013      	beq.n	8012b2a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	f023 0307 	bic.w	r3, r3, #7
 8012b08:	3308      	adds	r3, #8
 8012b0a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	f003 0307 	and.w	r3, r3, #7
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d009      	beq.n	8012b2a <pvPortMalloc+0x6a>
 8012b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b1a:	f383 8811 	msr	BASEPRI, r3
 8012b1e:	f3bf 8f6f 	isb	sy
 8012b22:	f3bf 8f4f 	dsb	sy
 8012b26:	617b      	str	r3, [r7, #20]
 8012b28:	e7fe      	b.n	8012b28 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d068      	beq.n	8012c02 <pvPortMalloc+0x142>
 8012b30:	4b41      	ldr	r3, [pc, #260]	; (8012c38 <pvPortMalloc+0x178>)
 8012b32:	681b      	ldr	r3, [r3, #0]
 8012b34:	687a      	ldr	r2, [r7, #4]
 8012b36:	429a      	cmp	r2, r3
 8012b38:	d863      	bhi.n	8012c02 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012b3a:	4b40      	ldr	r3, [pc, #256]	; (8012c3c <pvPortMalloc+0x17c>)
 8012b3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012b3e:	4b3f      	ldr	r3, [pc, #252]	; (8012c3c <pvPortMalloc+0x17c>)
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012b44:	e004      	b.n	8012b50 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8012b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8012b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b4c:	681b      	ldr	r3, [r3, #0]
 8012b4e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b52:	685b      	ldr	r3, [r3, #4]
 8012b54:	687a      	ldr	r2, [r7, #4]
 8012b56:	429a      	cmp	r2, r3
 8012b58:	d903      	bls.n	8012b62 <pvPortMalloc+0xa2>
 8012b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d1f1      	bne.n	8012b46 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012b62:	4b33      	ldr	r3, [pc, #204]	; (8012c30 <pvPortMalloc+0x170>)
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012b68:	429a      	cmp	r2, r3
 8012b6a:	d04a      	beq.n	8012c02 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012b6c:	6a3b      	ldr	r3, [r7, #32]
 8012b6e:	681b      	ldr	r3, [r3, #0]
 8012b70:	2208      	movs	r2, #8
 8012b72:	4413      	add	r3, r2
 8012b74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b78:	681a      	ldr	r2, [r3, #0]
 8012b7a:	6a3b      	ldr	r3, [r7, #32]
 8012b7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b80:	685a      	ldr	r2, [r3, #4]
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	1ad2      	subs	r2, r2, r3
 8012b86:	2308      	movs	r3, #8
 8012b88:	005b      	lsls	r3, r3, #1
 8012b8a:	429a      	cmp	r2, r3
 8012b8c:	d91e      	bls.n	8012bcc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012b8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	4413      	add	r3, r2
 8012b94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012b96:	69bb      	ldr	r3, [r7, #24]
 8012b98:	f003 0307 	and.w	r3, r3, #7
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d009      	beq.n	8012bb4 <pvPortMalloc+0xf4>
 8012ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ba4:	f383 8811 	msr	BASEPRI, r3
 8012ba8:	f3bf 8f6f 	isb	sy
 8012bac:	f3bf 8f4f 	dsb	sy
 8012bb0:	613b      	str	r3, [r7, #16]
 8012bb2:	e7fe      	b.n	8012bb2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bb6:	685a      	ldr	r2, [r3, #4]
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	1ad2      	subs	r2, r2, r3
 8012bbc:	69bb      	ldr	r3, [r7, #24]
 8012bbe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bc2:	687a      	ldr	r2, [r7, #4]
 8012bc4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012bc6:	69b8      	ldr	r0, [r7, #24]
 8012bc8:	f000 f8f6 	bl	8012db8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012bcc:	4b1a      	ldr	r3, [pc, #104]	; (8012c38 <pvPortMalloc+0x178>)
 8012bce:	681a      	ldr	r2, [r3, #0]
 8012bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bd2:	685b      	ldr	r3, [r3, #4]
 8012bd4:	1ad3      	subs	r3, r2, r3
 8012bd6:	4a18      	ldr	r2, [pc, #96]	; (8012c38 <pvPortMalloc+0x178>)
 8012bd8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012bda:	4b17      	ldr	r3, [pc, #92]	; (8012c38 <pvPortMalloc+0x178>)
 8012bdc:	681a      	ldr	r2, [r3, #0]
 8012bde:	4b18      	ldr	r3, [pc, #96]	; (8012c40 <pvPortMalloc+0x180>)
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	429a      	cmp	r2, r3
 8012be4:	d203      	bcs.n	8012bee <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012be6:	4b14      	ldr	r3, [pc, #80]	; (8012c38 <pvPortMalloc+0x178>)
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	4a15      	ldr	r2, [pc, #84]	; (8012c40 <pvPortMalloc+0x180>)
 8012bec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bf0:	685a      	ldr	r2, [r3, #4]
 8012bf2:	4b10      	ldr	r3, [pc, #64]	; (8012c34 <pvPortMalloc+0x174>)
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	431a      	orrs	r2, r3
 8012bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bfa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bfe:	2200      	movs	r2, #0
 8012c00:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012c02:	f7fe fc37 	bl	8011474 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8012c06:	69fb      	ldr	r3, [r7, #28]
 8012c08:	f003 0307 	and.w	r3, r3, #7
 8012c0c:	2b00      	cmp	r3, #0
 8012c0e:	d009      	beq.n	8012c24 <pvPortMalloc+0x164>
 8012c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c14:	f383 8811 	msr	BASEPRI, r3
 8012c18:	f3bf 8f6f 	isb	sy
 8012c1c:	f3bf 8f4f 	dsb	sy
 8012c20:	60fb      	str	r3, [r7, #12]
 8012c22:	e7fe      	b.n	8012c22 <pvPortMalloc+0x162>
	return pvReturn;
 8012c24:	69fb      	ldr	r3, [r7, #28]
}
 8012c26:	4618      	mov	r0, r3
 8012c28:	3728      	adds	r7, #40	; 0x28
 8012c2a:	46bd      	mov	sp, r7
 8012c2c:	bd80      	pop	{r7, pc}
 8012c2e:	bf00      	nop
 8012c30:	20003014 	.word	0x20003014
 8012c34:	20003020 	.word	0x20003020
 8012c38:	20003018 	.word	0x20003018
 8012c3c:	2000300c 	.word	0x2000300c
 8012c40:	2000301c 	.word	0x2000301c

08012c44 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012c44:	b580      	push	{r7, lr}
 8012c46:	b086      	sub	sp, #24
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	d046      	beq.n	8012ce4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012c56:	2308      	movs	r3, #8
 8012c58:	425b      	negs	r3, r3
 8012c5a:	697a      	ldr	r2, [r7, #20]
 8012c5c:	4413      	add	r3, r2
 8012c5e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012c60:	697b      	ldr	r3, [r7, #20]
 8012c62:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012c64:	693b      	ldr	r3, [r7, #16]
 8012c66:	685a      	ldr	r2, [r3, #4]
 8012c68:	4b20      	ldr	r3, [pc, #128]	; (8012cec <vPortFree+0xa8>)
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	4013      	ands	r3, r2
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d109      	bne.n	8012c86 <vPortFree+0x42>
 8012c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c76:	f383 8811 	msr	BASEPRI, r3
 8012c7a:	f3bf 8f6f 	isb	sy
 8012c7e:	f3bf 8f4f 	dsb	sy
 8012c82:	60fb      	str	r3, [r7, #12]
 8012c84:	e7fe      	b.n	8012c84 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012c86:	693b      	ldr	r3, [r7, #16]
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d009      	beq.n	8012ca2 <vPortFree+0x5e>
 8012c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c92:	f383 8811 	msr	BASEPRI, r3
 8012c96:	f3bf 8f6f 	isb	sy
 8012c9a:	f3bf 8f4f 	dsb	sy
 8012c9e:	60bb      	str	r3, [r7, #8]
 8012ca0:	e7fe      	b.n	8012ca0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012ca2:	693b      	ldr	r3, [r7, #16]
 8012ca4:	685a      	ldr	r2, [r3, #4]
 8012ca6:	4b11      	ldr	r3, [pc, #68]	; (8012cec <vPortFree+0xa8>)
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	4013      	ands	r3, r2
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d019      	beq.n	8012ce4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012cb0:	693b      	ldr	r3, [r7, #16]
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d115      	bne.n	8012ce4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012cb8:	693b      	ldr	r3, [r7, #16]
 8012cba:	685a      	ldr	r2, [r3, #4]
 8012cbc:	4b0b      	ldr	r3, [pc, #44]	; (8012cec <vPortFree+0xa8>)
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	43db      	mvns	r3, r3
 8012cc2:	401a      	ands	r2, r3
 8012cc4:	693b      	ldr	r3, [r7, #16]
 8012cc6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012cc8:	f7fe fbc6 	bl	8011458 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012ccc:	693b      	ldr	r3, [r7, #16]
 8012cce:	685a      	ldr	r2, [r3, #4]
 8012cd0:	4b07      	ldr	r3, [pc, #28]	; (8012cf0 <vPortFree+0xac>)
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	4413      	add	r3, r2
 8012cd6:	4a06      	ldr	r2, [pc, #24]	; (8012cf0 <vPortFree+0xac>)
 8012cd8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012cda:	6938      	ldr	r0, [r7, #16]
 8012cdc:	f000 f86c 	bl	8012db8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8012ce0:	f7fe fbc8 	bl	8011474 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012ce4:	bf00      	nop
 8012ce6:	3718      	adds	r7, #24
 8012ce8:	46bd      	mov	sp, r7
 8012cea:	bd80      	pop	{r7, pc}
 8012cec:	20003020 	.word	0x20003020
 8012cf0:	20003018 	.word	0x20003018

08012cf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012cf4:	b480      	push	{r7}
 8012cf6:	b085      	sub	sp, #20
 8012cf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012cfa:	f641 3358 	movw	r3, #7000	; 0x1b58
 8012cfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012d00:	4b27      	ldr	r3, [pc, #156]	; (8012da0 <prvHeapInit+0xac>)
 8012d02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	f003 0307 	and.w	r3, r3, #7
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d00c      	beq.n	8012d28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	3307      	adds	r3, #7
 8012d12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	f023 0307 	bic.w	r3, r3, #7
 8012d1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012d1c:	68ba      	ldr	r2, [r7, #8]
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	1ad3      	subs	r3, r2, r3
 8012d22:	4a1f      	ldr	r2, [pc, #124]	; (8012da0 <prvHeapInit+0xac>)
 8012d24:	4413      	add	r3, r2
 8012d26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012d2c:	4a1d      	ldr	r2, [pc, #116]	; (8012da4 <prvHeapInit+0xb0>)
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012d32:	4b1c      	ldr	r3, [pc, #112]	; (8012da4 <prvHeapInit+0xb0>)
 8012d34:	2200      	movs	r2, #0
 8012d36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	68ba      	ldr	r2, [r7, #8]
 8012d3c:	4413      	add	r3, r2
 8012d3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012d40:	2208      	movs	r2, #8
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	1a9b      	subs	r3, r3, r2
 8012d46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	f023 0307 	bic.w	r3, r3, #7
 8012d4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012d50:	68fb      	ldr	r3, [r7, #12]
 8012d52:	4a15      	ldr	r2, [pc, #84]	; (8012da8 <prvHeapInit+0xb4>)
 8012d54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012d56:	4b14      	ldr	r3, [pc, #80]	; (8012da8 <prvHeapInit+0xb4>)
 8012d58:	681b      	ldr	r3, [r3, #0]
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012d5e:	4b12      	ldr	r3, [pc, #72]	; (8012da8 <prvHeapInit+0xb4>)
 8012d60:	681b      	ldr	r3, [r3, #0]
 8012d62:	2200      	movs	r2, #0
 8012d64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012d6a:	683b      	ldr	r3, [r7, #0]
 8012d6c:	68fa      	ldr	r2, [r7, #12]
 8012d6e:	1ad2      	subs	r2, r2, r3
 8012d70:	683b      	ldr	r3, [r7, #0]
 8012d72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012d74:	4b0c      	ldr	r3, [pc, #48]	; (8012da8 <prvHeapInit+0xb4>)
 8012d76:	681a      	ldr	r2, [r3, #0]
 8012d78:	683b      	ldr	r3, [r7, #0]
 8012d7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012d7c:	683b      	ldr	r3, [r7, #0]
 8012d7e:	685b      	ldr	r3, [r3, #4]
 8012d80:	4a0a      	ldr	r2, [pc, #40]	; (8012dac <prvHeapInit+0xb8>)
 8012d82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012d84:	683b      	ldr	r3, [r7, #0]
 8012d86:	685b      	ldr	r3, [r3, #4]
 8012d88:	4a09      	ldr	r2, [pc, #36]	; (8012db0 <prvHeapInit+0xbc>)
 8012d8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012d8c:	4b09      	ldr	r3, [pc, #36]	; (8012db4 <prvHeapInit+0xc0>)
 8012d8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012d92:	601a      	str	r2, [r3, #0]
}
 8012d94:	bf00      	nop
 8012d96:	3714      	adds	r7, #20
 8012d98:	46bd      	mov	sp, r7
 8012d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d9e:	4770      	bx	lr
 8012da0:	200014b4 	.word	0x200014b4
 8012da4:	2000300c 	.word	0x2000300c
 8012da8:	20003014 	.word	0x20003014
 8012dac:	2000301c 	.word	0x2000301c
 8012db0:	20003018 	.word	0x20003018
 8012db4:	20003020 	.word	0x20003020

08012db8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012db8:	b480      	push	{r7}
 8012dba:	b085      	sub	sp, #20
 8012dbc:	af00      	add	r7, sp, #0
 8012dbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012dc0:	4b28      	ldr	r3, [pc, #160]	; (8012e64 <prvInsertBlockIntoFreeList+0xac>)
 8012dc2:	60fb      	str	r3, [r7, #12]
 8012dc4:	e002      	b.n	8012dcc <prvInsertBlockIntoFreeList+0x14>
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	60fb      	str	r3, [r7, #12]
 8012dcc:	68fb      	ldr	r3, [r7, #12]
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	687a      	ldr	r2, [r7, #4]
 8012dd2:	429a      	cmp	r2, r3
 8012dd4:	d8f7      	bhi.n	8012dc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012dd6:	68fb      	ldr	r3, [r7, #12]
 8012dd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	685b      	ldr	r3, [r3, #4]
 8012dde:	68ba      	ldr	r2, [r7, #8]
 8012de0:	4413      	add	r3, r2
 8012de2:	687a      	ldr	r2, [r7, #4]
 8012de4:	429a      	cmp	r2, r3
 8012de6:	d108      	bne.n	8012dfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	685a      	ldr	r2, [r3, #4]
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	685b      	ldr	r3, [r3, #4]
 8012df0:	441a      	add	r2, r3
 8012df2:	68fb      	ldr	r3, [r7, #12]
 8012df4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	685b      	ldr	r3, [r3, #4]
 8012e02:	68ba      	ldr	r2, [r7, #8]
 8012e04:	441a      	add	r2, r3
 8012e06:	68fb      	ldr	r3, [r7, #12]
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	429a      	cmp	r2, r3
 8012e0c:	d118      	bne.n	8012e40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012e0e:	68fb      	ldr	r3, [r7, #12]
 8012e10:	681a      	ldr	r2, [r3, #0]
 8012e12:	4b15      	ldr	r3, [pc, #84]	; (8012e68 <prvInsertBlockIntoFreeList+0xb0>)
 8012e14:	681b      	ldr	r3, [r3, #0]
 8012e16:	429a      	cmp	r2, r3
 8012e18:	d00d      	beq.n	8012e36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	685a      	ldr	r2, [r3, #4]
 8012e1e:	68fb      	ldr	r3, [r7, #12]
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	685b      	ldr	r3, [r3, #4]
 8012e24:	441a      	add	r2, r3
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	681a      	ldr	r2, [r3, #0]
 8012e30:	687b      	ldr	r3, [r7, #4]
 8012e32:	601a      	str	r2, [r3, #0]
 8012e34:	e008      	b.n	8012e48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012e36:	4b0c      	ldr	r3, [pc, #48]	; (8012e68 <prvInsertBlockIntoFreeList+0xb0>)
 8012e38:	681a      	ldr	r2, [r3, #0]
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	601a      	str	r2, [r3, #0]
 8012e3e:	e003      	b.n	8012e48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	681a      	ldr	r2, [r3, #0]
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012e48:	68fa      	ldr	r2, [r7, #12]
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	429a      	cmp	r2, r3
 8012e4e:	d002      	beq.n	8012e56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012e50:	68fb      	ldr	r3, [r7, #12]
 8012e52:	687a      	ldr	r2, [r7, #4]
 8012e54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012e56:	bf00      	nop
 8012e58:	3714      	adds	r7, #20
 8012e5a:	46bd      	mov	sp, r7
 8012e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e60:	4770      	bx	lr
 8012e62:	bf00      	nop
 8012e64:	2000300c 	.word	0x2000300c
 8012e68:	20003014 	.word	0x20003014

08012e6c <atoi>:
 8012e6c:	220a      	movs	r2, #10
 8012e6e:	2100      	movs	r1, #0
 8012e70:	f000 ba24 	b.w	80132bc <strtol>

08012e74 <__errno>:
 8012e74:	4b01      	ldr	r3, [pc, #4]	; (8012e7c <__errno+0x8>)
 8012e76:	6818      	ldr	r0, [r3, #0]
 8012e78:	4770      	bx	lr
 8012e7a:	bf00      	nop
 8012e7c:	20000494 	.word	0x20000494

08012e80 <__libc_init_array>:
 8012e80:	b570      	push	{r4, r5, r6, lr}
 8012e82:	4e0d      	ldr	r6, [pc, #52]	; (8012eb8 <__libc_init_array+0x38>)
 8012e84:	4c0d      	ldr	r4, [pc, #52]	; (8012ebc <__libc_init_array+0x3c>)
 8012e86:	1ba4      	subs	r4, r4, r6
 8012e88:	10a4      	asrs	r4, r4, #2
 8012e8a:	2500      	movs	r5, #0
 8012e8c:	42a5      	cmp	r5, r4
 8012e8e:	d109      	bne.n	8012ea4 <__libc_init_array+0x24>
 8012e90:	4e0b      	ldr	r6, [pc, #44]	; (8012ec0 <__libc_init_array+0x40>)
 8012e92:	4c0c      	ldr	r4, [pc, #48]	; (8012ec4 <__libc_init_array+0x44>)
 8012e94:	f002 fb4a 	bl	801552c <_init>
 8012e98:	1ba4      	subs	r4, r4, r6
 8012e9a:	10a4      	asrs	r4, r4, #2
 8012e9c:	2500      	movs	r5, #0
 8012e9e:	42a5      	cmp	r5, r4
 8012ea0:	d105      	bne.n	8012eae <__libc_init_array+0x2e>
 8012ea2:	bd70      	pop	{r4, r5, r6, pc}
 8012ea4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012ea8:	4798      	blx	r3
 8012eaa:	3501      	adds	r5, #1
 8012eac:	e7ee      	b.n	8012e8c <__libc_init_array+0xc>
 8012eae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012eb2:	4798      	blx	r3
 8012eb4:	3501      	adds	r5, #1
 8012eb6:	e7f2      	b.n	8012e9e <__libc_init_array+0x1e>
 8012eb8:	08016928 	.word	0x08016928
 8012ebc:	08016928 	.word	0x08016928
 8012ec0:	08016928 	.word	0x08016928
 8012ec4:	0801692c 	.word	0x0801692c

08012ec8 <memcmp>:
 8012ec8:	b530      	push	{r4, r5, lr}
 8012eca:	2400      	movs	r4, #0
 8012ecc:	42a2      	cmp	r2, r4
 8012ece:	d101      	bne.n	8012ed4 <memcmp+0xc>
 8012ed0:	2000      	movs	r0, #0
 8012ed2:	e007      	b.n	8012ee4 <memcmp+0x1c>
 8012ed4:	5d03      	ldrb	r3, [r0, r4]
 8012ed6:	3401      	adds	r4, #1
 8012ed8:	190d      	adds	r5, r1, r4
 8012eda:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8012ede:	42ab      	cmp	r3, r5
 8012ee0:	d0f4      	beq.n	8012ecc <memcmp+0x4>
 8012ee2:	1b58      	subs	r0, r3, r5
 8012ee4:	bd30      	pop	{r4, r5, pc}

08012ee6 <memcpy>:
 8012ee6:	b510      	push	{r4, lr}
 8012ee8:	1e43      	subs	r3, r0, #1
 8012eea:	440a      	add	r2, r1
 8012eec:	4291      	cmp	r1, r2
 8012eee:	d100      	bne.n	8012ef2 <memcpy+0xc>
 8012ef0:	bd10      	pop	{r4, pc}
 8012ef2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012ef6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012efa:	e7f7      	b.n	8012eec <memcpy+0x6>

08012efc <memset>:
 8012efc:	4402      	add	r2, r0
 8012efe:	4603      	mov	r3, r0
 8012f00:	4293      	cmp	r3, r2
 8012f02:	d100      	bne.n	8012f06 <memset+0xa>
 8012f04:	4770      	bx	lr
 8012f06:	f803 1b01 	strb.w	r1, [r3], #1
 8012f0a:	e7f9      	b.n	8012f00 <memset+0x4>

08012f0c <iprintf>:
 8012f0c:	b40f      	push	{r0, r1, r2, r3}
 8012f0e:	4b0a      	ldr	r3, [pc, #40]	; (8012f38 <iprintf+0x2c>)
 8012f10:	b513      	push	{r0, r1, r4, lr}
 8012f12:	681c      	ldr	r4, [r3, #0]
 8012f14:	b124      	cbz	r4, 8012f20 <iprintf+0x14>
 8012f16:	69a3      	ldr	r3, [r4, #24]
 8012f18:	b913      	cbnz	r3, 8012f20 <iprintf+0x14>
 8012f1a:	4620      	mov	r0, r4
 8012f1c:	f000 fb94 	bl	8013648 <__sinit>
 8012f20:	ab05      	add	r3, sp, #20
 8012f22:	9a04      	ldr	r2, [sp, #16]
 8012f24:	68a1      	ldr	r1, [r4, #8]
 8012f26:	9301      	str	r3, [sp, #4]
 8012f28:	4620      	mov	r0, r4
 8012f2a:	f000 febd 	bl	8013ca8 <_vfiprintf_r>
 8012f2e:	b002      	add	sp, #8
 8012f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f34:	b004      	add	sp, #16
 8012f36:	4770      	bx	lr
 8012f38:	20000494 	.word	0x20000494

08012f3c <_puts_r>:
 8012f3c:	b570      	push	{r4, r5, r6, lr}
 8012f3e:	460e      	mov	r6, r1
 8012f40:	4605      	mov	r5, r0
 8012f42:	b118      	cbz	r0, 8012f4c <_puts_r+0x10>
 8012f44:	6983      	ldr	r3, [r0, #24]
 8012f46:	b90b      	cbnz	r3, 8012f4c <_puts_r+0x10>
 8012f48:	f000 fb7e 	bl	8013648 <__sinit>
 8012f4c:	69ab      	ldr	r3, [r5, #24]
 8012f4e:	68ac      	ldr	r4, [r5, #8]
 8012f50:	b913      	cbnz	r3, 8012f58 <_puts_r+0x1c>
 8012f52:	4628      	mov	r0, r5
 8012f54:	f000 fb78 	bl	8013648 <__sinit>
 8012f58:	4b23      	ldr	r3, [pc, #140]	; (8012fe8 <_puts_r+0xac>)
 8012f5a:	429c      	cmp	r4, r3
 8012f5c:	d117      	bne.n	8012f8e <_puts_r+0x52>
 8012f5e:	686c      	ldr	r4, [r5, #4]
 8012f60:	89a3      	ldrh	r3, [r4, #12]
 8012f62:	071b      	lsls	r3, r3, #28
 8012f64:	d51d      	bpl.n	8012fa2 <_puts_r+0x66>
 8012f66:	6923      	ldr	r3, [r4, #16]
 8012f68:	b1db      	cbz	r3, 8012fa2 <_puts_r+0x66>
 8012f6a:	3e01      	subs	r6, #1
 8012f6c:	68a3      	ldr	r3, [r4, #8]
 8012f6e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012f72:	3b01      	subs	r3, #1
 8012f74:	60a3      	str	r3, [r4, #8]
 8012f76:	b9e9      	cbnz	r1, 8012fb4 <_puts_r+0x78>
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	da2e      	bge.n	8012fda <_puts_r+0x9e>
 8012f7c:	4622      	mov	r2, r4
 8012f7e:	210a      	movs	r1, #10
 8012f80:	4628      	mov	r0, r5
 8012f82:	f000 f9b1 	bl	80132e8 <__swbuf_r>
 8012f86:	3001      	adds	r0, #1
 8012f88:	d011      	beq.n	8012fae <_puts_r+0x72>
 8012f8a:	200a      	movs	r0, #10
 8012f8c:	e011      	b.n	8012fb2 <_puts_r+0x76>
 8012f8e:	4b17      	ldr	r3, [pc, #92]	; (8012fec <_puts_r+0xb0>)
 8012f90:	429c      	cmp	r4, r3
 8012f92:	d101      	bne.n	8012f98 <_puts_r+0x5c>
 8012f94:	68ac      	ldr	r4, [r5, #8]
 8012f96:	e7e3      	b.n	8012f60 <_puts_r+0x24>
 8012f98:	4b15      	ldr	r3, [pc, #84]	; (8012ff0 <_puts_r+0xb4>)
 8012f9a:	429c      	cmp	r4, r3
 8012f9c:	bf08      	it	eq
 8012f9e:	68ec      	ldreq	r4, [r5, #12]
 8012fa0:	e7de      	b.n	8012f60 <_puts_r+0x24>
 8012fa2:	4621      	mov	r1, r4
 8012fa4:	4628      	mov	r0, r5
 8012fa6:	f000 f9f1 	bl	801338c <__swsetup_r>
 8012faa:	2800      	cmp	r0, #0
 8012fac:	d0dd      	beq.n	8012f6a <_puts_r+0x2e>
 8012fae:	f04f 30ff 	mov.w	r0, #4294967295
 8012fb2:	bd70      	pop	{r4, r5, r6, pc}
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	da04      	bge.n	8012fc2 <_puts_r+0x86>
 8012fb8:	69a2      	ldr	r2, [r4, #24]
 8012fba:	429a      	cmp	r2, r3
 8012fbc:	dc06      	bgt.n	8012fcc <_puts_r+0x90>
 8012fbe:	290a      	cmp	r1, #10
 8012fc0:	d004      	beq.n	8012fcc <_puts_r+0x90>
 8012fc2:	6823      	ldr	r3, [r4, #0]
 8012fc4:	1c5a      	adds	r2, r3, #1
 8012fc6:	6022      	str	r2, [r4, #0]
 8012fc8:	7019      	strb	r1, [r3, #0]
 8012fca:	e7cf      	b.n	8012f6c <_puts_r+0x30>
 8012fcc:	4622      	mov	r2, r4
 8012fce:	4628      	mov	r0, r5
 8012fd0:	f000 f98a 	bl	80132e8 <__swbuf_r>
 8012fd4:	3001      	adds	r0, #1
 8012fd6:	d1c9      	bne.n	8012f6c <_puts_r+0x30>
 8012fd8:	e7e9      	b.n	8012fae <_puts_r+0x72>
 8012fda:	6823      	ldr	r3, [r4, #0]
 8012fdc:	200a      	movs	r0, #10
 8012fde:	1c5a      	adds	r2, r3, #1
 8012fe0:	6022      	str	r2, [r4, #0]
 8012fe2:	7018      	strb	r0, [r3, #0]
 8012fe4:	e7e5      	b.n	8012fb2 <_puts_r+0x76>
 8012fe6:	bf00      	nop
 8012fe8:	08016758 	.word	0x08016758
 8012fec:	08016778 	.word	0x08016778
 8012ff0:	08016738 	.word	0x08016738

08012ff4 <puts>:
 8012ff4:	4b02      	ldr	r3, [pc, #8]	; (8013000 <puts+0xc>)
 8012ff6:	4601      	mov	r1, r0
 8012ff8:	6818      	ldr	r0, [r3, #0]
 8012ffa:	f7ff bf9f 	b.w	8012f3c <_puts_r>
 8012ffe:	bf00      	nop
 8013000:	20000494 	.word	0x20000494

08013004 <sniprintf>:
 8013004:	b40c      	push	{r2, r3}
 8013006:	b530      	push	{r4, r5, lr}
 8013008:	4b17      	ldr	r3, [pc, #92]	; (8013068 <sniprintf+0x64>)
 801300a:	1e0c      	subs	r4, r1, #0
 801300c:	b09d      	sub	sp, #116	; 0x74
 801300e:	681d      	ldr	r5, [r3, #0]
 8013010:	da08      	bge.n	8013024 <sniprintf+0x20>
 8013012:	238b      	movs	r3, #139	; 0x8b
 8013014:	602b      	str	r3, [r5, #0]
 8013016:	f04f 30ff 	mov.w	r0, #4294967295
 801301a:	b01d      	add	sp, #116	; 0x74
 801301c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013020:	b002      	add	sp, #8
 8013022:	4770      	bx	lr
 8013024:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013028:	f8ad 3014 	strh.w	r3, [sp, #20]
 801302c:	bf14      	ite	ne
 801302e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013032:	4623      	moveq	r3, r4
 8013034:	9304      	str	r3, [sp, #16]
 8013036:	9307      	str	r3, [sp, #28]
 8013038:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801303c:	9002      	str	r0, [sp, #8]
 801303e:	9006      	str	r0, [sp, #24]
 8013040:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013044:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013046:	ab21      	add	r3, sp, #132	; 0x84
 8013048:	a902      	add	r1, sp, #8
 801304a:	4628      	mov	r0, r5
 801304c:	9301      	str	r3, [sp, #4]
 801304e:	f000 fd09 	bl	8013a64 <_svfiprintf_r>
 8013052:	1c43      	adds	r3, r0, #1
 8013054:	bfbc      	itt	lt
 8013056:	238b      	movlt	r3, #139	; 0x8b
 8013058:	602b      	strlt	r3, [r5, #0]
 801305a:	2c00      	cmp	r4, #0
 801305c:	d0dd      	beq.n	801301a <sniprintf+0x16>
 801305e:	9b02      	ldr	r3, [sp, #8]
 8013060:	2200      	movs	r2, #0
 8013062:	701a      	strb	r2, [r3, #0]
 8013064:	e7d9      	b.n	801301a <sniprintf+0x16>
 8013066:	bf00      	nop
 8013068:	20000494 	.word	0x20000494

0801306c <siprintf>:
 801306c:	b40e      	push	{r1, r2, r3}
 801306e:	b500      	push	{lr}
 8013070:	b09c      	sub	sp, #112	; 0x70
 8013072:	ab1d      	add	r3, sp, #116	; 0x74
 8013074:	9002      	str	r0, [sp, #8]
 8013076:	9006      	str	r0, [sp, #24]
 8013078:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801307c:	4809      	ldr	r0, [pc, #36]	; (80130a4 <siprintf+0x38>)
 801307e:	9107      	str	r1, [sp, #28]
 8013080:	9104      	str	r1, [sp, #16]
 8013082:	4909      	ldr	r1, [pc, #36]	; (80130a8 <siprintf+0x3c>)
 8013084:	f853 2b04 	ldr.w	r2, [r3], #4
 8013088:	9105      	str	r1, [sp, #20]
 801308a:	6800      	ldr	r0, [r0, #0]
 801308c:	9301      	str	r3, [sp, #4]
 801308e:	a902      	add	r1, sp, #8
 8013090:	f000 fce8 	bl	8013a64 <_svfiprintf_r>
 8013094:	9b02      	ldr	r3, [sp, #8]
 8013096:	2200      	movs	r2, #0
 8013098:	701a      	strb	r2, [r3, #0]
 801309a:	b01c      	add	sp, #112	; 0x70
 801309c:	f85d eb04 	ldr.w	lr, [sp], #4
 80130a0:	b003      	add	sp, #12
 80130a2:	4770      	bx	lr
 80130a4:	20000494 	.word	0x20000494
 80130a8:	ffff0208 	.word	0xffff0208

080130ac <strcpy>:
 80130ac:	4603      	mov	r3, r0
 80130ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80130b2:	f803 2b01 	strb.w	r2, [r3], #1
 80130b6:	2a00      	cmp	r2, #0
 80130b8:	d1f9      	bne.n	80130ae <strcpy+0x2>
 80130ba:	4770      	bx	lr

080130bc <strncpy>:
 80130bc:	b570      	push	{r4, r5, r6, lr}
 80130be:	3901      	subs	r1, #1
 80130c0:	4604      	mov	r4, r0
 80130c2:	b902      	cbnz	r2, 80130c6 <strncpy+0xa>
 80130c4:	bd70      	pop	{r4, r5, r6, pc}
 80130c6:	4623      	mov	r3, r4
 80130c8:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 80130cc:	f803 5b01 	strb.w	r5, [r3], #1
 80130d0:	1e56      	subs	r6, r2, #1
 80130d2:	b92d      	cbnz	r5, 80130e0 <strncpy+0x24>
 80130d4:	4414      	add	r4, r2
 80130d6:	42a3      	cmp	r3, r4
 80130d8:	d0f4      	beq.n	80130c4 <strncpy+0x8>
 80130da:	f803 5b01 	strb.w	r5, [r3], #1
 80130de:	e7fa      	b.n	80130d6 <strncpy+0x1a>
 80130e0:	461c      	mov	r4, r3
 80130e2:	4632      	mov	r2, r6
 80130e4:	e7ed      	b.n	80130c2 <strncpy+0x6>

080130e6 <strstr>:
 80130e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80130e8:	7803      	ldrb	r3, [r0, #0]
 80130ea:	b17b      	cbz	r3, 801310c <strstr+0x26>
 80130ec:	4604      	mov	r4, r0
 80130ee:	7823      	ldrb	r3, [r4, #0]
 80130f0:	4620      	mov	r0, r4
 80130f2:	1c66      	adds	r6, r4, #1
 80130f4:	b17b      	cbz	r3, 8013116 <strstr+0x30>
 80130f6:	1e4a      	subs	r2, r1, #1
 80130f8:	1e63      	subs	r3, r4, #1
 80130fa:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80130fe:	b14d      	cbz	r5, 8013114 <strstr+0x2e>
 8013100:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8013104:	42af      	cmp	r7, r5
 8013106:	4634      	mov	r4, r6
 8013108:	d0f7      	beq.n	80130fa <strstr+0x14>
 801310a:	e7f0      	b.n	80130ee <strstr+0x8>
 801310c:	780b      	ldrb	r3, [r1, #0]
 801310e:	2b00      	cmp	r3, #0
 8013110:	bf18      	it	ne
 8013112:	2000      	movne	r0, #0
 8013114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013116:	4618      	mov	r0, r3
 8013118:	e7fc      	b.n	8013114 <strstr+0x2e>
	...

0801311c <strtok>:
 801311c:	4b13      	ldr	r3, [pc, #76]	; (801316c <strtok+0x50>)
 801311e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013122:	681d      	ldr	r5, [r3, #0]
 8013124:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8013126:	4606      	mov	r6, r0
 8013128:	460f      	mov	r7, r1
 801312a:	b9b4      	cbnz	r4, 801315a <strtok+0x3e>
 801312c:	2050      	movs	r0, #80	; 0x50
 801312e:	f000 fb7d 	bl	801382c <malloc>
 8013132:	65a8      	str	r0, [r5, #88]	; 0x58
 8013134:	e9c0 4400 	strd	r4, r4, [r0]
 8013138:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801313c:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8013140:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8013144:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8013148:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801314c:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8013150:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8013154:	6184      	str	r4, [r0, #24]
 8013156:	7704      	strb	r4, [r0, #28]
 8013158:	6244      	str	r4, [r0, #36]	; 0x24
 801315a:	6daa      	ldr	r2, [r5, #88]	; 0x58
 801315c:	4639      	mov	r1, r7
 801315e:	4630      	mov	r0, r6
 8013160:	2301      	movs	r3, #1
 8013162:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013166:	f000 b803 	b.w	8013170 <__strtok_r>
 801316a:	bf00      	nop
 801316c:	20000494 	.word	0x20000494

08013170 <__strtok_r>:
 8013170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013172:	b918      	cbnz	r0, 801317c <__strtok_r+0xc>
 8013174:	6810      	ldr	r0, [r2, #0]
 8013176:	b908      	cbnz	r0, 801317c <__strtok_r+0xc>
 8013178:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801317a:	4620      	mov	r0, r4
 801317c:	4604      	mov	r4, r0
 801317e:	460f      	mov	r7, r1
 8013180:	f814 5b01 	ldrb.w	r5, [r4], #1
 8013184:	f817 6b01 	ldrb.w	r6, [r7], #1
 8013188:	b91e      	cbnz	r6, 8013192 <__strtok_r+0x22>
 801318a:	b96d      	cbnz	r5, 80131a8 <__strtok_r+0x38>
 801318c:	6015      	str	r5, [r2, #0]
 801318e:	4628      	mov	r0, r5
 8013190:	e7f2      	b.n	8013178 <__strtok_r+0x8>
 8013192:	42b5      	cmp	r5, r6
 8013194:	d1f6      	bne.n	8013184 <__strtok_r+0x14>
 8013196:	2b00      	cmp	r3, #0
 8013198:	d1ef      	bne.n	801317a <__strtok_r+0xa>
 801319a:	6014      	str	r4, [r2, #0]
 801319c:	7003      	strb	r3, [r0, #0]
 801319e:	e7eb      	b.n	8013178 <__strtok_r+0x8>
 80131a0:	462b      	mov	r3, r5
 80131a2:	e00d      	b.n	80131c0 <__strtok_r+0x50>
 80131a4:	b926      	cbnz	r6, 80131b0 <__strtok_r+0x40>
 80131a6:	461c      	mov	r4, r3
 80131a8:	4623      	mov	r3, r4
 80131aa:	460f      	mov	r7, r1
 80131ac:	f813 5b01 	ldrb.w	r5, [r3], #1
 80131b0:	f817 6b01 	ldrb.w	r6, [r7], #1
 80131b4:	42b5      	cmp	r5, r6
 80131b6:	d1f5      	bne.n	80131a4 <__strtok_r+0x34>
 80131b8:	2d00      	cmp	r5, #0
 80131ba:	d0f1      	beq.n	80131a0 <__strtok_r+0x30>
 80131bc:	2100      	movs	r1, #0
 80131be:	7021      	strb	r1, [r4, #0]
 80131c0:	6013      	str	r3, [r2, #0]
 80131c2:	e7d9      	b.n	8013178 <__strtok_r+0x8>

080131c4 <_strtol_l.isra.0>:
 80131c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131c8:	4680      	mov	r8, r0
 80131ca:	4689      	mov	r9, r1
 80131cc:	4692      	mov	sl, r2
 80131ce:	461e      	mov	r6, r3
 80131d0:	460f      	mov	r7, r1
 80131d2:	463d      	mov	r5, r7
 80131d4:	9808      	ldr	r0, [sp, #32]
 80131d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80131da:	f000 fabf 	bl	801375c <__locale_ctype_ptr_l>
 80131de:	4420      	add	r0, r4
 80131e0:	7843      	ldrb	r3, [r0, #1]
 80131e2:	f013 0308 	ands.w	r3, r3, #8
 80131e6:	d132      	bne.n	801324e <_strtol_l.isra.0+0x8a>
 80131e8:	2c2d      	cmp	r4, #45	; 0x2d
 80131ea:	d132      	bne.n	8013252 <_strtol_l.isra.0+0x8e>
 80131ec:	787c      	ldrb	r4, [r7, #1]
 80131ee:	1cbd      	adds	r5, r7, #2
 80131f0:	2201      	movs	r2, #1
 80131f2:	2e00      	cmp	r6, #0
 80131f4:	d05d      	beq.n	80132b2 <_strtol_l.isra.0+0xee>
 80131f6:	2e10      	cmp	r6, #16
 80131f8:	d109      	bne.n	801320e <_strtol_l.isra.0+0x4a>
 80131fa:	2c30      	cmp	r4, #48	; 0x30
 80131fc:	d107      	bne.n	801320e <_strtol_l.isra.0+0x4a>
 80131fe:	782b      	ldrb	r3, [r5, #0]
 8013200:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013204:	2b58      	cmp	r3, #88	; 0x58
 8013206:	d14f      	bne.n	80132a8 <_strtol_l.isra.0+0xe4>
 8013208:	786c      	ldrb	r4, [r5, #1]
 801320a:	2610      	movs	r6, #16
 801320c:	3502      	adds	r5, #2
 801320e:	2a00      	cmp	r2, #0
 8013210:	bf14      	ite	ne
 8013212:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8013216:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 801321a:	2700      	movs	r7, #0
 801321c:	fbb1 fcf6 	udiv	ip, r1, r6
 8013220:	4638      	mov	r0, r7
 8013222:	fb06 1e1c 	mls	lr, r6, ip, r1
 8013226:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 801322a:	2b09      	cmp	r3, #9
 801322c:	d817      	bhi.n	801325e <_strtol_l.isra.0+0x9a>
 801322e:	461c      	mov	r4, r3
 8013230:	42a6      	cmp	r6, r4
 8013232:	dd23      	ble.n	801327c <_strtol_l.isra.0+0xb8>
 8013234:	1c7b      	adds	r3, r7, #1
 8013236:	d007      	beq.n	8013248 <_strtol_l.isra.0+0x84>
 8013238:	4584      	cmp	ip, r0
 801323a:	d31c      	bcc.n	8013276 <_strtol_l.isra.0+0xb2>
 801323c:	d101      	bne.n	8013242 <_strtol_l.isra.0+0x7e>
 801323e:	45a6      	cmp	lr, r4
 8013240:	db19      	blt.n	8013276 <_strtol_l.isra.0+0xb2>
 8013242:	fb00 4006 	mla	r0, r0, r6, r4
 8013246:	2701      	movs	r7, #1
 8013248:	f815 4b01 	ldrb.w	r4, [r5], #1
 801324c:	e7eb      	b.n	8013226 <_strtol_l.isra.0+0x62>
 801324e:	462f      	mov	r7, r5
 8013250:	e7bf      	b.n	80131d2 <_strtol_l.isra.0+0xe>
 8013252:	2c2b      	cmp	r4, #43	; 0x2b
 8013254:	bf04      	itt	eq
 8013256:	1cbd      	addeq	r5, r7, #2
 8013258:	787c      	ldrbeq	r4, [r7, #1]
 801325a:	461a      	mov	r2, r3
 801325c:	e7c9      	b.n	80131f2 <_strtol_l.isra.0+0x2e>
 801325e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8013262:	2b19      	cmp	r3, #25
 8013264:	d801      	bhi.n	801326a <_strtol_l.isra.0+0xa6>
 8013266:	3c37      	subs	r4, #55	; 0x37
 8013268:	e7e2      	b.n	8013230 <_strtol_l.isra.0+0x6c>
 801326a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801326e:	2b19      	cmp	r3, #25
 8013270:	d804      	bhi.n	801327c <_strtol_l.isra.0+0xb8>
 8013272:	3c57      	subs	r4, #87	; 0x57
 8013274:	e7dc      	b.n	8013230 <_strtol_l.isra.0+0x6c>
 8013276:	f04f 37ff 	mov.w	r7, #4294967295
 801327a:	e7e5      	b.n	8013248 <_strtol_l.isra.0+0x84>
 801327c:	1c7b      	adds	r3, r7, #1
 801327e:	d108      	bne.n	8013292 <_strtol_l.isra.0+0xce>
 8013280:	2322      	movs	r3, #34	; 0x22
 8013282:	f8c8 3000 	str.w	r3, [r8]
 8013286:	4608      	mov	r0, r1
 8013288:	f1ba 0f00 	cmp.w	sl, #0
 801328c:	d107      	bne.n	801329e <_strtol_l.isra.0+0xda>
 801328e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013292:	b102      	cbz	r2, 8013296 <_strtol_l.isra.0+0xd2>
 8013294:	4240      	negs	r0, r0
 8013296:	f1ba 0f00 	cmp.w	sl, #0
 801329a:	d0f8      	beq.n	801328e <_strtol_l.isra.0+0xca>
 801329c:	b10f      	cbz	r7, 80132a2 <_strtol_l.isra.0+0xde>
 801329e:	f105 39ff 	add.w	r9, r5, #4294967295
 80132a2:	f8ca 9000 	str.w	r9, [sl]
 80132a6:	e7f2      	b.n	801328e <_strtol_l.isra.0+0xca>
 80132a8:	2430      	movs	r4, #48	; 0x30
 80132aa:	2e00      	cmp	r6, #0
 80132ac:	d1af      	bne.n	801320e <_strtol_l.isra.0+0x4a>
 80132ae:	2608      	movs	r6, #8
 80132b0:	e7ad      	b.n	801320e <_strtol_l.isra.0+0x4a>
 80132b2:	2c30      	cmp	r4, #48	; 0x30
 80132b4:	d0a3      	beq.n	80131fe <_strtol_l.isra.0+0x3a>
 80132b6:	260a      	movs	r6, #10
 80132b8:	e7a9      	b.n	801320e <_strtol_l.isra.0+0x4a>
	...

080132bc <strtol>:
 80132bc:	4b08      	ldr	r3, [pc, #32]	; (80132e0 <strtol+0x24>)
 80132be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80132c0:	681c      	ldr	r4, [r3, #0]
 80132c2:	4d08      	ldr	r5, [pc, #32]	; (80132e4 <strtol+0x28>)
 80132c4:	6a23      	ldr	r3, [r4, #32]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	bf08      	it	eq
 80132ca:	462b      	moveq	r3, r5
 80132cc:	9300      	str	r3, [sp, #0]
 80132ce:	4613      	mov	r3, r2
 80132d0:	460a      	mov	r2, r1
 80132d2:	4601      	mov	r1, r0
 80132d4:	4620      	mov	r0, r4
 80132d6:	f7ff ff75 	bl	80131c4 <_strtol_l.isra.0>
 80132da:	b003      	add	sp, #12
 80132dc:	bd30      	pop	{r4, r5, pc}
 80132de:	bf00      	nop
 80132e0:	20000494 	.word	0x20000494
 80132e4:	200004f8 	.word	0x200004f8

080132e8 <__swbuf_r>:
 80132e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80132ea:	460e      	mov	r6, r1
 80132ec:	4614      	mov	r4, r2
 80132ee:	4605      	mov	r5, r0
 80132f0:	b118      	cbz	r0, 80132fa <__swbuf_r+0x12>
 80132f2:	6983      	ldr	r3, [r0, #24]
 80132f4:	b90b      	cbnz	r3, 80132fa <__swbuf_r+0x12>
 80132f6:	f000 f9a7 	bl	8013648 <__sinit>
 80132fa:	4b21      	ldr	r3, [pc, #132]	; (8013380 <__swbuf_r+0x98>)
 80132fc:	429c      	cmp	r4, r3
 80132fe:	d12a      	bne.n	8013356 <__swbuf_r+0x6e>
 8013300:	686c      	ldr	r4, [r5, #4]
 8013302:	69a3      	ldr	r3, [r4, #24]
 8013304:	60a3      	str	r3, [r4, #8]
 8013306:	89a3      	ldrh	r3, [r4, #12]
 8013308:	071a      	lsls	r2, r3, #28
 801330a:	d52e      	bpl.n	801336a <__swbuf_r+0x82>
 801330c:	6923      	ldr	r3, [r4, #16]
 801330e:	b363      	cbz	r3, 801336a <__swbuf_r+0x82>
 8013310:	6923      	ldr	r3, [r4, #16]
 8013312:	6820      	ldr	r0, [r4, #0]
 8013314:	1ac0      	subs	r0, r0, r3
 8013316:	6963      	ldr	r3, [r4, #20]
 8013318:	b2f6      	uxtb	r6, r6
 801331a:	4283      	cmp	r3, r0
 801331c:	4637      	mov	r7, r6
 801331e:	dc04      	bgt.n	801332a <__swbuf_r+0x42>
 8013320:	4621      	mov	r1, r4
 8013322:	4628      	mov	r0, r5
 8013324:	f000 f926 	bl	8013574 <_fflush_r>
 8013328:	bb28      	cbnz	r0, 8013376 <__swbuf_r+0x8e>
 801332a:	68a3      	ldr	r3, [r4, #8]
 801332c:	3b01      	subs	r3, #1
 801332e:	60a3      	str	r3, [r4, #8]
 8013330:	6823      	ldr	r3, [r4, #0]
 8013332:	1c5a      	adds	r2, r3, #1
 8013334:	6022      	str	r2, [r4, #0]
 8013336:	701e      	strb	r6, [r3, #0]
 8013338:	6963      	ldr	r3, [r4, #20]
 801333a:	3001      	adds	r0, #1
 801333c:	4283      	cmp	r3, r0
 801333e:	d004      	beq.n	801334a <__swbuf_r+0x62>
 8013340:	89a3      	ldrh	r3, [r4, #12]
 8013342:	07db      	lsls	r3, r3, #31
 8013344:	d519      	bpl.n	801337a <__swbuf_r+0x92>
 8013346:	2e0a      	cmp	r6, #10
 8013348:	d117      	bne.n	801337a <__swbuf_r+0x92>
 801334a:	4621      	mov	r1, r4
 801334c:	4628      	mov	r0, r5
 801334e:	f000 f911 	bl	8013574 <_fflush_r>
 8013352:	b190      	cbz	r0, 801337a <__swbuf_r+0x92>
 8013354:	e00f      	b.n	8013376 <__swbuf_r+0x8e>
 8013356:	4b0b      	ldr	r3, [pc, #44]	; (8013384 <__swbuf_r+0x9c>)
 8013358:	429c      	cmp	r4, r3
 801335a:	d101      	bne.n	8013360 <__swbuf_r+0x78>
 801335c:	68ac      	ldr	r4, [r5, #8]
 801335e:	e7d0      	b.n	8013302 <__swbuf_r+0x1a>
 8013360:	4b09      	ldr	r3, [pc, #36]	; (8013388 <__swbuf_r+0xa0>)
 8013362:	429c      	cmp	r4, r3
 8013364:	bf08      	it	eq
 8013366:	68ec      	ldreq	r4, [r5, #12]
 8013368:	e7cb      	b.n	8013302 <__swbuf_r+0x1a>
 801336a:	4621      	mov	r1, r4
 801336c:	4628      	mov	r0, r5
 801336e:	f000 f80d 	bl	801338c <__swsetup_r>
 8013372:	2800      	cmp	r0, #0
 8013374:	d0cc      	beq.n	8013310 <__swbuf_r+0x28>
 8013376:	f04f 37ff 	mov.w	r7, #4294967295
 801337a:	4638      	mov	r0, r7
 801337c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801337e:	bf00      	nop
 8013380:	08016758 	.word	0x08016758
 8013384:	08016778 	.word	0x08016778
 8013388:	08016738 	.word	0x08016738

0801338c <__swsetup_r>:
 801338c:	4b32      	ldr	r3, [pc, #200]	; (8013458 <__swsetup_r+0xcc>)
 801338e:	b570      	push	{r4, r5, r6, lr}
 8013390:	681d      	ldr	r5, [r3, #0]
 8013392:	4606      	mov	r6, r0
 8013394:	460c      	mov	r4, r1
 8013396:	b125      	cbz	r5, 80133a2 <__swsetup_r+0x16>
 8013398:	69ab      	ldr	r3, [r5, #24]
 801339a:	b913      	cbnz	r3, 80133a2 <__swsetup_r+0x16>
 801339c:	4628      	mov	r0, r5
 801339e:	f000 f953 	bl	8013648 <__sinit>
 80133a2:	4b2e      	ldr	r3, [pc, #184]	; (801345c <__swsetup_r+0xd0>)
 80133a4:	429c      	cmp	r4, r3
 80133a6:	d10f      	bne.n	80133c8 <__swsetup_r+0x3c>
 80133a8:	686c      	ldr	r4, [r5, #4]
 80133aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133ae:	b29a      	uxth	r2, r3
 80133b0:	0715      	lsls	r5, r2, #28
 80133b2:	d42c      	bmi.n	801340e <__swsetup_r+0x82>
 80133b4:	06d0      	lsls	r0, r2, #27
 80133b6:	d411      	bmi.n	80133dc <__swsetup_r+0x50>
 80133b8:	2209      	movs	r2, #9
 80133ba:	6032      	str	r2, [r6, #0]
 80133bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80133c0:	81a3      	strh	r3, [r4, #12]
 80133c2:	f04f 30ff 	mov.w	r0, #4294967295
 80133c6:	e03e      	b.n	8013446 <__swsetup_r+0xba>
 80133c8:	4b25      	ldr	r3, [pc, #148]	; (8013460 <__swsetup_r+0xd4>)
 80133ca:	429c      	cmp	r4, r3
 80133cc:	d101      	bne.n	80133d2 <__swsetup_r+0x46>
 80133ce:	68ac      	ldr	r4, [r5, #8]
 80133d0:	e7eb      	b.n	80133aa <__swsetup_r+0x1e>
 80133d2:	4b24      	ldr	r3, [pc, #144]	; (8013464 <__swsetup_r+0xd8>)
 80133d4:	429c      	cmp	r4, r3
 80133d6:	bf08      	it	eq
 80133d8:	68ec      	ldreq	r4, [r5, #12]
 80133da:	e7e6      	b.n	80133aa <__swsetup_r+0x1e>
 80133dc:	0751      	lsls	r1, r2, #29
 80133de:	d512      	bpl.n	8013406 <__swsetup_r+0x7a>
 80133e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80133e2:	b141      	cbz	r1, 80133f6 <__swsetup_r+0x6a>
 80133e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80133e8:	4299      	cmp	r1, r3
 80133ea:	d002      	beq.n	80133f2 <__swsetup_r+0x66>
 80133ec:	4630      	mov	r0, r6
 80133ee:	f000 fa37 	bl	8013860 <_free_r>
 80133f2:	2300      	movs	r3, #0
 80133f4:	6363      	str	r3, [r4, #52]	; 0x34
 80133f6:	89a3      	ldrh	r3, [r4, #12]
 80133f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80133fc:	81a3      	strh	r3, [r4, #12]
 80133fe:	2300      	movs	r3, #0
 8013400:	6063      	str	r3, [r4, #4]
 8013402:	6923      	ldr	r3, [r4, #16]
 8013404:	6023      	str	r3, [r4, #0]
 8013406:	89a3      	ldrh	r3, [r4, #12]
 8013408:	f043 0308 	orr.w	r3, r3, #8
 801340c:	81a3      	strh	r3, [r4, #12]
 801340e:	6923      	ldr	r3, [r4, #16]
 8013410:	b94b      	cbnz	r3, 8013426 <__swsetup_r+0x9a>
 8013412:	89a3      	ldrh	r3, [r4, #12]
 8013414:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013418:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801341c:	d003      	beq.n	8013426 <__swsetup_r+0x9a>
 801341e:	4621      	mov	r1, r4
 8013420:	4630      	mov	r0, r6
 8013422:	f000 f9c3 	bl	80137ac <__smakebuf_r>
 8013426:	89a2      	ldrh	r2, [r4, #12]
 8013428:	f012 0301 	ands.w	r3, r2, #1
 801342c:	d00c      	beq.n	8013448 <__swsetup_r+0xbc>
 801342e:	2300      	movs	r3, #0
 8013430:	60a3      	str	r3, [r4, #8]
 8013432:	6963      	ldr	r3, [r4, #20]
 8013434:	425b      	negs	r3, r3
 8013436:	61a3      	str	r3, [r4, #24]
 8013438:	6923      	ldr	r3, [r4, #16]
 801343a:	b953      	cbnz	r3, 8013452 <__swsetup_r+0xc6>
 801343c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013440:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013444:	d1ba      	bne.n	80133bc <__swsetup_r+0x30>
 8013446:	bd70      	pop	{r4, r5, r6, pc}
 8013448:	0792      	lsls	r2, r2, #30
 801344a:	bf58      	it	pl
 801344c:	6963      	ldrpl	r3, [r4, #20]
 801344e:	60a3      	str	r3, [r4, #8]
 8013450:	e7f2      	b.n	8013438 <__swsetup_r+0xac>
 8013452:	2000      	movs	r0, #0
 8013454:	e7f7      	b.n	8013446 <__swsetup_r+0xba>
 8013456:	bf00      	nop
 8013458:	20000494 	.word	0x20000494
 801345c:	08016758 	.word	0x08016758
 8013460:	08016778 	.word	0x08016778
 8013464:	08016738 	.word	0x08016738

08013468 <__sflush_r>:
 8013468:	898a      	ldrh	r2, [r1, #12]
 801346a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801346e:	4605      	mov	r5, r0
 8013470:	0710      	lsls	r0, r2, #28
 8013472:	460c      	mov	r4, r1
 8013474:	d458      	bmi.n	8013528 <__sflush_r+0xc0>
 8013476:	684b      	ldr	r3, [r1, #4]
 8013478:	2b00      	cmp	r3, #0
 801347a:	dc05      	bgt.n	8013488 <__sflush_r+0x20>
 801347c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801347e:	2b00      	cmp	r3, #0
 8013480:	dc02      	bgt.n	8013488 <__sflush_r+0x20>
 8013482:	2000      	movs	r0, #0
 8013484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013488:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801348a:	2e00      	cmp	r6, #0
 801348c:	d0f9      	beq.n	8013482 <__sflush_r+0x1a>
 801348e:	2300      	movs	r3, #0
 8013490:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013494:	682f      	ldr	r7, [r5, #0]
 8013496:	6a21      	ldr	r1, [r4, #32]
 8013498:	602b      	str	r3, [r5, #0]
 801349a:	d032      	beq.n	8013502 <__sflush_r+0x9a>
 801349c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801349e:	89a3      	ldrh	r3, [r4, #12]
 80134a0:	075a      	lsls	r2, r3, #29
 80134a2:	d505      	bpl.n	80134b0 <__sflush_r+0x48>
 80134a4:	6863      	ldr	r3, [r4, #4]
 80134a6:	1ac0      	subs	r0, r0, r3
 80134a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80134aa:	b10b      	cbz	r3, 80134b0 <__sflush_r+0x48>
 80134ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80134ae:	1ac0      	subs	r0, r0, r3
 80134b0:	2300      	movs	r3, #0
 80134b2:	4602      	mov	r2, r0
 80134b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80134b6:	6a21      	ldr	r1, [r4, #32]
 80134b8:	4628      	mov	r0, r5
 80134ba:	47b0      	blx	r6
 80134bc:	1c43      	adds	r3, r0, #1
 80134be:	89a3      	ldrh	r3, [r4, #12]
 80134c0:	d106      	bne.n	80134d0 <__sflush_r+0x68>
 80134c2:	6829      	ldr	r1, [r5, #0]
 80134c4:	291d      	cmp	r1, #29
 80134c6:	d848      	bhi.n	801355a <__sflush_r+0xf2>
 80134c8:	4a29      	ldr	r2, [pc, #164]	; (8013570 <__sflush_r+0x108>)
 80134ca:	40ca      	lsrs	r2, r1
 80134cc:	07d6      	lsls	r6, r2, #31
 80134ce:	d544      	bpl.n	801355a <__sflush_r+0xf2>
 80134d0:	2200      	movs	r2, #0
 80134d2:	6062      	str	r2, [r4, #4]
 80134d4:	04d9      	lsls	r1, r3, #19
 80134d6:	6922      	ldr	r2, [r4, #16]
 80134d8:	6022      	str	r2, [r4, #0]
 80134da:	d504      	bpl.n	80134e6 <__sflush_r+0x7e>
 80134dc:	1c42      	adds	r2, r0, #1
 80134de:	d101      	bne.n	80134e4 <__sflush_r+0x7c>
 80134e0:	682b      	ldr	r3, [r5, #0]
 80134e2:	b903      	cbnz	r3, 80134e6 <__sflush_r+0x7e>
 80134e4:	6560      	str	r0, [r4, #84]	; 0x54
 80134e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80134e8:	602f      	str	r7, [r5, #0]
 80134ea:	2900      	cmp	r1, #0
 80134ec:	d0c9      	beq.n	8013482 <__sflush_r+0x1a>
 80134ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80134f2:	4299      	cmp	r1, r3
 80134f4:	d002      	beq.n	80134fc <__sflush_r+0x94>
 80134f6:	4628      	mov	r0, r5
 80134f8:	f000 f9b2 	bl	8013860 <_free_r>
 80134fc:	2000      	movs	r0, #0
 80134fe:	6360      	str	r0, [r4, #52]	; 0x34
 8013500:	e7c0      	b.n	8013484 <__sflush_r+0x1c>
 8013502:	2301      	movs	r3, #1
 8013504:	4628      	mov	r0, r5
 8013506:	47b0      	blx	r6
 8013508:	1c41      	adds	r1, r0, #1
 801350a:	d1c8      	bne.n	801349e <__sflush_r+0x36>
 801350c:	682b      	ldr	r3, [r5, #0]
 801350e:	2b00      	cmp	r3, #0
 8013510:	d0c5      	beq.n	801349e <__sflush_r+0x36>
 8013512:	2b1d      	cmp	r3, #29
 8013514:	d001      	beq.n	801351a <__sflush_r+0xb2>
 8013516:	2b16      	cmp	r3, #22
 8013518:	d101      	bne.n	801351e <__sflush_r+0xb6>
 801351a:	602f      	str	r7, [r5, #0]
 801351c:	e7b1      	b.n	8013482 <__sflush_r+0x1a>
 801351e:	89a3      	ldrh	r3, [r4, #12]
 8013520:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013524:	81a3      	strh	r3, [r4, #12]
 8013526:	e7ad      	b.n	8013484 <__sflush_r+0x1c>
 8013528:	690f      	ldr	r7, [r1, #16]
 801352a:	2f00      	cmp	r7, #0
 801352c:	d0a9      	beq.n	8013482 <__sflush_r+0x1a>
 801352e:	0793      	lsls	r3, r2, #30
 8013530:	680e      	ldr	r6, [r1, #0]
 8013532:	bf08      	it	eq
 8013534:	694b      	ldreq	r3, [r1, #20]
 8013536:	600f      	str	r7, [r1, #0]
 8013538:	bf18      	it	ne
 801353a:	2300      	movne	r3, #0
 801353c:	eba6 0807 	sub.w	r8, r6, r7
 8013540:	608b      	str	r3, [r1, #8]
 8013542:	f1b8 0f00 	cmp.w	r8, #0
 8013546:	dd9c      	ble.n	8013482 <__sflush_r+0x1a>
 8013548:	4643      	mov	r3, r8
 801354a:	463a      	mov	r2, r7
 801354c:	6a21      	ldr	r1, [r4, #32]
 801354e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013550:	4628      	mov	r0, r5
 8013552:	47b0      	blx	r6
 8013554:	2800      	cmp	r0, #0
 8013556:	dc06      	bgt.n	8013566 <__sflush_r+0xfe>
 8013558:	89a3      	ldrh	r3, [r4, #12]
 801355a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801355e:	81a3      	strh	r3, [r4, #12]
 8013560:	f04f 30ff 	mov.w	r0, #4294967295
 8013564:	e78e      	b.n	8013484 <__sflush_r+0x1c>
 8013566:	4407      	add	r7, r0
 8013568:	eba8 0800 	sub.w	r8, r8, r0
 801356c:	e7e9      	b.n	8013542 <__sflush_r+0xda>
 801356e:	bf00      	nop
 8013570:	20400001 	.word	0x20400001

08013574 <_fflush_r>:
 8013574:	b538      	push	{r3, r4, r5, lr}
 8013576:	690b      	ldr	r3, [r1, #16]
 8013578:	4605      	mov	r5, r0
 801357a:	460c      	mov	r4, r1
 801357c:	b1db      	cbz	r3, 80135b6 <_fflush_r+0x42>
 801357e:	b118      	cbz	r0, 8013588 <_fflush_r+0x14>
 8013580:	6983      	ldr	r3, [r0, #24]
 8013582:	b90b      	cbnz	r3, 8013588 <_fflush_r+0x14>
 8013584:	f000 f860 	bl	8013648 <__sinit>
 8013588:	4b0c      	ldr	r3, [pc, #48]	; (80135bc <_fflush_r+0x48>)
 801358a:	429c      	cmp	r4, r3
 801358c:	d109      	bne.n	80135a2 <_fflush_r+0x2e>
 801358e:	686c      	ldr	r4, [r5, #4]
 8013590:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013594:	b17b      	cbz	r3, 80135b6 <_fflush_r+0x42>
 8013596:	4621      	mov	r1, r4
 8013598:	4628      	mov	r0, r5
 801359a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801359e:	f7ff bf63 	b.w	8013468 <__sflush_r>
 80135a2:	4b07      	ldr	r3, [pc, #28]	; (80135c0 <_fflush_r+0x4c>)
 80135a4:	429c      	cmp	r4, r3
 80135a6:	d101      	bne.n	80135ac <_fflush_r+0x38>
 80135a8:	68ac      	ldr	r4, [r5, #8]
 80135aa:	e7f1      	b.n	8013590 <_fflush_r+0x1c>
 80135ac:	4b05      	ldr	r3, [pc, #20]	; (80135c4 <_fflush_r+0x50>)
 80135ae:	429c      	cmp	r4, r3
 80135b0:	bf08      	it	eq
 80135b2:	68ec      	ldreq	r4, [r5, #12]
 80135b4:	e7ec      	b.n	8013590 <_fflush_r+0x1c>
 80135b6:	2000      	movs	r0, #0
 80135b8:	bd38      	pop	{r3, r4, r5, pc}
 80135ba:	bf00      	nop
 80135bc:	08016758 	.word	0x08016758
 80135c0:	08016778 	.word	0x08016778
 80135c4:	08016738 	.word	0x08016738

080135c8 <std>:
 80135c8:	2300      	movs	r3, #0
 80135ca:	b510      	push	{r4, lr}
 80135cc:	4604      	mov	r4, r0
 80135ce:	e9c0 3300 	strd	r3, r3, [r0]
 80135d2:	6083      	str	r3, [r0, #8]
 80135d4:	8181      	strh	r1, [r0, #12]
 80135d6:	6643      	str	r3, [r0, #100]	; 0x64
 80135d8:	81c2      	strh	r2, [r0, #14]
 80135da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80135de:	6183      	str	r3, [r0, #24]
 80135e0:	4619      	mov	r1, r3
 80135e2:	2208      	movs	r2, #8
 80135e4:	305c      	adds	r0, #92	; 0x5c
 80135e6:	f7ff fc89 	bl	8012efc <memset>
 80135ea:	4b05      	ldr	r3, [pc, #20]	; (8013600 <std+0x38>)
 80135ec:	6263      	str	r3, [r4, #36]	; 0x24
 80135ee:	4b05      	ldr	r3, [pc, #20]	; (8013604 <std+0x3c>)
 80135f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80135f2:	4b05      	ldr	r3, [pc, #20]	; (8013608 <std+0x40>)
 80135f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80135f6:	4b05      	ldr	r3, [pc, #20]	; (801360c <std+0x44>)
 80135f8:	6224      	str	r4, [r4, #32]
 80135fa:	6323      	str	r3, [r4, #48]	; 0x30
 80135fc:	bd10      	pop	{r4, pc}
 80135fe:	bf00      	nop
 8013600:	08014205 	.word	0x08014205
 8013604:	08014227 	.word	0x08014227
 8013608:	0801425f 	.word	0x0801425f
 801360c:	08014283 	.word	0x08014283

08013610 <_cleanup_r>:
 8013610:	4901      	ldr	r1, [pc, #4]	; (8013618 <_cleanup_r+0x8>)
 8013612:	f000 b885 	b.w	8013720 <_fwalk_reent>
 8013616:	bf00      	nop
 8013618:	08013575 	.word	0x08013575

0801361c <__sfmoreglue>:
 801361c:	b570      	push	{r4, r5, r6, lr}
 801361e:	1e4a      	subs	r2, r1, #1
 8013620:	2568      	movs	r5, #104	; 0x68
 8013622:	4355      	muls	r5, r2
 8013624:	460e      	mov	r6, r1
 8013626:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801362a:	f000 f967 	bl	80138fc <_malloc_r>
 801362e:	4604      	mov	r4, r0
 8013630:	b140      	cbz	r0, 8013644 <__sfmoreglue+0x28>
 8013632:	2100      	movs	r1, #0
 8013634:	e9c0 1600 	strd	r1, r6, [r0]
 8013638:	300c      	adds	r0, #12
 801363a:	60a0      	str	r0, [r4, #8]
 801363c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013640:	f7ff fc5c 	bl	8012efc <memset>
 8013644:	4620      	mov	r0, r4
 8013646:	bd70      	pop	{r4, r5, r6, pc}

08013648 <__sinit>:
 8013648:	6983      	ldr	r3, [r0, #24]
 801364a:	b510      	push	{r4, lr}
 801364c:	4604      	mov	r4, r0
 801364e:	bb33      	cbnz	r3, 801369e <__sinit+0x56>
 8013650:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8013654:	6503      	str	r3, [r0, #80]	; 0x50
 8013656:	4b12      	ldr	r3, [pc, #72]	; (80136a0 <__sinit+0x58>)
 8013658:	4a12      	ldr	r2, [pc, #72]	; (80136a4 <__sinit+0x5c>)
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	6282      	str	r2, [r0, #40]	; 0x28
 801365e:	4298      	cmp	r0, r3
 8013660:	bf04      	itt	eq
 8013662:	2301      	moveq	r3, #1
 8013664:	6183      	streq	r3, [r0, #24]
 8013666:	f000 f81f 	bl	80136a8 <__sfp>
 801366a:	6060      	str	r0, [r4, #4]
 801366c:	4620      	mov	r0, r4
 801366e:	f000 f81b 	bl	80136a8 <__sfp>
 8013672:	60a0      	str	r0, [r4, #8]
 8013674:	4620      	mov	r0, r4
 8013676:	f000 f817 	bl	80136a8 <__sfp>
 801367a:	2200      	movs	r2, #0
 801367c:	60e0      	str	r0, [r4, #12]
 801367e:	2104      	movs	r1, #4
 8013680:	6860      	ldr	r0, [r4, #4]
 8013682:	f7ff ffa1 	bl	80135c8 <std>
 8013686:	2201      	movs	r2, #1
 8013688:	2109      	movs	r1, #9
 801368a:	68a0      	ldr	r0, [r4, #8]
 801368c:	f7ff ff9c 	bl	80135c8 <std>
 8013690:	2202      	movs	r2, #2
 8013692:	2112      	movs	r1, #18
 8013694:	68e0      	ldr	r0, [r4, #12]
 8013696:	f7ff ff97 	bl	80135c8 <std>
 801369a:	2301      	movs	r3, #1
 801369c:	61a3      	str	r3, [r4, #24]
 801369e:	bd10      	pop	{r4, pc}
 80136a0:	08016734 	.word	0x08016734
 80136a4:	08013611 	.word	0x08013611

080136a8 <__sfp>:
 80136a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136aa:	4b1b      	ldr	r3, [pc, #108]	; (8013718 <__sfp+0x70>)
 80136ac:	681e      	ldr	r6, [r3, #0]
 80136ae:	69b3      	ldr	r3, [r6, #24]
 80136b0:	4607      	mov	r7, r0
 80136b2:	b913      	cbnz	r3, 80136ba <__sfp+0x12>
 80136b4:	4630      	mov	r0, r6
 80136b6:	f7ff ffc7 	bl	8013648 <__sinit>
 80136ba:	3648      	adds	r6, #72	; 0x48
 80136bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80136c0:	3b01      	subs	r3, #1
 80136c2:	d503      	bpl.n	80136cc <__sfp+0x24>
 80136c4:	6833      	ldr	r3, [r6, #0]
 80136c6:	b133      	cbz	r3, 80136d6 <__sfp+0x2e>
 80136c8:	6836      	ldr	r6, [r6, #0]
 80136ca:	e7f7      	b.n	80136bc <__sfp+0x14>
 80136cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80136d0:	b16d      	cbz	r5, 80136ee <__sfp+0x46>
 80136d2:	3468      	adds	r4, #104	; 0x68
 80136d4:	e7f4      	b.n	80136c0 <__sfp+0x18>
 80136d6:	2104      	movs	r1, #4
 80136d8:	4638      	mov	r0, r7
 80136da:	f7ff ff9f 	bl	801361c <__sfmoreglue>
 80136de:	6030      	str	r0, [r6, #0]
 80136e0:	2800      	cmp	r0, #0
 80136e2:	d1f1      	bne.n	80136c8 <__sfp+0x20>
 80136e4:	230c      	movs	r3, #12
 80136e6:	603b      	str	r3, [r7, #0]
 80136e8:	4604      	mov	r4, r0
 80136ea:	4620      	mov	r0, r4
 80136ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80136ee:	4b0b      	ldr	r3, [pc, #44]	; (801371c <__sfp+0x74>)
 80136f0:	6665      	str	r5, [r4, #100]	; 0x64
 80136f2:	e9c4 5500 	strd	r5, r5, [r4]
 80136f6:	60a5      	str	r5, [r4, #8]
 80136f8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80136fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013700:	2208      	movs	r2, #8
 8013702:	4629      	mov	r1, r5
 8013704:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013708:	f7ff fbf8 	bl	8012efc <memset>
 801370c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013710:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013714:	e7e9      	b.n	80136ea <__sfp+0x42>
 8013716:	bf00      	nop
 8013718:	08016734 	.word	0x08016734
 801371c:	ffff0001 	.word	0xffff0001

08013720 <_fwalk_reent>:
 8013720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013724:	4680      	mov	r8, r0
 8013726:	4689      	mov	r9, r1
 8013728:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801372c:	2600      	movs	r6, #0
 801372e:	b914      	cbnz	r4, 8013736 <_fwalk_reent+0x16>
 8013730:	4630      	mov	r0, r6
 8013732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013736:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801373a:	3f01      	subs	r7, #1
 801373c:	d501      	bpl.n	8013742 <_fwalk_reent+0x22>
 801373e:	6824      	ldr	r4, [r4, #0]
 8013740:	e7f5      	b.n	801372e <_fwalk_reent+0xe>
 8013742:	89ab      	ldrh	r3, [r5, #12]
 8013744:	2b01      	cmp	r3, #1
 8013746:	d907      	bls.n	8013758 <_fwalk_reent+0x38>
 8013748:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801374c:	3301      	adds	r3, #1
 801374e:	d003      	beq.n	8013758 <_fwalk_reent+0x38>
 8013750:	4629      	mov	r1, r5
 8013752:	4640      	mov	r0, r8
 8013754:	47c8      	blx	r9
 8013756:	4306      	orrs	r6, r0
 8013758:	3568      	adds	r5, #104	; 0x68
 801375a:	e7ee      	b.n	801373a <_fwalk_reent+0x1a>

0801375c <__locale_ctype_ptr_l>:
 801375c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8013760:	4770      	bx	lr

08013762 <__swhatbuf_r>:
 8013762:	b570      	push	{r4, r5, r6, lr}
 8013764:	460e      	mov	r6, r1
 8013766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801376a:	2900      	cmp	r1, #0
 801376c:	b096      	sub	sp, #88	; 0x58
 801376e:	4614      	mov	r4, r2
 8013770:	461d      	mov	r5, r3
 8013772:	da07      	bge.n	8013784 <__swhatbuf_r+0x22>
 8013774:	2300      	movs	r3, #0
 8013776:	602b      	str	r3, [r5, #0]
 8013778:	89b3      	ldrh	r3, [r6, #12]
 801377a:	061a      	lsls	r2, r3, #24
 801377c:	d410      	bmi.n	80137a0 <__swhatbuf_r+0x3e>
 801377e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013782:	e00e      	b.n	80137a2 <__swhatbuf_r+0x40>
 8013784:	466a      	mov	r2, sp
 8013786:	f000 fdaf 	bl	80142e8 <_fstat_r>
 801378a:	2800      	cmp	r0, #0
 801378c:	dbf2      	blt.n	8013774 <__swhatbuf_r+0x12>
 801378e:	9a01      	ldr	r2, [sp, #4]
 8013790:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013794:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013798:	425a      	negs	r2, r3
 801379a:	415a      	adcs	r2, r3
 801379c:	602a      	str	r2, [r5, #0]
 801379e:	e7ee      	b.n	801377e <__swhatbuf_r+0x1c>
 80137a0:	2340      	movs	r3, #64	; 0x40
 80137a2:	2000      	movs	r0, #0
 80137a4:	6023      	str	r3, [r4, #0]
 80137a6:	b016      	add	sp, #88	; 0x58
 80137a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080137ac <__smakebuf_r>:
 80137ac:	898b      	ldrh	r3, [r1, #12]
 80137ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80137b0:	079d      	lsls	r5, r3, #30
 80137b2:	4606      	mov	r6, r0
 80137b4:	460c      	mov	r4, r1
 80137b6:	d507      	bpl.n	80137c8 <__smakebuf_r+0x1c>
 80137b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80137bc:	6023      	str	r3, [r4, #0]
 80137be:	6123      	str	r3, [r4, #16]
 80137c0:	2301      	movs	r3, #1
 80137c2:	6163      	str	r3, [r4, #20]
 80137c4:	b002      	add	sp, #8
 80137c6:	bd70      	pop	{r4, r5, r6, pc}
 80137c8:	ab01      	add	r3, sp, #4
 80137ca:	466a      	mov	r2, sp
 80137cc:	f7ff ffc9 	bl	8013762 <__swhatbuf_r>
 80137d0:	9900      	ldr	r1, [sp, #0]
 80137d2:	4605      	mov	r5, r0
 80137d4:	4630      	mov	r0, r6
 80137d6:	f000 f891 	bl	80138fc <_malloc_r>
 80137da:	b948      	cbnz	r0, 80137f0 <__smakebuf_r+0x44>
 80137dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137e0:	059a      	lsls	r2, r3, #22
 80137e2:	d4ef      	bmi.n	80137c4 <__smakebuf_r+0x18>
 80137e4:	f023 0303 	bic.w	r3, r3, #3
 80137e8:	f043 0302 	orr.w	r3, r3, #2
 80137ec:	81a3      	strh	r3, [r4, #12]
 80137ee:	e7e3      	b.n	80137b8 <__smakebuf_r+0xc>
 80137f0:	4b0d      	ldr	r3, [pc, #52]	; (8013828 <__smakebuf_r+0x7c>)
 80137f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80137f4:	89a3      	ldrh	r3, [r4, #12]
 80137f6:	6020      	str	r0, [r4, #0]
 80137f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80137fc:	81a3      	strh	r3, [r4, #12]
 80137fe:	9b00      	ldr	r3, [sp, #0]
 8013800:	6163      	str	r3, [r4, #20]
 8013802:	9b01      	ldr	r3, [sp, #4]
 8013804:	6120      	str	r0, [r4, #16]
 8013806:	b15b      	cbz	r3, 8013820 <__smakebuf_r+0x74>
 8013808:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801380c:	4630      	mov	r0, r6
 801380e:	f000 fd7d 	bl	801430c <_isatty_r>
 8013812:	b128      	cbz	r0, 8013820 <__smakebuf_r+0x74>
 8013814:	89a3      	ldrh	r3, [r4, #12]
 8013816:	f023 0303 	bic.w	r3, r3, #3
 801381a:	f043 0301 	orr.w	r3, r3, #1
 801381e:	81a3      	strh	r3, [r4, #12]
 8013820:	89a3      	ldrh	r3, [r4, #12]
 8013822:	431d      	orrs	r5, r3
 8013824:	81a5      	strh	r5, [r4, #12]
 8013826:	e7cd      	b.n	80137c4 <__smakebuf_r+0x18>
 8013828:	08013611 	.word	0x08013611

0801382c <malloc>:
 801382c:	4b02      	ldr	r3, [pc, #8]	; (8013838 <malloc+0xc>)
 801382e:	4601      	mov	r1, r0
 8013830:	6818      	ldr	r0, [r3, #0]
 8013832:	f000 b863 	b.w	80138fc <_malloc_r>
 8013836:	bf00      	nop
 8013838:	20000494 	.word	0x20000494

0801383c <__ascii_mbtowc>:
 801383c:	b082      	sub	sp, #8
 801383e:	b901      	cbnz	r1, 8013842 <__ascii_mbtowc+0x6>
 8013840:	a901      	add	r1, sp, #4
 8013842:	b142      	cbz	r2, 8013856 <__ascii_mbtowc+0x1a>
 8013844:	b14b      	cbz	r3, 801385a <__ascii_mbtowc+0x1e>
 8013846:	7813      	ldrb	r3, [r2, #0]
 8013848:	600b      	str	r3, [r1, #0]
 801384a:	7812      	ldrb	r2, [r2, #0]
 801384c:	1c10      	adds	r0, r2, #0
 801384e:	bf18      	it	ne
 8013850:	2001      	movne	r0, #1
 8013852:	b002      	add	sp, #8
 8013854:	4770      	bx	lr
 8013856:	4610      	mov	r0, r2
 8013858:	e7fb      	b.n	8013852 <__ascii_mbtowc+0x16>
 801385a:	f06f 0001 	mvn.w	r0, #1
 801385e:	e7f8      	b.n	8013852 <__ascii_mbtowc+0x16>

08013860 <_free_r>:
 8013860:	b538      	push	{r3, r4, r5, lr}
 8013862:	4605      	mov	r5, r0
 8013864:	2900      	cmp	r1, #0
 8013866:	d045      	beq.n	80138f4 <_free_r+0x94>
 8013868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801386c:	1f0c      	subs	r4, r1, #4
 801386e:	2b00      	cmp	r3, #0
 8013870:	bfb8      	it	lt
 8013872:	18e4      	addlt	r4, r4, r3
 8013874:	f000 fd85 	bl	8014382 <__malloc_lock>
 8013878:	4a1f      	ldr	r2, [pc, #124]	; (80138f8 <_free_r+0x98>)
 801387a:	6813      	ldr	r3, [r2, #0]
 801387c:	4610      	mov	r0, r2
 801387e:	b933      	cbnz	r3, 801388e <_free_r+0x2e>
 8013880:	6063      	str	r3, [r4, #4]
 8013882:	6014      	str	r4, [r2, #0]
 8013884:	4628      	mov	r0, r5
 8013886:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801388a:	f000 bd7b 	b.w	8014384 <__malloc_unlock>
 801388e:	42a3      	cmp	r3, r4
 8013890:	d90c      	bls.n	80138ac <_free_r+0x4c>
 8013892:	6821      	ldr	r1, [r4, #0]
 8013894:	1862      	adds	r2, r4, r1
 8013896:	4293      	cmp	r3, r2
 8013898:	bf04      	itt	eq
 801389a:	681a      	ldreq	r2, [r3, #0]
 801389c:	685b      	ldreq	r3, [r3, #4]
 801389e:	6063      	str	r3, [r4, #4]
 80138a0:	bf04      	itt	eq
 80138a2:	1852      	addeq	r2, r2, r1
 80138a4:	6022      	streq	r2, [r4, #0]
 80138a6:	6004      	str	r4, [r0, #0]
 80138a8:	e7ec      	b.n	8013884 <_free_r+0x24>
 80138aa:	4613      	mov	r3, r2
 80138ac:	685a      	ldr	r2, [r3, #4]
 80138ae:	b10a      	cbz	r2, 80138b4 <_free_r+0x54>
 80138b0:	42a2      	cmp	r2, r4
 80138b2:	d9fa      	bls.n	80138aa <_free_r+0x4a>
 80138b4:	6819      	ldr	r1, [r3, #0]
 80138b6:	1858      	adds	r0, r3, r1
 80138b8:	42a0      	cmp	r0, r4
 80138ba:	d10b      	bne.n	80138d4 <_free_r+0x74>
 80138bc:	6820      	ldr	r0, [r4, #0]
 80138be:	4401      	add	r1, r0
 80138c0:	1858      	adds	r0, r3, r1
 80138c2:	4282      	cmp	r2, r0
 80138c4:	6019      	str	r1, [r3, #0]
 80138c6:	d1dd      	bne.n	8013884 <_free_r+0x24>
 80138c8:	6810      	ldr	r0, [r2, #0]
 80138ca:	6852      	ldr	r2, [r2, #4]
 80138cc:	605a      	str	r2, [r3, #4]
 80138ce:	4401      	add	r1, r0
 80138d0:	6019      	str	r1, [r3, #0]
 80138d2:	e7d7      	b.n	8013884 <_free_r+0x24>
 80138d4:	d902      	bls.n	80138dc <_free_r+0x7c>
 80138d6:	230c      	movs	r3, #12
 80138d8:	602b      	str	r3, [r5, #0]
 80138da:	e7d3      	b.n	8013884 <_free_r+0x24>
 80138dc:	6820      	ldr	r0, [r4, #0]
 80138de:	1821      	adds	r1, r4, r0
 80138e0:	428a      	cmp	r2, r1
 80138e2:	bf04      	itt	eq
 80138e4:	6811      	ldreq	r1, [r2, #0]
 80138e6:	6852      	ldreq	r2, [r2, #4]
 80138e8:	6062      	str	r2, [r4, #4]
 80138ea:	bf04      	itt	eq
 80138ec:	1809      	addeq	r1, r1, r0
 80138ee:	6021      	streq	r1, [r4, #0]
 80138f0:	605c      	str	r4, [r3, #4]
 80138f2:	e7c7      	b.n	8013884 <_free_r+0x24>
 80138f4:	bd38      	pop	{r3, r4, r5, pc}
 80138f6:	bf00      	nop
 80138f8:	20003024 	.word	0x20003024

080138fc <_malloc_r>:
 80138fc:	b570      	push	{r4, r5, r6, lr}
 80138fe:	1ccd      	adds	r5, r1, #3
 8013900:	f025 0503 	bic.w	r5, r5, #3
 8013904:	3508      	adds	r5, #8
 8013906:	2d0c      	cmp	r5, #12
 8013908:	bf38      	it	cc
 801390a:	250c      	movcc	r5, #12
 801390c:	2d00      	cmp	r5, #0
 801390e:	4606      	mov	r6, r0
 8013910:	db01      	blt.n	8013916 <_malloc_r+0x1a>
 8013912:	42a9      	cmp	r1, r5
 8013914:	d903      	bls.n	801391e <_malloc_r+0x22>
 8013916:	230c      	movs	r3, #12
 8013918:	6033      	str	r3, [r6, #0]
 801391a:	2000      	movs	r0, #0
 801391c:	bd70      	pop	{r4, r5, r6, pc}
 801391e:	f000 fd30 	bl	8014382 <__malloc_lock>
 8013922:	4a21      	ldr	r2, [pc, #132]	; (80139a8 <_malloc_r+0xac>)
 8013924:	6814      	ldr	r4, [r2, #0]
 8013926:	4621      	mov	r1, r4
 8013928:	b991      	cbnz	r1, 8013950 <_malloc_r+0x54>
 801392a:	4c20      	ldr	r4, [pc, #128]	; (80139ac <_malloc_r+0xb0>)
 801392c:	6823      	ldr	r3, [r4, #0]
 801392e:	b91b      	cbnz	r3, 8013938 <_malloc_r+0x3c>
 8013930:	4630      	mov	r0, r6
 8013932:	f000 fc57 	bl	80141e4 <_sbrk_r>
 8013936:	6020      	str	r0, [r4, #0]
 8013938:	4629      	mov	r1, r5
 801393a:	4630      	mov	r0, r6
 801393c:	f000 fc52 	bl	80141e4 <_sbrk_r>
 8013940:	1c43      	adds	r3, r0, #1
 8013942:	d124      	bne.n	801398e <_malloc_r+0x92>
 8013944:	230c      	movs	r3, #12
 8013946:	6033      	str	r3, [r6, #0]
 8013948:	4630      	mov	r0, r6
 801394a:	f000 fd1b 	bl	8014384 <__malloc_unlock>
 801394e:	e7e4      	b.n	801391a <_malloc_r+0x1e>
 8013950:	680b      	ldr	r3, [r1, #0]
 8013952:	1b5b      	subs	r3, r3, r5
 8013954:	d418      	bmi.n	8013988 <_malloc_r+0x8c>
 8013956:	2b0b      	cmp	r3, #11
 8013958:	d90f      	bls.n	801397a <_malloc_r+0x7e>
 801395a:	600b      	str	r3, [r1, #0]
 801395c:	50cd      	str	r5, [r1, r3]
 801395e:	18cc      	adds	r4, r1, r3
 8013960:	4630      	mov	r0, r6
 8013962:	f000 fd0f 	bl	8014384 <__malloc_unlock>
 8013966:	f104 000b 	add.w	r0, r4, #11
 801396a:	1d23      	adds	r3, r4, #4
 801396c:	f020 0007 	bic.w	r0, r0, #7
 8013970:	1ac3      	subs	r3, r0, r3
 8013972:	d0d3      	beq.n	801391c <_malloc_r+0x20>
 8013974:	425a      	negs	r2, r3
 8013976:	50e2      	str	r2, [r4, r3]
 8013978:	e7d0      	b.n	801391c <_malloc_r+0x20>
 801397a:	428c      	cmp	r4, r1
 801397c:	684b      	ldr	r3, [r1, #4]
 801397e:	bf16      	itet	ne
 8013980:	6063      	strne	r3, [r4, #4]
 8013982:	6013      	streq	r3, [r2, #0]
 8013984:	460c      	movne	r4, r1
 8013986:	e7eb      	b.n	8013960 <_malloc_r+0x64>
 8013988:	460c      	mov	r4, r1
 801398a:	6849      	ldr	r1, [r1, #4]
 801398c:	e7cc      	b.n	8013928 <_malloc_r+0x2c>
 801398e:	1cc4      	adds	r4, r0, #3
 8013990:	f024 0403 	bic.w	r4, r4, #3
 8013994:	42a0      	cmp	r0, r4
 8013996:	d005      	beq.n	80139a4 <_malloc_r+0xa8>
 8013998:	1a21      	subs	r1, r4, r0
 801399a:	4630      	mov	r0, r6
 801399c:	f000 fc22 	bl	80141e4 <_sbrk_r>
 80139a0:	3001      	adds	r0, #1
 80139a2:	d0cf      	beq.n	8013944 <_malloc_r+0x48>
 80139a4:	6025      	str	r5, [r4, #0]
 80139a6:	e7db      	b.n	8013960 <_malloc_r+0x64>
 80139a8:	20003024 	.word	0x20003024
 80139ac:	20003028 	.word	0x20003028

080139b0 <__ssputs_r>:
 80139b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80139b4:	688e      	ldr	r6, [r1, #8]
 80139b6:	429e      	cmp	r6, r3
 80139b8:	4682      	mov	sl, r0
 80139ba:	460c      	mov	r4, r1
 80139bc:	4690      	mov	r8, r2
 80139be:	4699      	mov	r9, r3
 80139c0:	d837      	bhi.n	8013a32 <__ssputs_r+0x82>
 80139c2:	898a      	ldrh	r2, [r1, #12]
 80139c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80139c8:	d031      	beq.n	8013a2e <__ssputs_r+0x7e>
 80139ca:	6825      	ldr	r5, [r4, #0]
 80139cc:	6909      	ldr	r1, [r1, #16]
 80139ce:	1a6f      	subs	r7, r5, r1
 80139d0:	6965      	ldr	r5, [r4, #20]
 80139d2:	2302      	movs	r3, #2
 80139d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80139d8:	fb95 f5f3 	sdiv	r5, r5, r3
 80139dc:	f109 0301 	add.w	r3, r9, #1
 80139e0:	443b      	add	r3, r7
 80139e2:	429d      	cmp	r5, r3
 80139e4:	bf38      	it	cc
 80139e6:	461d      	movcc	r5, r3
 80139e8:	0553      	lsls	r3, r2, #21
 80139ea:	d530      	bpl.n	8013a4e <__ssputs_r+0x9e>
 80139ec:	4629      	mov	r1, r5
 80139ee:	f7ff ff85 	bl	80138fc <_malloc_r>
 80139f2:	4606      	mov	r6, r0
 80139f4:	b950      	cbnz	r0, 8013a0c <__ssputs_r+0x5c>
 80139f6:	230c      	movs	r3, #12
 80139f8:	f8ca 3000 	str.w	r3, [sl]
 80139fc:	89a3      	ldrh	r3, [r4, #12]
 80139fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013a02:	81a3      	strh	r3, [r4, #12]
 8013a04:	f04f 30ff 	mov.w	r0, #4294967295
 8013a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a0c:	463a      	mov	r2, r7
 8013a0e:	6921      	ldr	r1, [r4, #16]
 8013a10:	f7ff fa69 	bl	8012ee6 <memcpy>
 8013a14:	89a3      	ldrh	r3, [r4, #12]
 8013a16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013a1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013a1e:	81a3      	strh	r3, [r4, #12]
 8013a20:	6126      	str	r6, [r4, #16]
 8013a22:	6165      	str	r5, [r4, #20]
 8013a24:	443e      	add	r6, r7
 8013a26:	1bed      	subs	r5, r5, r7
 8013a28:	6026      	str	r6, [r4, #0]
 8013a2a:	60a5      	str	r5, [r4, #8]
 8013a2c:	464e      	mov	r6, r9
 8013a2e:	454e      	cmp	r6, r9
 8013a30:	d900      	bls.n	8013a34 <__ssputs_r+0x84>
 8013a32:	464e      	mov	r6, r9
 8013a34:	4632      	mov	r2, r6
 8013a36:	4641      	mov	r1, r8
 8013a38:	6820      	ldr	r0, [r4, #0]
 8013a3a:	f000 fc89 	bl	8014350 <memmove>
 8013a3e:	68a3      	ldr	r3, [r4, #8]
 8013a40:	1b9b      	subs	r3, r3, r6
 8013a42:	60a3      	str	r3, [r4, #8]
 8013a44:	6823      	ldr	r3, [r4, #0]
 8013a46:	441e      	add	r6, r3
 8013a48:	6026      	str	r6, [r4, #0]
 8013a4a:	2000      	movs	r0, #0
 8013a4c:	e7dc      	b.n	8013a08 <__ssputs_r+0x58>
 8013a4e:	462a      	mov	r2, r5
 8013a50:	f000 fc99 	bl	8014386 <_realloc_r>
 8013a54:	4606      	mov	r6, r0
 8013a56:	2800      	cmp	r0, #0
 8013a58:	d1e2      	bne.n	8013a20 <__ssputs_r+0x70>
 8013a5a:	6921      	ldr	r1, [r4, #16]
 8013a5c:	4650      	mov	r0, sl
 8013a5e:	f7ff feff 	bl	8013860 <_free_r>
 8013a62:	e7c8      	b.n	80139f6 <__ssputs_r+0x46>

08013a64 <_svfiprintf_r>:
 8013a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a68:	461d      	mov	r5, r3
 8013a6a:	898b      	ldrh	r3, [r1, #12]
 8013a6c:	061f      	lsls	r7, r3, #24
 8013a6e:	b09d      	sub	sp, #116	; 0x74
 8013a70:	4680      	mov	r8, r0
 8013a72:	460c      	mov	r4, r1
 8013a74:	4616      	mov	r6, r2
 8013a76:	d50f      	bpl.n	8013a98 <_svfiprintf_r+0x34>
 8013a78:	690b      	ldr	r3, [r1, #16]
 8013a7a:	b96b      	cbnz	r3, 8013a98 <_svfiprintf_r+0x34>
 8013a7c:	2140      	movs	r1, #64	; 0x40
 8013a7e:	f7ff ff3d 	bl	80138fc <_malloc_r>
 8013a82:	6020      	str	r0, [r4, #0]
 8013a84:	6120      	str	r0, [r4, #16]
 8013a86:	b928      	cbnz	r0, 8013a94 <_svfiprintf_r+0x30>
 8013a88:	230c      	movs	r3, #12
 8013a8a:	f8c8 3000 	str.w	r3, [r8]
 8013a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8013a92:	e0c8      	b.n	8013c26 <_svfiprintf_r+0x1c2>
 8013a94:	2340      	movs	r3, #64	; 0x40
 8013a96:	6163      	str	r3, [r4, #20]
 8013a98:	2300      	movs	r3, #0
 8013a9a:	9309      	str	r3, [sp, #36]	; 0x24
 8013a9c:	2320      	movs	r3, #32
 8013a9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013aa2:	2330      	movs	r3, #48	; 0x30
 8013aa4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013aa8:	9503      	str	r5, [sp, #12]
 8013aaa:	f04f 0b01 	mov.w	fp, #1
 8013aae:	4637      	mov	r7, r6
 8013ab0:	463d      	mov	r5, r7
 8013ab2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013ab6:	b10b      	cbz	r3, 8013abc <_svfiprintf_r+0x58>
 8013ab8:	2b25      	cmp	r3, #37	; 0x25
 8013aba:	d13e      	bne.n	8013b3a <_svfiprintf_r+0xd6>
 8013abc:	ebb7 0a06 	subs.w	sl, r7, r6
 8013ac0:	d00b      	beq.n	8013ada <_svfiprintf_r+0x76>
 8013ac2:	4653      	mov	r3, sl
 8013ac4:	4632      	mov	r2, r6
 8013ac6:	4621      	mov	r1, r4
 8013ac8:	4640      	mov	r0, r8
 8013aca:	f7ff ff71 	bl	80139b0 <__ssputs_r>
 8013ace:	3001      	adds	r0, #1
 8013ad0:	f000 80a4 	beq.w	8013c1c <_svfiprintf_r+0x1b8>
 8013ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ad6:	4453      	add	r3, sl
 8013ad8:	9309      	str	r3, [sp, #36]	; 0x24
 8013ada:	783b      	ldrb	r3, [r7, #0]
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	f000 809d 	beq.w	8013c1c <_svfiprintf_r+0x1b8>
 8013ae2:	2300      	movs	r3, #0
 8013ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8013ae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013aec:	9304      	str	r3, [sp, #16]
 8013aee:	9307      	str	r3, [sp, #28]
 8013af0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013af4:	931a      	str	r3, [sp, #104]	; 0x68
 8013af6:	462f      	mov	r7, r5
 8013af8:	2205      	movs	r2, #5
 8013afa:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013afe:	4850      	ldr	r0, [pc, #320]	; (8013c40 <_svfiprintf_r+0x1dc>)
 8013b00:	f7ec fb6e 	bl	80001e0 <memchr>
 8013b04:	9b04      	ldr	r3, [sp, #16]
 8013b06:	b9d0      	cbnz	r0, 8013b3e <_svfiprintf_r+0xda>
 8013b08:	06d9      	lsls	r1, r3, #27
 8013b0a:	bf44      	itt	mi
 8013b0c:	2220      	movmi	r2, #32
 8013b0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013b12:	071a      	lsls	r2, r3, #28
 8013b14:	bf44      	itt	mi
 8013b16:	222b      	movmi	r2, #43	; 0x2b
 8013b18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013b1c:	782a      	ldrb	r2, [r5, #0]
 8013b1e:	2a2a      	cmp	r2, #42	; 0x2a
 8013b20:	d015      	beq.n	8013b4e <_svfiprintf_r+0xea>
 8013b22:	9a07      	ldr	r2, [sp, #28]
 8013b24:	462f      	mov	r7, r5
 8013b26:	2000      	movs	r0, #0
 8013b28:	250a      	movs	r5, #10
 8013b2a:	4639      	mov	r1, r7
 8013b2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013b30:	3b30      	subs	r3, #48	; 0x30
 8013b32:	2b09      	cmp	r3, #9
 8013b34:	d94d      	bls.n	8013bd2 <_svfiprintf_r+0x16e>
 8013b36:	b1b8      	cbz	r0, 8013b68 <_svfiprintf_r+0x104>
 8013b38:	e00f      	b.n	8013b5a <_svfiprintf_r+0xf6>
 8013b3a:	462f      	mov	r7, r5
 8013b3c:	e7b8      	b.n	8013ab0 <_svfiprintf_r+0x4c>
 8013b3e:	4a40      	ldr	r2, [pc, #256]	; (8013c40 <_svfiprintf_r+0x1dc>)
 8013b40:	1a80      	subs	r0, r0, r2
 8013b42:	fa0b f000 	lsl.w	r0, fp, r0
 8013b46:	4318      	orrs	r0, r3
 8013b48:	9004      	str	r0, [sp, #16]
 8013b4a:	463d      	mov	r5, r7
 8013b4c:	e7d3      	b.n	8013af6 <_svfiprintf_r+0x92>
 8013b4e:	9a03      	ldr	r2, [sp, #12]
 8013b50:	1d11      	adds	r1, r2, #4
 8013b52:	6812      	ldr	r2, [r2, #0]
 8013b54:	9103      	str	r1, [sp, #12]
 8013b56:	2a00      	cmp	r2, #0
 8013b58:	db01      	blt.n	8013b5e <_svfiprintf_r+0xfa>
 8013b5a:	9207      	str	r2, [sp, #28]
 8013b5c:	e004      	b.n	8013b68 <_svfiprintf_r+0x104>
 8013b5e:	4252      	negs	r2, r2
 8013b60:	f043 0302 	orr.w	r3, r3, #2
 8013b64:	9207      	str	r2, [sp, #28]
 8013b66:	9304      	str	r3, [sp, #16]
 8013b68:	783b      	ldrb	r3, [r7, #0]
 8013b6a:	2b2e      	cmp	r3, #46	; 0x2e
 8013b6c:	d10c      	bne.n	8013b88 <_svfiprintf_r+0x124>
 8013b6e:	787b      	ldrb	r3, [r7, #1]
 8013b70:	2b2a      	cmp	r3, #42	; 0x2a
 8013b72:	d133      	bne.n	8013bdc <_svfiprintf_r+0x178>
 8013b74:	9b03      	ldr	r3, [sp, #12]
 8013b76:	1d1a      	adds	r2, r3, #4
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	9203      	str	r2, [sp, #12]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	bfb8      	it	lt
 8013b80:	f04f 33ff 	movlt.w	r3, #4294967295
 8013b84:	3702      	adds	r7, #2
 8013b86:	9305      	str	r3, [sp, #20]
 8013b88:	4d2e      	ldr	r5, [pc, #184]	; (8013c44 <_svfiprintf_r+0x1e0>)
 8013b8a:	7839      	ldrb	r1, [r7, #0]
 8013b8c:	2203      	movs	r2, #3
 8013b8e:	4628      	mov	r0, r5
 8013b90:	f7ec fb26 	bl	80001e0 <memchr>
 8013b94:	b138      	cbz	r0, 8013ba6 <_svfiprintf_r+0x142>
 8013b96:	2340      	movs	r3, #64	; 0x40
 8013b98:	1b40      	subs	r0, r0, r5
 8013b9a:	fa03 f000 	lsl.w	r0, r3, r0
 8013b9e:	9b04      	ldr	r3, [sp, #16]
 8013ba0:	4303      	orrs	r3, r0
 8013ba2:	3701      	adds	r7, #1
 8013ba4:	9304      	str	r3, [sp, #16]
 8013ba6:	7839      	ldrb	r1, [r7, #0]
 8013ba8:	4827      	ldr	r0, [pc, #156]	; (8013c48 <_svfiprintf_r+0x1e4>)
 8013baa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013bae:	2206      	movs	r2, #6
 8013bb0:	1c7e      	adds	r6, r7, #1
 8013bb2:	f7ec fb15 	bl	80001e0 <memchr>
 8013bb6:	2800      	cmp	r0, #0
 8013bb8:	d038      	beq.n	8013c2c <_svfiprintf_r+0x1c8>
 8013bba:	4b24      	ldr	r3, [pc, #144]	; (8013c4c <_svfiprintf_r+0x1e8>)
 8013bbc:	bb13      	cbnz	r3, 8013c04 <_svfiprintf_r+0x1a0>
 8013bbe:	9b03      	ldr	r3, [sp, #12]
 8013bc0:	3307      	adds	r3, #7
 8013bc2:	f023 0307 	bic.w	r3, r3, #7
 8013bc6:	3308      	adds	r3, #8
 8013bc8:	9303      	str	r3, [sp, #12]
 8013bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013bcc:	444b      	add	r3, r9
 8013bce:	9309      	str	r3, [sp, #36]	; 0x24
 8013bd0:	e76d      	b.n	8013aae <_svfiprintf_r+0x4a>
 8013bd2:	fb05 3202 	mla	r2, r5, r2, r3
 8013bd6:	2001      	movs	r0, #1
 8013bd8:	460f      	mov	r7, r1
 8013bda:	e7a6      	b.n	8013b2a <_svfiprintf_r+0xc6>
 8013bdc:	2300      	movs	r3, #0
 8013bde:	3701      	adds	r7, #1
 8013be0:	9305      	str	r3, [sp, #20]
 8013be2:	4619      	mov	r1, r3
 8013be4:	250a      	movs	r5, #10
 8013be6:	4638      	mov	r0, r7
 8013be8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013bec:	3a30      	subs	r2, #48	; 0x30
 8013bee:	2a09      	cmp	r2, #9
 8013bf0:	d903      	bls.n	8013bfa <_svfiprintf_r+0x196>
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d0c8      	beq.n	8013b88 <_svfiprintf_r+0x124>
 8013bf6:	9105      	str	r1, [sp, #20]
 8013bf8:	e7c6      	b.n	8013b88 <_svfiprintf_r+0x124>
 8013bfa:	fb05 2101 	mla	r1, r5, r1, r2
 8013bfe:	2301      	movs	r3, #1
 8013c00:	4607      	mov	r7, r0
 8013c02:	e7f0      	b.n	8013be6 <_svfiprintf_r+0x182>
 8013c04:	ab03      	add	r3, sp, #12
 8013c06:	9300      	str	r3, [sp, #0]
 8013c08:	4622      	mov	r2, r4
 8013c0a:	4b11      	ldr	r3, [pc, #68]	; (8013c50 <_svfiprintf_r+0x1ec>)
 8013c0c:	a904      	add	r1, sp, #16
 8013c0e:	4640      	mov	r0, r8
 8013c10:	f3af 8000 	nop.w
 8013c14:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013c18:	4681      	mov	r9, r0
 8013c1a:	d1d6      	bne.n	8013bca <_svfiprintf_r+0x166>
 8013c1c:	89a3      	ldrh	r3, [r4, #12]
 8013c1e:	065b      	lsls	r3, r3, #25
 8013c20:	f53f af35 	bmi.w	8013a8e <_svfiprintf_r+0x2a>
 8013c24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013c26:	b01d      	add	sp, #116	; 0x74
 8013c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c2c:	ab03      	add	r3, sp, #12
 8013c2e:	9300      	str	r3, [sp, #0]
 8013c30:	4622      	mov	r2, r4
 8013c32:	4b07      	ldr	r3, [pc, #28]	; (8013c50 <_svfiprintf_r+0x1ec>)
 8013c34:	a904      	add	r1, sp, #16
 8013c36:	4640      	mov	r0, r8
 8013c38:	f000 f9c2 	bl	8013fc0 <_printf_i>
 8013c3c:	e7ea      	b.n	8013c14 <_svfiprintf_r+0x1b0>
 8013c3e:	bf00      	nop
 8013c40:	080167a2 	.word	0x080167a2
 8013c44:	080167a8 	.word	0x080167a8
 8013c48:	080167ac 	.word	0x080167ac
 8013c4c:	00000000 	.word	0x00000000
 8013c50:	080139b1 	.word	0x080139b1

08013c54 <__sfputc_r>:
 8013c54:	6893      	ldr	r3, [r2, #8]
 8013c56:	3b01      	subs	r3, #1
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	b410      	push	{r4}
 8013c5c:	6093      	str	r3, [r2, #8]
 8013c5e:	da08      	bge.n	8013c72 <__sfputc_r+0x1e>
 8013c60:	6994      	ldr	r4, [r2, #24]
 8013c62:	42a3      	cmp	r3, r4
 8013c64:	db01      	blt.n	8013c6a <__sfputc_r+0x16>
 8013c66:	290a      	cmp	r1, #10
 8013c68:	d103      	bne.n	8013c72 <__sfputc_r+0x1e>
 8013c6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c6e:	f7ff bb3b 	b.w	80132e8 <__swbuf_r>
 8013c72:	6813      	ldr	r3, [r2, #0]
 8013c74:	1c58      	adds	r0, r3, #1
 8013c76:	6010      	str	r0, [r2, #0]
 8013c78:	7019      	strb	r1, [r3, #0]
 8013c7a:	4608      	mov	r0, r1
 8013c7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c80:	4770      	bx	lr

08013c82 <__sfputs_r>:
 8013c82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c84:	4606      	mov	r6, r0
 8013c86:	460f      	mov	r7, r1
 8013c88:	4614      	mov	r4, r2
 8013c8a:	18d5      	adds	r5, r2, r3
 8013c8c:	42ac      	cmp	r4, r5
 8013c8e:	d101      	bne.n	8013c94 <__sfputs_r+0x12>
 8013c90:	2000      	movs	r0, #0
 8013c92:	e007      	b.n	8013ca4 <__sfputs_r+0x22>
 8013c94:	463a      	mov	r2, r7
 8013c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c9a:	4630      	mov	r0, r6
 8013c9c:	f7ff ffda 	bl	8013c54 <__sfputc_r>
 8013ca0:	1c43      	adds	r3, r0, #1
 8013ca2:	d1f3      	bne.n	8013c8c <__sfputs_r+0xa>
 8013ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013ca8 <_vfiprintf_r>:
 8013ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cac:	460c      	mov	r4, r1
 8013cae:	b09d      	sub	sp, #116	; 0x74
 8013cb0:	4617      	mov	r7, r2
 8013cb2:	461d      	mov	r5, r3
 8013cb4:	4606      	mov	r6, r0
 8013cb6:	b118      	cbz	r0, 8013cc0 <_vfiprintf_r+0x18>
 8013cb8:	6983      	ldr	r3, [r0, #24]
 8013cba:	b90b      	cbnz	r3, 8013cc0 <_vfiprintf_r+0x18>
 8013cbc:	f7ff fcc4 	bl	8013648 <__sinit>
 8013cc0:	4b7c      	ldr	r3, [pc, #496]	; (8013eb4 <_vfiprintf_r+0x20c>)
 8013cc2:	429c      	cmp	r4, r3
 8013cc4:	d158      	bne.n	8013d78 <_vfiprintf_r+0xd0>
 8013cc6:	6874      	ldr	r4, [r6, #4]
 8013cc8:	89a3      	ldrh	r3, [r4, #12]
 8013cca:	0718      	lsls	r0, r3, #28
 8013ccc:	d55e      	bpl.n	8013d8c <_vfiprintf_r+0xe4>
 8013cce:	6923      	ldr	r3, [r4, #16]
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d05b      	beq.n	8013d8c <_vfiprintf_r+0xe4>
 8013cd4:	2300      	movs	r3, #0
 8013cd6:	9309      	str	r3, [sp, #36]	; 0x24
 8013cd8:	2320      	movs	r3, #32
 8013cda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013cde:	2330      	movs	r3, #48	; 0x30
 8013ce0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013ce4:	9503      	str	r5, [sp, #12]
 8013ce6:	f04f 0b01 	mov.w	fp, #1
 8013cea:	46b8      	mov	r8, r7
 8013cec:	4645      	mov	r5, r8
 8013cee:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013cf2:	b10b      	cbz	r3, 8013cf8 <_vfiprintf_r+0x50>
 8013cf4:	2b25      	cmp	r3, #37	; 0x25
 8013cf6:	d154      	bne.n	8013da2 <_vfiprintf_r+0xfa>
 8013cf8:	ebb8 0a07 	subs.w	sl, r8, r7
 8013cfc:	d00b      	beq.n	8013d16 <_vfiprintf_r+0x6e>
 8013cfe:	4653      	mov	r3, sl
 8013d00:	463a      	mov	r2, r7
 8013d02:	4621      	mov	r1, r4
 8013d04:	4630      	mov	r0, r6
 8013d06:	f7ff ffbc 	bl	8013c82 <__sfputs_r>
 8013d0a:	3001      	adds	r0, #1
 8013d0c:	f000 80c2 	beq.w	8013e94 <_vfiprintf_r+0x1ec>
 8013d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d12:	4453      	add	r3, sl
 8013d14:	9309      	str	r3, [sp, #36]	; 0x24
 8013d16:	f898 3000 	ldrb.w	r3, [r8]
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	f000 80ba 	beq.w	8013e94 <_vfiprintf_r+0x1ec>
 8013d20:	2300      	movs	r3, #0
 8013d22:	f04f 32ff 	mov.w	r2, #4294967295
 8013d26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013d2a:	9304      	str	r3, [sp, #16]
 8013d2c:	9307      	str	r3, [sp, #28]
 8013d2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013d32:	931a      	str	r3, [sp, #104]	; 0x68
 8013d34:	46a8      	mov	r8, r5
 8013d36:	2205      	movs	r2, #5
 8013d38:	f818 1b01 	ldrb.w	r1, [r8], #1
 8013d3c:	485e      	ldr	r0, [pc, #376]	; (8013eb8 <_vfiprintf_r+0x210>)
 8013d3e:	f7ec fa4f 	bl	80001e0 <memchr>
 8013d42:	9b04      	ldr	r3, [sp, #16]
 8013d44:	bb78      	cbnz	r0, 8013da6 <_vfiprintf_r+0xfe>
 8013d46:	06d9      	lsls	r1, r3, #27
 8013d48:	bf44      	itt	mi
 8013d4a:	2220      	movmi	r2, #32
 8013d4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013d50:	071a      	lsls	r2, r3, #28
 8013d52:	bf44      	itt	mi
 8013d54:	222b      	movmi	r2, #43	; 0x2b
 8013d56:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013d5a:	782a      	ldrb	r2, [r5, #0]
 8013d5c:	2a2a      	cmp	r2, #42	; 0x2a
 8013d5e:	d02a      	beq.n	8013db6 <_vfiprintf_r+0x10e>
 8013d60:	9a07      	ldr	r2, [sp, #28]
 8013d62:	46a8      	mov	r8, r5
 8013d64:	2000      	movs	r0, #0
 8013d66:	250a      	movs	r5, #10
 8013d68:	4641      	mov	r1, r8
 8013d6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013d6e:	3b30      	subs	r3, #48	; 0x30
 8013d70:	2b09      	cmp	r3, #9
 8013d72:	d969      	bls.n	8013e48 <_vfiprintf_r+0x1a0>
 8013d74:	b360      	cbz	r0, 8013dd0 <_vfiprintf_r+0x128>
 8013d76:	e024      	b.n	8013dc2 <_vfiprintf_r+0x11a>
 8013d78:	4b50      	ldr	r3, [pc, #320]	; (8013ebc <_vfiprintf_r+0x214>)
 8013d7a:	429c      	cmp	r4, r3
 8013d7c:	d101      	bne.n	8013d82 <_vfiprintf_r+0xda>
 8013d7e:	68b4      	ldr	r4, [r6, #8]
 8013d80:	e7a2      	b.n	8013cc8 <_vfiprintf_r+0x20>
 8013d82:	4b4f      	ldr	r3, [pc, #316]	; (8013ec0 <_vfiprintf_r+0x218>)
 8013d84:	429c      	cmp	r4, r3
 8013d86:	bf08      	it	eq
 8013d88:	68f4      	ldreq	r4, [r6, #12]
 8013d8a:	e79d      	b.n	8013cc8 <_vfiprintf_r+0x20>
 8013d8c:	4621      	mov	r1, r4
 8013d8e:	4630      	mov	r0, r6
 8013d90:	f7ff fafc 	bl	801338c <__swsetup_r>
 8013d94:	2800      	cmp	r0, #0
 8013d96:	d09d      	beq.n	8013cd4 <_vfiprintf_r+0x2c>
 8013d98:	f04f 30ff 	mov.w	r0, #4294967295
 8013d9c:	b01d      	add	sp, #116	; 0x74
 8013d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013da2:	46a8      	mov	r8, r5
 8013da4:	e7a2      	b.n	8013cec <_vfiprintf_r+0x44>
 8013da6:	4a44      	ldr	r2, [pc, #272]	; (8013eb8 <_vfiprintf_r+0x210>)
 8013da8:	1a80      	subs	r0, r0, r2
 8013daa:	fa0b f000 	lsl.w	r0, fp, r0
 8013dae:	4318      	orrs	r0, r3
 8013db0:	9004      	str	r0, [sp, #16]
 8013db2:	4645      	mov	r5, r8
 8013db4:	e7be      	b.n	8013d34 <_vfiprintf_r+0x8c>
 8013db6:	9a03      	ldr	r2, [sp, #12]
 8013db8:	1d11      	adds	r1, r2, #4
 8013dba:	6812      	ldr	r2, [r2, #0]
 8013dbc:	9103      	str	r1, [sp, #12]
 8013dbe:	2a00      	cmp	r2, #0
 8013dc0:	db01      	blt.n	8013dc6 <_vfiprintf_r+0x11e>
 8013dc2:	9207      	str	r2, [sp, #28]
 8013dc4:	e004      	b.n	8013dd0 <_vfiprintf_r+0x128>
 8013dc6:	4252      	negs	r2, r2
 8013dc8:	f043 0302 	orr.w	r3, r3, #2
 8013dcc:	9207      	str	r2, [sp, #28]
 8013dce:	9304      	str	r3, [sp, #16]
 8013dd0:	f898 3000 	ldrb.w	r3, [r8]
 8013dd4:	2b2e      	cmp	r3, #46	; 0x2e
 8013dd6:	d10e      	bne.n	8013df6 <_vfiprintf_r+0x14e>
 8013dd8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8013ddc:	2b2a      	cmp	r3, #42	; 0x2a
 8013dde:	d138      	bne.n	8013e52 <_vfiprintf_r+0x1aa>
 8013de0:	9b03      	ldr	r3, [sp, #12]
 8013de2:	1d1a      	adds	r2, r3, #4
 8013de4:	681b      	ldr	r3, [r3, #0]
 8013de6:	9203      	str	r2, [sp, #12]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	bfb8      	it	lt
 8013dec:	f04f 33ff 	movlt.w	r3, #4294967295
 8013df0:	f108 0802 	add.w	r8, r8, #2
 8013df4:	9305      	str	r3, [sp, #20]
 8013df6:	4d33      	ldr	r5, [pc, #204]	; (8013ec4 <_vfiprintf_r+0x21c>)
 8013df8:	f898 1000 	ldrb.w	r1, [r8]
 8013dfc:	2203      	movs	r2, #3
 8013dfe:	4628      	mov	r0, r5
 8013e00:	f7ec f9ee 	bl	80001e0 <memchr>
 8013e04:	b140      	cbz	r0, 8013e18 <_vfiprintf_r+0x170>
 8013e06:	2340      	movs	r3, #64	; 0x40
 8013e08:	1b40      	subs	r0, r0, r5
 8013e0a:	fa03 f000 	lsl.w	r0, r3, r0
 8013e0e:	9b04      	ldr	r3, [sp, #16]
 8013e10:	4303      	orrs	r3, r0
 8013e12:	f108 0801 	add.w	r8, r8, #1
 8013e16:	9304      	str	r3, [sp, #16]
 8013e18:	f898 1000 	ldrb.w	r1, [r8]
 8013e1c:	482a      	ldr	r0, [pc, #168]	; (8013ec8 <_vfiprintf_r+0x220>)
 8013e1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013e22:	2206      	movs	r2, #6
 8013e24:	f108 0701 	add.w	r7, r8, #1
 8013e28:	f7ec f9da 	bl	80001e0 <memchr>
 8013e2c:	2800      	cmp	r0, #0
 8013e2e:	d037      	beq.n	8013ea0 <_vfiprintf_r+0x1f8>
 8013e30:	4b26      	ldr	r3, [pc, #152]	; (8013ecc <_vfiprintf_r+0x224>)
 8013e32:	bb1b      	cbnz	r3, 8013e7c <_vfiprintf_r+0x1d4>
 8013e34:	9b03      	ldr	r3, [sp, #12]
 8013e36:	3307      	adds	r3, #7
 8013e38:	f023 0307 	bic.w	r3, r3, #7
 8013e3c:	3308      	adds	r3, #8
 8013e3e:	9303      	str	r3, [sp, #12]
 8013e40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e42:	444b      	add	r3, r9
 8013e44:	9309      	str	r3, [sp, #36]	; 0x24
 8013e46:	e750      	b.n	8013cea <_vfiprintf_r+0x42>
 8013e48:	fb05 3202 	mla	r2, r5, r2, r3
 8013e4c:	2001      	movs	r0, #1
 8013e4e:	4688      	mov	r8, r1
 8013e50:	e78a      	b.n	8013d68 <_vfiprintf_r+0xc0>
 8013e52:	2300      	movs	r3, #0
 8013e54:	f108 0801 	add.w	r8, r8, #1
 8013e58:	9305      	str	r3, [sp, #20]
 8013e5a:	4619      	mov	r1, r3
 8013e5c:	250a      	movs	r5, #10
 8013e5e:	4640      	mov	r0, r8
 8013e60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013e64:	3a30      	subs	r2, #48	; 0x30
 8013e66:	2a09      	cmp	r2, #9
 8013e68:	d903      	bls.n	8013e72 <_vfiprintf_r+0x1ca>
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d0c3      	beq.n	8013df6 <_vfiprintf_r+0x14e>
 8013e6e:	9105      	str	r1, [sp, #20]
 8013e70:	e7c1      	b.n	8013df6 <_vfiprintf_r+0x14e>
 8013e72:	fb05 2101 	mla	r1, r5, r1, r2
 8013e76:	2301      	movs	r3, #1
 8013e78:	4680      	mov	r8, r0
 8013e7a:	e7f0      	b.n	8013e5e <_vfiprintf_r+0x1b6>
 8013e7c:	ab03      	add	r3, sp, #12
 8013e7e:	9300      	str	r3, [sp, #0]
 8013e80:	4622      	mov	r2, r4
 8013e82:	4b13      	ldr	r3, [pc, #76]	; (8013ed0 <_vfiprintf_r+0x228>)
 8013e84:	a904      	add	r1, sp, #16
 8013e86:	4630      	mov	r0, r6
 8013e88:	f3af 8000 	nop.w
 8013e8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013e90:	4681      	mov	r9, r0
 8013e92:	d1d5      	bne.n	8013e40 <_vfiprintf_r+0x198>
 8013e94:	89a3      	ldrh	r3, [r4, #12]
 8013e96:	065b      	lsls	r3, r3, #25
 8013e98:	f53f af7e 	bmi.w	8013d98 <_vfiprintf_r+0xf0>
 8013e9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013e9e:	e77d      	b.n	8013d9c <_vfiprintf_r+0xf4>
 8013ea0:	ab03      	add	r3, sp, #12
 8013ea2:	9300      	str	r3, [sp, #0]
 8013ea4:	4622      	mov	r2, r4
 8013ea6:	4b0a      	ldr	r3, [pc, #40]	; (8013ed0 <_vfiprintf_r+0x228>)
 8013ea8:	a904      	add	r1, sp, #16
 8013eaa:	4630      	mov	r0, r6
 8013eac:	f000 f888 	bl	8013fc0 <_printf_i>
 8013eb0:	e7ec      	b.n	8013e8c <_vfiprintf_r+0x1e4>
 8013eb2:	bf00      	nop
 8013eb4:	08016758 	.word	0x08016758
 8013eb8:	080167a2 	.word	0x080167a2
 8013ebc:	08016778 	.word	0x08016778
 8013ec0:	08016738 	.word	0x08016738
 8013ec4:	080167a8 	.word	0x080167a8
 8013ec8:	080167ac 	.word	0x080167ac
 8013ecc:	00000000 	.word	0x00000000
 8013ed0:	08013c83 	.word	0x08013c83

08013ed4 <_printf_common>:
 8013ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ed8:	4691      	mov	r9, r2
 8013eda:	461f      	mov	r7, r3
 8013edc:	688a      	ldr	r2, [r1, #8]
 8013ede:	690b      	ldr	r3, [r1, #16]
 8013ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013ee4:	4293      	cmp	r3, r2
 8013ee6:	bfb8      	it	lt
 8013ee8:	4613      	movlt	r3, r2
 8013eea:	f8c9 3000 	str.w	r3, [r9]
 8013eee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013ef2:	4606      	mov	r6, r0
 8013ef4:	460c      	mov	r4, r1
 8013ef6:	b112      	cbz	r2, 8013efe <_printf_common+0x2a>
 8013ef8:	3301      	adds	r3, #1
 8013efa:	f8c9 3000 	str.w	r3, [r9]
 8013efe:	6823      	ldr	r3, [r4, #0]
 8013f00:	0699      	lsls	r1, r3, #26
 8013f02:	bf42      	ittt	mi
 8013f04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8013f08:	3302      	addmi	r3, #2
 8013f0a:	f8c9 3000 	strmi.w	r3, [r9]
 8013f0e:	6825      	ldr	r5, [r4, #0]
 8013f10:	f015 0506 	ands.w	r5, r5, #6
 8013f14:	d107      	bne.n	8013f26 <_printf_common+0x52>
 8013f16:	f104 0a19 	add.w	sl, r4, #25
 8013f1a:	68e3      	ldr	r3, [r4, #12]
 8013f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8013f20:	1a9b      	subs	r3, r3, r2
 8013f22:	42ab      	cmp	r3, r5
 8013f24:	dc28      	bgt.n	8013f78 <_printf_common+0xa4>
 8013f26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8013f2a:	6822      	ldr	r2, [r4, #0]
 8013f2c:	3300      	adds	r3, #0
 8013f2e:	bf18      	it	ne
 8013f30:	2301      	movne	r3, #1
 8013f32:	0692      	lsls	r2, r2, #26
 8013f34:	d42d      	bmi.n	8013f92 <_printf_common+0xbe>
 8013f36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013f3a:	4639      	mov	r1, r7
 8013f3c:	4630      	mov	r0, r6
 8013f3e:	47c0      	blx	r8
 8013f40:	3001      	adds	r0, #1
 8013f42:	d020      	beq.n	8013f86 <_printf_common+0xb2>
 8013f44:	6823      	ldr	r3, [r4, #0]
 8013f46:	68e5      	ldr	r5, [r4, #12]
 8013f48:	f8d9 2000 	ldr.w	r2, [r9]
 8013f4c:	f003 0306 	and.w	r3, r3, #6
 8013f50:	2b04      	cmp	r3, #4
 8013f52:	bf08      	it	eq
 8013f54:	1aad      	subeq	r5, r5, r2
 8013f56:	68a3      	ldr	r3, [r4, #8]
 8013f58:	6922      	ldr	r2, [r4, #16]
 8013f5a:	bf0c      	ite	eq
 8013f5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013f60:	2500      	movne	r5, #0
 8013f62:	4293      	cmp	r3, r2
 8013f64:	bfc4      	itt	gt
 8013f66:	1a9b      	subgt	r3, r3, r2
 8013f68:	18ed      	addgt	r5, r5, r3
 8013f6a:	f04f 0900 	mov.w	r9, #0
 8013f6e:	341a      	adds	r4, #26
 8013f70:	454d      	cmp	r5, r9
 8013f72:	d11a      	bne.n	8013faa <_printf_common+0xd6>
 8013f74:	2000      	movs	r0, #0
 8013f76:	e008      	b.n	8013f8a <_printf_common+0xb6>
 8013f78:	2301      	movs	r3, #1
 8013f7a:	4652      	mov	r2, sl
 8013f7c:	4639      	mov	r1, r7
 8013f7e:	4630      	mov	r0, r6
 8013f80:	47c0      	blx	r8
 8013f82:	3001      	adds	r0, #1
 8013f84:	d103      	bne.n	8013f8e <_printf_common+0xba>
 8013f86:	f04f 30ff 	mov.w	r0, #4294967295
 8013f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f8e:	3501      	adds	r5, #1
 8013f90:	e7c3      	b.n	8013f1a <_printf_common+0x46>
 8013f92:	18e1      	adds	r1, r4, r3
 8013f94:	1c5a      	adds	r2, r3, #1
 8013f96:	2030      	movs	r0, #48	; 0x30
 8013f98:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013f9c:	4422      	add	r2, r4
 8013f9e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013fa2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013fa6:	3302      	adds	r3, #2
 8013fa8:	e7c5      	b.n	8013f36 <_printf_common+0x62>
 8013faa:	2301      	movs	r3, #1
 8013fac:	4622      	mov	r2, r4
 8013fae:	4639      	mov	r1, r7
 8013fb0:	4630      	mov	r0, r6
 8013fb2:	47c0      	blx	r8
 8013fb4:	3001      	adds	r0, #1
 8013fb6:	d0e6      	beq.n	8013f86 <_printf_common+0xb2>
 8013fb8:	f109 0901 	add.w	r9, r9, #1
 8013fbc:	e7d8      	b.n	8013f70 <_printf_common+0x9c>
	...

08013fc0 <_printf_i>:
 8013fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013fc4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013fc8:	460c      	mov	r4, r1
 8013fca:	7e09      	ldrb	r1, [r1, #24]
 8013fcc:	b085      	sub	sp, #20
 8013fce:	296e      	cmp	r1, #110	; 0x6e
 8013fd0:	4617      	mov	r7, r2
 8013fd2:	4606      	mov	r6, r0
 8013fd4:	4698      	mov	r8, r3
 8013fd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013fd8:	f000 80b3 	beq.w	8014142 <_printf_i+0x182>
 8013fdc:	d822      	bhi.n	8014024 <_printf_i+0x64>
 8013fde:	2963      	cmp	r1, #99	; 0x63
 8013fe0:	d036      	beq.n	8014050 <_printf_i+0x90>
 8013fe2:	d80a      	bhi.n	8013ffa <_printf_i+0x3a>
 8013fe4:	2900      	cmp	r1, #0
 8013fe6:	f000 80b9 	beq.w	801415c <_printf_i+0x19c>
 8013fea:	2958      	cmp	r1, #88	; 0x58
 8013fec:	f000 8083 	beq.w	80140f6 <_printf_i+0x136>
 8013ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013ff4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013ff8:	e032      	b.n	8014060 <_printf_i+0xa0>
 8013ffa:	2964      	cmp	r1, #100	; 0x64
 8013ffc:	d001      	beq.n	8014002 <_printf_i+0x42>
 8013ffe:	2969      	cmp	r1, #105	; 0x69
 8014000:	d1f6      	bne.n	8013ff0 <_printf_i+0x30>
 8014002:	6820      	ldr	r0, [r4, #0]
 8014004:	6813      	ldr	r3, [r2, #0]
 8014006:	0605      	lsls	r5, r0, #24
 8014008:	f103 0104 	add.w	r1, r3, #4
 801400c:	d52a      	bpl.n	8014064 <_printf_i+0xa4>
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	6011      	str	r1, [r2, #0]
 8014012:	2b00      	cmp	r3, #0
 8014014:	da03      	bge.n	801401e <_printf_i+0x5e>
 8014016:	222d      	movs	r2, #45	; 0x2d
 8014018:	425b      	negs	r3, r3
 801401a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801401e:	486f      	ldr	r0, [pc, #444]	; (80141dc <_printf_i+0x21c>)
 8014020:	220a      	movs	r2, #10
 8014022:	e039      	b.n	8014098 <_printf_i+0xd8>
 8014024:	2973      	cmp	r1, #115	; 0x73
 8014026:	f000 809d 	beq.w	8014164 <_printf_i+0x1a4>
 801402a:	d808      	bhi.n	801403e <_printf_i+0x7e>
 801402c:	296f      	cmp	r1, #111	; 0x6f
 801402e:	d020      	beq.n	8014072 <_printf_i+0xb2>
 8014030:	2970      	cmp	r1, #112	; 0x70
 8014032:	d1dd      	bne.n	8013ff0 <_printf_i+0x30>
 8014034:	6823      	ldr	r3, [r4, #0]
 8014036:	f043 0320 	orr.w	r3, r3, #32
 801403a:	6023      	str	r3, [r4, #0]
 801403c:	e003      	b.n	8014046 <_printf_i+0x86>
 801403e:	2975      	cmp	r1, #117	; 0x75
 8014040:	d017      	beq.n	8014072 <_printf_i+0xb2>
 8014042:	2978      	cmp	r1, #120	; 0x78
 8014044:	d1d4      	bne.n	8013ff0 <_printf_i+0x30>
 8014046:	2378      	movs	r3, #120	; 0x78
 8014048:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801404c:	4864      	ldr	r0, [pc, #400]	; (80141e0 <_printf_i+0x220>)
 801404e:	e055      	b.n	80140fc <_printf_i+0x13c>
 8014050:	6813      	ldr	r3, [r2, #0]
 8014052:	1d19      	adds	r1, r3, #4
 8014054:	681b      	ldr	r3, [r3, #0]
 8014056:	6011      	str	r1, [r2, #0]
 8014058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801405c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014060:	2301      	movs	r3, #1
 8014062:	e08c      	b.n	801417e <_printf_i+0x1be>
 8014064:	681b      	ldr	r3, [r3, #0]
 8014066:	6011      	str	r1, [r2, #0]
 8014068:	f010 0f40 	tst.w	r0, #64	; 0x40
 801406c:	bf18      	it	ne
 801406e:	b21b      	sxthne	r3, r3
 8014070:	e7cf      	b.n	8014012 <_printf_i+0x52>
 8014072:	6813      	ldr	r3, [r2, #0]
 8014074:	6825      	ldr	r5, [r4, #0]
 8014076:	1d18      	adds	r0, r3, #4
 8014078:	6010      	str	r0, [r2, #0]
 801407a:	0628      	lsls	r0, r5, #24
 801407c:	d501      	bpl.n	8014082 <_printf_i+0xc2>
 801407e:	681b      	ldr	r3, [r3, #0]
 8014080:	e002      	b.n	8014088 <_printf_i+0xc8>
 8014082:	0668      	lsls	r0, r5, #25
 8014084:	d5fb      	bpl.n	801407e <_printf_i+0xbe>
 8014086:	881b      	ldrh	r3, [r3, #0]
 8014088:	4854      	ldr	r0, [pc, #336]	; (80141dc <_printf_i+0x21c>)
 801408a:	296f      	cmp	r1, #111	; 0x6f
 801408c:	bf14      	ite	ne
 801408e:	220a      	movne	r2, #10
 8014090:	2208      	moveq	r2, #8
 8014092:	2100      	movs	r1, #0
 8014094:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014098:	6865      	ldr	r5, [r4, #4]
 801409a:	60a5      	str	r5, [r4, #8]
 801409c:	2d00      	cmp	r5, #0
 801409e:	f2c0 8095 	blt.w	80141cc <_printf_i+0x20c>
 80140a2:	6821      	ldr	r1, [r4, #0]
 80140a4:	f021 0104 	bic.w	r1, r1, #4
 80140a8:	6021      	str	r1, [r4, #0]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d13d      	bne.n	801412a <_printf_i+0x16a>
 80140ae:	2d00      	cmp	r5, #0
 80140b0:	f040 808e 	bne.w	80141d0 <_printf_i+0x210>
 80140b4:	4665      	mov	r5, ip
 80140b6:	2a08      	cmp	r2, #8
 80140b8:	d10b      	bne.n	80140d2 <_printf_i+0x112>
 80140ba:	6823      	ldr	r3, [r4, #0]
 80140bc:	07db      	lsls	r3, r3, #31
 80140be:	d508      	bpl.n	80140d2 <_printf_i+0x112>
 80140c0:	6923      	ldr	r3, [r4, #16]
 80140c2:	6862      	ldr	r2, [r4, #4]
 80140c4:	429a      	cmp	r2, r3
 80140c6:	bfde      	ittt	le
 80140c8:	2330      	movle	r3, #48	; 0x30
 80140ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80140ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80140d2:	ebac 0305 	sub.w	r3, ip, r5
 80140d6:	6123      	str	r3, [r4, #16]
 80140d8:	f8cd 8000 	str.w	r8, [sp]
 80140dc:	463b      	mov	r3, r7
 80140de:	aa03      	add	r2, sp, #12
 80140e0:	4621      	mov	r1, r4
 80140e2:	4630      	mov	r0, r6
 80140e4:	f7ff fef6 	bl	8013ed4 <_printf_common>
 80140e8:	3001      	adds	r0, #1
 80140ea:	d14d      	bne.n	8014188 <_printf_i+0x1c8>
 80140ec:	f04f 30ff 	mov.w	r0, #4294967295
 80140f0:	b005      	add	sp, #20
 80140f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80140f6:	4839      	ldr	r0, [pc, #228]	; (80141dc <_printf_i+0x21c>)
 80140f8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80140fc:	6813      	ldr	r3, [r2, #0]
 80140fe:	6821      	ldr	r1, [r4, #0]
 8014100:	1d1d      	adds	r5, r3, #4
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	6015      	str	r5, [r2, #0]
 8014106:	060a      	lsls	r2, r1, #24
 8014108:	d50b      	bpl.n	8014122 <_printf_i+0x162>
 801410a:	07ca      	lsls	r2, r1, #31
 801410c:	bf44      	itt	mi
 801410e:	f041 0120 	orrmi.w	r1, r1, #32
 8014112:	6021      	strmi	r1, [r4, #0]
 8014114:	b91b      	cbnz	r3, 801411e <_printf_i+0x15e>
 8014116:	6822      	ldr	r2, [r4, #0]
 8014118:	f022 0220 	bic.w	r2, r2, #32
 801411c:	6022      	str	r2, [r4, #0]
 801411e:	2210      	movs	r2, #16
 8014120:	e7b7      	b.n	8014092 <_printf_i+0xd2>
 8014122:	064d      	lsls	r5, r1, #25
 8014124:	bf48      	it	mi
 8014126:	b29b      	uxthmi	r3, r3
 8014128:	e7ef      	b.n	801410a <_printf_i+0x14a>
 801412a:	4665      	mov	r5, ip
 801412c:	fbb3 f1f2 	udiv	r1, r3, r2
 8014130:	fb02 3311 	mls	r3, r2, r1, r3
 8014134:	5cc3      	ldrb	r3, [r0, r3]
 8014136:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801413a:	460b      	mov	r3, r1
 801413c:	2900      	cmp	r1, #0
 801413e:	d1f5      	bne.n	801412c <_printf_i+0x16c>
 8014140:	e7b9      	b.n	80140b6 <_printf_i+0xf6>
 8014142:	6813      	ldr	r3, [r2, #0]
 8014144:	6825      	ldr	r5, [r4, #0]
 8014146:	6961      	ldr	r1, [r4, #20]
 8014148:	1d18      	adds	r0, r3, #4
 801414a:	6010      	str	r0, [r2, #0]
 801414c:	0628      	lsls	r0, r5, #24
 801414e:	681b      	ldr	r3, [r3, #0]
 8014150:	d501      	bpl.n	8014156 <_printf_i+0x196>
 8014152:	6019      	str	r1, [r3, #0]
 8014154:	e002      	b.n	801415c <_printf_i+0x19c>
 8014156:	066a      	lsls	r2, r5, #25
 8014158:	d5fb      	bpl.n	8014152 <_printf_i+0x192>
 801415a:	8019      	strh	r1, [r3, #0]
 801415c:	2300      	movs	r3, #0
 801415e:	6123      	str	r3, [r4, #16]
 8014160:	4665      	mov	r5, ip
 8014162:	e7b9      	b.n	80140d8 <_printf_i+0x118>
 8014164:	6813      	ldr	r3, [r2, #0]
 8014166:	1d19      	adds	r1, r3, #4
 8014168:	6011      	str	r1, [r2, #0]
 801416a:	681d      	ldr	r5, [r3, #0]
 801416c:	6862      	ldr	r2, [r4, #4]
 801416e:	2100      	movs	r1, #0
 8014170:	4628      	mov	r0, r5
 8014172:	f7ec f835 	bl	80001e0 <memchr>
 8014176:	b108      	cbz	r0, 801417c <_printf_i+0x1bc>
 8014178:	1b40      	subs	r0, r0, r5
 801417a:	6060      	str	r0, [r4, #4]
 801417c:	6863      	ldr	r3, [r4, #4]
 801417e:	6123      	str	r3, [r4, #16]
 8014180:	2300      	movs	r3, #0
 8014182:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014186:	e7a7      	b.n	80140d8 <_printf_i+0x118>
 8014188:	6923      	ldr	r3, [r4, #16]
 801418a:	462a      	mov	r2, r5
 801418c:	4639      	mov	r1, r7
 801418e:	4630      	mov	r0, r6
 8014190:	47c0      	blx	r8
 8014192:	3001      	adds	r0, #1
 8014194:	d0aa      	beq.n	80140ec <_printf_i+0x12c>
 8014196:	6823      	ldr	r3, [r4, #0]
 8014198:	079b      	lsls	r3, r3, #30
 801419a:	d413      	bmi.n	80141c4 <_printf_i+0x204>
 801419c:	68e0      	ldr	r0, [r4, #12]
 801419e:	9b03      	ldr	r3, [sp, #12]
 80141a0:	4298      	cmp	r0, r3
 80141a2:	bfb8      	it	lt
 80141a4:	4618      	movlt	r0, r3
 80141a6:	e7a3      	b.n	80140f0 <_printf_i+0x130>
 80141a8:	2301      	movs	r3, #1
 80141aa:	464a      	mov	r2, r9
 80141ac:	4639      	mov	r1, r7
 80141ae:	4630      	mov	r0, r6
 80141b0:	47c0      	blx	r8
 80141b2:	3001      	adds	r0, #1
 80141b4:	d09a      	beq.n	80140ec <_printf_i+0x12c>
 80141b6:	3501      	adds	r5, #1
 80141b8:	68e3      	ldr	r3, [r4, #12]
 80141ba:	9a03      	ldr	r2, [sp, #12]
 80141bc:	1a9b      	subs	r3, r3, r2
 80141be:	42ab      	cmp	r3, r5
 80141c0:	dcf2      	bgt.n	80141a8 <_printf_i+0x1e8>
 80141c2:	e7eb      	b.n	801419c <_printf_i+0x1dc>
 80141c4:	2500      	movs	r5, #0
 80141c6:	f104 0919 	add.w	r9, r4, #25
 80141ca:	e7f5      	b.n	80141b8 <_printf_i+0x1f8>
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d1ac      	bne.n	801412a <_printf_i+0x16a>
 80141d0:	7803      	ldrb	r3, [r0, #0]
 80141d2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80141d6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80141da:	e76c      	b.n	80140b6 <_printf_i+0xf6>
 80141dc:	080167b3 	.word	0x080167b3
 80141e0:	080167c4 	.word	0x080167c4

080141e4 <_sbrk_r>:
 80141e4:	b538      	push	{r3, r4, r5, lr}
 80141e6:	4c06      	ldr	r4, [pc, #24]	; (8014200 <_sbrk_r+0x1c>)
 80141e8:	2300      	movs	r3, #0
 80141ea:	4605      	mov	r5, r0
 80141ec:	4608      	mov	r0, r1
 80141ee:	6023      	str	r3, [r4, #0]
 80141f0:	f7ef fde4 	bl	8003dbc <_sbrk>
 80141f4:	1c43      	adds	r3, r0, #1
 80141f6:	d102      	bne.n	80141fe <_sbrk_r+0x1a>
 80141f8:	6823      	ldr	r3, [r4, #0]
 80141fa:	b103      	cbz	r3, 80141fe <_sbrk_r+0x1a>
 80141fc:	602b      	str	r3, [r5, #0]
 80141fe:	bd38      	pop	{r3, r4, r5, pc}
 8014200:	2000414c 	.word	0x2000414c

08014204 <__sread>:
 8014204:	b510      	push	{r4, lr}
 8014206:	460c      	mov	r4, r1
 8014208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801420c:	f000 f8e2 	bl	80143d4 <_read_r>
 8014210:	2800      	cmp	r0, #0
 8014212:	bfab      	itete	ge
 8014214:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014216:	89a3      	ldrhlt	r3, [r4, #12]
 8014218:	181b      	addge	r3, r3, r0
 801421a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801421e:	bfac      	ite	ge
 8014220:	6563      	strge	r3, [r4, #84]	; 0x54
 8014222:	81a3      	strhlt	r3, [r4, #12]
 8014224:	bd10      	pop	{r4, pc}

08014226 <__swrite>:
 8014226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801422a:	461f      	mov	r7, r3
 801422c:	898b      	ldrh	r3, [r1, #12]
 801422e:	05db      	lsls	r3, r3, #23
 8014230:	4605      	mov	r5, r0
 8014232:	460c      	mov	r4, r1
 8014234:	4616      	mov	r6, r2
 8014236:	d505      	bpl.n	8014244 <__swrite+0x1e>
 8014238:	2302      	movs	r3, #2
 801423a:	2200      	movs	r2, #0
 801423c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014240:	f000 f874 	bl	801432c <_lseek_r>
 8014244:	89a3      	ldrh	r3, [r4, #12]
 8014246:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801424a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801424e:	81a3      	strh	r3, [r4, #12]
 8014250:	4632      	mov	r2, r6
 8014252:	463b      	mov	r3, r7
 8014254:	4628      	mov	r0, r5
 8014256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801425a:	f000 b823 	b.w	80142a4 <_write_r>

0801425e <__sseek>:
 801425e:	b510      	push	{r4, lr}
 8014260:	460c      	mov	r4, r1
 8014262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014266:	f000 f861 	bl	801432c <_lseek_r>
 801426a:	1c43      	adds	r3, r0, #1
 801426c:	89a3      	ldrh	r3, [r4, #12]
 801426e:	bf15      	itete	ne
 8014270:	6560      	strne	r0, [r4, #84]	; 0x54
 8014272:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014276:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801427a:	81a3      	strheq	r3, [r4, #12]
 801427c:	bf18      	it	ne
 801427e:	81a3      	strhne	r3, [r4, #12]
 8014280:	bd10      	pop	{r4, pc}

08014282 <__sclose>:
 8014282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014286:	f000 b81f 	b.w	80142c8 <_close_r>

0801428a <__ascii_wctomb>:
 801428a:	b149      	cbz	r1, 80142a0 <__ascii_wctomb+0x16>
 801428c:	2aff      	cmp	r2, #255	; 0xff
 801428e:	bf85      	ittet	hi
 8014290:	238a      	movhi	r3, #138	; 0x8a
 8014292:	6003      	strhi	r3, [r0, #0]
 8014294:	700a      	strbls	r2, [r1, #0]
 8014296:	f04f 30ff 	movhi.w	r0, #4294967295
 801429a:	bf98      	it	ls
 801429c:	2001      	movls	r0, #1
 801429e:	4770      	bx	lr
 80142a0:	4608      	mov	r0, r1
 80142a2:	4770      	bx	lr

080142a4 <_write_r>:
 80142a4:	b538      	push	{r3, r4, r5, lr}
 80142a6:	4c07      	ldr	r4, [pc, #28]	; (80142c4 <_write_r+0x20>)
 80142a8:	4605      	mov	r5, r0
 80142aa:	4608      	mov	r0, r1
 80142ac:	4611      	mov	r1, r2
 80142ae:	2200      	movs	r2, #0
 80142b0:	6022      	str	r2, [r4, #0]
 80142b2:	461a      	mov	r2, r3
 80142b4:	f7ef fd32 	bl	8003d1c <_write>
 80142b8:	1c43      	adds	r3, r0, #1
 80142ba:	d102      	bne.n	80142c2 <_write_r+0x1e>
 80142bc:	6823      	ldr	r3, [r4, #0]
 80142be:	b103      	cbz	r3, 80142c2 <_write_r+0x1e>
 80142c0:	602b      	str	r3, [r5, #0]
 80142c2:	bd38      	pop	{r3, r4, r5, pc}
 80142c4:	2000414c 	.word	0x2000414c

080142c8 <_close_r>:
 80142c8:	b538      	push	{r3, r4, r5, lr}
 80142ca:	4c06      	ldr	r4, [pc, #24]	; (80142e4 <_close_r+0x1c>)
 80142cc:	2300      	movs	r3, #0
 80142ce:	4605      	mov	r5, r0
 80142d0:	4608      	mov	r0, r1
 80142d2:	6023      	str	r3, [r4, #0]
 80142d4:	f7ef fd3e 	bl	8003d54 <_close>
 80142d8:	1c43      	adds	r3, r0, #1
 80142da:	d102      	bne.n	80142e2 <_close_r+0x1a>
 80142dc:	6823      	ldr	r3, [r4, #0]
 80142de:	b103      	cbz	r3, 80142e2 <_close_r+0x1a>
 80142e0:	602b      	str	r3, [r5, #0]
 80142e2:	bd38      	pop	{r3, r4, r5, pc}
 80142e4:	2000414c 	.word	0x2000414c

080142e8 <_fstat_r>:
 80142e8:	b538      	push	{r3, r4, r5, lr}
 80142ea:	4c07      	ldr	r4, [pc, #28]	; (8014308 <_fstat_r+0x20>)
 80142ec:	2300      	movs	r3, #0
 80142ee:	4605      	mov	r5, r0
 80142f0:	4608      	mov	r0, r1
 80142f2:	4611      	mov	r1, r2
 80142f4:	6023      	str	r3, [r4, #0]
 80142f6:	f7ef fd39 	bl	8003d6c <_fstat>
 80142fa:	1c43      	adds	r3, r0, #1
 80142fc:	d102      	bne.n	8014304 <_fstat_r+0x1c>
 80142fe:	6823      	ldr	r3, [r4, #0]
 8014300:	b103      	cbz	r3, 8014304 <_fstat_r+0x1c>
 8014302:	602b      	str	r3, [r5, #0]
 8014304:	bd38      	pop	{r3, r4, r5, pc}
 8014306:	bf00      	nop
 8014308:	2000414c 	.word	0x2000414c

0801430c <_isatty_r>:
 801430c:	b538      	push	{r3, r4, r5, lr}
 801430e:	4c06      	ldr	r4, [pc, #24]	; (8014328 <_isatty_r+0x1c>)
 8014310:	2300      	movs	r3, #0
 8014312:	4605      	mov	r5, r0
 8014314:	4608      	mov	r0, r1
 8014316:	6023      	str	r3, [r4, #0]
 8014318:	f7ef fd38 	bl	8003d8c <_isatty>
 801431c:	1c43      	adds	r3, r0, #1
 801431e:	d102      	bne.n	8014326 <_isatty_r+0x1a>
 8014320:	6823      	ldr	r3, [r4, #0]
 8014322:	b103      	cbz	r3, 8014326 <_isatty_r+0x1a>
 8014324:	602b      	str	r3, [r5, #0]
 8014326:	bd38      	pop	{r3, r4, r5, pc}
 8014328:	2000414c 	.word	0x2000414c

0801432c <_lseek_r>:
 801432c:	b538      	push	{r3, r4, r5, lr}
 801432e:	4c07      	ldr	r4, [pc, #28]	; (801434c <_lseek_r+0x20>)
 8014330:	4605      	mov	r5, r0
 8014332:	4608      	mov	r0, r1
 8014334:	4611      	mov	r1, r2
 8014336:	2200      	movs	r2, #0
 8014338:	6022      	str	r2, [r4, #0]
 801433a:	461a      	mov	r2, r3
 801433c:	f7ef fd31 	bl	8003da2 <_lseek>
 8014340:	1c43      	adds	r3, r0, #1
 8014342:	d102      	bne.n	801434a <_lseek_r+0x1e>
 8014344:	6823      	ldr	r3, [r4, #0]
 8014346:	b103      	cbz	r3, 801434a <_lseek_r+0x1e>
 8014348:	602b      	str	r3, [r5, #0]
 801434a:	bd38      	pop	{r3, r4, r5, pc}
 801434c:	2000414c 	.word	0x2000414c

08014350 <memmove>:
 8014350:	4288      	cmp	r0, r1
 8014352:	b510      	push	{r4, lr}
 8014354:	eb01 0302 	add.w	r3, r1, r2
 8014358:	d807      	bhi.n	801436a <memmove+0x1a>
 801435a:	1e42      	subs	r2, r0, #1
 801435c:	4299      	cmp	r1, r3
 801435e:	d00a      	beq.n	8014376 <memmove+0x26>
 8014360:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014364:	f802 4f01 	strb.w	r4, [r2, #1]!
 8014368:	e7f8      	b.n	801435c <memmove+0xc>
 801436a:	4283      	cmp	r3, r0
 801436c:	d9f5      	bls.n	801435a <memmove+0xa>
 801436e:	1881      	adds	r1, r0, r2
 8014370:	1ad2      	subs	r2, r2, r3
 8014372:	42d3      	cmn	r3, r2
 8014374:	d100      	bne.n	8014378 <memmove+0x28>
 8014376:	bd10      	pop	{r4, pc}
 8014378:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801437c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8014380:	e7f7      	b.n	8014372 <memmove+0x22>

08014382 <__malloc_lock>:
 8014382:	4770      	bx	lr

08014384 <__malloc_unlock>:
 8014384:	4770      	bx	lr

08014386 <_realloc_r>:
 8014386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014388:	4607      	mov	r7, r0
 801438a:	4614      	mov	r4, r2
 801438c:	460e      	mov	r6, r1
 801438e:	b921      	cbnz	r1, 801439a <_realloc_r+0x14>
 8014390:	4611      	mov	r1, r2
 8014392:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8014396:	f7ff bab1 	b.w	80138fc <_malloc_r>
 801439a:	b922      	cbnz	r2, 80143a6 <_realloc_r+0x20>
 801439c:	f7ff fa60 	bl	8013860 <_free_r>
 80143a0:	4625      	mov	r5, r4
 80143a2:	4628      	mov	r0, r5
 80143a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80143a6:	f000 f827 	bl	80143f8 <_malloc_usable_size_r>
 80143aa:	42a0      	cmp	r0, r4
 80143ac:	d20f      	bcs.n	80143ce <_realloc_r+0x48>
 80143ae:	4621      	mov	r1, r4
 80143b0:	4638      	mov	r0, r7
 80143b2:	f7ff faa3 	bl	80138fc <_malloc_r>
 80143b6:	4605      	mov	r5, r0
 80143b8:	2800      	cmp	r0, #0
 80143ba:	d0f2      	beq.n	80143a2 <_realloc_r+0x1c>
 80143bc:	4631      	mov	r1, r6
 80143be:	4622      	mov	r2, r4
 80143c0:	f7fe fd91 	bl	8012ee6 <memcpy>
 80143c4:	4631      	mov	r1, r6
 80143c6:	4638      	mov	r0, r7
 80143c8:	f7ff fa4a 	bl	8013860 <_free_r>
 80143cc:	e7e9      	b.n	80143a2 <_realloc_r+0x1c>
 80143ce:	4635      	mov	r5, r6
 80143d0:	e7e7      	b.n	80143a2 <_realloc_r+0x1c>
	...

080143d4 <_read_r>:
 80143d4:	b538      	push	{r3, r4, r5, lr}
 80143d6:	4c07      	ldr	r4, [pc, #28]	; (80143f4 <_read_r+0x20>)
 80143d8:	4605      	mov	r5, r0
 80143da:	4608      	mov	r0, r1
 80143dc:	4611      	mov	r1, r2
 80143de:	2200      	movs	r2, #0
 80143e0:	6022      	str	r2, [r4, #0]
 80143e2:	461a      	mov	r2, r3
 80143e4:	f7ef fc7d 	bl	8003ce2 <_read>
 80143e8:	1c43      	adds	r3, r0, #1
 80143ea:	d102      	bne.n	80143f2 <_read_r+0x1e>
 80143ec:	6823      	ldr	r3, [r4, #0]
 80143ee:	b103      	cbz	r3, 80143f2 <_read_r+0x1e>
 80143f0:	602b      	str	r3, [r5, #0]
 80143f2:	bd38      	pop	{r3, r4, r5, pc}
 80143f4:	2000414c 	.word	0x2000414c

080143f8 <_malloc_usable_size_r>:
 80143f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80143fc:	1f18      	subs	r0, r3, #4
 80143fe:	2b00      	cmp	r3, #0
 8014400:	bfbc      	itt	lt
 8014402:	580b      	ldrlt	r3, [r1, r0]
 8014404:	18c0      	addlt	r0, r0, r3
 8014406:	4770      	bx	lr

08014408 <trunc>:
 8014408:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 801440c:	ec5c bb10 	vmov	fp, ip, d0
 8014410:	f3cc 500a 	ubfx	r0, ip, #20, #11
 8014414:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 8014418:	2913      	cmp	r1, #19
 801441a:	4664      	mov	r4, ip
 801441c:	dc11      	bgt.n	8014442 <trunc+0x3a>
 801441e:	2900      	cmp	r1, #0
 8014420:	bfa7      	ittee	ge
 8014422:	4b15      	ldrge	r3, [pc, #84]	; (8014478 <trunc+0x70>)
 8014424:	fa43 f101 	asrge.w	r1, r3, r1
 8014428:	2200      	movlt	r2, #0
 801442a:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 801442e:	bfa4      	itt	ge
 8014430:	2200      	movge	r2, #0
 8014432:	ea2c 0301 	bicge.w	r3, ip, r1
 8014436:	4693      	mov	fp, r2
 8014438:	469c      	mov	ip, r3
 801443a:	ec4c bb10 	vmov	d0, fp, ip
 801443e:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 8014442:	2933      	cmp	r1, #51	; 0x33
 8014444:	dd0d      	ble.n	8014462 <trunc+0x5a>
 8014446:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801444a:	d1f6      	bne.n	801443a <trunc+0x32>
 801444c:	4663      	mov	r3, ip
 801444e:	ee10 2a10 	vmov	r2, s0
 8014452:	ee10 0a10 	vmov	r0, s0
 8014456:	4621      	mov	r1, r4
 8014458:	f7eb ff18 	bl	800028c <__adddf3>
 801445c:	4683      	mov	fp, r0
 801445e:	468c      	mov	ip, r1
 8014460:	e7eb      	b.n	801443a <trunc+0x32>
 8014462:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 8014466:	f04f 33ff 	mov.w	r3, #4294967295
 801446a:	fa23 f000 	lsr.w	r0, r3, r0
 801446e:	ea2b 0600 	bic.w	r6, fp, r0
 8014472:	46b3      	mov	fp, r6
 8014474:	46a4      	mov	ip, r4
 8014476:	e7e0      	b.n	801443a <trunc+0x32>
 8014478:	000fffff 	.word	0x000fffff

0801447c <pow>:
 801447c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014480:	ed2d 8b04 	vpush	{d8-d9}
 8014484:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8014758 <pow+0x2dc>
 8014488:	b08d      	sub	sp, #52	; 0x34
 801448a:	ec57 6b10 	vmov	r6, r7, d0
 801448e:	ec55 4b11 	vmov	r4, r5, d1
 8014492:	f000 f965 	bl	8014760 <__ieee754_pow>
 8014496:	f999 3000 	ldrsb.w	r3, [r9]
 801449a:	9300      	str	r3, [sp, #0]
 801449c:	3301      	adds	r3, #1
 801449e:	eeb0 8a40 	vmov.f32	s16, s0
 80144a2:	eef0 8a60 	vmov.f32	s17, s1
 80144a6:	46c8      	mov	r8, r9
 80144a8:	d05f      	beq.n	801456a <pow+0xee>
 80144aa:	4622      	mov	r2, r4
 80144ac:	462b      	mov	r3, r5
 80144ae:	4620      	mov	r0, r4
 80144b0:	4629      	mov	r1, r5
 80144b2:	f7ec fb3b 	bl	8000b2c <__aeabi_dcmpun>
 80144b6:	4683      	mov	fp, r0
 80144b8:	2800      	cmp	r0, #0
 80144ba:	d156      	bne.n	801456a <pow+0xee>
 80144bc:	4632      	mov	r2, r6
 80144be:	463b      	mov	r3, r7
 80144c0:	4630      	mov	r0, r6
 80144c2:	4639      	mov	r1, r7
 80144c4:	f7ec fb32 	bl	8000b2c <__aeabi_dcmpun>
 80144c8:	9001      	str	r0, [sp, #4]
 80144ca:	b1e8      	cbz	r0, 8014508 <pow+0x8c>
 80144cc:	2200      	movs	r2, #0
 80144ce:	2300      	movs	r3, #0
 80144d0:	4620      	mov	r0, r4
 80144d2:	4629      	mov	r1, r5
 80144d4:	f7ec faf8 	bl	8000ac8 <__aeabi_dcmpeq>
 80144d8:	2800      	cmp	r0, #0
 80144da:	d046      	beq.n	801456a <pow+0xee>
 80144dc:	2301      	movs	r3, #1
 80144de:	9302      	str	r3, [sp, #8]
 80144e0:	4b96      	ldr	r3, [pc, #600]	; (801473c <pow+0x2c0>)
 80144e2:	9303      	str	r3, [sp, #12]
 80144e4:	4b96      	ldr	r3, [pc, #600]	; (8014740 <pow+0x2c4>)
 80144e6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80144ea:	2200      	movs	r2, #0
 80144ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80144f0:	9b00      	ldr	r3, [sp, #0]
 80144f2:	2b02      	cmp	r3, #2
 80144f4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80144f8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80144fc:	d033      	beq.n	8014566 <pow+0xea>
 80144fe:	a802      	add	r0, sp, #8
 8014500:	f000 fefd 	bl	80152fe <matherr>
 8014504:	bb48      	cbnz	r0, 801455a <pow+0xde>
 8014506:	e05d      	b.n	80145c4 <pow+0x148>
 8014508:	f04f 0a00 	mov.w	sl, #0
 801450c:	f04f 0b00 	mov.w	fp, #0
 8014510:	4652      	mov	r2, sl
 8014512:	465b      	mov	r3, fp
 8014514:	4630      	mov	r0, r6
 8014516:	4639      	mov	r1, r7
 8014518:	f7ec fad6 	bl	8000ac8 <__aeabi_dcmpeq>
 801451c:	ec4b ab19 	vmov	d9, sl, fp
 8014520:	2800      	cmp	r0, #0
 8014522:	d054      	beq.n	80145ce <pow+0x152>
 8014524:	4652      	mov	r2, sl
 8014526:	465b      	mov	r3, fp
 8014528:	4620      	mov	r0, r4
 801452a:	4629      	mov	r1, r5
 801452c:	f7ec facc 	bl	8000ac8 <__aeabi_dcmpeq>
 8014530:	4680      	mov	r8, r0
 8014532:	b318      	cbz	r0, 801457c <pow+0x100>
 8014534:	2301      	movs	r3, #1
 8014536:	9302      	str	r3, [sp, #8]
 8014538:	4b80      	ldr	r3, [pc, #512]	; (801473c <pow+0x2c0>)
 801453a:	9303      	str	r3, [sp, #12]
 801453c:	9b01      	ldr	r3, [sp, #4]
 801453e:	930a      	str	r3, [sp, #40]	; 0x28
 8014540:	9b00      	ldr	r3, [sp, #0]
 8014542:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014546:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801454a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801454e:	2b00      	cmp	r3, #0
 8014550:	d0d5      	beq.n	80144fe <pow+0x82>
 8014552:	4b7b      	ldr	r3, [pc, #492]	; (8014740 <pow+0x2c4>)
 8014554:	2200      	movs	r2, #0
 8014556:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801455a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801455c:	b11b      	cbz	r3, 8014566 <pow+0xea>
 801455e:	f7fe fc89 	bl	8012e74 <__errno>
 8014562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014564:	6003      	str	r3, [r0, #0]
 8014566:	ed9d 8b08 	vldr	d8, [sp, #32]
 801456a:	eeb0 0a48 	vmov.f32	s0, s16
 801456e:	eef0 0a68 	vmov.f32	s1, s17
 8014572:	b00d      	add	sp, #52	; 0x34
 8014574:	ecbd 8b04 	vpop	{d8-d9}
 8014578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801457c:	ec45 4b10 	vmov	d0, r4, r5
 8014580:	f000 feb5 	bl	80152ee <finite>
 8014584:	2800      	cmp	r0, #0
 8014586:	d0f0      	beq.n	801456a <pow+0xee>
 8014588:	4652      	mov	r2, sl
 801458a:	465b      	mov	r3, fp
 801458c:	4620      	mov	r0, r4
 801458e:	4629      	mov	r1, r5
 8014590:	f7ec faa4 	bl	8000adc <__aeabi_dcmplt>
 8014594:	2800      	cmp	r0, #0
 8014596:	d0e8      	beq.n	801456a <pow+0xee>
 8014598:	2301      	movs	r3, #1
 801459a:	9302      	str	r3, [sp, #8]
 801459c:	4b67      	ldr	r3, [pc, #412]	; (801473c <pow+0x2c0>)
 801459e:	9303      	str	r3, [sp, #12]
 80145a0:	f999 3000 	ldrsb.w	r3, [r9]
 80145a4:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80145a8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80145ac:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80145b0:	b913      	cbnz	r3, 80145b8 <pow+0x13c>
 80145b2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80145b6:	e7a2      	b.n	80144fe <pow+0x82>
 80145b8:	4962      	ldr	r1, [pc, #392]	; (8014744 <pow+0x2c8>)
 80145ba:	2000      	movs	r0, #0
 80145bc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80145c0:	2b02      	cmp	r3, #2
 80145c2:	d19c      	bne.n	80144fe <pow+0x82>
 80145c4:	f7fe fc56 	bl	8012e74 <__errno>
 80145c8:	2321      	movs	r3, #33	; 0x21
 80145ca:	6003      	str	r3, [r0, #0]
 80145cc:	e7c5      	b.n	801455a <pow+0xde>
 80145ce:	eeb0 0a48 	vmov.f32	s0, s16
 80145d2:	eef0 0a68 	vmov.f32	s1, s17
 80145d6:	f000 fe8a 	bl	80152ee <finite>
 80145da:	9000      	str	r0, [sp, #0]
 80145dc:	2800      	cmp	r0, #0
 80145de:	f040 8081 	bne.w	80146e4 <pow+0x268>
 80145e2:	ec47 6b10 	vmov	d0, r6, r7
 80145e6:	f000 fe82 	bl	80152ee <finite>
 80145ea:	2800      	cmp	r0, #0
 80145ec:	d07a      	beq.n	80146e4 <pow+0x268>
 80145ee:	ec45 4b10 	vmov	d0, r4, r5
 80145f2:	f000 fe7c 	bl	80152ee <finite>
 80145f6:	2800      	cmp	r0, #0
 80145f8:	d074      	beq.n	80146e4 <pow+0x268>
 80145fa:	ec53 2b18 	vmov	r2, r3, d8
 80145fe:	ee18 0a10 	vmov	r0, s16
 8014602:	4619      	mov	r1, r3
 8014604:	f7ec fa92 	bl	8000b2c <__aeabi_dcmpun>
 8014608:	f999 9000 	ldrsb.w	r9, [r9]
 801460c:	4b4b      	ldr	r3, [pc, #300]	; (801473c <pow+0x2c0>)
 801460e:	b1b0      	cbz	r0, 801463e <pow+0x1c2>
 8014610:	2201      	movs	r2, #1
 8014612:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014616:	9b00      	ldr	r3, [sp, #0]
 8014618:	930a      	str	r3, [sp, #40]	; 0x28
 801461a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801461e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014622:	f1b9 0f00 	cmp.w	r9, #0
 8014626:	d0c4      	beq.n	80145b2 <pow+0x136>
 8014628:	4652      	mov	r2, sl
 801462a:	465b      	mov	r3, fp
 801462c:	4650      	mov	r0, sl
 801462e:	4659      	mov	r1, fp
 8014630:	f7ec f90c 	bl	800084c <__aeabi_ddiv>
 8014634:	f1b9 0f02 	cmp.w	r9, #2
 8014638:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801463c:	e7c1      	b.n	80145c2 <pow+0x146>
 801463e:	2203      	movs	r2, #3
 8014640:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014644:	900a      	str	r0, [sp, #40]	; 0x28
 8014646:	4629      	mov	r1, r5
 8014648:	4620      	mov	r0, r4
 801464a:	2200      	movs	r2, #0
 801464c:	4b3e      	ldr	r3, [pc, #248]	; (8014748 <pow+0x2cc>)
 801464e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014652:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014656:	f7eb ffcf 	bl	80005f8 <__aeabi_dmul>
 801465a:	4604      	mov	r4, r0
 801465c:	460d      	mov	r5, r1
 801465e:	f1b9 0f00 	cmp.w	r9, #0
 8014662:	d124      	bne.n	80146ae <pow+0x232>
 8014664:	4b39      	ldr	r3, [pc, #228]	; (801474c <pow+0x2d0>)
 8014666:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801466a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801466e:	4630      	mov	r0, r6
 8014670:	4652      	mov	r2, sl
 8014672:	465b      	mov	r3, fp
 8014674:	4639      	mov	r1, r7
 8014676:	f7ec fa31 	bl	8000adc <__aeabi_dcmplt>
 801467a:	2800      	cmp	r0, #0
 801467c:	d056      	beq.n	801472c <pow+0x2b0>
 801467e:	ec45 4b10 	vmov	d0, r4, r5
 8014682:	f000 fe49 	bl	8015318 <rint>
 8014686:	4622      	mov	r2, r4
 8014688:	462b      	mov	r3, r5
 801468a:	ec51 0b10 	vmov	r0, r1, d0
 801468e:	f7ec fa1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8014692:	b920      	cbnz	r0, 801469e <pow+0x222>
 8014694:	4b2e      	ldr	r3, [pc, #184]	; (8014750 <pow+0x2d4>)
 8014696:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801469a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801469e:	f998 3000 	ldrsb.w	r3, [r8]
 80146a2:	2b02      	cmp	r3, #2
 80146a4:	d142      	bne.n	801472c <pow+0x2b0>
 80146a6:	f7fe fbe5 	bl	8012e74 <__errno>
 80146aa:	2322      	movs	r3, #34	; 0x22
 80146ac:	e78d      	b.n	80145ca <pow+0x14e>
 80146ae:	4b29      	ldr	r3, [pc, #164]	; (8014754 <pow+0x2d8>)
 80146b0:	2200      	movs	r2, #0
 80146b2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80146b6:	4630      	mov	r0, r6
 80146b8:	4652      	mov	r2, sl
 80146ba:	465b      	mov	r3, fp
 80146bc:	4639      	mov	r1, r7
 80146be:	f7ec fa0d 	bl	8000adc <__aeabi_dcmplt>
 80146c2:	2800      	cmp	r0, #0
 80146c4:	d0eb      	beq.n	801469e <pow+0x222>
 80146c6:	ec45 4b10 	vmov	d0, r4, r5
 80146ca:	f000 fe25 	bl	8015318 <rint>
 80146ce:	4622      	mov	r2, r4
 80146d0:	462b      	mov	r3, r5
 80146d2:	ec51 0b10 	vmov	r0, r1, d0
 80146d6:	f7ec f9f7 	bl	8000ac8 <__aeabi_dcmpeq>
 80146da:	2800      	cmp	r0, #0
 80146dc:	d1df      	bne.n	801469e <pow+0x222>
 80146de:	2200      	movs	r2, #0
 80146e0:	4b18      	ldr	r3, [pc, #96]	; (8014744 <pow+0x2c8>)
 80146e2:	e7da      	b.n	801469a <pow+0x21e>
 80146e4:	2200      	movs	r2, #0
 80146e6:	2300      	movs	r3, #0
 80146e8:	ec51 0b18 	vmov	r0, r1, d8
 80146ec:	f7ec f9ec 	bl	8000ac8 <__aeabi_dcmpeq>
 80146f0:	2800      	cmp	r0, #0
 80146f2:	f43f af3a 	beq.w	801456a <pow+0xee>
 80146f6:	ec47 6b10 	vmov	d0, r6, r7
 80146fa:	f000 fdf8 	bl	80152ee <finite>
 80146fe:	2800      	cmp	r0, #0
 8014700:	f43f af33 	beq.w	801456a <pow+0xee>
 8014704:	ec45 4b10 	vmov	d0, r4, r5
 8014708:	f000 fdf1 	bl	80152ee <finite>
 801470c:	2800      	cmp	r0, #0
 801470e:	f43f af2c 	beq.w	801456a <pow+0xee>
 8014712:	2304      	movs	r3, #4
 8014714:	9302      	str	r3, [sp, #8]
 8014716:	4b09      	ldr	r3, [pc, #36]	; (801473c <pow+0x2c0>)
 8014718:	9303      	str	r3, [sp, #12]
 801471a:	2300      	movs	r3, #0
 801471c:	930a      	str	r3, [sp, #40]	; 0x28
 801471e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8014722:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8014726:	ed8d 9b08 	vstr	d9, [sp, #32]
 801472a:	e7b8      	b.n	801469e <pow+0x222>
 801472c:	a802      	add	r0, sp, #8
 801472e:	f000 fde6 	bl	80152fe <matherr>
 8014732:	2800      	cmp	r0, #0
 8014734:	f47f af11 	bne.w	801455a <pow+0xde>
 8014738:	e7b5      	b.n	80146a6 <pow+0x22a>
 801473a:	bf00      	nop
 801473c:	080168d6 	.word	0x080168d6
 8014740:	3ff00000 	.word	0x3ff00000
 8014744:	fff00000 	.word	0xfff00000
 8014748:	3fe00000 	.word	0x3fe00000
 801474c:	47efffff 	.word	0x47efffff
 8014750:	c7efffff 	.word	0xc7efffff
 8014754:	7ff00000 	.word	0x7ff00000
 8014758:	20000664 	.word	0x20000664
 801475c:	00000000 	.word	0x00000000

08014760 <__ieee754_pow>:
 8014760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014764:	b091      	sub	sp, #68	; 0x44
 8014766:	ed8d 1b00 	vstr	d1, [sp]
 801476a:	e9dd 2900 	ldrd	r2, r9, [sp]
 801476e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8014772:	ea58 0302 	orrs.w	r3, r8, r2
 8014776:	ec57 6b10 	vmov	r6, r7, d0
 801477a:	f000 84be 	beq.w	80150fa <__ieee754_pow+0x99a>
 801477e:	4b7a      	ldr	r3, [pc, #488]	; (8014968 <__ieee754_pow+0x208>)
 8014780:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8014784:	429c      	cmp	r4, r3
 8014786:	463d      	mov	r5, r7
 8014788:	ee10 aa10 	vmov	sl, s0
 801478c:	dc09      	bgt.n	80147a2 <__ieee754_pow+0x42>
 801478e:	d103      	bne.n	8014798 <__ieee754_pow+0x38>
 8014790:	b93e      	cbnz	r6, 80147a2 <__ieee754_pow+0x42>
 8014792:	45a0      	cmp	r8, r4
 8014794:	dc0d      	bgt.n	80147b2 <__ieee754_pow+0x52>
 8014796:	e001      	b.n	801479c <__ieee754_pow+0x3c>
 8014798:	4598      	cmp	r8, r3
 801479a:	dc02      	bgt.n	80147a2 <__ieee754_pow+0x42>
 801479c:	4598      	cmp	r8, r3
 801479e:	d10e      	bne.n	80147be <__ieee754_pow+0x5e>
 80147a0:	b16a      	cbz	r2, 80147be <__ieee754_pow+0x5e>
 80147a2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80147a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80147aa:	ea54 030a 	orrs.w	r3, r4, sl
 80147ae:	f000 84a4 	beq.w	80150fa <__ieee754_pow+0x99a>
 80147b2:	486e      	ldr	r0, [pc, #440]	; (801496c <__ieee754_pow+0x20c>)
 80147b4:	b011      	add	sp, #68	; 0x44
 80147b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147ba:	f000 bda5 	b.w	8015308 <nan>
 80147be:	2d00      	cmp	r5, #0
 80147c0:	da53      	bge.n	801486a <__ieee754_pow+0x10a>
 80147c2:	4b6b      	ldr	r3, [pc, #428]	; (8014970 <__ieee754_pow+0x210>)
 80147c4:	4598      	cmp	r8, r3
 80147c6:	dc4d      	bgt.n	8014864 <__ieee754_pow+0x104>
 80147c8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80147cc:	4598      	cmp	r8, r3
 80147ce:	dd4c      	ble.n	801486a <__ieee754_pow+0x10a>
 80147d0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80147d4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80147d8:	2b14      	cmp	r3, #20
 80147da:	dd26      	ble.n	801482a <__ieee754_pow+0xca>
 80147dc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80147e0:	fa22 f103 	lsr.w	r1, r2, r3
 80147e4:	fa01 f303 	lsl.w	r3, r1, r3
 80147e8:	4293      	cmp	r3, r2
 80147ea:	d13e      	bne.n	801486a <__ieee754_pow+0x10a>
 80147ec:	f001 0101 	and.w	r1, r1, #1
 80147f0:	f1c1 0b02 	rsb	fp, r1, #2
 80147f4:	2a00      	cmp	r2, #0
 80147f6:	d15b      	bne.n	80148b0 <__ieee754_pow+0x150>
 80147f8:	4b5b      	ldr	r3, [pc, #364]	; (8014968 <__ieee754_pow+0x208>)
 80147fa:	4598      	cmp	r8, r3
 80147fc:	d124      	bne.n	8014848 <__ieee754_pow+0xe8>
 80147fe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8014802:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8014806:	ea53 030a 	orrs.w	r3, r3, sl
 801480a:	f000 8476 	beq.w	80150fa <__ieee754_pow+0x99a>
 801480e:	4b59      	ldr	r3, [pc, #356]	; (8014974 <__ieee754_pow+0x214>)
 8014810:	429c      	cmp	r4, r3
 8014812:	dd2d      	ble.n	8014870 <__ieee754_pow+0x110>
 8014814:	f1b9 0f00 	cmp.w	r9, #0
 8014818:	f280 8473 	bge.w	8015102 <__ieee754_pow+0x9a2>
 801481c:	2000      	movs	r0, #0
 801481e:	2100      	movs	r1, #0
 8014820:	ec41 0b10 	vmov	d0, r0, r1
 8014824:	b011      	add	sp, #68	; 0x44
 8014826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801482a:	2a00      	cmp	r2, #0
 801482c:	d13e      	bne.n	80148ac <__ieee754_pow+0x14c>
 801482e:	f1c3 0314 	rsb	r3, r3, #20
 8014832:	fa48 f103 	asr.w	r1, r8, r3
 8014836:	fa01 f303 	lsl.w	r3, r1, r3
 801483a:	4543      	cmp	r3, r8
 801483c:	f040 8469 	bne.w	8015112 <__ieee754_pow+0x9b2>
 8014840:	f001 0101 	and.w	r1, r1, #1
 8014844:	f1c1 0b02 	rsb	fp, r1, #2
 8014848:	4b4b      	ldr	r3, [pc, #300]	; (8014978 <__ieee754_pow+0x218>)
 801484a:	4598      	cmp	r8, r3
 801484c:	d118      	bne.n	8014880 <__ieee754_pow+0x120>
 801484e:	f1b9 0f00 	cmp.w	r9, #0
 8014852:	f280 845a 	bge.w	801510a <__ieee754_pow+0x9aa>
 8014856:	4948      	ldr	r1, [pc, #288]	; (8014978 <__ieee754_pow+0x218>)
 8014858:	4632      	mov	r2, r6
 801485a:	463b      	mov	r3, r7
 801485c:	2000      	movs	r0, #0
 801485e:	f7eb fff5 	bl	800084c <__aeabi_ddiv>
 8014862:	e7dd      	b.n	8014820 <__ieee754_pow+0xc0>
 8014864:	f04f 0b02 	mov.w	fp, #2
 8014868:	e7c4      	b.n	80147f4 <__ieee754_pow+0x94>
 801486a:	f04f 0b00 	mov.w	fp, #0
 801486e:	e7c1      	b.n	80147f4 <__ieee754_pow+0x94>
 8014870:	f1b9 0f00 	cmp.w	r9, #0
 8014874:	dad2      	bge.n	801481c <__ieee754_pow+0xbc>
 8014876:	e9dd 0300 	ldrd	r0, r3, [sp]
 801487a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801487e:	e7cf      	b.n	8014820 <__ieee754_pow+0xc0>
 8014880:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8014884:	d106      	bne.n	8014894 <__ieee754_pow+0x134>
 8014886:	4632      	mov	r2, r6
 8014888:	463b      	mov	r3, r7
 801488a:	4610      	mov	r0, r2
 801488c:	4619      	mov	r1, r3
 801488e:	f7eb feb3 	bl	80005f8 <__aeabi_dmul>
 8014892:	e7c5      	b.n	8014820 <__ieee754_pow+0xc0>
 8014894:	4b39      	ldr	r3, [pc, #228]	; (801497c <__ieee754_pow+0x21c>)
 8014896:	4599      	cmp	r9, r3
 8014898:	d10a      	bne.n	80148b0 <__ieee754_pow+0x150>
 801489a:	2d00      	cmp	r5, #0
 801489c:	db08      	blt.n	80148b0 <__ieee754_pow+0x150>
 801489e:	ec47 6b10 	vmov	d0, r6, r7
 80148a2:	b011      	add	sp, #68	; 0x44
 80148a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148a8:	f000 bc68 	b.w	801517c <__ieee754_sqrt>
 80148ac:	f04f 0b00 	mov.w	fp, #0
 80148b0:	ec47 6b10 	vmov	d0, r6, r7
 80148b4:	f000 fd12 	bl	80152dc <fabs>
 80148b8:	ec51 0b10 	vmov	r0, r1, d0
 80148bc:	f1ba 0f00 	cmp.w	sl, #0
 80148c0:	d127      	bne.n	8014912 <__ieee754_pow+0x1b2>
 80148c2:	b124      	cbz	r4, 80148ce <__ieee754_pow+0x16e>
 80148c4:	4b2c      	ldr	r3, [pc, #176]	; (8014978 <__ieee754_pow+0x218>)
 80148c6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80148ca:	429a      	cmp	r2, r3
 80148cc:	d121      	bne.n	8014912 <__ieee754_pow+0x1b2>
 80148ce:	f1b9 0f00 	cmp.w	r9, #0
 80148d2:	da05      	bge.n	80148e0 <__ieee754_pow+0x180>
 80148d4:	4602      	mov	r2, r0
 80148d6:	460b      	mov	r3, r1
 80148d8:	2000      	movs	r0, #0
 80148da:	4927      	ldr	r1, [pc, #156]	; (8014978 <__ieee754_pow+0x218>)
 80148dc:	f7eb ffb6 	bl	800084c <__aeabi_ddiv>
 80148e0:	2d00      	cmp	r5, #0
 80148e2:	da9d      	bge.n	8014820 <__ieee754_pow+0xc0>
 80148e4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80148e8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80148ec:	ea54 030b 	orrs.w	r3, r4, fp
 80148f0:	d108      	bne.n	8014904 <__ieee754_pow+0x1a4>
 80148f2:	4602      	mov	r2, r0
 80148f4:	460b      	mov	r3, r1
 80148f6:	4610      	mov	r0, r2
 80148f8:	4619      	mov	r1, r3
 80148fa:	f7eb fcc5 	bl	8000288 <__aeabi_dsub>
 80148fe:	4602      	mov	r2, r0
 8014900:	460b      	mov	r3, r1
 8014902:	e7ac      	b.n	801485e <__ieee754_pow+0xfe>
 8014904:	f1bb 0f01 	cmp.w	fp, #1
 8014908:	d18a      	bne.n	8014820 <__ieee754_pow+0xc0>
 801490a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801490e:	4619      	mov	r1, r3
 8014910:	e786      	b.n	8014820 <__ieee754_pow+0xc0>
 8014912:	0fed      	lsrs	r5, r5, #31
 8014914:	1e6b      	subs	r3, r5, #1
 8014916:	930d      	str	r3, [sp, #52]	; 0x34
 8014918:	ea5b 0303 	orrs.w	r3, fp, r3
 801491c:	d102      	bne.n	8014924 <__ieee754_pow+0x1c4>
 801491e:	4632      	mov	r2, r6
 8014920:	463b      	mov	r3, r7
 8014922:	e7e8      	b.n	80148f6 <__ieee754_pow+0x196>
 8014924:	4b16      	ldr	r3, [pc, #88]	; (8014980 <__ieee754_pow+0x220>)
 8014926:	4598      	cmp	r8, r3
 8014928:	f340 80fe 	ble.w	8014b28 <__ieee754_pow+0x3c8>
 801492c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014930:	4598      	cmp	r8, r3
 8014932:	dd0a      	ble.n	801494a <__ieee754_pow+0x1ea>
 8014934:	4b0f      	ldr	r3, [pc, #60]	; (8014974 <__ieee754_pow+0x214>)
 8014936:	429c      	cmp	r4, r3
 8014938:	dc0d      	bgt.n	8014956 <__ieee754_pow+0x1f6>
 801493a:	f1b9 0f00 	cmp.w	r9, #0
 801493e:	f6bf af6d 	bge.w	801481c <__ieee754_pow+0xbc>
 8014942:	a307      	add	r3, pc, #28	; (adr r3, 8014960 <__ieee754_pow+0x200>)
 8014944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014948:	e79f      	b.n	801488a <__ieee754_pow+0x12a>
 801494a:	4b0e      	ldr	r3, [pc, #56]	; (8014984 <__ieee754_pow+0x224>)
 801494c:	429c      	cmp	r4, r3
 801494e:	ddf4      	ble.n	801493a <__ieee754_pow+0x1da>
 8014950:	4b09      	ldr	r3, [pc, #36]	; (8014978 <__ieee754_pow+0x218>)
 8014952:	429c      	cmp	r4, r3
 8014954:	dd18      	ble.n	8014988 <__ieee754_pow+0x228>
 8014956:	f1b9 0f00 	cmp.w	r9, #0
 801495a:	dcf2      	bgt.n	8014942 <__ieee754_pow+0x1e2>
 801495c:	e75e      	b.n	801481c <__ieee754_pow+0xbc>
 801495e:	bf00      	nop
 8014960:	8800759c 	.word	0x8800759c
 8014964:	7e37e43c 	.word	0x7e37e43c
 8014968:	7ff00000 	.word	0x7ff00000
 801496c:	080167a7 	.word	0x080167a7
 8014970:	433fffff 	.word	0x433fffff
 8014974:	3fefffff 	.word	0x3fefffff
 8014978:	3ff00000 	.word	0x3ff00000
 801497c:	3fe00000 	.word	0x3fe00000
 8014980:	41e00000 	.word	0x41e00000
 8014984:	3feffffe 	.word	0x3feffffe
 8014988:	2200      	movs	r2, #0
 801498a:	4b63      	ldr	r3, [pc, #396]	; (8014b18 <__ieee754_pow+0x3b8>)
 801498c:	f7eb fc7c 	bl	8000288 <__aeabi_dsub>
 8014990:	a355      	add	r3, pc, #340	; (adr r3, 8014ae8 <__ieee754_pow+0x388>)
 8014992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014996:	4604      	mov	r4, r0
 8014998:	460d      	mov	r5, r1
 801499a:	f7eb fe2d 	bl	80005f8 <__aeabi_dmul>
 801499e:	a354      	add	r3, pc, #336	; (adr r3, 8014af0 <__ieee754_pow+0x390>)
 80149a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149a4:	4606      	mov	r6, r0
 80149a6:	460f      	mov	r7, r1
 80149a8:	4620      	mov	r0, r4
 80149aa:	4629      	mov	r1, r5
 80149ac:	f7eb fe24 	bl	80005f8 <__aeabi_dmul>
 80149b0:	2200      	movs	r2, #0
 80149b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80149b6:	4b59      	ldr	r3, [pc, #356]	; (8014b1c <__ieee754_pow+0x3bc>)
 80149b8:	4620      	mov	r0, r4
 80149ba:	4629      	mov	r1, r5
 80149bc:	f7eb fe1c 	bl	80005f8 <__aeabi_dmul>
 80149c0:	4602      	mov	r2, r0
 80149c2:	460b      	mov	r3, r1
 80149c4:	a14c      	add	r1, pc, #304	; (adr r1, 8014af8 <__ieee754_pow+0x398>)
 80149c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149ca:	f7eb fc5d 	bl	8000288 <__aeabi_dsub>
 80149ce:	4622      	mov	r2, r4
 80149d0:	462b      	mov	r3, r5
 80149d2:	f7eb fe11 	bl	80005f8 <__aeabi_dmul>
 80149d6:	4602      	mov	r2, r0
 80149d8:	460b      	mov	r3, r1
 80149da:	2000      	movs	r0, #0
 80149dc:	4950      	ldr	r1, [pc, #320]	; (8014b20 <__ieee754_pow+0x3c0>)
 80149de:	f7eb fc53 	bl	8000288 <__aeabi_dsub>
 80149e2:	4622      	mov	r2, r4
 80149e4:	462b      	mov	r3, r5
 80149e6:	4680      	mov	r8, r0
 80149e8:	4689      	mov	r9, r1
 80149ea:	4620      	mov	r0, r4
 80149ec:	4629      	mov	r1, r5
 80149ee:	f7eb fe03 	bl	80005f8 <__aeabi_dmul>
 80149f2:	4602      	mov	r2, r0
 80149f4:	460b      	mov	r3, r1
 80149f6:	4640      	mov	r0, r8
 80149f8:	4649      	mov	r1, r9
 80149fa:	f7eb fdfd 	bl	80005f8 <__aeabi_dmul>
 80149fe:	a340      	add	r3, pc, #256	; (adr r3, 8014b00 <__ieee754_pow+0x3a0>)
 8014a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a04:	f7eb fdf8 	bl	80005f8 <__aeabi_dmul>
 8014a08:	4602      	mov	r2, r0
 8014a0a:	460b      	mov	r3, r1
 8014a0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014a10:	f7eb fc3a 	bl	8000288 <__aeabi_dsub>
 8014a14:	4602      	mov	r2, r0
 8014a16:	460b      	mov	r3, r1
 8014a18:	4604      	mov	r4, r0
 8014a1a:	460d      	mov	r5, r1
 8014a1c:	4630      	mov	r0, r6
 8014a1e:	4639      	mov	r1, r7
 8014a20:	f7eb fc34 	bl	800028c <__adddf3>
 8014a24:	2000      	movs	r0, #0
 8014a26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014a2a:	4632      	mov	r2, r6
 8014a2c:	463b      	mov	r3, r7
 8014a2e:	f7eb fc2b 	bl	8000288 <__aeabi_dsub>
 8014a32:	4602      	mov	r2, r0
 8014a34:	460b      	mov	r3, r1
 8014a36:	4620      	mov	r0, r4
 8014a38:	4629      	mov	r1, r5
 8014a3a:	f7eb fc25 	bl	8000288 <__aeabi_dsub>
 8014a3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014a40:	f10b 33ff 	add.w	r3, fp, #4294967295
 8014a44:	4313      	orrs	r3, r2
 8014a46:	4606      	mov	r6, r0
 8014a48:	460f      	mov	r7, r1
 8014a4a:	f040 81eb 	bne.w	8014e24 <__ieee754_pow+0x6c4>
 8014a4e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8014b08 <__ieee754_pow+0x3a8>
 8014a52:	e9dd 4500 	ldrd	r4, r5, [sp]
 8014a56:	2400      	movs	r4, #0
 8014a58:	4622      	mov	r2, r4
 8014a5a:	462b      	mov	r3, r5
 8014a5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014a60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014a64:	f7eb fc10 	bl	8000288 <__aeabi_dsub>
 8014a68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a6c:	f7eb fdc4 	bl	80005f8 <__aeabi_dmul>
 8014a70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a74:	4680      	mov	r8, r0
 8014a76:	4689      	mov	r9, r1
 8014a78:	4630      	mov	r0, r6
 8014a7a:	4639      	mov	r1, r7
 8014a7c:	f7eb fdbc 	bl	80005f8 <__aeabi_dmul>
 8014a80:	4602      	mov	r2, r0
 8014a82:	460b      	mov	r3, r1
 8014a84:	4640      	mov	r0, r8
 8014a86:	4649      	mov	r1, r9
 8014a88:	f7eb fc00 	bl	800028c <__adddf3>
 8014a8c:	4622      	mov	r2, r4
 8014a8e:	462b      	mov	r3, r5
 8014a90:	4680      	mov	r8, r0
 8014a92:	4689      	mov	r9, r1
 8014a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a98:	f7eb fdae 	bl	80005f8 <__aeabi_dmul>
 8014a9c:	460b      	mov	r3, r1
 8014a9e:	4604      	mov	r4, r0
 8014aa0:	460d      	mov	r5, r1
 8014aa2:	4602      	mov	r2, r0
 8014aa4:	4649      	mov	r1, r9
 8014aa6:	4640      	mov	r0, r8
 8014aa8:	e9cd 4500 	strd	r4, r5, [sp]
 8014aac:	f7eb fbee 	bl	800028c <__adddf3>
 8014ab0:	4b1c      	ldr	r3, [pc, #112]	; (8014b24 <__ieee754_pow+0x3c4>)
 8014ab2:	4299      	cmp	r1, r3
 8014ab4:	4606      	mov	r6, r0
 8014ab6:	460f      	mov	r7, r1
 8014ab8:	468b      	mov	fp, r1
 8014aba:	f340 82f7 	ble.w	80150ac <__ieee754_pow+0x94c>
 8014abe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8014ac2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8014ac6:	4303      	orrs	r3, r0
 8014ac8:	f000 81ea 	beq.w	8014ea0 <__ieee754_pow+0x740>
 8014acc:	a310      	add	r3, pc, #64	; (adr r3, 8014b10 <__ieee754_pow+0x3b0>)
 8014ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ad2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ad6:	f7eb fd8f 	bl	80005f8 <__aeabi_dmul>
 8014ada:	a30d      	add	r3, pc, #52	; (adr r3, 8014b10 <__ieee754_pow+0x3b0>)
 8014adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ae0:	e6d5      	b.n	801488e <__ieee754_pow+0x12e>
 8014ae2:	bf00      	nop
 8014ae4:	f3af 8000 	nop.w
 8014ae8:	60000000 	.word	0x60000000
 8014aec:	3ff71547 	.word	0x3ff71547
 8014af0:	f85ddf44 	.word	0xf85ddf44
 8014af4:	3e54ae0b 	.word	0x3e54ae0b
 8014af8:	55555555 	.word	0x55555555
 8014afc:	3fd55555 	.word	0x3fd55555
 8014b00:	652b82fe 	.word	0x652b82fe
 8014b04:	3ff71547 	.word	0x3ff71547
 8014b08:	00000000 	.word	0x00000000
 8014b0c:	bff00000 	.word	0xbff00000
 8014b10:	8800759c 	.word	0x8800759c
 8014b14:	7e37e43c 	.word	0x7e37e43c
 8014b18:	3ff00000 	.word	0x3ff00000
 8014b1c:	3fd00000 	.word	0x3fd00000
 8014b20:	3fe00000 	.word	0x3fe00000
 8014b24:	408fffff 	.word	0x408fffff
 8014b28:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014b2c:	f04f 0200 	mov.w	r2, #0
 8014b30:	da05      	bge.n	8014b3e <__ieee754_pow+0x3de>
 8014b32:	4bd3      	ldr	r3, [pc, #844]	; (8014e80 <__ieee754_pow+0x720>)
 8014b34:	f7eb fd60 	bl	80005f8 <__aeabi_dmul>
 8014b38:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014b3c:	460c      	mov	r4, r1
 8014b3e:	1523      	asrs	r3, r4, #20
 8014b40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014b44:	4413      	add	r3, r2
 8014b46:	9309      	str	r3, [sp, #36]	; 0x24
 8014b48:	4bce      	ldr	r3, [pc, #824]	; (8014e84 <__ieee754_pow+0x724>)
 8014b4a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014b4e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014b52:	429c      	cmp	r4, r3
 8014b54:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014b58:	dd08      	ble.n	8014b6c <__ieee754_pow+0x40c>
 8014b5a:	4bcb      	ldr	r3, [pc, #812]	; (8014e88 <__ieee754_pow+0x728>)
 8014b5c:	429c      	cmp	r4, r3
 8014b5e:	f340 815e 	ble.w	8014e1e <__ieee754_pow+0x6be>
 8014b62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b64:	3301      	adds	r3, #1
 8014b66:	9309      	str	r3, [sp, #36]	; 0x24
 8014b68:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014b6c:	f04f 0a00 	mov.w	sl, #0
 8014b70:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8014b74:	930c      	str	r3, [sp, #48]	; 0x30
 8014b76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014b78:	4bc4      	ldr	r3, [pc, #784]	; (8014e8c <__ieee754_pow+0x72c>)
 8014b7a:	4413      	add	r3, r2
 8014b7c:	ed93 7b00 	vldr	d7, [r3]
 8014b80:	4629      	mov	r1, r5
 8014b82:	ec53 2b17 	vmov	r2, r3, d7
 8014b86:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014b8a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014b8e:	f7eb fb7b 	bl	8000288 <__aeabi_dsub>
 8014b92:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014b96:	4606      	mov	r6, r0
 8014b98:	460f      	mov	r7, r1
 8014b9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014b9e:	f7eb fb75 	bl	800028c <__adddf3>
 8014ba2:	4602      	mov	r2, r0
 8014ba4:	460b      	mov	r3, r1
 8014ba6:	2000      	movs	r0, #0
 8014ba8:	49b9      	ldr	r1, [pc, #740]	; (8014e90 <__ieee754_pow+0x730>)
 8014baa:	f7eb fe4f 	bl	800084c <__aeabi_ddiv>
 8014bae:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8014bb2:	4602      	mov	r2, r0
 8014bb4:	460b      	mov	r3, r1
 8014bb6:	4630      	mov	r0, r6
 8014bb8:	4639      	mov	r1, r7
 8014bba:	f7eb fd1d 	bl	80005f8 <__aeabi_dmul>
 8014bbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014bc2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8014bc6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8014bca:	2300      	movs	r3, #0
 8014bcc:	9302      	str	r3, [sp, #8]
 8014bce:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014bd2:	106d      	asrs	r5, r5, #1
 8014bd4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014bd8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8014bdc:	2200      	movs	r2, #0
 8014bde:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8014be2:	4640      	mov	r0, r8
 8014be4:	4649      	mov	r1, r9
 8014be6:	4614      	mov	r4, r2
 8014be8:	461d      	mov	r5, r3
 8014bea:	f7eb fd05 	bl	80005f8 <__aeabi_dmul>
 8014bee:	4602      	mov	r2, r0
 8014bf0:	460b      	mov	r3, r1
 8014bf2:	4630      	mov	r0, r6
 8014bf4:	4639      	mov	r1, r7
 8014bf6:	f7eb fb47 	bl	8000288 <__aeabi_dsub>
 8014bfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014bfe:	4606      	mov	r6, r0
 8014c00:	460f      	mov	r7, r1
 8014c02:	4620      	mov	r0, r4
 8014c04:	4629      	mov	r1, r5
 8014c06:	f7eb fb3f 	bl	8000288 <__aeabi_dsub>
 8014c0a:	4602      	mov	r2, r0
 8014c0c:	460b      	mov	r3, r1
 8014c0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014c12:	f7eb fb39 	bl	8000288 <__aeabi_dsub>
 8014c16:	4642      	mov	r2, r8
 8014c18:	464b      	mov	r3, r9
 8014c1a:	f7eb fced 	bl	80005f8 <__aeabi_dmul>
 8014c1e:	4602      	mov	r2, r0
 8014c20:	460b      	mov	r3, r1
 8014c22:	4630      	mov	r0, r6
 8014c24:	4639      	mov	r1, r7
 8014c26:	f7eb fb2f 	bl	8000288 <__aeabi_dsub>
 8014c2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014c2e:	f7eb fce3 	bl	80005f8 <__aeabi_dmul>
 8014c32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014c36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014c3a:	4610      	mov	r0, r2
 8014c3c:	4619      	mov	r1, r3
 8014c3e:	f7eb fcdb 	bl	80005f8 <__aeabi_dmul>
 8014c42:	a37b      	add	r3, pc, #492	; (adr r3, 8014e30 <__ieee754_pow+0x6d0>)
 8014c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c48:	4604      	mov	r4, r0
 8014c4a:	460d      	mov	r5, r1
 8014c4c:	f7eb fcd4 	bl	80005f8 <__aeabi_dmul>
 8014c50:	a379      	add	r3, pc, #484	; (adr r3, 8014e38 <__ieee754_pow+0x6d8>)
 8014c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c56:	f7eb fb19 	bl	800028c <__adddf3>
 8014c5a:	4622      	mov	r2, r4
 8014c5c:	462b      	mov	r3, r5
 8014c5e:	f7eb fccb 	bl	80005f8 <__aeabi_dmul>
 8014c62:	a377      	add	r3, pc, #476	; (adr r3, 8014e40 <__ieee754_pow+0x6e0>)
 8014c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c68:	f7eb fb10 	bl	800028c <__adddf3>
 8014c6c:	4622      	mov	r2, r4
 8014c6e:	462b      	mov	r3, r5
 8014c70:	f7eb fcc2 	bl	80005f8 <__aeabi_dmul>
 8014c74:	a374      	add	r3, pc, #464	; (adr r3, 8014e48 <__ieee754_pow+0x6e8>)
 8014c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c7a:	f7eb fb07 	bl	800028c <__adddf3>
 8014c7e:	4622      	mov	r2, r4
 8014c80:	462b      	mov	r3, r5
 8014c82:	f7eb fcb9 	bl	80005f8 <__aeabi_dmul>
 8014c86:	a372      	add	r3, pc, #456	; (adr r3, 8014e50 <__ieee754_pow+0x6f0>)
 8014c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c8c:	f7eb fafe 	bl	800028c <__adddf3>
 8014c90:	4622      	mov	r2, r4
 8014c92:	462b      	mov	r3, r5
 8014c94:	f7eb fcb0 	bl	80005f8 <__aeabi_dmul>
 8014c98:	a36f      	add	r3, pc, #444	; (adr r3, 8014e58 <__ieee754_pow+0x6f8>)
 8014c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c9e:	f7eb faf5 	bl	800028c <__adddf3>
 8014ca2:	4622      	mov	r2, r4
 8014ca4:	4606      	mov	r6, r0
 8014ca6:	460f      	mov	r7, r1
 8014ca8:	462b      	mov	r3, r5
 8014caa:	4620      	mov	r0, r4
 8014cac:	4629      	mov	r1, r5
 8014cae:	f7eb fca3 	bl	80005f8 <__aeabi_dmul>
 8014cb2:	4602      	mov	r2, r0
 8014cb4:	460b      	mov	r3, r1
 8014cb6:	4630      	mov	r0, r6
 8014cb8:	4639      	mov	r1, r7
 8014cba:	f7eb fc9d 	bl	80005f8 <__aeabi_dmul>
 8014cbe:	4642      	mov	r2, r8
 8014cc0:	4604      	mov	r4, r0
 8014cc2:	460d      	mov	r5, r1
 8014cc4:	464b      	mov	r3, r9
 8014cc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014cca:	f7eb fadf 	bl	800028c <__adddf3>
 8014cce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014cd2:	f7eb fc91 	bl	80005f8 <__aeabi_dmul>
 8014cd6:	4622      	mov	r2, r4
 8014cd8:	462b      	mov	r3, r5
 8014cda:	f7eb fad7 	bl	800028c <__adddf3>
 8014cde:	4642      	mov	r2, r8
 8014ce0:	4606      	mov	r6, r0
 8014ce2:	460f      	mov	r7, r1
 8014ce4:	464b      	mov	r3, r9
 8014ce6:	4640      	mov	r0, r8
 8014ce8:	4649      	mov	r1, r9
 8014cea:	f7eb fc85 	bl	80005f8 <__aeabi_dmul>
 8014cee:	2200      	movs	r2, #0
 8014cf0:	4b68      	ldr	r3, [pc, #416]	; (8014e94 <__ieee754_pow+0x734>)
 8014cf2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014cf6:	f7eb fac9 	bl	800028c <__adddf3>
 8014cfa:	4632      	mov	r2, r6
 8014cfc:	463b      	mov	r3, r7
 8014cfe:	f7eb fac5 	bl	800028c <__adddf3>
 8014d02:	9802      	ldr	r0, [sp, #8]
 8014d04:	460d      	mov	r5, r1
 8014d06:	4604      	mov	r4, r0
 8014d08:	4602      	mov	r2, r0
 8014d0a:	460b      	mov	r3, r1
 8014d0c:	4640      	mov	r0, r8
 8014d0e:	4649      	mov	r1, r9
 8014d10:	f7eb fc72 	bl	80005f8 <__aeabi_dmul>
 8014d14:	2200      	movs	r2, #0
 8014d16:	4680      	mov	r8, r0
 8014d18:	4689      	mov	r9, r1
 8014d1a:	4b5e      	ldr	r3, [pc, #376]	; (8014e94 <__ieee754_pow+0x734>)
 8014d1c:	4620      	mov	r0, r4
 8014d1e:	4629      	mov	r1, r5
 8014d20:	f7eb fab2 	bl	8000288 <__aeabi_dsub>
 8014d24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014d28:	f7eb faae 	bl	8000288 <__aeabi_dsub>
 8014d2c:	4602      	mov	r2, r0
 8014d2e:	460b      	mov	r3, r1
 8014d30:	4630      	mov	r0, r6
 8014d32:	4639      	mov	r1, r7
 8014d34:	f7eb faa8 	bl	8000288 <__aeabi_dsub>
 8014d38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014d3c:	f7eb fc5c 	bl	80005f8 <__aeabi_dmul>
 8014d40:	4622      	mov	r2, r4
 8014d42:	4606      	mov	r6, r0
 8014d44:	460f      	mov	r7, r1
 8014d46:	462b      	mov	r3, r5
 8014d48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014d4c:	f7eb fc54 	bl	80005f8 <__aeabi_dmul>
 8014d50:	4602      	mov	r2, r0
 8014d52:	460b      	mov	r3, r1
 8014d54:	4630      	mov	r0, r6
 8014d56:	4639      	mov	r1, r7
 8014d58:	f7eb fa98 	bl	800028c <__adddf3>
 8014d5c:	4606      	mov	r6, r0
 8014d5e:	460f      	mov	r7, r1
 8014d60:	4602      	mov	r2, r0
 8014d62:	460b      	mov	r3, r1
 8014d64:	4640      	mov	r0, r8
 8014d66:	4649      	mov	r1, r9
 8014d68:	f7eb fa90 	bl	800028c <__adddf3>
 8014d6c:	9802      	ldr	r0, [sp, #8]
 8014d6e:	a33c      	add	r3, pc, #240	; (adr r3, 8014e60 <__ieee754_pow+0x700>)
 8014d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d74:	4604      	mov	r4, r0
 8014d76:	460d      	mov	r5, r1
 8014d78:	f7eb fc3e 	bl	80005f8 <__aeabi_dmul>
 8014d7c:	4642      	mov	r2, r8
 8014d7e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014d82:	464b      	mov	r3, r9
 8014d84:	4620      	mov	r0, r4
 8014d86:	4629      	mov	r1, r5
 8014d88:	f7eb fa7e 	bl	8000288 <__aeabi_dsub>
 8014d8c:	4602      	mov	r2, r0
 8014d8e:	460b      	mov	r3, r1
 8014d90:	4630      	mov	r0, r6
 8014d92:	4639      	mov	r1, r7
 8014d94:	f7eb fa78 	bl	8000288 <__aeabi_dsub>
 8014d98:	a333      	add	r3, pc, #204	; (adr r3, 8014e68 <__ieee754_pow+0x708>)
 8014d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d9e:	f7eb fc2b 	bl	80005f8 <__aeabi_dmul>
 8014da2:	a333      	add	r3, pc, #204	; (adr r3, 8014e70 <__ieee754_pow+0x710>)
 8014da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014da8:	4606      	mov	r6, r0
 8014daa:	460f      	mov	r7, r1
 8014dac:	4620      	mov	r0, r4
 8014dae:	4629      	mov	r1, r5
 8014db0:	f7eb fc22 	bl	80005f8 <__aeabi_dmul>
 8014db4:	4602      	mov	r2, r0
 8014db6:	460b      	mov	r3, r1
 8014db8:	4630      	mov	r0, r6
 8014dba:	4639      	mov	r1, r7
 8014dbc:	f7eb fa66 	bl	800028c <__adddf3>
 8014dc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014dc2:	4b35      	ldr	r3, [pc, #212]	; (8014e98 <__ieee754_pow+0x738>)
 8014dc4:	4413      	add	r3, r2
 8014dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dca:	f7eb fa5f 	bl	800028c <__adddf3>
 8014dce:	4604      	mov	r4, r0
 8014dd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014dd2:	460d      	mov	r5, r1
 8014dd4:	f7eb fba6 	bl	8000524 <__aeabi_i2d>
 8014dd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014dda:	4b30      	ldr	r3, [pc, #192]	; (8014e9c <__ieee754_pow+0x73c>)
 8014ddc:	4413      	add	r3, r2
 8014dde:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014de2:	4606      	mov	r6, r0
 8014de4:	460f      	mov	r7, r1
 8014de6:	4622      	mov	r2, r4
 8014de8:	462b      	mov	r3, r5
 8014dea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014dee:	f7eb fa4d 	bl	800028c <__adddf3>
 8014df2:	4642      	mov	r2, r8
 8014df4:	464b      	mov	r3, r9
 8014df6:	f7eb fa49 	bl	800028c <__adddf3>
 8014dfa:	4632      	mov	r2, r6
 8014dfc:	463b      	mov	r3, r7
 8014dfe:	f7eb fa45 	bl	800028c <__adddf3>
 8014e02:	9802      	ldr	r0, [sp, #8]
 8014e04:	4632      	mov	r2, r6
 8014e06:	463b      	mov	r3, r7
 8014e08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014e0c:	f7eb fa3c 	bl	8000288 <__aeabi_dsub>
 8014e10:	4642      	mov	r2, r8
 8014e12:	464b      	mov	r3, r9
 8014e14:	f7eb fa38 	bl	8000288 <__aeabi_dsub>
 8014e18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014e1c:	e607      	b.n	8014a2e <__ieee754_pow+0x2ce>
 8014e1e:	f04f 0a01 	mov.w	sl, #1
 8014e22:	e6a5      	b.n	8014b70 <__ieee754_pow+0x410>
 8014e24:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8014e78 <__ieee754_pow+0x718>
 8014e28:	e613      	b.n	8014a52 <__ieee754_pow+0x2f2>
 8014e2a:	bf00      	nop
 8014e2c:	f3af 8000 	nop.w
 8014e30:	4a454eef 	.word	0x4a454eef
 8014e34:	3fca7e28 	.word	0x3fca7e28
 8014e38:	93c9db65 	.word	0x93c9db65
 8014e3c:	3fcd864a 	.word	0x3fcd864a
 8014e40:	a91d4101 	.word	0xa91d4101
 8014e44:	3fd17460 	.word	0x3fd17460
 8014e48:	518f264d 	.word	0x518f264d
 8014e4c:	3fd55555 	.word	0x3fd55555
 8014e50:	db6fabff 	.word	0xdb6fabff
 8014e54:	3fdb6db6 	.word	0x3fdb6db6
 8014e58:	33333303 	.word	0x33333303
 8014e5c:	3fe33333 	.word	0x3fe33333
 8014e60:	e0000000 	.word	0xe0000000
 8014e64:	3feec709 	.word	0x3feec709
 8014e68:	dc3a03fd 	.word	0xdc3a03fd
 8014e6c:	3feec709 	.word	0x3feec709
 8014e70:	145b01f5 	.word	0x145b01f5
 8014e74:	be3e2fe0 	.word	0xbe3e2fe0
 8014e78:	00000000 	.word	0x00000000
 8014e7c:	3ff00000 	.word	0x3ff00000
 8014e80:	43400000 	.word	0x43400000
 8014e84:	0003988e 	.word	0x0003988e
 8014e88:	000bb679 	.word	0x000bb679
 8014e8c:	080168e0 	.word	0x080168e0
 8014e90:	3ff00000 	.word	0x3ff00000
 8014e94:	40080000 	.word	0x40080000
 8014e98:	08016900 	.word	0x08016900
 8014e9c:	080168f0 	.word	0x080168f0
 8014ea0:	a3b4      	add	r3, pc, #720	; (adr r3, 8015174 <__ieee754_pow+0xa14>)
 8014ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ea6:	4640      	mov	r0, r8
 8014ea8:	4649      	mov	r1, r9
 8014eaa:	f7eb f9ef 	bl	800028c <__adddf3>
 8014eae:	4622      	mov	r2, r4
 8014eb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014eb4:	462b      	mov	r3, r5
 8014eb6:	4630      	mov	r0, r6
 8014eb8:	4639      	mov	r1, r7
 8014eba:	f7eb f9e5 	bl	8000288 <__aeabi_dsub>
 8014ebe:	4602      	mov	r2, r0
 8014ec0:	460b      	mov	r3, r1
 8014ec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014ec6:	f7eb fe27 	bl	8000b18 <__aeabi_dcmpgt>
 8014eca:	2800      	cmp	r0, #0
 8014ecc:	f47f adfe 	bne.w	8014acc <__ieee754_pow+0x36c>
 8014ed0:	4aa3      	ldr	r2, [pc, #652]	; (8015160 <__ieee754_pow+0xa00>)
 8014ed2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014ed6:	4293      	cmp	r3, r2
 8014ed8:	f340 810a 	ble.w	80150f0 <__ieee754_pow+0x990>
 8014edc:	151b      	asrs	r3, r3, #20
 8014ede:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8014ee2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8014ee6:	fa4a f303 	asr.w	r3, sl, r3
 8014eea:	445b      	add	r3, fp
 8014eec:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8014ef0:	4e9c      	ldr	r6, [pc, #624]	; (8015164 <__ieee754_pow+0xa04>)
 8014ef2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8014ef6:	4116      	asrs	r6, r2
 8014ef8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8014efc:	2000      	movs	r0, #0
 8014efe:	ea23 0106 	bic.w	r1, r3, r6
 8014f02:	f1c2 0214 	rsb	r2, r2, #20
 8014f06:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8014f0a:	fa4a fa02 	asr.w	sl, sl, r2
 8014f0e:	f1bb 0f00 	cmp.w	fp, #0
 8014f12:	4602      	mov	r2, r0
 8014f14:	460b      	mov	r3, r1
 8014f16:	4620      	mov	r0, r4
 8014f18:	4629      	mov	r1, r5
 8014f1a:	bfb8      	it	lt
 8014f1c:	f1ca 0a00 	rsblt	sl, sl, #0
 8014f20:	f7eb f9b2 	bl	8000288 <__aeabi_dsub>
 8014f24:	e9cd 0100 	strd	r0, r1, [sp]
 8014f28:	4642      	mov	r2, r8
 8014f2a:	464b      	mov	r3, r9
 8014f2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014f30:	f7eb f9ac 	bl	800028c <__adddf3>
 8014f34:	2000      	movs	r0, #0
 8014f36:	a378      	add	r3, pc, #480	; (adr r3, 8015118 <__ieee754_pow+0x9b8>)
 8014f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f3c:	4604      	mov	r4, r0
 8014f3e:	460d      	mov	r5, r1
 8014f40:	f7eb fb5a 	bl	80005f8 <__aeabi_dmul>
 8014f44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014f48:	4606      	mov	r6, r0
 8014f4a:	460f      	mov	r7, r1
 8014f4c:	4620      	mov	r0, r4
 8014f4e:	4629      	mov	r1, r5
 8014f50:	f7eb f99a 	bl	8000288 <__aeabi_dsub>
 8014f54:	4602      	mov	r2, r0
 8014f56:	460b      	mov	r3, r1
 8014f58:	4640      	mov	r0, r8
 8014f5a:	4649      	mov	r1, r9
 8014f5c:	f7eb f994 	bl	8000288 <__aeabi_dsub>
 8014f60:	a36f      	add	r3, pc, #444	; (adr r3, 8015120 <__ieee754_pow+0x9c0>)
 8014f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f66:	f7eb fb47 	bl	80005f8 <__aeabi_dmul>
 8014f6a:	a36f      	add	r3, pc, #444	; (adr r3, 8015128 <__ieee754_pow+0x9c8>)
 8014f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f70:	4680      	mov	r8, r0
 8014f72:	4689      	mov	r9, r1
 8014f74:	4620      	mov	r0, r4
 8014f76:	4629      	mov	r1, r5
 8014f78:	f7eb fb3e 	bl	80005f8 <__aeabi_dmul>
 8014f7c:	4602      	mov	r2, r0
 8014f7e:	460b      	mov	r3, r1
 8014f80:	4640      	mov	r0, r8
 8014f82:	4649      	mov	r1, r9
 8014f84:	f7eb f982 	bl	800028c <__adddf3>
 8014f88:	4604      	mov	r4, r0
 8014f8a:	460d      	mov	r5, r1
 8014f8c:	4602      	mov	r2, r0
 8014f8e:	460b      	mov	r3, r1
 8014f90:	4630      	mov	r0, r6
 8014f92:	4639      	mov	r1, r7
 8014f94:	f7eb f97a 	bl	800028c <__adddf3>
 8014f98:	4632      	mov	r2, r6
 8014f9a:	463b      	mov	r3, r7
 8014f9c:	4680      	mov	r8, r0
 8014f9e:	4689      	mov	r9, r1
 8014fa0:	f7eb f972 	bl	8000288 <__aeabi_dsub>
 8014fa4:	4602      	mov	r2, r0
 8014fa6:	460b      	mov	r3, r1
 8014fa8:	4620      	mov	r0, r4
 8014faa:	4629      	mov	r1, r5
 8014fac:	f7eb f96c 	bl	8000288 <__aeabi_dsub>
 8014fb0:	4642      	mov	r2, r8
 8014fb2:	4606      	mov	r6, r0
 8014fb4:	460f      	mov	r7, r1
 8014fb6:	464b      	mov	r3, r9
 8014fb8:	4640      	mov	r0, r8
 8014fba:	4649      	mov	r1, r9
 8014fbc:	f7eb fb1c 	bl	80005f8 <__aeabi_dmul>
 8014fc0:	a35b      	add	r3, pc, #364	; (adr r3, 8015130 <__ieee754_pow+0x9d0>)
 8014fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fc6:	4604      	mov	r4, r0
 8014fc8:	460d      	mov	r5, r1
 8014fca:	f7eb fb15 	bl	80005f8 <__aeabi_dmul>
 8014fce:	a35a      	add	r3, pc, #360	; (adr r3, 8015138 <__ieee754_pow+0x9d8>)
 8014fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fd4:	f7eb f958 	bl	8000288 <__aeabi_dsub>
 8014fd8:	4622      	mov	r2, r4
 8014fda:	462b      	mov	r3, r5
 8014fdc:	f7eb fb0c 	bl	80005f8 <__aeabi_dmul>
 8014fe0:	a357      	add	r3, pc, #348	; (adr r3, 8015140 <__ieee754_pow+0x9e0>)
 8014fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fe6:	f7eb f951 	bl	800028c <__adddf3>
 8014fea:	4622      	mov	r2, r4
 8014fec:	462b      	mov	r3, r5
 8014fee:	f7eb fb03 	bl	80005f8 <__aeabi_dmul>
 8014ff2:	a355      	add	r3, pc, #340	; (adr r3, 8015148 <__ieee754_pow+0x9e8>)
 8014ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ff8:	f7eb f946 	bl	8000288 <__aeabi_dsub>
 8014ffc:	4622      	mov	r2, r4
 8014ffe:	462b      	mov	r3, r5
 8015000:	f7eb fafa 	bl	80005f8 <__aeabi_dmul>
 8015004:	a352      	add	r3, pc, #328	; (adr r3, 8015150 <__ieee754_pow+0x9f0>)
 8015006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801500a:	f7eb f93f 	bl	800028c <__adddf3>
 801500e:	4622      	mov	r2, r4
 8015010:	462b      	mov	r3, r5
 8015012:	f7eb faf1 	bl	80005f8 <__aeabi_dmul>
 8015016:	4602      	mov	r2, r0
 8015018:	460b      	mov	r3, r1
 801501a:	4640      	mov	r0, r8
 801501c:	4649      	mov	r1, r9
 801501e:	f7eb f933 	bl	8000288 <__aeabi_dsub>
 8015022:	4604      	mov	r4, r0
 8015024:	460d      	mov	r5, r1
 8015026:	4602      	mov	r2, r0
 8015028:	460b      	mov	r3, r1
 801502a:	4640      	mov	r0, r8
 801502c:	4649      	mov	r1, r9
 801502e:	f7eb fae3 	bl	80005f8 <__aeabi_dmul>
 8015032:	2200      	movs	r2, #0
 8015034:	e9cd 0100 	strd	r0, r1, [sp]
 8015038:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801503c:	4620      	mov	r0, r4
 801503e:	4629      	mov	r1, r5
 8015040:	f7eb f922 	bl	8000288 <__aeabi_dsub>
 8015044:	4602      	mov	r2, r0
 8015046:	460b      	mov	r3, r1
 8015048:	e9dd 0100 	ldrd	r0, r1, [sp]
 801504c:	f7eb fbfe 	bl	800084c <__aeabi_ddiv>
 8015050:	4632      	mov	r2, r6
 8015052:	4604      	mov	r4, r0
 8015054:	460d      	mov	r5, r1
 8015056:	463b      	mov	r3, r7
 8015058:	4640      	mov	r0, r8
 801505a:	4649      	mov	r1, r9
 801505c:	f7eb facc 	bl	80005f8 <__aeabi_dmul>
 8015060:	4632      	mov	r2, r6
 8015062:	463b      	mov	r3, r7
 8015064:	f7eb f912 	bl	800028c <__adddf3>
 8015068:	4602      	mov	r2, r0
 801506a:	460b      	mov	r3, r1
 801506c:	4620      	mov	r0, r4
 801506e:	4629      	mov	r1, r5
 8015070:	f7eb f90a 	bl	8000288 <__aeabi_dsub>
 8015074:	4642      	mov	r2, r8
 8015076:	464b      	mov	r3, r9
 8015078:	f7eb f906 	bl	8000288 <__aeabi_dsub>
 801507c:	4602      	mov	r2, r0
 801507e:	460b      	mov	r3, r1
 8015080:	2000      	movs	r0, #0
 8015082:	4939      	ldr	r1, [pc, #228]	; (8015168 <__ieee754_pow+0xa08>)
 8015084:	f7eb f900 	bl	8000288 <__aeabi_dsub>
 8015088:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 801508c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8015090:	4602      	mov	r2, r0
 8015092:	460b      	mov	r3, r1
 8015094:	da2f      	bge.n	80150f6 <__ieee754_pow+0x996>
 8015096:	4650      	mov	r0, sl
 8015098:	ec43 2b10 	vmov	d0, r2, r3
 801509c:	f000 f9c0 	bl	8015420 <scalbn>
 80150a0:	ec51 0b10 	vmov	r0, r1, d0
 80150a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80150a8:	f7ff bbf1 	b.w	801488e <__ieee754_pow+0x12e>
 80150ac:	4b2f      	ldr	r3, [pc, #188]	; (801516c <__ieee754_pow+0xa0c>)
 80150ae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80150b2:	429e      	cmp	r6, r3
 80150b4:	f77f af0c 	ble.w	8014ed0 <__ieee754_pow+0x770>
 80150b8:	4b2d      	ldr	r3, [pc, #180]	; (8015170 <__ieee754_pow+0xa10>)
 80150ba:	440b      	add	r3, r1
 80150bc:	4303      	orrs	r3, r0
 80150be:	d00b      	beq.n	80150d8 <__ieee754_pow+0x978>
 80150c0:	a325      	add	r3, pc, #148	; (adr r3, 8015158 <__ieee754_pow+0x9f8>)
 80150c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80150ca:	f7eb fa95 	bl	80005f8 <__aeabi_dmul>
 80150ce:	a322      	add	r3, pc, #136	; (adr r3, 8015158 <__ieee754_pow+0x9f8>)
 80150d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150d4:	f7ff bbdb 	b.w	801488e <__ieee754_pow+0x12e>
 80150d8:	4622      	mov	r2, r4
 80150da:	462b      	mov	r3, r5
 80150dc:	f7eb f8d4 	bl	8000288 <__aeabi_dsub>
 80150e0:	4642      	mov	r2, r8
 80150e2:	464b      	mov	r3, r9
 80150e4:	f7eb fd0e 	bl	8000b04 <__aeabi_dcmpge>
 80150e8:	2800      	cmp	r0, #0
 80150ea:	f43f aef1 	beq.w	8014ed0 <__ieee754_pow+0x770>
 80150ee:	e7e7      	b.n	80150c0 <__ieee754_pow+0x960>
 80150f0:	f04f 0a00 	mov.w	sl, #0
 80150f4:	e718      	b.n	8014f28 <__ieee754_pow+0x7c8>
 80150f6:	4621      	mov	r1, r4
 80150f8:	e7d4      	b.n	80150a4 <__ieee754_pow+0x944>
 80150fa:	2000      	movs	r0, #0
 80150fc:	491a      	ldr	r1, [pc, #104]	; (8015168 <__ieee754_pow+0xa08>)
 80150fe:	f7ff bb8f 	b.w	8014820 <__ieee754_pow+0xc0>
 8015102:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015106:	f7ff bb8b 	b.w	8014820 <__ieee754_pow+0xc0>
 801510a:	4630      	mov	r0, r6
 801510c:	4639      	mov	r1, r7
 801510e:	f7ff bb87 	b.w	8014820 <__ieee754_pow+0xc0>
 8015112:	4693      	mov	fp, r2
 8015114:	f7ff bb98 	b.w	8014848 <__ieee754_pow+0xe8>
 8015118:	00000000 	.word	0x00000000
 801511c:	3fe62e43 	.word	0x3fe62e43
 8015120:	fefa39ef 	.word	0xfefa39ef
 8015124:	3fe62e42 	.word	0x3fe62e42
 8015128:	0ca86c39 	.word	0x0ca86c39
 801512c:	be205c61 	.word	0xbe205c61
 8015130:	72bea4d0 	.word	0x72bea4d0
 8015134:	3e663769 	.word	0x3e663769
 8015138:	c5d26bf1 	.word	0xc5d26bf1
 801513c:	3ebbbd41 	.word	0x3ebbbd41
 8015140:	af25de2c 	.word	0xaf25de2c
 8015144:	3f11566a 	.word	0x3f11566a
 8015148:	16bebd93 	.word	0x16bebd93
 801514c:	3f66c16c 	.word	0x3f66c16c
 8015150:	5555553e 	.word	0x5555553e
 8015154:	3fc55555 	.word	0x3fc55555
 8015158:	c2f8f359 	.word	0xc2f8f359
 801515c:	01a56e1f 	.word	0x01a56e1f
 8015160:	3fe00000 	.word	0x3fe00000
 8015164:	000fffff 	.word	0x000fffff
 8015168:	3ff00000 	.word	0x3ff00000
 801516c:	4090cbff 	.word	0x4090cbff
 8015170:	3f6f3400 	.word	0x3f6f3400
 8015174:	652b82fe 	.word	0x652b82fe
 8015178:	3c971547 	.word	0x3c971547

0801517c <__ieee754_sqrt>:
 801517c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015180:	4955      	ldr	r1, [pc, #340]	; (80152d8 <__ieee754_sqrt+0x15c>)
 8015182:	ec55 4b10 	vmov	r4, r5, d0
 8015186:	43a9      	bics	r1, r5
 8015188:	462b      	mov	r3, r5
 801518a:	462a      	mov	r2, r5
 801518c:	d112      	bne.n	80151b4 <__ieee754_sqrt+0x38>
 801518e:	ee10 2a10 	vmov	r2, s0
 8015192:	ee10 0a10 	vmov	r0, s0
 8015196:	4629      	mov	r1, r5
 8015198:	f7eb fa2e 	bl	80005f8 <__aeabi_dmul>
 801519c:	4602      	mov	r2, r0
 801519e:	460b      	mov	r3, r1
 80151a0:	4620      	mov	r0, r4
 80151a2:	4629      	mov	r1, r5
 80151a4:	f7eb f872 	bl	800028c <__adddf3>
 80151a8:	4604      	mov	r4, r0
 80151aa:	460d      	mov	r5, r1
 80151ac:	ec45 4b10 	vmov	d0, r4, r5
 80151b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80151b4:	2d00      	cmp	r5, #0
 80151b6:	ee10 0a10 	vmov	r0, s0
 80151ba:	4621      	mov	r1, r4
 80151bc:	dc0f      	bgt.n	80151de <__ieee754_sqrt+0x62>
 80151be:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80151c2:	4330      	orrs	r0, r6
 80151c4:	d0f2      	beq.n	80151ac <__ieee754_sqrt+0x30>
 80151c6:	b155      	cbz	r5, 80151de <__ieee754_sqrt+0x62>
 80151c8:	ee10 2a10 	vmov	r2, s0
 80151cc:	4620      	mov	r0, r4
 80151ce:	4629      	mov	r1, r5
 80151d0:	f7eb f85a 	bl	8000288 <__aeabi_dsub>
 80151d4:	4602      	mov	r2, r0
 80151d6:	460b      	mov	r3, r1
 80151d8:	f7eb fb38 	bl	800084c <__aeabi_ddiv>
 80151dc:	e7e4      	b.n	80151a8 <__ieee754_sqrt+0x2c>
 80151de:	151b      	asrs	r3, r3, #20
 80151e0:	d073      	beq.n	80152ca <__ieee754_sqrt+0x14e>
 80151e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80151e6:	07dd      	lsls	r5, r3, #31
 80151e8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80151ec:	bf48      	it	mi
 80151ee:	0fc8      	lsrmi	r0, r1, #31
 80151f0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80151f4:	bf44      	itt	mi
 80151f6:	0049      	lslmi	r1, r1, #1
 80151f8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80151fc:	2500      	movs	r5, #0
 80151fe:	1058      	asrs	r0, r3, #1
 8015200:	0fcb      	lsrs	r3, r1, #31
 8015202:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8015206:	0049      	lsls	r1, r1, #1
 8015208:	2316      	movs	r3, #22
 801520a:	462c      	mov	r4, r5
 801520c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8015210:	19a7      	adds	r7, r4, r6
 8015212:	4297      	cmp	r7, r2
 8015214:	bfde      	ittt	le
 8015216:	19bc      	addle	r4, r7, r6
 8015218:	1bd2      	suble	r2, r2, r7
 801521a:	19ad      	addle	r5, r5, r6
 801521c:	0fcf      	lsrs	r7, r1, #31
 801521e:	3b01      	subs	r3, #1
 8015220:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8015224:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8015228:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801522c:	d1f0      	bne.n	8015210 <__ieee754_sqrt+0x94>
 801522e:	f04f 0c20 	mov.w	ip, #32
 8015232:	469e      	mov	lr, r3
 8015234:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8015238:	42a2      	cmp	r2, r4
 801523a:	eb06 070e 	add.w	r7, r6, lr
 801523e:	dc02      	bgt.n	8015246 <__ieee754_sqrt+0xca>
 8015240:	d112      	bne.n	8015268 <__ieee754_sqrt+0xec>
 8015242:	428f      	cmp	r7, r1
 8015244:	d810      	bhi.n	8015268 <__ieee754_sqrt+0xec>
 8015246:	2f00      	cmp	r7, #0
 8015248:	eb07 0e06 	add.w	lr, r7, r6
 801524c:	da42      	bge.n	80152d4 <__ieee754_sqrt+0x158>
 801524e:	f1be 0f00 	cmp.w	lr, #0
 8015252:	db3f      	blt.n	80152d4 <__ieee754_sqrt+0x158>
 8015254:	f104 0801 	add.w	r8, r4, #1
 8015258:	1b12      	subs	r2, r2, r4
 801525a:	428f      	cmp	r7, r1
 801525c:	bf88      	it	hi
 801525e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8015262:	1bc9      	subs	r1, r1, r7
 8015264:	4433      	add	r3, r6
 8015266:	4644      	mov	r4, r8
 8015268:	0052      	lsls	r2, r2, #1
 801526a:	f1bc 0c01 	subs.w	ip, ip, #1
 801526e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8015272:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8015276:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801527a:	d1dd      	bne.n	8015238 <__ieee754_sqrt+0xbc>
 801527c:	430a      	orrs	r2, r1
 801527e:	d006      	beq.n	801528e <__ieee754_sqrt+0x112>
 8015280:	1c5c      	adds	r4, r3, #1
 8015282:	bf13      	iteet	ne
 8015284:	3301      	addne	r3, #1
 8015286:	3501      	addeq	r5, #1
 8015288:	4663      	moveq	r3, ip
 801528a:	f023 0301 	bicne.w	r3, r3, #1
 801528e:	106a      	asrs	r2, r5, #1
 8015290:	085b      	lsrs	r3, r3, #1
 8015292:	07e9      	lsls	r1, r5, #31
 8015294:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8015298:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801529c:	bf48      	it	mi
 801529e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80152a2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80152a6:	461c      	mov	r4, r3
 80152a8:	e780      	b.n	80151ac <__ieee754_sqrt+0x30>
 80152aa:	0aca      	lsrs	r2, r1, #11
 80152ac:	3815      	subs	r0, #21
 80152ae:	0549      	lsls	r1, r1, #21
 80152b0:	2a00      	cmp	r2, #0
 80152b2:	d0fa      	beq.n	80152aa <__ieee754_sqrt+0x12e>
 80152b4:	02d6      	lsls	r6, r2, #11
 80152b6:	d50a      	bpl.n	80152ce <__ieee754_sqrt+0x152>
 80152b8:	f1c3 0420 	rsb	r4, r3, #32
 80152bc:	fa21 f404 	lsr.w	r4, r1, r4
 80152c0:	1e5d      	subs	r5, r3, #1
 80152c2:	4099      	lsls	r1, r3
 80152c4:	4322      	orrs	r2, r4
 80152c6:	1b43      	subs	r3, r0, r5
 80152c8:	e78b      	b.n	80151e2 <__ieee754_sqrt+0x66>
 80152ca:	4618      	mov	r0, r3
 80152cc:	e7f0      	b.n	80152b0 <__ieee754_sqrt+0x134>
 80152ce:	0052      	lsls	r2, r2, #1
 80152d0:	3301      	adds	r3, #1
 80152d2:	e7ef      	b.n	80152b4 <__ieee754_sqrt+0x138>
 80152d4:	46a0      	mov	r8, r4
 80152d6:	e7bf      	b.n	8015258 <__ieee754_sqrt+0xdc>
 80152d8:	7ff00000 	.word	0x7ff00000

080152dc <fabs>:
 80152dc:	ec51 0b10 	vmov	r0, r1, d0
 80152e0:	ee10 2a10 	vmov	r2, s0
 80152e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80152e8:	ec43 2b10 	vmov	d0, r2, r3
 80152ec:	4770      	bx	lr

080152ee <finite>:
 80152ee:	ee10 3a90 	vmov	r3, s1
 80152f2:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80152f6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80152fa:	0fc0      	lsrs	r0, r0, #31
 80152fc:	4770      	bx	lr

080152fe <matherr>:
 80152fe:	2000      	movs	r0, #0
 8015300:	4770      	bx	lr
 8015302:	0000      	movs	r0, r0
 8015304:	0000      	movs	r0, r0
	...

08015308 <nan>:
 8015308:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015310 <nan+0x8>
 801530c:	4770      	bx	lr
 801530e:	bf00      	nop
 8015310:	00000000 	.word	0x00000000
 8015314:	7ff80000 	.word	0x7ff80000

08015318 <rint>:
 8015318:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801531a:	ec51 0b10 	vmov	r0, r1, d0
 801531e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015322:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8015326:	2e13      	cmp	r6, #19
 8015328:	460b      	mov	r3, r1
 801532a:	ee10 4a10 	vmov	r4, s0
 801532e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8015332:	dc56      	bgt.n	80153e2 <rint+0xca>
 8015334:	2e00      	cmp	r6, #0
 8015336:	da2b      	bge.n	8015390 <rint+0x78>
 8015338:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801533c:	4302      	orrs	r2, r0
 801533e:	d023      	beq.n	8015388 <rint+0x70>
 8015340:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8015344:	4302      	orrs	r2, r0
 8015346:	4254      	negs	r4, r2
 8015348:	4314      	orrs	r4, r2
 801534a:	0c4b      	lsrs	r3, r1, #17
 801534c:	0b24      	lsrs	r4, r4, #12
 801534e:	045b      	lsls	r3, r3, #17
 8015350:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8015354:	ea44 0103 	orr.w	r1, r4, r3
 8015358:	460b      	mov	r3, r1
 801535a:	492f      	ldr	r1, [pc, #188]	; (8015418 <rint+0x100>)
 801535c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8015360:	e9d1 6700 	ldrd	r6, r7, [r1]
 8015364:	4602      	mov	r2, r0
 8015366:	4639      	mov	r1, r7
 8015368:	4630      	mov	r0, r6
 801536a:	f7ea ff8f 	bl	800028c <__adddf3>
 801536e:	e9cd 0100 	strd	r0, r1, [sp]
 8015372:	463b      	mov	r3, r7
 8015374:	4632      	mov	r2, r6
 8015376:	e9dd 0100 	ldrd	r0, r1, [sp]
 801537a:	f7ea ff85 	bl	8000288 <__aeabi_dsub>
 801537e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015382:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8015386:	4639      	mov	r1, r7
 8015388:	ec41 0b10 	vmov	d0, r0, r1
 801538c:	b003      	add	sp, #12
 801538e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015390:	4a22      	ldr	r2, [pc, #136]	; (801541c <rint+0x104>)
 8015392:	4132      	asrs	r2, r6
 8015394:	ea01 0702 	and.w	r7, r1, r2
 8015398:	4307      	orrs	r7, r0
 801539a:	d0f5      	beq.n	8015388 <rint+0x70>
 801539c:	0852      	lsrs	r2, r2, #1
 801539e:	4011      	ands	r1, r2
 80153a0:	430c      	orrs	r4, r1
 80153a2:	d00b      	beq.n	80153bc <rint+0xa4>
 80153a4:	ea23 0202 	bic.w	r2, r3, r2
 80153a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80153ac:	2e13      	cmp	r6, #19
 80153ae:	fa43 f306 	asr.w	r3, r3, r6
 80153b2:	bf0c      	ite	eq
 80153b4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80153b8:	2400      	movne	r4, #0
 80153ba:	4313      	orrs	r3, r2
 80153bc:	4916      	ldr	r1, [pc, #88]	; (8015418 <rint+0x100>)
 80153be:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80153c2:	4622      	mov	r2, r4
 80153c4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80153c8:	4620      	mov	r0, r4
 80153ca:	4629      	mov	r1, r5
 80153cc:	f7ea ff5e 	bl	800028c <__adddf3>
 80153d0:	e9cd 0100 	strd	r0, r1, [sp]
 80153d4:	4622      	mov	r2, r4
 80153d6:	462b      	mov	r3, r5
 80153d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80153dc:	f7ea ff54 	bl	8000288 <__aeabi_dsub>
 80153e0:	e7d2      	b.n	8015388 <rint+0x70>
 80153e2:	2e33      	cmp	r6, #51	; 0x33
 80153e4:	dd07      	ble.n	80153f6 <rint+0xde>
 80153e6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80153ea:	d1cd      	bne.n	8015388 <rint+0x70>
 80153ec:	ee10 2a10 	vmov	r2, s0
 80153f0:	f7ea ff4c 	bl	800028c <__adddf3>
 80153f4:	e7c8      	b.n	8015388 <rint+0x70>
 80153f6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80153fa:	f04f 32ff 	mov.w	r2, #4294967295
 80153fe:	40f2      	lsrs	r2, r6
 8015400:	4210      	tst	r0, r2
 8015402:	d0c1      	beq.n	8015388 <rint+0x70>
 8015404:	0852      	lsrs	r2, r2, #1
 8015406:	4210      	tst	r0, r2
 8015408:	bf1f      	itttt	ne
 801540a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801540e:	ea20 0202 	bicne.w	r2, r0, r2
 8015412:	4134      	asrne	r4, r6
 8015414:	4314      	orrne	r4, r2
 8015416:	e7d1      	b.n	80153bc <rint+0xa4>
 8015418:	08016910 	.word	0x08016910
 801541c:	000fffff 	.word	0x000fffff

08015420 <scalbn>:
 8015420:	b570      	push	{r4, r5, r6, lr}
 8015422:	ec55 4b10 	vmov	r4, r5, d0
 8015426:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801542a:	4606      	mov	r6, r0
 801542c:	462b      	mov	r3, r5
 801542e:	b9aa      	cbnz	r2, 801545c <scalbn+0x3c>
 8015430:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015434:	4323      	orrs	r3, r4
 8015436:	d03b      	beq.n	80154b0 <scalbn+0x90>
 8015438:	4b31      	ldr	r3, [pc, #196]	; (8015500 <scalbn+0xe0>)
 801543a:	4629      	mov	r1, r5
 801543c:	2200      	movs	r2, #0
 801543e:	ee10 0a10 	vmov	r0, s0
 8015442:	f7eb f8d9 	bl	80005f8 <__aeabi_dmul>
 8015446:	4b2f      	ldr	r3, [pc, #188]	; (8015504 <scalbn+0xe4>)
 8015448:	429e      	cmp	r6, r3
 801544a:	4604      	mov	r4, r0
 801544c:	460d      	mov	r5, r1
 801544e:	da12      	bge.n	8015476 <scalbn+0x56>
 8015450:	a327      	add	r3, pc, #156	; (adr r3, 80154f0 <scalbn+0xd0>)
 8015452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015456:	f7eb f8cf 	bl	80005f8 <__aeabi_dmul>
 801545a:	e009      	b.n	8015470 <scalbn+0x50>
 801545c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015460:	428a      	cmp	r2, r1
 8015462:	d10c      	bne.n	801547e <scalbn+0x5e>
 8015464:	ee10 2a10 	vmov	r2, s0
 8015468:	4620      	mov	r0, r4
 801546a:	4629      	mov	r1, r5
 801546c:	f7ea ff0e 	bl	800028c <__adddf3>
 8015470:	4604      	mov	r4, r0
 8015472:	460d      	mov	r5, r1
 8015474:	e01c      	b.n	80154b0 <scalbn+0x90>
 8015476:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801547a:	460b      	mov	r3, r1
 801547c:	3a36      	subs	r2, #54	; 0x36
 801547e:	4432      	add	r2, r6
 8015480:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8015484:	428a      	cmp	r2, r1
 8015486:	dd0b      	ble.n	80154a0 <scalbn+0x80>
 8015488:	ec45 4b11 	vmov	d1, r4, r5
 801548c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80154f8 <scalbn+0xd8>
 8015490:	f000 f83c 	bl	801550c <copysign>
 8015494:	a318      	add	r3, pc, #96	; (adr r3, 80154f8 <scalbn+0xd8>)
 8015496:	e9d3 2300 	ldrd	r2, r3, [r3]
 801549a:	ec51 0b10 	vmov	r0, r1, d0
 801549e:	e7da      	b.n	8015456 <scalbn+0x36>
 80154a0:	2a00      	cmp	r2, #0
 80154a2:	dd08      	ble.n	80154b6 <scalbn+0x96>
 80154a4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80154a8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80154ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80154b0:	ec45 4b10 	vmov	d0, r4, r5
 80154b4:	bd70      	pop	{r4, r5, r6, pc}
 80154b6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80154ba:	da0d      	bge.n	80154d8 <scalbn+0xb8>
 80154bc:	f24c 3350 	movw	r3, #50000	; 0xc350
 80154c0:	429e      	cmp	r6, r3
 80154c2:	ec45 4b11 	vmov	d1, r4, r5
 80154c6:	dce1      	bgt.n	801548c <scalbn+0x6c>
 80154c8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80154f0 <scalbn+0xd0>
 80154cc:	f000 f81e 	bl	801550c <copysign>
 80154d0:	a307      	add	r3, pc, #28	; (adr r3, 80154f0 <scalbn+0xd0>)
 80154d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154d6:	e7e0      	b.n	801549a <scalbn+0x7a>
 80154d8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80154dc:	3236      	adds	r2, #54	; 0x36
 80154de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80154e2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80154e6:	4620      	mov	r0, r4
 80154e8:	4629      	mov	r1, r5
 80154ea:	2200      	movs	r2, #0
 80154ec:	4b06      	ldr	r3, [pc, #24]	; (8015508 <scalbn+0xe8>)
 80154ee:	e7b2      	b.n	8015456 <scalbn+0x36>
 80154f0:	c2f8f359 	.word	0xc2f8f359
 80154f4:	01a56e1f 	.word	0x01a56e1f
 80154f8:	8800759c 	.word	0x8800759c
 80154fc:	7e37e43c 	.word	0x7e37e43c
 8015500:	43500000 	.word	0x43500000
 8015504:	ffff3cb0 	.word	0xffff3cb0
 8015508:	3c900000 	.word	0x3c900000

0801550c <copysign>:
 801550c:	ec51 0b10 	vmov	r0, r1, d0
 8015510:	ee11 0a90 	vmov	r0, s3
 8015514:	ee10 2a10 	vmov	r2, s0
 8015518:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801551c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8015520:	ea41 0300 	orr.w	r3, r1, r0
 8015524:	ec43 2b10 	vmov	d0, r2, r3
 8015528:	4770      	bx	lr
	...

0801552c <_init>:
 801552c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801552e:	bf00      	nop
 8015530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015532:	bc08      	pop	{r3}
 8015534:	469e      	mov	lr, r3
 8015536:	4770      	bx	lr

08015538 <_fini>:
 8015538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801553a:	bf00      	nop
 801553c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801553e:	bc08      	pop	{r3}
 8015540:	469e      	mov	lr, r3
 8015542:	4770      	bx	lr
