Analysis & Synthesis report for Active_noise_cancellation
Tue Dec 09 15:24:18 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Parameter Settings for User Entity Instance: clockBuffer:clockBufferInstance|altpll:altpll_component
 11. Parameter Settings for User Entity Instance: audioPLLClock:audioPLLClockMap|altpll:altpll_component
 12. altpll Parameter Settings by Entity Instance
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 09 15:24:17 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Active_noise_cancellation                       ;
; Top-level Entity Name              ; Active_noise_cancellation                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 55                                              ;
;     Total combinational functions  ; 55                                              ;
;     Dedicated logic registers      ; 35                                              ;
; Total registers                    ; 35                                              ;
; Total pins                         ; 54                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                                     ; Setting                   ; Default Value             ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                                     ; EP4CE115F29C8             ;                           ;
; Top-level entity name                                                      ; Active_noise_cancellation ; Active_noise_cancellation ;
; Family name                                                                ; Cyclone IV E              ; Cyclone IV GX             ;
; Use smart compilation                                                      ; Off                       ; Off                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                        ; On                        ;
; Enable compact report table                                                ; Off                       ; Off                       ;
; Restructure Multiplexers                                                   ; Auto                      ; Auto                      ;
; Create Debugging Nodes for IP Cores                                        ; Off                       ; Off                       ;
; Preserve fewer node names                                                  ; On                        ; On                        ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                       ; Off                       ;
; Verilog Version                                                            ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                               ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                                   ; Auto                      ; Auto                      ;
; Safe State Machine                                                         ; Off                       ; Off                       ;
; Extract Verilog State Machines                                             ; On                        ; On                        ;
; Extract VHDL State Machines                                                ; On                        ; On                        ;
; Ignore Verilog initial constructs                                          ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                                 ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                             ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                        ; On                        ;
; Infer RAMs from Raw Logic                                                  ; On                        ; On                        ;
; Parallel Synthesis                                                         ; On                        ; On                        ;
; DSP Block Balancing                                                        ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                                         ; On                        ; On                        ;
; Power-Up Don't Care                                                        ; On                        ; On                        ;
; Remove Redundant Logic Cells                                               ; Off                       ; Off                       ;
; Remove Duplicate Registers                                                 ; On                        ; On                        ;
; Ignore CARRY Buffers                                                       ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                                     ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                                      ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                                       ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                                        ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                             ; Off                       ; Off                       ;
; Optimization Technique                                                     ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                                         ; 70                        ; 70                        ;
; Auto Carry Chains                                                          ; On                        ; On                        ;
; Auto Open-Drain Pins                                                       ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                       ; Off                       ;
; Auto ROM Replacement                                                       ; On                        ; On                        ;
; Auto RAM Replacement                                                       ; On                        ; On                        ;
; Auto DSP Block Replacement                                                 ; On                        ; On                        ;
; Auto Shift Register Replacement                                            ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                              ; On                        ; On                        ;
; Strict RAM Replacement                                                     ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                          ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                                     ; Off                       ; Off                       ;
; Auto RAM Block Balancing                                                   ; On                        ; On                        ;
; Auto RAM to Logic Cell Conversion                                          ; Off                       ; Off                       ;
; Auto Resource Sharing                                                      ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                                         ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                                         ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                              ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                        ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                          ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                                    ; On                        ; On                        ;
; Report Parameter Settings                                                  ; On                        ; On                        ;
; Report Source Assignments                                                  ; On                        ; On                        ;
; Report Connectivity Checks                                                 ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                       ; Off                       ;
; Synchronization Register Chain Length                                      ; 2                         ; 2                         ;
; PowerPlay Power Optimization                                               ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                          ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                            ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                       ; 100                       ;
; Clock MUX Protection                                                       ; On                        ; On                        ;
; Auto Gated Clock Conversion                                                ; Off                       ; Off                       ;
; Block Design Naming                                                        ; Auto                      ; Auto                      ;
; SDC constraint protection                                                  ; Off                       ; Off                       ;
; Synthesis Effort                                                           ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                        ; On                        ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                       ; Off                       ;
; Analysis & Synthesis Message Level                                         ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                                ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                                     ; On                        ; On                        ;
; Synthesis Seed                                                             ; 1                         ; 1                         ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+
; Active_noise_cancellation.vhd    ; yes             ; User VHDL File  ; Z:/active noise cancellation/Active_noise_cancellation.vhd          ;         ;
; altpll.tdf                       ; yes             ; Megafunction    ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction    ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction    ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction    ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction    ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Estimated Total logic elements              ; 55                                  ;
;                                             ;                                     ;
; Total combinational functions               ; 55                                  ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 11                                  ;
;     -- 3 input functions                    ; 4                                   ;
;     -- <=2 input functions                  ; 40                                  ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 31                                  ;
;     -- arithmetic mode                      ; 24                                  ;
;                                             ;                                     ;
; Total registers                             ; 35                                  ;
;     -- Dedicated logic registers            ; 35                                  ;
;     -- I/O registers                        ; 0                                   ;
;                                             ;                                     ;
; I/O pins                                    ; 54                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                   ;
; Total PLLs                                  ; 2                                   ;
;     -- PLLs                                 ; 2                                   ;
;                                             ;                                     ;
; Maximum fan-out node                        ; delayCounter:delayCounterMap|output ;
; Maximum fan-out                             ; 35                                  ;
; Total fan-out                               ; 356                                 ;
; Average fan-out                             ; 1.78                                ;
+---------------------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |Active_noise_cancellation                   ; 55 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 54   ; 0            ; |Active_noise_cancellation                                                                           ; work         ;
;    |AdcDacController:AdcDacControllerMap|    ; 12 (1)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Active_noise_cancellation|AdcDacController:AdcDacControllerMap                                      ; work         ;
;       |LRchannelCounter:LRchannelCounterMap| ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Active_noise_cancellation|AdcDacController:AdcDacControllerMap|LRchannelCounter:LRchannelCounterMap ; work         ;
;       |bclk_counter:bclk_counterMap|         ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Active_noise_cancellation|AdcDacController:AdcDacControllerMap|bclk_counter:bclk_counterMap         ; work         ;
;    |audioPLLClock:audioPLLClockMap|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Active_noise_cancellation|audioPLLClock:audioPLLClockMap                                            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Active_noise_cancellation|audioPLLClock:audioPLLClockMap|altpll:altpll_component                    ; work         ;
;    |clockBuffer:clockBufferInstance|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Active_noise_cancellation|clockBuffer:clockBufferInstance                                           ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Active_noise_cancellation|clockBuffer:clockBufferInstance|altpll:altpll_component                   ; work         ;
;    |delayCounter:delayCounterMap|            ; 43 (43)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Active_noise_cancellation|delayCounter:delayCounterMap                                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 35    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                               ;
+----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                ; Fan out ;
+----------------------------------------------------------------------------------+---------+
; AdcDacController:AdcDacControllerMap|LRchannelCounter:LRchannelCounterMap|output ; 3       ;
; Total number of inverted registers = 1                                           ;         ;
+----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockBuffer:clockBufferInstance|altpll:altpll_component ;
+-------------------------------+-------------------------------+--------------------------------------+
; Parameter Name                ; Value                         ; Type                                 ;
+-------------------------------+-------------------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                              ;
; PLL_TYPE                      ; AUTO                          ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clockBuffer ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                              ;
; LOCK_HIGH                     ; 1                             ; Untyped                              ;
; LOCK_LOW                      ; 1                             ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                              ;
; SKIP_VCO                      ; OFF                           ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                              ;
; BANDWIDTH                     ; 0                             ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                              ;
; DOWN_SPREAD                   ; 0                             ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                              ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                              ;
; CLK0_DIVIDE_BY                ; 1                             ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                              ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                              ;
; DPA_DIVIDER                   ; 0                             ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                              ;
; VCO_MIN                       ; 0                             ; Untyped                              ;
; VCO_MAX                       ; 0                             ; Untyped                              ;
; VCO_CENTER                    ; 0                             ; Untyped                              ;
; PFD_MIN                       ; 0                             ; Untyped                              ;
; PFD_MAX                       ; 0                             ; Untyped                              ;
; M_INITIAL                     ; 0                             ; Untyped                              ;
; M                             ; 0                             ; Untyped                              ;
; N                             ; 1                             ; Untyped                              ;
; M2                            ; 1                             ; Untyped                              ;
; N2                            ; 1                             ; Untyped                              ;
; SS                            ; 1                             ; Untyped                              ;
; C0_HIGH                       ; 0                             ; Untyped                              ;
; C1_HIGH                       ; 0                             ; Untyped                              ;
; C2_HIGH                       ; 0                             ; Untyped                              ;
; C3_HIGH                       ; 0                             ; Untyped                              ;
; C4_HIGH                       ; 0                             ; Untyped                              ;
; C5_HIGH                       ; 0                             ; Untyped                              ;
; C6_HIGH                       ; 0                             ; Untyped                              ;
; C7_HIGH                       ; 0                             ; Untyped                              ;
; C8_HIGH                       ; 0                             ; Untyped                              ;
; C9_HIGH                       ; 0                             ; Untyped                              ;
; C0_LOW                        ; 0                             ; Untyped                              ;
; C1_LOW                        ; 0                             ; Untyped                              ;
; C2_LOW                        ; 0                             ; Untyped                              ;
; C3_LOW                        ; 0                             ; Untyped                              ;
; C4_LOW                        ; 0                             ; Untyped                              ;
; C5_LOW                        ; 0                             ; Untyped                              ;
; C6_LOW                        ; 0                             ; Untyped                              ;
; C7_LOW                        ; 0                             ; Untyped                              ;
; C8_LOW                        ; 0                             ; Untyped                              ;
; C9_LOW                        ; 0                             ; Untyped                              ;
; C0_INITIAL                    ; 0                             ; Untyped                              ;
; C1_INITIAL                    ; 0                             ; Untyped                              ;
; C2_INITIAL                    ; 0                             ; Untyped                              ;
; C3_INITIAL                    ; 0                             ; Untyped                              ;
; C4_INITIAL                    ; 0                             ; Untyped                              ;
; C5_INITIAL                    ; 0                             ; Untyped                              ;
; C6_INITIAL                    ; 0                             ; Untyped                              ;
; C7_INITIAL                    ; 0                             ; Untyped                              ;
; C8_INITIAL                    ; 0                             ; Untyped                              ;
; C9_INITIAL                    ; 0                             ; Untyped                              ;
; C0_MODE                       ; BYPASS                        ; Untyped                              ;
; C1_MODE                       ; BYPASS                        ; Untyped                              ;
; C2_MODE                       ; BYPASS                        ; Untyped                              ;
; C3_MODE                       ; BYPASS                        ; Untyped                              ;
; C4_MODE                       ; BYPASS                        ; Untyped                              ;
; C5_MODE                       ; BYPASS                        ; Untyped                              ;
; C6_MODE                       ; BYPASS                        ; Untyped                              ;
; C7_MODE                       ; BYPASS                        ; Untyped                              ;
; C8_MODE                       ; BYPASS                        ; Untyped                              ;
; C9_MODE                       ; BYPASS                        ; Untyped                              ;
; C0_PH                         ; 0                             ; Untyped                              ;
; C1_PH                         ; 0                             ; Untyped                              ;
; C2_PH                         ; 0                             ; Untyped                              ;
; C3_PH                         ; 0                             ; Untyped                              ;
; C4_PH                         ; 0                             ; Untyped                              ;
; C5_PH                         ; 0                             ; Untyped                              ;
; C6_PH                         ; 0                             ; Untyped                              ;
; C7_PH                         ; 0                             ; Untyped                              ;
; C8_PH                         ; 0                             ; Untyped                              ;
; C9_PH                         ; 0                             ; Untyped                              ;
; L0_HIGH                       ; 1                             ; Untyped                              ;
; L1_HIGH                       ; 1                             ; Untyped                              ;
; G0_HIGH                       ; 1                             ; Untyped                              ;
; G1_HIGH                       ; 1                             ; Untyped                              ;
; G2_HIGH                       ; 1                             ; Untyped                              ;
; G3_HIGH                       ; 1                             ; Untyped                              ;
; E0_HIGH                       ; 1                             ; Untyped                              ;
; E1_HIGH                       ; 1                             ; Untyped                              ;
; E2_HIGH                       ; 1                             ; Untyped                              ;
; E3_HIGH                       ; 1                             ; Untyped                              ;
; L0_LOW                        ; 1                             ; Untyped                              ;
; L1_LOW                        ; 1                             ; Untyped                              ;
; G0_LOW                        ; 1                             ; Untyped                              ;
; G1_LOW                        ; 1                             ; Untyped                              ;
; G2_LOW                        ; 1                             ; Untyped                              ;
; G3_LOW                        ; 1                             ; Untyped                              ;
; E0_LOW                        ; 1                             ; Untyped                              ;
; E1_LOW                        ; 1                             ; Untyped                              ;
; E2_LOW                        ; 1                             ; Untyped                              ;
; E3_LOW                        ; 1                             ; Untyped                              ;
; L0_INITIAL                    ; 1                             ; Untyped                              ;
; L1_INITIAL                    ; 1                             ; Untyped                              ;
; G0_INITIAL                    ; 1                             ; Untyped                              ;
; G1_INITIAL                    ; 1                             ; Untyped                              ;
; G2_INITIAL                    ; 1                             ; Untyped                              ;
; G3_INITIAL                    ; 1                             ; Untyped                              ;
; E0_INITIAL                    ; 1                             ; Untyped                              ;
; E1_INITIAL                    ; 1                             ; Untyped                              ;
; E2_INITIAL                    ; 1                             ; Untyped                              ;
; E3_INITIAL                    ; 1                             ; Untyped                              ;
; L0_MODE                       ; BYPASS                        ; Untyped                              ;
; L1_MODE                       ; BYPASS                        ; Untyped                              ;
; G0_MODE                       ; BYPASS                        ; Untyped                              ;
; G1_MODE                       ; BYPASS                        ; Untyped                              ;
; G2_MODE                       ; BYPASS                        ; Untyped                              ;
; G3_MODE                       ; BYPASS                        ; Untyped                              ;
; E0_MODE                       ; BYPASS                        ; Untyped                              ;
; E1_MODE                       ; BYPASS                        ; Untyped                              ;
; E2_MODE                       ; BYPASS                        ; Untyped                              ;
; E3_MODE                       ; BYPASS                        ; Untyped                              ;
; L0_PH                         ; 0                             ; Untyped                              ;
; L1_PH                         ; 0                             ; Untyped                              ;
; G0_PH                         ; 0                             ; Untyped                              ;
; G1_PH                         ; 0                             ; Untyped                              ;
; G2_PH                         ; 0                             ; Untyped                              ;
; G3_PH                         ; 0                             ; Untyped                              ;
; E0_PH                         ; 0                             ; Untyped                              ;
; E1_PH                         ; 0                             ; Untyped                              ;
; E2_PH                         ; 0                             ; Untyped                              ;
; E3_PH                         ; 0                             ; Untyped                              ;
; M_PH                          ; 0                             ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                              ;
; CLK0_COUNTER                  ; G0                            ; Untyped                              ;
; CLK1_COUNTER                  ; G0                            ; Untyped                              ;
; CLK2_COUNTER                  ; G0                            ; Untyped                              ;
; CLK3_COUNTER                  ; G0                            ; Untyped                              ;
; CLK4_COUNTER                  ; G0                            ; Untyped                              ;
; CLK5_COUNTER                  ; G0                            ; Untyped                              ;
; CLK6_COUNTER                  ; E0                            ; Untyped                              ;
; CLK7_COUNTER                  ; E1                            ; Untyped                              ;
; CLK8_COUNTER                  ; E2                            ; Untyped                              ;
; CLK9_COUNTER                  ; E3                            ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                              ;
; M_TIME_DELAY                  ; 0                             ; Untyped                              ;
; N_TIME_DELAY                  ; 0                             ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                              ;
; VCO_POST_SCALE                ; 0                             ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                              ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                              ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                              ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                       ;
+-------------------------------+-------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioPLLClock:audioPLLClockMap|altpll:altpll_component ;
+-------------------------------+---------------------------------+-----------------------------------+
; Parameter Name                ; Value                           ; Type                              ;
+-------------------------------+---------------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                           ;
; PLL_TYPE                      ; AUTO                            ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=audioPLLClock ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037                           ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                           ;
; LOCK_HIGH                     ; 1                               ; Untyped                           ;
; LOCK_LOW                      ; 1                               ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                           ;
; SKIP_VCO                      ; OFF                             ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                           ;
; BANDWIDTH                     ; 0                               ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                           ;
; DOWN_SPREAD                   ; 0                               ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 92                              ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 135                             ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                           ;
; DPA_DIVIDER                   ; 0                               ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                           ;
; VCO_MIN                       ; 0                               ; Untyped                           ;
; VCO_MAX                       ; 0                               ; Untyped                           ;
; VCO_CENTER                    ; 0                               ; Untyped                           ;
; PFD_MIN                       ; 0                               ; Untyped                           ;
; PFD_MAX                       ; 0                               ; Untyped                           ;
; M_INITIAL                     ; 0                               ; Untyped                           ;
; M                             ; 0                               ; Untyped                           ;
; N                             ; 1                               ; Untyped                           ;
; M2                            ; 1                               ; Untyped                           ;
; N2                            ; 1                               ; Untyped                           ;
; SS                            ; 1                               ; Untyped                           ;
; C0_HIGH                       ; 0                               ; Untyped                           ;
; C1_HIGH                       ; 0                               ; Untyped                           ;
; C2_HIGH                       ; 0                               ; Untyped                           ;
; C3_HIGH                       ; 0                               ; Untyped                           ;
; C4_HIGH                       ; 0                               ; Untyped                           ;
; C5_HIGH                       ; 0                               ; Untyped                           ;
; C6_HIGH                       ; 0                               ; Untyped                           ;
; C7_HIGH                       ; 0                               ; Untyped                           ;
; C8_HIGH                       ; 0                               ; Untyped                           ;
; C9_HIGH                       ; 0                               ; Untyped                           ;
; C0_LOW                        ; 0                               ; Untyped                           ;
; C1_LOW                        ; 0                               ; Untyped                           ;
; C2_LOW                        ; 0                               ; Untyped                           ;
; C3_LOW                        ; 0                               ; Untyped                           ;
; C4_LOW                        ; 0                               ; Untyped                           ;
; C5_LOW                        ; 0                               ; Untyped                           ;
; C6_LOW                        ; 0                               ; Untyped                           ;
; C7_LOW                        ; 0                               ; Untyped                           ;
; C8_LOW                        ; 0                               ; Untyped                           ;
; C9_LOW                        ; 0                               ; Untyped                           ;
; C0_INITIAL                    ; 0                               ; Untyped                           ;
; C1_INITIAL                    ; 0                               ; Untyped                           ;
; C2_INITIAL                    ; 0                               ; Untyped                           ;
; C3_INITIAL                    ; 0                               ; Untyped                           ;
; C4_INITIAL                    ; 0                               ; Untyped                           ;
; C5_INITIAL                    ; 0                               ; Untyped                           ;
; C6_INITIAL                    ; 0                               ; Untyped                           ;
; C7_INITIAL                    ; 0                               ; Untyped                           ;
; C8_INITIAL                    ; 0                               ; Untyped                           ;
; C9_INITIAL                    ; 0                               ; Untyped                           ;
; C0_MODE                       ; BYPASS                          ; Untyped                           ;
; C1_MODE                       ; BYPASS                          ; Untyped                           ;
; C2_MODE                       ; BYPASS                          ; Untyped                           ;
; C3_MODE                       ; BYPASS                          ; Untyped                           ;
; C4_MODE                       ; BYPASS                          ; Untyped                           ;
; C5_MODE                       ; BYPASS                          ; Untyped                           ;
; C6_MODE                       ; BYPASS                          ; Untyped                           ;
; C7_MODE                       ; BYPASS                          ; Untyped                           ;
; C8_MODE                       ; BYPASS                          ; Untyped                           ;
; C9_MODE                       ; BYPASS                          ; Untyped                           ;
; C0_PH                         ; 0                               ; Untyped                           ;
; C1_PH                         ; 0                               ; Untyped                           ;
; C2_PH                         ; 0                               ; Untyped                           ;
; C3_PH                         ; 0                               ; Untyped                           ;
; C4_PH                         ; 0                               ; Untyped                           ;
; C5_PH                         ; 0                               ; Untyped                           ;
; C6_PH                         ; 0                               ; Untyped                           ;
; C7_PH                         ; 0                               ; Untyped                           ;
; C8_PH                         ; 0                               ; Untyped                           ;
; C9_PH                         ; 0                               ; Untyped                           ;
; L0_HIGH                       ; 1                               ; Untyped                           ;
; L1_HIGH                       ; 1                               ; Untyped                           ;
; G0_HIGH                       ; 1                               ; Untyped                           ;
; G1_HIGH                       ; 1                               ; Untyped                           ;
; G2_HIGH                       ; 1                               ; Untyped                           ;
; G3_HIGH                       ; 1                               ; Untyped                           ;
; E0_HIGH                       ; 1                               ; Untyped                           ;
; E1_HIGH                       ; 1                               ; Untyped                           ;
; E2_HIGH                       ; 1                               ; Untyped                           ;
; E3_HIGH                       ; 1                               ; Untyped                           ;
; L0_LOW                        ; 1                               ; Untyped                           ;
; L1_LOW                        ; 1                               ; Untyped                           ;
; G0_LOW                        ; 1                               ; Untyped                           ;
; G1_LOW                        ; 1                               ; Untyped                           ;
; G2_LOW                        ; 1                               ; Untyped                           ;
; G3_LOW                        ; 1                               ; Untyped                           ;
; E0_LOW                        ; 1                               ; Untyped                           ;
; E1_LOW                        ; 1                               ; Untyped                           ;
; E2_LOW                        ; 1                               ; Untyped                           ;
; E3_LOW                        ; 1                               ; Untyped                           ;
; L0_INITIAL                    ; 1                               ; Untyped                           ;
; L1_INITIAL                    ; 1                               ; Untyped                           ;
; G0_INITIAL                    ; 1                               ; Untyped                           ;
; G1_INITIAL                    ; 1                               ; Untyped                           ;
; G2_INITIAL                    ; 1                               ; Untyped                           ;
; G3_INITIAL                    ; 1                               ; Untyped                           ;
; E0_INITIAL                    ; 1                               ; Untyped                           ;
; E1_INITIAL                    ; 1                               ; Untyped                           ;
; E2_INITIAL                    ; 1                               ; Untyped                           ;
; E3_INITIAL                    ; 1                               ; Untyped                           ;
; L0_MODE                       ; BYPASS                          ; Untyped                           ;
; L1_MODE                       ; BYPASS                          ; Untyped                           ;
; G0_MODE                       ; BYPASS                          ; Untyped                           ;
; G1_MODE                       ; BYPASS                          ; Untyped                           ;
; G2_MODE                       ; BYPASS                          ; Untyped                           ;
; G3_MODE                       ; BYPASS                          ; Untyped                           ;
; E0_MODE                       ; BYPASS                          ; Untyped                           ;
; E1_MODE                       ; BYPASS                          ; Untyped                           ;
; E2_MODE                       ; BYPASS                          ; Untyped                           ;
; E3_MODE                       ; BYPASS                          ; Untyped                           ;
; L0_PH                         ; 0                               ; Untyped                           ;
; L1_PH                         ; 0                               ; Untyped                           ;
; G0_PH                         ; 0                               ; Untyped                           ;
; G1_PH                         ; 0                               ; Untyped                           ;
; G2_PH                         ; 0                               ; Untyped                           ;
; G3_PH                         ; 0                               ; Untyped                           ;
; E0_PH                         ; 0                               ; Untyped                           ;
; E1_PH                         ; 0                               ; Untyped                           ;
; E2_PH                         ; 0                               ; Untyped                           ;
; E3_PH                         ; 0                               ; Untyped                           ;
; M_PH                          ; 0                               ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                           ;
; CLK0_COUNTER                  ; G0                              ; Untyped                           ;
; CLK1_COUNTER                  ; G0                              ; Untyped                           ;
; CLK2_COUNTER                  ; G0                              ; Untyped                           ;
; CLK3_COUNTER                  ; G0                              ; Untyped                           ;
; CLK4_COUNTER                  ; G0                              ; Untyped                           ;
; CLK5_COUNTER                  ; G0                              ; Untyped                           ;
; CLK6_COUNTER                  ; E0                              ; Untyped                           ;
; CLK7_COUNTER                  ; E1                              ; Untyped                           ;
; CLK8_COUNTER                  ; E2                              ; Untyped                           ;
; CLK9_COUNTER                  ; E3                              ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                           ;
; M_TIME_DELAY                  ; 0                               ; Untyped                           ;
; N_TIME_DELAY                  ; 0                               ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                           ;
; VCO_POST_SCALE                ; 0                               ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                      ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING                         ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                               ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                            ;
+-------------------------------+---------------------------------------------------------+
; Name                          ; Value                                                   ;
+-------------------------------+---------------------------------------------------------+
; Number of entity instances    ; 2                                                       ;
; Entity Instance               ; clockBuffer:clockBufferInstance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
; Entity Instance               ; audioPLLClock:audioPLLClockMap|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; AUTO                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
+-------------------------------+---------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 09 15:23:57 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Active_noise_cancellation -c Active_noise_cancellation
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lmsx10_4.vhd
    Info (12022): Found design unit 1: lmsx10_4-rtl
    Info (12023): Found entity 1: lmsx10_4
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lmsx10_3.vhd
    Info (12022): Found design unit 1: LMSx10_3-rtl
    Info (12023): Found entity 1: LMSx10_3
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lmsx10_2.vhd
    Info (12022): Found design unit 1: lmsx10_2-rtl
    Info (12023): Found entity 1: lmsx10_2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lmsx10_1.vhd
    Info (12022): Found design unit 1: lmsx10_1-rtl
    Info (12023): Found entity 1: lmsx10_1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap10_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap10_block2-rtl
    Info (12023): Found entity 1: LMS_Tap10_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap10_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap10_block1-rtl
    Info (12023): Found entity 1: LMS_Tap10_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap10_block.vhd
    Info (12022): Found design unit 1: LMS_Tap10_block-rtl
    Info (12023): Found entity 1: LMS_Tap10_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap10.vhd
    Info (12022): Found design unit 1: lms_tap10-rtl
    Info (12023): Found entity 1: lms_tap10
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap9_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap9_block2-rtl
    Info (12023): Found entity 1: LMS_Tap9_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap9_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap9_block1-rtl
    Info (12023): Found entity 1: LMS_Tap9_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap9_block.vhd
    Info (12022): Found design unit 1: LMS_Tap9_block-rtl
    Info (12023): Found entity 1: LMS_Tap9_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap9.vhd
    Info (12022): Found design unit 1: lms_tap9-rtl
    Info (12023): Found entity 1: lms_tap9
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap8_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap8_block2-rtl
    Info (12023): Found entity 1: LMS_Tap8_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap8_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap8_block1-rtl
    Info (12023): Found entity 1: LMS_Tap8_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap8_block.vhd
    Info (12022): Found design unit 1: LMS_Tap8_block-rtl
    Info (12023): Found entity 1: LMS_Tap8_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap8.vhd
    Info (12022): Found design unit 1: lms_tap8-rtl
    Info (12023): Found entity 1: lms_tap8
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap7_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap7_block2-rtl
    Info (12023): Found entity 1: LMS_Tap7_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap7_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap7_block1-rtl
    Info (12023): Found entity 1: LMS_Tap7_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap7_block.vhd
    Info (12022): Found design unit 1: LMS_Tap7_block-rtl
    Info (12023): Found entity 1: LMS_Tap7_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap7.vhd
    Info (12022): Found design unit 1: lms_tap7-rtl
    Info (12023): Found entity 1: lms_tap7
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap6_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap6_block2-rtl
    Info (12023): Found entity 1: LMS_Tap6_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap6_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap6_block1-rtl
    Info (12023): Found entity 1: LMS_Tap6_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap6_block.vhd
    Info (12022): Found design unit 1: LMS_Tap6_block-rtl
    Info (12023): Found entity 1: LMS_Tap6_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap6.vhd
    Info (12022): Found design unit 1: lms_tap6-rtl
    Info (12023): Found entity 1: lms_tap6
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap5_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap5_block2-rtl
    Info (12023): Found entity 1: LMS_Tap5_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap5_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap5_block1-rtl
    Info (12023): Found entity 1: LMS_Tap5_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap5_block.vhd
    Info (12022): Found design unit 1: LMS_Tap5_block-rtl
    Info (12023): Found entity 1: LMS_Tap5_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap5.vhd
    Info (12022): Found design unit 1: lms_tap5-rtl
    Info (12023): Found entity 1: lms_tap5
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap4_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap4_block2-rtl
    Info (12023): Found entity 1: LMS_Tap4_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap4_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap4_block1-rtl
    Info (12023): Found entity 1: LMS_Tap4_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap4_block.vhd
    Info (12022): Found design unit 1: LMS_Tap4_block-rtl
    Info (12023): Found entity 1: LMS_Tap4_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap4.vhd
    Info (12022): Found design unit 1: lms_tap4-rtl
    Info (12023): Found entity 1: lms_tap4
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap3_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap3_block2-rtl
    Info (12023): Found entity 1: LMS_Tap3_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap3_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap3_block1-rtl
    Info (12023): Found entity 1: LMS_Tap3_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap3_block.vhd
    Info (12022): Found design unit 1: LMS_Tap3_block-rtl
    Info (12023): Found entity 1: LMS_Tap3_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap3.vhd
    Info (12022): Found design unit 1: lms_tap3-rtl
    Info (12023): Found entity 1: lms_tap3
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap2_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap2_block2-rtl
    Info (12023): Found entity 1: LMS_Tap2_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap2_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap2_block1-rtl
    Info (12023): Found entity 1: LMS_Tap2_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap2_block.vhd
    Info (12022): Found design unit 1: LMS_Tap2_block-rtl
    Info (12023): Found entity 1: LMS_Tap2_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap2.vhd
    Info (12022): Found design unit 1: lms_tap2-rtl
    Info (12023): Found entity 1: lms_tap2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap1_block2.vhd
    Info (12022): Found design unit 1: LMS_Tap1_block2-rtl
    Info (12023): Found entity 1: LMS_Tap1_block2
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap1_block1.vhd
    Info (12022): Found design unit 1: LMS_Tap1_block1-rtl
    Info (12023): Found entity 1: LMS_Tap1_block1
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap1_block.vhd
    Info (12022): Found design unit 1: LMS_Tap1_block-rtl
    Info (12023): Found entity 1: LMS_Tap1_block
Info (12021): Found 2 design units, including 1 entities, in source file lms matlab converted files/lms_tap1.vhd
    Info (12022): Found design unit 1: lms_tap1-rtl
    Info (12023): Found entity 1: lms_tap1
Info (12021): Found 16 design units, including 8 entities, in source file active_noise_cancellation.vhd
    Info (12022): Found design unit 1: Active_noise_cancellation-toplevel
    Info (12022): Found design unit 2: AdcDacController-behavior
    Info (12022): Found design unit 3: delayCounter-behavior
    Info (12022): Found design unit 4: lms-rtl
    Info (12022): Found design unit 5: clockbuffer-SYN
    Info (12022): Found design unit 6: bclk_counter-behavior
    Info (12022): Found design unit 7: LRchannelCounter-behavior
    Info (12022): Found design unit 8: audiopllclock-SYN
    Info (12023): Found entity 1: Active_noise_cancellation
    Info (12023): Found entity 2: AdcDacController
    Info (12023): Found entity 3: delayCounter
    Info (12023): Found entity 4: lms
    Info (12023): Found entity 5: clockBuffer
    Info (12023): Found entity 6: bclk_counter
    Info (12023): Found entity 7: LRchannelCounter
    Info (12023): Found entity 8: audioPLLClock
Info (12127): Elaborating entity "Active_noise_cancellation" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDG[8..7]" at Active_noise_cancellation.vhd(16)
Warning (10873): Using initial value X (don't care) for net "LEDG[5..0]" at Active_noise_cancellation.vhd(16)
Info (12128): Elaborating entity "clockBuffer" for hierarchy "clockBuffer:clockBufferInstance"
Info (12128): Elaborating entity "altpll" for hierarchy "clockBuffer:clockBufferInstance|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clockBuffer:clockBufferInstance|altpll:altpll_component"
Info (12133): Instantiated megafunction "clockBuffer:clockBufferInstance|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockBuffer"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "audioPLLClock" for hierarchy "audioPLLClock:audioPLLClockMap"
Info (12128): Elaborating entity "altpll" for hierarchy "audioPLLClock:audioPLLClockMap|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "audioPLLClock:audioPLLClockMap|altpll:altpll_component"
Info (12133): Instantiated megafunction "audioPLLClock:audioPLLClockMap|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "135"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "92"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=audioPLLClock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "delayCounter" for hierarchy "delayCounter:delayCounterMap"
Info (12128): Elaborating entity "AdcDacController" for hierarchy "AdcDacController:AdcDacControllerMap"
Warning (10631): VHDL Process Statement warning at Active_noise_cancellation.vhd(175): inferring latch(es) for signal or variable "D_to_A", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Active_noise_cancellation.vhd(175): inferring latch(es) for signal or variable "ledr_on", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Active_noise_cancellation.vhd(175): inferring latch(es) for signal or variable "hex1_sig", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Active_noise_cancellation.vhd(175): inferring latch(es) for signal or variable "hex0_sig", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "hex0_sig[0]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex0_sig[1]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex0_sig[2]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex0_sig[3]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex0_sig[4]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex0_sig[5]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex0_sig[6]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex1_sig[0]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex1_sig[1]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex1_sig[2]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex1_sig[3]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex1_sig[4]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex1_sig[5]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "hex1_sig[6]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[0]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[1]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[2]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[3]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[4]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[5]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[6]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[7]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[8]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[9]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[10]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[11]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[12]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[13]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[14]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[15]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[16]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "ledr_on[17]" at Active_noise_cancellation.vhd(175)
Info (10041): Inferred latch for "D_to_A" at Active_noise_cancellation.vhd(175)
Info (12128): Elaborating entity "bclk_counter" for hierarchy "AdcDacController:AdcDacControllerMap|bclk_counter:bclk_counterMap"
Info (12128): Elaborating entity "LRchannelCounter" for hierarchy "AdcDacController:AdcDacControllerMap|LRchannelCounter:LRchannelCounterMap"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC
    Warning (13410): Pin "HEX0[1]" is stuck at VCC
    Warning (13410): Pin "HEX0[3]" is stuck at VCC
    Warning (13410): Pin "HEX0[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
Info (21057): Implemented 111 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 55 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 489 megabytes
    Info: Processing ended: Tue Dec 09 15:24:18 2014
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:04


