<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="CR" description="Control Register">
    <alias type="CMSIS" value="CR"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="EDBG" access="RW" reset_value="0" description="Enable Debug">
      <alias type="CMSIS" value="DMA_CR_EDBG(x)"/>
      <bit_field_value name="CR_EDBG_0b0" value="0b0" description="When in debug mode, the DMA continues to operate."/>
      <bit_field_value name="CR_EDBG_0b1" value="0b1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared."/>
    </bit_field>
    <bit_field offset="2" width="1" name="ERCA" access="RW" reset_value="0" description="Enable Round Robin Channel Arbitration">
      <alias type="CMSIS" value="DMA_CR_ERCA(x)"/>
      <bit_field_value name="CR_ERCA_0b0" value="0b0" description="Fixed priority arbitration is used for channel selection within each group."/>
      <bit_field_value name="CR_ERCA_0b1" value="0b1" description="Round robin arbitration is used for channel selection within each group."/>
    </bit_field>
    <bit_field offset="3" width="1" name="ERGA" access="RW" reset_value="0" description="Enable Round Robin Group Arbitration">
      <alias type="CMSIS" value="DMA_CR_ERGA(x)"/>
      <bit_field_value name="CR_ERGA_0b0" value="0b0" description="Fixed priority arbitration is used for selection among the groups."/>
      <bit_field_value name="CR_ERGA_0b1" value="0b1" description="Round robin arbitration is used for selection among the groups."/>
    </bit_field>
    <bit_field offset="4" width="1" name="HOE" access="RW" reset_value="0" description="Halt On Error">
      <alias type="CMSIS" value="DMA_CR_HOE(x)"/>
      <bit_field_value name="CR_HOE_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CR_HOE_0b1" value="0b1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared."/>
    </bit_field>
    <bit_field offset="5" width="1" name="HALT" access="RW" reset_value="0" description="Halt DMA Operations">
      <alias type="CMSIS" value="DMA_CR_HALT(x)"/>
      <bit_field_value name="CR_HALT_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CR_HALT_0b1" value="0b1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared."/>
    </bit_field>
    <bit_field offset="6" width="1" name="CLM" access="RW" reset_value="0" description="Continuous Link Mode">
      <alias type="CMSIS" value="DMA_CR_CLM(x)"/>
      <bit_field_value name="CR_CLM_0b0" value="0b0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again."/>
      <bit_field_value name="CR_CLM_0b1" value="0b1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop."/>
    </bit_field>
    <bit_field offset="7" width="1" name="EMLM" access="RW" reset_value="0" description="Enable Minor Loop Mapping">
      <alias type="CMSIS" value="DMA_CR_EMLM(x)"/>
      <bit_field_value name="CR_EMLM_0b0" value="0b0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field."/>
      <bit_field_value name="CR_EMLM_0b1" value="0b1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled."/>
    </bit_field>
    <bit_field offset="8" width="1" name="GRP0PRI" access="RW" reset_value="0" description="Channel Group 0 Priority">
      <alias type="CMSIS" value="DMA_CR_GRP0PRI(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <bit_field offset="10" width="1" name="GRP1PRI" access="RW" reset_value="0x1" description="Channel Group 1 Priority">
      <alias type="CMSIS" value="DMA_CR_GRP1PRI(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="1" name="ECX" access="RW" reset_value="0" description="Error Cancel Transfer">
      <alias type="CMSIS" value="DMA_CR_ECX(x)"/>
      <bit_field_value name="CR_ECX_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CR_ECX_0b1" value="0b1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt."/>
    </bit_field>
    <bit_field offset="17" width="1" name="CX" access="RW" reset_value="0" description="Cancel Transfer">
      <alias type="CMSIS" value="DMA_CR_CX(x)"/>
      <bit_field_value name="CR_CX_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CR_CX_0b1" value="0b1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed."/>
    </bit_field>
    <reserved_bit_field offset="18" width="14" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="ES" description="Error Status Register">
    <alias type="CMSIS" value="ES"/>
    <bit_field offset="0" width="1" name="DBE" access="RO" reset_value="0" description="Destination Bus Error">
      <alias type="CMSIS" value="DMA_ES_DBE(x)"/>
      <bit_field_value name="ES_DBE_0b0" value="0b0" description="No destination bus error"/>
      <bit_field_value name="ES_DBE_0b1" value="0b1" description="The last recorded error was a bus error on a destination write"/>
    </bit_field>
    <bit_field offset="1" width="1" name="SBE" access="RO" reset_value="0" description="Source Bus Error">
      <alias type="CMSIS" value="DMA_ES_SBE(x)"/>
      <bit_field_value name="ES_SBE_0b0" value="0b0" description="No source bus error"/>
      <bit_field_value name="ES_SBE_0b1" value="0b1" description="The last recorded error was a bus error on a source read"/>
    </bit_field>
    <bit_field offset="2" width="1" name="SGE" access="RO" reset_value="0" description="Scatter/Gather Configuration Error">
      <alias type="CMSIS" value="DMA_ES_SGE(x)"/>
      <bit_field_value name="ES_SGE_0b0" value="0b0" description="No scatter/gather configuration error"/>
      <bit_field_value name="ES_SGE_0b1" value="0b1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary."/>
    </bit_field>
    <bit_field offset="3" width="1" name="NCE" access="RO" reset_value="0" description="NBYTES/CITER Configuration Error">
      <alias type="CMSIS" value="DMA_ES_NCE(x)"/>
      <bit_field_value name="ES_NCE_0b0" value="0b0" description="No NBYTES/CITER configuration error"/>
      <bit_field_value name="ES_NCE_0b1" value="0b1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]"/>
    </bit_field>
    <bit_field offset="4" width="1" name="DOE" access="RO" reset_value="0" description="Destination Offset Error">
      <alias type="CMSIS" value="DMA_ES_DOE(x)"/>
      <bit_field_value name="ES_DOE_0b0" value="0b0" description="No destination offset configuration error"/>
      <bit_field_value name="ES_DOE_0b1" value="0b1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]."/>
    </bit_field>
    <bit_field offset="5" width="1" name="DAE" access="RO" reset_value="0" description="Destination Address Error">
      <alias type="CMSIS" value="DMA_ES_DAE(x)"/>
      <bit_field_value name="ES_DAE_0b0" value="0b0" description="No destination address configuration error"/>
      <bit_field_value name="ES_DAE_0b1" value="0b1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]."/>
    </bit_field>
    <bit_field offset="6" width="1" name="SOE" access="RO" reset_value="0" description="Source Offset Error">
      <alias type="CMSIS" value="DMA_ES_SOE(x)"/>
      <bit_field_value name="ES_SOE_0b0" value="0b0" description="No source offset configuration error"/>
      <bit_field_value name="ES_SOE_0b1" value="0b1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]."/>
    </bit_field>
    <bit_field offset="7" width="1" name="SAE" access="RO" reset_value="0" description="Source Address Error">
      <alias type="CMSIS" value="DMA_ES_SAE(x)"/>
      <bit_field_value name="ES_SAE_0b0" value="0b0" description="No source address configuration error."/>
      <bit_field_value name="ES_SAE_0b1" value="0b1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]."/>
    </bit_field>
    <bit_field offset="8" width="5" name="ERRCHN" access="RO" reset_value="0" description="Error Channel Number or Canceled Channel Number">
      <alias type="CMSIS" value="DMA_ES_ERRCHN(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <bit_field offset="14" width="1" name="CPE" access="RO" reset_value="0" description="Channel Priority Error">
      <alias type="CMSIS" value="DMA_ES_CPE(x)"/>
      <bit_field_value name="ES_CPE_0b0" value="0b0" description="No channel priority error"/>
      <bit_field_value name="ES_CPE_0b1" value="0b1" description="The last recorded error was a configuration error in the channel priorities within a group. Channel priorities within a group are not unique."/>
    </bit_field>
    <bit_field offset="15" width="1" name="GPE" access="RO" reset_value="0" description="Group Priority Error">
      <alias type="CMSIS" value="DMA_ES_GPE(x)"/>
      <bit_field_value name="ES_GPE_0b0" value="0b0" description="No group priority error"/>
      <bit_field_value name="ES_GPE_0b1" value="0b1" description="The last recorded error was a configuration error among the group priorities. All group priorities are not unique."/>
    </bit_field>
    <bit_field offset="16" width="1" name="ECX" access="RO" reset_value="0" description="Transfer Canceled">
      <alias type="CMSIS" value="DMA_ES_ECX(x)"/>
      <bit_field_value name="ES_ECX_0b0" value="0b0" description="No canceled transfers"/>
      <bit_field_value name="ES_ECX_0b1" value="0b1" description="The last recorded entry was a canceled transfer by the error cancel transfer input"/>
    </bit_field>
    <reserved_bit_field offset="17" width="14" reset_value="0"/>
    <bit_field offset="31" width="1" name="VLD" access="RO" reset_value="0" description="Logical OR of all ERR status bits">
      <alias type="CMSIS" value="DMA_ES_VLD(x)"/>
      <bit_field_value name="ES_VLD_0b0" value="0b0" description="No ERR bits are set."/>
      <bit_field_value name="ES_VLD_0b1" value="0b1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared."/>
    </bit_field>
  </register>
  <register offset="0xC" width="32" name="ERQ" description="Enable Request Register">
    <alias type="CMSIS" value="ERQ"/>
    <bit_field offset="0" width="1" name="ERQ0" access="RW" reset_value="0" description="Enable DMA Request 0">
      <alias type="CMSIS" value="DMA_ERQ_ERQ0(x)"/>
      <bit_field_value name="ERQ_ERQ0_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ0_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="1" width="1" name="ERQ1" access="RW" reset_value="0" description="Enable DMA Request 1">
      <alias type="CMSIS" value="DMA_ERQ_ERQ1(x)"/>
      <bit_field_value name="ERQ_ERQ1_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ1_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="2" width="1" name="ERQ2" access="RW" reset_value="0" description="Enable DMA Request 2">
      <alias type="CMSIS" value="DMA_ERQ_ERQ2(x)"/>
      <bit_field_value name="ERQ_ERQ2_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ2_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="3" width="1" name="ERQ3" access="RW" reset_value="0" description="Enable DMA Request 3">
      <alias type="CMSIS" value="DMA_ERQ_ERQ3(x)"/>
      <bit_field_value name="ERQ_ERQ3_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ3_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="4" width="1" name="ERQ4" access="RW" reset_value="0" description="Enable DMA Request 4">
      <alias type="CMSIS" value="DMA_ERQ_ERQ4(x)"/>
      <bit_field_value name="ERQ_ERQ4_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ4_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="5" width="1" name="ERQ5" access="RW" reset_value="0" description="Enable DMA Request 5">
      <alias type="CMSIS" value="DMA_ERQ_ERQ5(x)"/>
      <bit_field_value name="ERQ_ERQ5_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ5_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="6" width="1" name="ERQ6" access="RW" reset_value="0" description="Enable DMA Request 6">
      <alias type="CMSIS" value="DMA_ERQ_ERQ6(x)"/>
      <bit_field_value name="ERQ_ERQ6_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ6_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="7" width="1" name="ERQ7" access="RW" reset_value="0" description="Enable DMA Request 7">
      <alias type="CMSIS" value="DMA_ERQ_ERQ7(x)"/>
      <bit_field_value name="ERQ_ERQ7_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ7_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="8" width="1" name="ERQ8" access="RW" reset_value="0" description="Enable DMA Request 8">
      <alias type="CMSIS" value="DMA_ERQ_ERQ8(x)"/>
      <bit_field_value name="ERQ_ERQ8_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ8_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="9" width="1" name="ERQ9" access="RW" reset_value="0" description="Enable DMA Request 9">
      <alias type="CMSIS" value="DMA_ERQ_ERQ9(x)"/>
      <bit_field_value name="ERQ_ERQ9_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ9_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="10" width="1" name="ERQ10" access="RW" reset_value="0" description="Enable DMA Request 10">
      <alias type="CMSIS" value="DMA_ERQ_ERQ10(x)"/>
      <bit_field_value name="ERQ_ERQ10_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ10_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="11" width="1" name="ERQ11" access="RW" reset_value="0" description="Enable DMA Request 11">
      <alias type="CMSIS" value="DMA_ERQ_ERQ11(x)"/>
      <bit_field_value name="ERQ_ERQ11_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ11_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="12" width="1" name="ERQ12" access="RW" reset_value="0" description="Enable DMA Request 12">
      <alias type="CMSIS" value="DMA_ERQ_ERQ12(x)"/>
      <bit_field_value name="ERQ_ERQ12_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ12_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="13" width="1" name="ERQ13" access="RW" reset_value="0" description="Enable DMA Request 13">
      <alias type="CMSIS" value="DMA_ERQ_ERQ13(x)"/>
      <bit_field_value name="ERQ_ERQ13_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ13_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="14" width="1" name="ERQ14" access="RW" reset_value="0" description="Enable DMA Request 14">
      <alias type="CMSIS" value="DMA_ERQ_ERQ14(x)"/>
      <bit_field_value name="ERQ_ERQ14_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ14_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ERQ15" access="RW" reset_value="0" description="Enable DMA Request 15">
      <alias type="CMSIS" value="DMA_ERQ_ERQ15(x)"/>
      <bit_field_value name="ERQ_ERQ15_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ15_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="16" width="1" name="ERQ16" access="RW" reset_value="0" description="Enable DMA Request 16">
      <alias type="CMSIS" value="DMA_ERQ_ERQ16(x)"/>
      <bit_field_value name="ERQ_ERQ16_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ16_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="17" width="1" name="ERQ17" access="RW" reset_value="0" description="Enable DMA Request 17">
      <alias type="CMSIS" value="DMA_ERQ_ERQ17(x)"/>
      <bit_field_value name="ERQ_ERQ17_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ17_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="18" width="1" name="ERQ18" access="RW" reset_value="0" description="Enable DMA Request 18">
      <alias type="CMSIS" value="DMA_ERQ_ERQ18(x)"/>
      <bit_field_value name="ERQ_ERQ18_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ18_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="19" width="1" name="ERQ19" access="RW" reset_value="0" description="Enable DMA Request 19">
      <alias type="CMSIS" value="DMA_ERQ_ERQ19(x)"/>
      <bit_field_value name="ERQ_ERQ19_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ19_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="20" width="1" name="ERQ20" access="RW" reset_value="0" description="Enable DMA Request 20">
      <alias type="CMSIS" value="DMA_ERQ_ERQ20(x)"/>
      <bit_field_value name="ERQ_ERQ20_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ20_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="21" width="1" name="ERQ21" access="RW" reset_value="0" description="Enable DMA Request 21">
      <alias type="CMSIS" value="DMA_ERQ_ERQ21(x)"/>
      <bit_field_value name="ERQ_ERQ21_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ21_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="22" width="1" name="ERQ22" access="RW" reset_value="0" description="Enable DMA Request 22">
      <alias type="CMSIS" value="DMA_ERQ_ERQ22(x)"/>
      <bit_field_value name="ERQ_ERQ22_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ22_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="23" width="1" name="ERQ23" access="RW" reset_value="0" description="Enable DMA Request 23">
      <alias type="CMSIS" value="DMA_ERQ_ERQ23(x)"/>
      <bit_field_value name="ERQ_ERQ23_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ23_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="24" width="1" name="ERQ24" access="RW" reset_value="0" description="Enable DMA Request 24">
      <alias type="CMSIS" value="DMA_ERQ_ERQ24(x)"/>
      <bit_field_value name="ERQ_ERQ24_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ24_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="25" width="1" name="ERQ25" access="RW" reset_value="0" description="Enable DMA Request 25">
      <alias type="CMSIS" value="DMA_ERQ_ERQ25(x)"/>
      <bit_field_value name="ERQ_ERQ25_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ25_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="26" width="1" name="ERQ26" access="RW" reset_value="0" description="Enable DMA Request 26">
      <alias type="CMSIS" value="DMA_ERQ_ERQ26(x)"/>
      <bit_field_value name="ERQ_ERQ26_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ26_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="27" width="1" name="ERQ27" access="RW" reset_value="0" description="Enable DMA Request 27">
      <alias type="CMSIS" value="DMA_ERQ_ERQ27(x)"/>
      <bit_field_value name="ERQ_ERQ27_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ27_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="28" width="1" name="ERQ28" access="RW" reset_value="0" description="Enable DMA Request 28">
      <alias type="CMSIS" value="DMA_ERQ_ERQ28(x)"/>
      <bit_field_value name="ERQ_ERQ28_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ28_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="29" width="1" name="ERQ29" access="RW" reset_value="0" description="Enable DMA Request 29">
      <alias type="CMSIS" value="DMA_ERQ_ERQ29(x)"/>
      <bit_field_value name="ERQ_ERQ29_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ29_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="30" width="1" name="ERQ30" access="RW" reset_value="0" description="Enable DMA Request 30">
      <alias type="CMSIS" value="DMA_ERQ_ERQ30(x)"/>
      <bit_field_value name="ERQ_ERQ30_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ30_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
    <bit_field offset="31" width="1" name="ERQ31" access="RW" reset_value="0" description="Enable DMA Request 31">
      <alias type="CMSIS" value="DMA_ERQ_ERQ31(x)"/>
      <bit_field_value name="ERQ_ERQ31_0b0" value="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
      <bit_field_value name="ERQ_ERQ31_0b1" value="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
    </bit_field>
  </register>
  <register offset="0x14" width="32" name="EEI" description="Enable Error Interrupt Register">
    <alias type="CMSIS" value="EEI"/>
    <bit_field offset="0" width="1" name="EEI0" access="RW" reset_value="0" description="Enable Error Interrupt 0">
      <alias type="CMSIS" value="DMA_EEI_EEI0(x)"/>
      <bit_field_value name="EEI_EEI0_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI0_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="1" width="1" name="EEI1" access="RW" reset_value="0" description="Enable Error Interrupt 1">
      <alias type="CMSIS" value="DMA_EEI_EEI1(x)"/>
      <bit_field_value name="EEI_EEI1_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI1_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="2" width="1" name="EEI2" access="RW" reset_value="0" description="Enable Error Interrupt 2">
      <alias type="CMSIS" value="DMA_EEI_EEI2(x)"/>
      <bit_field_value name="EEI_EEI2_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI2_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="3" width="1" name="EEI3" access="RW" reset_value="0" description="Enable Error Interrupt 3">
      <alias type="CMSIS" value="DMA_EEI_EEI3(x)"/>
      <bit_field_value name="EEI_EEI3_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI3_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="4" width="1" name="EEI4" access="RW" reset_value="0" description="Enable Error Interrupt 4">
      <alias type="CMSIS" value="DMA_EEI_EEI4(x)"/>
      <bit_field_value name="EEI_EEI4_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI4_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="5" width="1" name="EEI5" access="RW" reset_value="0" description="Enable Error Interrupt 5">
      <alias type="CMSIS" value="DMA_EEI_EEI5(x)"/>
      <bit_field_value name="EEI_EEI5_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI5_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="6" width="1" name="EEI6" access="RW" reset_value="0" description="Enable Error Interrupt 6">
      <alias type="CMSIS" value="DMA_EEI_EEI6(x)"/>
      <bit_field_value name="EEI_EEI6_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI6_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="7" width="1" name="EEI7" access="RW" reset_value="0" description="Enable Error Interrupt 7">
      <alias type="CMSIS" value="DMA_EEI_EEI7(x)"/>
      <bit_field_value name="EEI_EEI7_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI7_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="8" width="1" name="EEI8" access="RW" reset_value="0" description="Enable Error Interrupt 8">
      <alias type="CMSIS" value="DMA_EEI_EEI8(x)"/>
      <bit_field_value name="EEI_EEI8_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI8_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="9" width="1" name="EEI9" access="RW" reset_value="0" description="Enable Error Interrupt 9">
      <alias type="CMSIS" value="DMA_EEI_EEI9(x)"/>
      <bit_field_value name="EEI_EEI9_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI9_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="10" width="1" name="EEI10" access="RW" reset_value="0" description="Enable Error Interrupt 10">
      <alias type="CMSIS" value="DMA_EEI_EEI10(x)"/>
      <bit_field_value name="EEI_EEI10_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI10_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="11" width="1" name="EEI11" access="RW" reset_value="0" description="Enable Error Interrupt 11">
      <alias type="CMSIS" value="DMA_EEI_EEI11(x)"/>
      <bit_field_value name="EEI_EEI11_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI11_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="12" width="1" name="EEI12" access="RW" reset_value="0" description="Enable Error Interrupt 12">
      <alias type="CMSIS" value="DMA_EEI_EEI12(x)"/>
      <bit_field_value name="EEI_EEI12_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI12_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="13" width="1" name="EEI13" access="RW" reset_value="0" description="Enable Error Interrupt 13">
      <alias type="CMSIS" value="DMA_EEI_EEI13(x)"/>
      <bit_field_value name="EEI_EEI13_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI13_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="14" width="1" name="EEI14" access="RW" reset_value="0" description="Enable Error Interrupt 14">
      <alias type="CMSIS" value="DMA_EEI_EEI14(x)"/>
      <bit_field_value name="EEI_EEI14_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI14_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="15" width="1" name="EEI15" access="RW" reset_value="0" description="Enable Error Interrupt 15">
      <alias type="CMSIS" value="DMA_EEI_EEI15(x)"/>
      <bit_field_value name="EEI_EEI15_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI15_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="16" width="1" name="EEI16" access="RW" reset_value="0" description="Enable Error Interrupt 16">
      <alias type="CMSIS" value="DMA_EEI_EEI16(x)"/>
      <bit_field_value name="EEI_EEI16_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI16_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="17" width="1" name="EEI17" access="RW" reset_value="0" description="Enable Error Interrupt 17">
      <alias type="CMSIS" value="DMA_EEI_EEI17(x)"/>
      <bit_field_value name="EEI_EEI17_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI17_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="18" width="1" name="EEI18" access="RW" reset_value="0" description="Enable Error Interrupt 18">
      <alias type="CMSIS" value="DMA_EEI_EEI18(x)"/>
      <bit_field_value name="EEI_EEI18_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI18_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="19" width="1" name="EEI19" access="RW" reset_value="0" description="Enable Error Interrupt 19">
      <alias type="CMSIS" value="DMA_EEI_EEI19(x)"/>
      <bit_field_value name="EEI_EEI19_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI19_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="20" width="1" name="EEI20" access="RW" reset_value="0" description="Enable Error Interrupt 20">
      <alias type="CMSIS" value="DMA_EEI_EEI20(x)"/>
      <bit_field_value name="EEI_EEI20_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI20_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="21" width="1" name="EEI21" access="RW" reset_value="0" description="Enable Error Interrupt 21">
      <alias type="CMSIS" value="DMA_EEI_EEI21(x)"/>
      <bit_field_value name="EEI_EEI21_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI21_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="22" width="1" name="EEI22" access="RW" reset_value="0" description="Enable Error Interrupt 22">
      <alias type="CMSIS" value="DMA_EEI_EEI22(x)"/>
      <bit_field_value name="EEI_EEI22_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI22_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="23" width="1" name="EEI23" access="RW" reset_value="0" description="Enable Error Interrupt 23">
      <alias type="CMSIS" value="DMA_EEI_EEI23(x)"/>
      <bit_field_value name="EEI_EEI23_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI23_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="24" width="1" name="EEI24" access="RW" reset_value="0" description="Enable Error Interrupt 24">
      <alias type="CMSIS" value="DMA_EEI_EEI24(x)"/>
      <bit_field_value name="EEI_EEI24_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI24_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="25" width="1" name="EEI25" access="RW" reset_value="0" description="Enable Error Interrupt 25">
      <alias type="CMSIS" value="DMA_EEI_EEI25(x)"/>
      <bit_field_value name="EEI_EEI25_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI25_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="26" width="1" name="EEI26" access="RW" reset_value="0" description="Enable Error Interrupt 26">
      <alias type="CMSIS" value="DMA_EEI_EEI26(x)"/>
      <bit_field_value name="EEI_EEI26_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI26_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="27" width="1" name="EEI27" access="RW" reset_value="0" description="Enable Error Interrupt 27">
      <alias type="CMSIS" value="DMA_EEI_EEI27(x)"/>
      <bit_field_value name="EEI_EEI27_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI27_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="28" width="1" name="EEI28" access="RW" reset_value="0" description="Enable Error Interrupt 28">
      <alias type="CMSIS" value="DMA_EEI_EEI28(x)"/>
      <bit_field_value name="EEI_EEI28_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI28_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="29" width="1" name="EEI29" access="RW" reset_value="0" description="Enable Error Interrupt 29">
      <alias type="CMSIS" value="DMA_EEI_EEI29(x)"/>
      <bit_field_value name="EEI_EEI29_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI29_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="30" width="1" name="EEI30" access="RW" reset_value="0" description="Enable Error Interrupt 30">
      <alias type="CMSIS" value="DMA_EEI_EEI30(x)"/>
      <bit_field_value name="EEI_EEI30_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI30_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
    <bit_field offset="31" width="1" name="EEI31" access="RW" reset_value="0" description="Enable Error Interrupt 31">
      <alias type="CMSIS" value="DMA_EEI_EEI31(x)"/>
      <bit_field_value name="EEI_EEI31_0b0" value="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
      <bit_field_value name="EEI_EEI31_0b1" value="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
    </bit_field>
  </register>
  <register offset="0x18" width="8" name="CEEI" description="Clear Enable Error Interrupt Register">
    <alias type="CMSIS" value="CEEI"/>
    <bit_field offset="0" width="5" name="CEEI" access="WORZ" reset_value="0" description="Clear Enable Error Interrupt">
      <alias type="CMSIS" value="DMA_CEEI_CEEI(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="CAEE" access="WORZ" reset_value="0" description="Clear All Enable Error Interrupts">
      <alias type="CMSIS" value="DMA_CEEI_CAEE(x)"/>
      <bit_field_value name="CEEI_CAEE_0b0" value="0b0" description="Clear only the EEI bit specified in the CEEI field"/>
      <bit_field_value name="CEEI_CAEE_0b1" value="0b1" description="Clear all bits in EEI"/>
    </bit_field>
    <bit_field offset="7" width="1" name="NOP" access="WORZ" reset_value="0" description="No Op enable">
      <alias type="CMSIS" value="DMA_CEEI_NOP(x)"/>
      <bit_field_value name="CEEI_NOP_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CEEI_NOP_0b1" value="0b1" description="No operation, ignore the other bits in this register"/>
    </bit_field>
  </register>
  <register offset="0x19" width="8" name="SEEI" description="Set Enable Error Interrupt Register">
    <alias type="CMSIS" value="SEEI"/>
    <bit_field offset="0" width="5" name="SEEI" access="WORZ" reset_value="0" description="Set Enable Error Interrupt">
      <alias type="CMSIS" value="DMA_SEEI_SEEI(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="SAEE" access="WORZ" reset_value="0" description="Sets All Enable Error Interrupts">
      <alias type="CMSIS" value="DMA_SEEI_SAEE(x)"/>
      <bit_field_value name="SEEI_SAEE_0b0" value="0b0" description="Set only the EEI bit specified in the SEEI field."/>
      <bit_field_value name="SEEI_SAEE_0b1" value="0b1" description="Sets all bits in EEI"/>
    </bit_field>
    <bit_field offset="7" width="1" name="NOP" access="WORZ" reset_value="0" description="No Op enable">
      <alias type="CMSIS" value="DMA_SEEI_NOP(x)"/>
      <bit_field_value name="SEEI_NOP_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="SEEI_NOP_0b1" value="0b1" description="No operation, ignore the other bits in this register"/>
    </bit_field>
  </register>
  <register offset="0x1A" width="8" name="CERQ" description="Clear Enable Request Register">
    <alias type="id" value="EDMA_CERQ"/>
    <alias type="CMSIS" value="CERQ"/>
    <bit_field offset="0" width="5" name="CERQ" access="WORZ" reset_value="0" description="Clear Enable Request">
      <alias type="CMSIS" value="DMA_CERQ_CERQ(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="CAER" access="WORZ" reset_value="0" description="Clear All Enable Requests">
      <alias type="CMSIS" value="DMA_CERQ_CAER(x)"/>
      <bit_field_value name="CERQ_CAER_0b0" value="0b0" description="Clear only the ERQ bit specified in the CERQ field"/>
      <bit_field_value name="CERQ_CAER_0b1" value="0b1" description="Clear all bits in ERQ"/>
    </bit_field>
    <bit_field offset="7" width="1" name="NOP" access="WORZ" reset_value="0" description="No Op enable">
      <alias type="CMSIS" value="DMA_CERQ_NOP(x)"/>
      <bit_field_value name="CERQ_NOP_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CERQ_NOP_0b1" value="0b1" description="No operation, ignore the other bits in this register"/>
    </bit_field>
  </register>
  <register offset="0x1B" width="8" name="SERQ" description="Set Enable Request Register">
    <alias type="CMSIS" value="SERQ"/>
    <bit_field offset="0" width="5" name="SERQ" access="WORZ" reset_value="0" description="Set Enable Request">
      <alias type="CMSIS" value="DMA_SERQ_SERQ(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="SAER" access="WORZ" reset_value="0" description="Set All Enable Requests">
      <alias type="CMSIS" value="DMA_SERQ_SAER(x)"/>
      <bit_field_value name="SERQ_SAER_0b0" value="0b0" description="Set only the ERQ bit specified in the SERQ field"/>
      <bit_field_value name="SERQ_SAER_0b1" value="0b1" description="Set all bits in ERQ"/>
    </bit_field>
    <bit_field offset="7" width="1" name="NOP" access="WORZ" reset_value="0" description="No Op enable">
      <alias type="CMSIS" value="DMA_SERQ_NOP(x)"/>
      <bit_field_value name="SERQ_NOP_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="SERQ_NOP_0b1" value="0b1" description="No operation, ignore the other bits in this register"/>
    </bit_field>
  </register>
  <register offset="0x1C" width="8" name="CDNE" description="Clear DONE Status Bit Register">
    <alias type="CMSIS" value="CDNE"/>
    <bit_field offset="0" width="5" name="CDNE" access="WORZ" reset_value="0" description="Clear DONE Bit">
      <alias type="CMSIS" value="DMA_CDNE_CDNE(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="CADN" access="WORZ" reset_value="0" description="Clears All DONE Bits">
      <alias type="CMSIS" value="DMA_CDNE_CADN(x)"/>
      <bit_field_value name="CDNE_CADN_0b0" value="0b0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field"/>
      <bit_field_value name="CDNE_CADN_0b1" value="0b1" description="Clears all bits in TCDn_CSR[DONE]"/>
    </bit_field>
    <bit_field offset="7" width="1" name="NOP" access="WORZ" reset_value="0" description="No Op enable">
      <alias type="CMSIS" value="DMA_CDNE_NOP(x)"/>
      <bit_field_value name="CDNE_NOP_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CDNE_NOP_0b1" value="0b1" description="No operation, ignore the other bits in this register"/>
    </bit_field>
  </register>
  <register offset="0x1D" width="8" name="SSRT" description="Set START Bit Register">
    <alias type="CMSIS" value="SSRT"/>
    <bit_field offset="0" width="5" name="SSRT" access="WORZ" reset_value="0" description="Set START Bit">
      <alias type="CMSIS" value="DMA_SSRT_SSRT(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="SAST" access="WORZ" reset_value="0" description="Set All START Bits (activates all channels)">
      <alias type="CMSIS" value="DMA_SSRT_SAST(x)"/>
      <bit_field_value name="SSRT_SAST_0b0" value="0b0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field"/>
      <bit_field_value name="SSRT_SAST_0b1" value="0b1" description="Set all bits in TCDn_CSR[START]"/>
    </bit_field>
    <bit_field offset="7" width="1" name="NOP" access="WORZ" reset_value="0" description="No Op enable">
      <alias type="CMSIS" value="DMA_SSRT_NOP(x)"/>
      <bit_field_value name="SSRT_NOP_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="SSRT_NOP_0b1" value="0b1" description="No operation, ignore the other bits in this register"/>
    </bit_field>
  </register>
  <register offset="0x1E" width="8" name="CERR" description="Clear Error Register">
    <alias type="id" value="EDMA_CERR"/>
    <alias type="CMSIS" value="CERR"/>
    <bit_field offset="0" width="5" name="CERR" access="WORZ" reset_value="0" description="Clear Error Indicator">
      <alias type="CMSIS" value="DMA_CERR_CERR(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="CAEI" access="WORZ" reset_value="0" description="Clear All Error Indicators">
      <alias type="CMSIS" value="DMA_CERR_CAEI(x)"/>
      <bit_field_value name="CERR_CAEI_0b0" value="0b0" description="Clear only the ERR bit specified in the CERR field"/>
      <bit_field_value name="CERR_CAEI_0b1" value="0b1" description="Clear all bits in ERR"/>
    </bit_field>
    <bit_field offset="7" width="1" name="NOP" access="WORZ" reset_value="0" description="No Op enable">
      <alias type="CMSIS" value="DMA_CERR_NOP(x)"/>
      <bit_field_value name="CERR_NOP_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CERR_NOP_0b1" value="0b1" description="No operation, ignore the other bits in this register"/>
    </bit_field>
  </register>
  <register offset="0x1F" width="8" name="CINT" description="Clear Interrupt Request Register">
    <alias type="CMSIS" value="CINT"/>
    <bit_field offset="0" width="5" name="CINT" access="WORZ" reset_value="0" description="Clear Interrupt Request">
      <alias type="CMSIS" value="DMA_CINT_CINT(x)"/>
    </bit_field>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <bit_field offset="6" width="1" name="CAIR" access="WORZ" reset_value="0" description="Clear All Interrupt Requests">
      <alias type="CMSIS" value="DMA_CINT_CAIR(x)"/>
      <bit_field_value name="CINT_CAIR_0b0" value="0b0" description="Clear only the INT bit specified in the CINT field"/>
      <bit_field_value name="CINT_CAIR_0b1" value="0b1" description="Clear all bits in INT"/>
    </bit_field>
    <bit_field offset="7" width="1" name="NOP" access="WORZ" reset_value="0" description="No Op enable">
      <alias type="CMSIS" value="DMA_CINT_NOP(x)"/>
      <bit_field_value name="CINT_NOP_0b0" value="0b0" description="Normal operation"/>
      <bit_field_value name="CINT_NOP_0b1" value="0b1" description="No operation, ignore the other bits in this register"/>
    </bit_field>
  </register>
  <register offset="0x24" width="32" name="INT" description="Interrupt Request Register">
    <alias type="CMSIS" value="INT"/>
    <bit_field offset="0" width="1" name="INT0" access="W1C" reset_value="0" description="Interrupt Request 0">
      <alias type="CMSIS" value="DMA_INT_INT0(x)"/>
      <bit_field_value name="INT_INT0_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT0_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="1" width="1" name="INT1" access="W1C" reset_value="0" description="Interrupt Request 1">
      <alias type="CMSIS" value="DMA_INT_INT1(x)"/>
      <bit_field_value name="INT_INT1_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT1_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="2" width="1" name="INT2" access="W1C" reset_value="0" description="Interrupt Request 2">
      <alias type="CMSIS" value="DMA_INT_INT2(x)"/>
      <bit_field_value name="INT_INT2_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT2_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="3" width="1" name="INT3" access="W1C" reset_value="0" description="Interrupt Request 3">
      <alias type="CMSIS" value="DMA_INT_INT3(x)"/>
      <bit_field_value name="INT_INT3_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT3_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="4" width="1" name="INT4" access="W1C" reset_value="0" description="Interrupt Request 4">
      <alias type="CMSIS" value="DMA_INT_INT4(x)"/>
      <bit_field_value name="INT_INT4_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT4_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="5" width="1" name="INT5" access="W1C" reset_value="0" description="Interrupt Request 5">
      <alias type="CMSIS" value="DMA_INT_INT5(x)"/>
      <bit_field_value name="INT_INT5_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT5_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="6" width="1" name="INT6" access="W1C" reset_value="0" description="Interrupt Request 6">
      <alias type="CMSIS" value="DMA_INT_INT6(x)"/>
      <bit_field_value name="INT_INT6_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT6_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="7" width="1" name="INT7" access="W1C" reset_value="0" description="Interrupt Request 7">
      <alias type="CMSIS" value="DMA_INT_INT7(x)"/>
      <bit_field_value name="INT_INT7_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT7_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="8" width="1" name="INT8" access="W1C" reset_value="0" description="Interrupt Request 8">
      <alias type="CMSIS" value="DMA_INT_INT8(x)"/>
      <bit_field_value name="INT_INT8_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT8_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="9" width="1" name="INT9" access="W1C" reset_value="0" description="Interrupt Request 9">
      <alias type="CMSIS" value="DMA_INT_INT9(x)"/>
      <bit_field_value name="INT_INT9_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT9_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="10" width="1" name="INT10" access="W1C" reset_value="0" description="Interrupt Request 10">
      <alias type="CMSIS" value="DMA_INT_INT10(x)"/>
      <bit_field_value name="INT_INT10_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT10_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="11" width="1" name="INT11" access="W1C" reset_value="0" description="Interrupt Request 11">
      <alias type="CMSIS" value="DMA_INT_INT11(x)"/>
      <bit_field_value name="INT_INT11_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT11_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="12" width="1" name="INT12" access="W1C" reset_value="0" description="Interrupt Request 12">
      <alias type="CMSIS" value="DMA_INT_INT12(x)"/>
      <bit_field_value name="INT_INT12_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT12_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="13" width="1" name="INT13" access="W1C" reset_value="0" description="Interrupt Request 13">
      <alias type="CMSIS" value="DMA_INT_INT13(x)"/>
      <bit_field_value name="INT_INT13_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT13_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="14" width="1" name="INT14" access="W1C" reset_value="0" description="Interrupt Request 14">
      <alias type="CMSIS" value="DMA_INT_INT14(x)"/>
      <bit_field_value name="INT_INT14_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT14_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="15" width="1" name="INT15" access="W1C" reset_value="0" description="Interrupt Request 15">
      <alias type="CMSIS" value="DMA_INT_INT15(x)"/>
      <bit_field_value name="INT_INT15_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT15_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="16" width="1" name="INT16" access="W1C" reset_value="0" description="Interrupt Request 16">
      <alias type="CMSIS" value="DMA_INT_INT16(x)"/>
      <bit_field_value name="INT_INT16_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT16_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="17" width="1" name="INT17" access="W1C" reset_value="0" description="Interrupt Request 17">
      <alias type="CMSIS" value="DMA_INT_INT17(x)"/>
      <bit_field_value name="INT_INT17_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT17_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="18" width="1" name="INT18" access="W1C" reset_value="0" description="Interrupt Request 18">
      <alias type="CMSIS" value="DMA_INT_INT18(x)"/>
      <bit_field_value name="INT_INT18_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT18_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="19" width="1" name="INT19" access="W1C" reset_value="0" description="Interrupt Request 19">
      <alias type="CMSIS" value="DMA_INT_INT19(x)"/>
      <bit_field_value name="INT_INT19_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT19_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="20" width="1" name="INT20" access="W1C" reset_value="0" description="Interrupt Request 20">
      <alias type="CMSIS" value="DMA_INT_INT20(x)"/>
      <bit_field_value name="INT_INT20_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT20_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="21" width="1" name="INT21" access="W1C" reset_value="0" description="Interrupt Request 21">
      <alias type="CMSIS" value="DMA_INT_INT21(x)"/>
      <bit_field_value name="INT_INT21_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT21_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="22" width="1" name="INT22" access="W1C" reset_value="0" description="Interrupt Request 22">
      <alias type="CMSIS" value="DMA_INT_INT22(x)"/>
      <bit_field_value name="INT_INT22_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT22_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="23" width="1" name="INT23" access="W1C" reset_value="0" description="Interrupt Request 23">
      <alias type="CMSIS" value="DMA_INT_INT23(x)"/>
      <bit_field_value name="INT_INT23_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT23_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="24" width="1" name="INT24" access="W1C" reset_value="0" description="Interrupt Request 24">
      <alias type="CMSIS" value="DMA_INT_INT24(x)"/>
      <bit_field_value name="INT_INT24_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT24_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="25" width="1" name="INT25" access="W1C" reset_value="0" description="Interrupt Request 25">
      <alias type="CMSIS" value="DMA_INT_INT25(x)"/>
      <bit_field_value name="INT_INT25_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT25_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="26" width="1" name="INT26" access="W1C" reset_value="0" description="Interrupt Request 26">
      <alias type="CMSIS" value="DMA_INT_INT26(x)"/>
      <bit_field_value name="INT_INT26_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT26_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="27" width="1" name="INT27" access="W1C" reset_value="0" description="Interrupt Request 27">
      <alias type="CMSIS" value="DMA_INT_INT27(x)"/>
      <bit_field_value name="INT_INT27_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT27_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="28" width="1" name="INT28" access="W1C" reset_value="0" description="Interrupt Request 28">
      <alias type="CMSIS" value="DMA_INT_INT28(x)"/>
      <bit_field_value name="INT_INT28_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT28_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="29" width="1" name="INT29" access="W1C" reset_value="0" description="Interrupt Request 29">
      <alias type="CMSIS" value="DMA_INT_INT29(x)"/>
      <bit_field_value name="INT_INT29_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT29_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="30" width="1" name="INT30" access="W1C" reset_value="0" description="Interrupt Request 30">
      <alias type="CMSIS" value="DMA_INT_INT30(x)"/>
      <bit_field_value name="INT_INT30_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT30_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
    <bit_field offset="31" width="1" name="INT31" access="W1C" reset_value="0" description="Interrupt Request 31">
      <alias type="CMSIS" value="DMA_INT_INT31(x)"/>
      <bit_field_value name="INT_INT31_0b0" value="0b0" description="The interrupt request for corresponding channel is cleared"/>
      <bit_field_value name="INT_INT31_0b1" value="0b1" description="The interrupt request for corresponding channel is active"/>
    </bit_field>
  </register>
  <register offset="0x2C" width="32" name="ERR" description="Error Register">
    <alias type="CMSIS" value="ERR"/>
    <bit_field offset="0" width="1" name="ERR0" access="W1C" reset_value="0" description="Error In Channel 0">
      <alias type="CMSIS" value="DMA_ERR_ERR0(x)"/>
      <bit_field_value name="ERR_ERR0_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR0_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="1" width="1" name="ERR1" access="W1C" reset_value="0" description="Error In Channel 1">
      <alias type="CMSIS" value="DMA_ERR_ERR1(x)"/>
      <bit_field_value name="ERR_ERR1_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR1_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="2" width="1" name="ERR2" access="W1C" reset_value="0" description="Error In Channel 2">
      <alias type="CMSIS" value="DMA_ERR_ERR2(x)"/>
      <bit_field_value name="ERR_ERR2_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR2_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="3" width="1" name="ERR3" access="W1C" reset_value="0" description="Error In Channel 3">
      <alias type="CMSIS" value="DMA_ERR_ERR3(x)"/>
      <bit_field_value name="ERR_ERR3_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR3_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="4" width="1" name="ERR4" access="W1C" reset_value="0" description="Error In Channel 4">
      <alias type="CMSIS" value="DMA_ERR_ERR4(x)"/>
      <bit_field_value name="ERR_ERR4_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR4_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="5" width="1" name="ERR5" access="W1C" reset_value="0" description="Error In Channel 5">
      <alias type="CMSIS" value="DMA_ERR_ERR5(x)"/>
      <bit_field_value name="ERR_ERR5_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR5_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="6" width="1" name="ERR6" access="W1C" reset_value="0" description="Error In Channel 6">
      <alias type="CMSIS" value="DMA_ERR_ERR6(x)"/>
      <bit_field_value name="ERR_ERR6_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR6_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="7" width="1" name="ERR7" access="W1C" reset_value="0" description="Error In Channel 7">
      <alias type="CMSIS" value="DMA_ERR_ERR7(x)"/>
      <bit_field_value name="ERR_ERR7_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR7_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="8" width="1" name="ERR8" access="W1C" reset_value="0" description="Error In Channel 8">
      <alias type="CMSIS" value="DMA_ERR_ERR8(x)"/>
      <bit_field_value name="ERR_ERR8_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR8_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="9" width="1" name="ERR9" access="W1C" reset_value="0" description="Error In Channel 9">
      <alias type="CMSIS" value="DMA_ERR_ERR9(x)"/>
      <bit_field_value name="ERR_ERR9_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR9_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="10" width="1" name="ERR10" access="W1C" reset_value="0" description="Error In Channel 10">
      <alias type="CMSIS" value="DMA_ERR_ERR10(x)"/>
      <bit_field_value name="ERR_ERR10_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR10_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="11" width="1" name="ERR11" access="W1C" reset_value="0" description="Error In Channel 11">
      <alias type="CMSIS" value="DMA_ERR_ERR11(x)"/>
      <bit_field_value name="ERR_ERR11_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR11_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="12" width="1" name="ERR12" access="W1C" reset_value="0" description="Error In Channel 12">
      <alias type="CMSIS" value="DMA_ERR_ERR12(x)"/>
      <bit_field_value name="ERR_ERR12_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR12_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="13" width="1" name="ERR13" access="W1C" reset_value="0" description="Error In Channel 13">
      <alias type="CMSIS" value="DMA_ERR_ERR13(x)"/>
      <bit_field_value name="ERR_ERR13_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR13_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="14" width="1" name="ERR14" access="W1C" reset_value="0" description="Error In Channel 14">
      <alias type="CMSIS" value="DMA_ERR_ERR14(x)"/>
      <bit_field_value name="ERR_ERR14_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR14_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ERR15" access="W1C" reset_value="0" description="Error In Channel 15">
      <alias type="CMSIS" value="DMA_ERR_ERR15(x)"/>
      <bit_field_value name="ERR_ERR15_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR15_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="16" width="1" name="ERR16" access="W1C" reset_value="0" description="Error In Channel 16">
      <alias type="CMSIS" value="DMA_ERR_ERR16(x)"/>
      <bit_field_value name="ERR_ERR16_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR16_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="17" width="1" name="ERR17" access="W1C" reset_value="0" description="Error In Channel 17">
      <alias type="CMSIS" value="DMA_ERR_ERR17(x)"/>
      <bit_field_value name="ERR_ERR17_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR17_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="18" width="1" name="ERR18" access="W1C" reset_value="0" description="Error In Channel 18">
      <alias type="CMSIS" value="DMA_ERR_ERR18(x)"/>
      <bit_field_value name="ERR_ERR18_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR18_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="19" width="1" name="ERR19" access="W1C" reset_value="0" description="Error In Channel 19">
      <alias type="CMSIS" value="DMA_ERR_ERR19(x)"/>
      <bit_field_value name="ERR_ERR19_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR19_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="20" width="1" name="ERR20" access="W1C" reset_value="0" description="Error In Channel 20">
      <alias type="CMSIS" value="DMA_ERR_ERR20(x)"/>
      <bit_field_value name="ERR_ERR20_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR20_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="21" width="1" name="ERR21" access="W1C" reset_value="0" description="Error In Channel 21">
      <alias type="CMSIS" value="DMA_ERR_ERR21(x)"/>
      <bit_field_value name="ERR_ERR21_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR21_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="22" width="1" name="ERR22" access="W1C" reset_value="0" description="Error In Channel 22">
      <alias type="CMSIS" value="DMA_ERR_ERR22(x)"/>
      <bit_field_value name="ERR_ERR22_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR22_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="23" width="1" name="ERR23" access="W1C" reset_value="0" description="Error In Channel 23">
      <alias type="CMSIS" value="DMA_ERR_ERR23(x)"/>
      <bit_field_value name="ERR_ERR23_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR23_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="24" width="1" name="ERR24" access="W1C" reset_value="0" description="Error In Channel 24">
      <alias type="CMSIS" value="DMA_ERR_ERR24(x)"/>
      <bit_field_value name="ERR_ERR24_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR24_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="25" width="1" name="ERR25" access="W1C" reset_value="0" description="Error In Channel 25">
      <alias type="CMSIS" value="DMA_ERR_ERR25(x)"/>
      <bit_field_value name="ERR_ERR25_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR25_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="26" width="1" name="ERR26" access="W1C" reset_value="0" description="Error In Channel 26">
      <alias type="CMSIS" value="DMA_ERR_ERR26(x)"/>
      <bit_field_value name="ERR_ERR26_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR26_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="27" width="1" name="ERR27" access="W1C" reset_value="0" description="Error In Channel 27">
      <alias type="CMSIS" value="DMA_ERR_ERR27(x)"/>
      <bit_field_value name="ERR_ERR27_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR27_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="28" width="1" name="ERR28" access="W1C" reset_value="0" description="Error In Channel 28">
      <alias type="CMSIS" value="DMA_ERR_ERR28(x)"/>
      <bit_field_value name="ERR_ERR28_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR28_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="29" width="1" name="ERR29" access="W1C" reset_value="0" description="Error In Channel 29">
      <alias type="CMSIS" value="DMA_ERR_ERR29(x)"/>
      <bit_field_value name="ERR_ERR29_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR29_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="30" width="1" name="ERR30" access="W1C" reset_value="0" description="Error In Channel 30">
      <alias type="CMSIS" value="DMA_ERR_ERR30(x)"/>
      <bit_field_value name="ERR_ERR30_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR30_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
    <bit_field offset="31" width="1" name="ERR31" access="W1C" reset_value="0" description="Error In Channel 31">
      <alias type="CMSIS" value="DMA_ERR_ERR31(x)"/>
      <bit_field_value name="ERR_ERR31_0b0" value="0b0" description="An error in this channel has not occurred"/>
      <bit_field_value name="ERR_ERR31_0b1" value="0b1" description="An error in this channel has occurred"/>
    </bit_field>
  </register>
  <register offset="0x34" width="32" name="HRS" description="Hardware Request Status Register">
    <alias type="CMSIS" value="HRS"/>
    <bit_field offset="0" width="1" name="HRS0" access="RO" reset_value="0" description="Hardware Request Status Channel 0">
      <alias type="CMSIS" value="DMA_HRS_HRS0(x)"/>
      <bit_field_value name="HRS_HRS0_0b0" value="0b0" description="A hardware service request for channel 0 is not present"/>
      <bit_field_value name="HRS_HRS0_0b1" value="0b1" description="A hardware service request for channel 0 is present"/>
    </bit_field>
    <bit_field offset="1" width="1" name="HRS1" access="RO" reset_value="0" description="Hardware Request Status Channel 1">
      <alias type="CMSIS" value="DMA_HRS_HRS1(x)"/>
      <bit_field_value name="HRS_HRS1_0b0" value="0b0" description="A hardware service request for channel 1 is not present"/>
      <bit_field_value name="HRS_HRS1_0b1" value="0b1" description="A hardware service request for channel 1 is present"/>
    </bit_field>
    <bit_field offset="2" width="1" name="HRS2" access="RO" reset_value="0" description="Hardware Request Status Channel 2">
      <alias type="CMSIS" value="DMA_HRS_HRS2(x)"/>
      <bit_field_value name="HRS_HRS2_0b0" value="0b0" description="A hardware service request for channel 2 is not present"/>
      <bit_field_value name="HRS_HRS2_0b1" value="0b1" description="A hardware service request for channel 2 is present"/>
    </bit_field>
    <bit_field offset="3" width="1" name="HRS3" access="RO" reset_value="0" description="Hardware Request Status Channel 3">
      <alias type="CMSIS" value="DMA_HRS_HRS3(x)"/>
      <bit_field_value name="HRS_HRS3_0b0" value="0b0" description="A hardware service request for channel 3 is not present"/>
      <bit_field_value name="HRS_HRS3_0b1" value="0b1" description="A hardware service request for channel 3 is present"/>
    </bit_field>
    <bit_field offset="4" width="1" name="HRS4" access="RO" reset_value="0" description="Hardware Request Status Channel 4">
      <alias type="CMSIS" value="DMA_HRS_HRS4(x)"/>
      <bit_field_value name="HRS_HRS4_0b0" value="0b0" description="A hardware service request for channel 4 is not present"/>
      <bit_field_value name="HRS_HRS4_0b1" value="0b1" description="A hardware service request for channel 4 is present"/>
    </bit_field>
    <bit_field offset="5" width="1" name="HRS5" access="RO" reset_value="0" description="Hardware Request Status Channel 5">
      <alias type="CMSIS" value="DMA_HRS_HRS5(x)"/>
      <bit_field_value name="HRS_HRS5_0b0" value="0b0" description="A hardware service request for channel 5 is not present"/>
      <bit_field_value name="HRS_HRS5_0b1" value="0b1" description="A hardware service request for channel 5 is present"/>
    </bit_field>
    <bit_field offset="6" width="1" name="HRS6" access="RO" reset_value="0" description="Hardware Request Status Channel 6">
      <alias type="CMSIS" value="DMA_HRS_HRS6(x)"/>
      <bit_field_value name="HRS_HRS6_0b0" value="0b0" description="A hardware service request for channel 6 is not present"/>
      <bit_field_value name="HRS_HRS6_0b1" value="0b1" description="A hardware service request for channel 6 is present"/>
    </bit_field>
    <bit_field offset="7" width="1" name="HRS7" access="RO" reset_value="0" description="Hardware Request Status Channel 7">
      <alias type="CMSIS" value="DMA_HRS_HRS7(x)"/>
      <bit_field_value name="HRS_HRS7_0b0" value="0b0" description="A hardware service request for channel 7 is not present"/>
      <bit_field_value name="HRS_HRS7_0b1" value="0b1" description="A hardware service request for channel 7 is present"/>
    </bit_field>
    <bit_field offset="8" width="1" name="HRS8" access="RO" reset_value="0" description="Hardware Request Status Channel 8">
      <alias type="CMSIS" value="DMA_HRS_HRS8(x)"/>
      <bit_field_value name="HRS_HRS8_0b0" value="0b0" description="A hardware service request for channel 8 is not present"/>
      <bit_field_value name="HRS_HRS8_0b1" value="0b1" description="A hardware service request for channel 8 is present"/>
    </bit_field>
    <bit_field offset="9" width="1" name="HRS9" access="RO" reset_value="0" description="Hardware Request Status Channel 9">
      <alias type="CMSIS" value="DMA_HRS_HRS9(x)"/>
      <bit_field_value name="HRS_HRS9_0b0" value="0b0" description="A hardware service request for channel 9 is not present"/>
      <bit_field_value name="HRS_HRS9_0b1" value="0b1" description="A hardware service request for channel 9 is present"/>
    </bit_field>
    <bit_field offset="10" width="1" name="HRS10" access="RO" reset_value="0" description="Hardware Request Status Channel 10">
      <alias type="CMSIS" value="DMA_HRS_HRS10(x)"/>
      <bit_field_value name="HRS_HRS10_0b0" value="0b0" description="A hardware service request for channel 10 is not present"/>
      <bit_field_value name="HRS_HRS10_0b1" value="0b1" description="A hardware service request for channel 10 is present"/>
    </bit_field>
    <bit_field offset="11" width="1" name="HRS11" access="RO" reset_value="0" description="Hardware Request Status Channel 11">
      <alias type="CMSIS" value="DMA_HRS_HRS11(x)"/>
      <bit_field_value name="HRS_HRS11_0b0" value="0b0" description="A hardware service request for channel 11 is not present"/>
      <bit_field_value name="HRS_HRS11_0b1" value="0b1" description="A hardware service request for channel 11 is present"/>
    </bit_field>
    <bit_field offset="12" width="1" name="HRS12" access="RO" reset_value="0" description="Hardware Request Status Channel 12">
      <alias type="CMSIS" value="DMA_HRS_HRS12(x)"/>
      <bit_field_value name="HRS_HRS12_0b0" value="0b0" description="A hardware service request for channel 12 is not present"/>
      <bit_field_value name="HRS_HRS12_0b1" value="0b1" description="A hardware service request for channel 12 is present"/>
    </bit_field>
    <bit_field offset="13" width="1" name="HRS13" access="RO" reset_value="0" description="Hardware Request Status Channel 13">
      <alias type="CMSIS" value="DMA_HRS_HRS13(x)"/>
      <bit_field_value name="HRS_HRS13_0b0" value="0b0" description="A hardware service request for channel 13 is not present"/>
      <bit_field_value name="HRS_HRS13_0b1" value="0b1" description="A hardware service request for channel 13 is present"/>
    </bit_field>
    <bit_field offset="14" width="1" name="HRS14" access="RO" reset_value="0" description="Hardware Request Status Channel 14">
      <alias type="CMSIS" value="DMA_HRS_HRS14(x)"/>
      <bit_field_value name="HRS_HRS14_0b0" value="0b0" description="A hardware service request for channel 14 is not present"/>
      <bit_field_value name="HRS_HRS14_0b1" value="0b1" description="A hardware service request for channel 14 is present"/>
    </bit_field>
    <bit_field offset="15" width="1" name="HRS15" access="RO" reset_value="0" description="Hardware Request Status Channel 15">
      <alias type="CMSIS" value="DMA_HRS_HRS15(x)"/>
      <bit_field_value name="HRS_HRS15_0b0" value="0b0" description="A hardware service request for channel 15 is not present"/>
      <bit_field_value name="HRS_HRS15_0b1" value="0b1" description="A hardware service request for channel 15 is present"/>
    </bit_field>
    <bit_field offset="16" width="1" name="HRS16" access="RO" reset_value="0" description="Hardware Request Status Channel 16">
      <alias type="CMSIS" value="DMA_HRS_HRS16(x)"/>
      <bit_field_value name="HRS_HRS16_0b0" value="0b0" description="A hardware service request for channel 16 is not present"/>
      <bit_field_value name="HRS_HRS16_0b1" value="0b1" description="A hardware service request for channel 16 is present"/>
    </bit_field>
    <bit_field offset="17" width="1" name="HRS17" access="RO" reset_value="0" description="Hardware Request Status Channel 17">
      <alias type="CMSIS" value="DMA_HRS_HRS17(x)"/>
      <bit_field_value name="HRS_HRS17_0b0" value="0b0" description="A hardware service request for channel 17 is not present"/>
      <bit_field_value name="HRS_HRS17_0b1" value="0b1" description="A hardware service request for channel 17 is present"/>
    </bit_field>
    <bit_field offset="18" width="1" name="HRS18" access="RO" reset_value="0" description="Hardware Request Status Channel 18">
      <alias type="CMSIS" value="DMA_HRS_HRS18(x)"/>
      <bit_field_value name="HRS_HRS18_0b0" value="0b0" description="A hardware service request for channel 18 is not present"/>
      <bit_field_value name="HRS_HRS18_0b1" value="0b1" description="A hardware service request for channel 18 is present"/>
    </bit_field>
    <bit_field offset="19" width="1" name="HRS19" access="RO" reset_value="0" description="Hardware Request Status Channel 19">
      <alias type="CMSIS" value="DMA_HRS_HRS19(x)"/>
      <bit_field_value name="HRS_HRS19_0b0" value="0b0" description="A hardware service request for channel 19 is not present"/>
      <bit_field_value name="HRS_HRS19_0b1" value="0b1" description="A hardware service request for channel 19 is present"/>
    </bit_field>
    <bit_field offset="20" width="1" name="HRS20" access="RO" reset_value="0" description="Hardware Request Status Channel 20">
      <alias type="CMSIS" value="DMA_HRS_HRS20(x)"/>
      <bit_field_value name="HRS_HRS20_0b0" value="0b0" description="A hardware service request for channel 20 is not present"/>
      <bit_field_value name="HRS_HRS20_0b1" value="0b1" description="A hardware service request for channel 20 is present"/>
    </bit_field>
    <bit_field offset="21" width="1" name="HRS21" access="RO" reset_value="0" description="Hardware Request Status Channel 21">
      <alias type="CMSIS" value="DMA_HRS_HRS21(x)"/>
      <bit_field_value name="HRS_HRS21_0b0" value="0b0" description="A hardware service request for channel 21 is not present"/>
      <bit_field_value name="HRS_HRS21_0b1" value="0b1" description="A hardware service request for channel 21 is present"/>
    </bit_field>
    <bit_field offset="22" width="1" name="HRS22" access="RO" reset_value="0" description="Hardware Request Status Channel 22">
      <alias type="CMSIS" value="DMA_HRS_HRS22(x)"/>
      <bit_field_value name="HRS_HRS22_0b0" value="0b0" description="A hardware service request for channel 22 is not present"/>
      <bit_field_value name="HRS_HRS22_0b1" value="0b1" description="A hardware service request for channel 22 is present"/>
    </bit_field>
    <bit_field offset="23" width="1" name="HRS23" access="RO" reset_value="0" description="Hardware Request Status Channel 23">
      <alias type="CMSIS" value="DMA_HRS_HRS23(x)"/>
      <bit_field_value name="HRS_HRS23_0b0" value="0b0" description="A hardware service request for channel 23 is not present"/>
      <bit_field_value name="HRS_HRS23_0b1" value="0b1" description="A hardware service request for channel 23 is present"/>
    </bit_field>
    <bit_field offset="24" width="1" name="HRS24" access="RO" reset_value="0" description="Hardware Request Status Channel 24">
      <alias type="CMSIS" value="DMA_HRS_HRS24(x)"/>
      <bit_field_value name="HRS_HRS24_0b0" value="0b0" description="A hardware service request for channel 24 is not present"/>
      <bit_field_value name="HRS_HRS24_0b1" value="0b1" description="A hardware service request for channel 24 is present"/>
    </bit_field>
    <bit_field offset="25" width="1" name="HRS25" access="RO" reset_value="0" description="Hardware Request Status Channel 25">
      <alias type="CMSIS" value="DMA_HRS_HRS25(x)"/>
      <bit_field_value name="HRS_HRS25_0b0" value="0b0" description="A hardware service request for channel 25 is not present"/>
      <bit_field_value name="HRS_HRS25_0b1" value="0b1" description="A hardware service request for channel 25 is present"/>
    </bit_field>
    <bit_field offset="26" width="1" name="HRS26" access="RO" reset_value="0" description="Hardware Request Status Channel 26">
      <alias type="CMSIS" value="DMA_HRS_HRS26(x)"/>
      <bit_field_value name="HRS_HRS26_0b0" value="0b0" description="A hardware service request for channel 26 is not present"/>
      <bit_field_value name="HRS_HRS26_0b1" value="0b1" description="A hardware service request for channel 26 is present"/>
    </bit_field>
    <bit_field offset="27" width="1" name="HRS27" access="RO" reset_value="0" description="Hardware Request Status Channel 27">
      <alias type="CMSIS" value="DMA_HRS_HRS27(x)"/>
      <bit_field_value name="HRS_HRS27_0b0" value="0b0" description="A hardware service request for channel 27 is not present"/>
      <bit_field_value name="HRS_HRS27_0b1" value="0b1" description="A hardware service request for channel 27 is present"/>
    </bit_field>
    <bit_field offset="28" width="1" name="HRS28" access="RO" reset_value="0" description="Hardware Request Status Channel 28">
      <alias type="CMSIS" value="DMA_HRS_HRS28(x)"/>
      <bit_field_value name="HRS_HRS28_0b0" value="0b0" description="A hardware service request for channel 28 is not present"/>
      <bit_field_value name="HRS_HRS28_0b1" value="0b1" description="A hardware service request for channel 28 is present"/>
    </bit_field>
    <bit_field offset="29" width="1" name="HRS29" access="RO" reset_value="0" description="Hardware Request Status Channel 29">
      <alias type="CMSIS" value="DMA_HRS_HRS29(x)"/>
      <bit_field_value name="HRS_HRS29_0b0" value="0b0" description="A hardware service request for channel 29 is not preset"/>
      <bit_field_value name="HRS_HRS29_0b1" value="0b1" description="A hardware service request for channel 29 is present"/>
    </bit_field>
    <bit_field offset="30" width="1" name="HRS30" access="RO" reset_value="0" description="Hardware Request Status Channel 30">
      <alias type="CMSIS" value="DMA_HRS_HRS30(x)"/>
      <bit_field_value name="HRS_HRS30_0b0" value="0b0" description="A hardware service request for channel 30 is not present"/>
      <bit_field_value name="HRS_HRS30_0b1" value="0b1" description="A hardware service request for for channel 30 is present"/>
    </bit_field>
    <bit_field offset="31" width="1" name="HRS31" access="RO" reset_value="0" description="Hardware Request Status Channel 31">
      <alias type="CMSIS" value="DMA_HRS_HRS31(x)"/>
      <bit_field_value name="HRS_HRS31_0b0" value="0b0" description="A hardware service request for channel 31 is not present"/>
      <bit_field_value name="HRS_HRS31_0b1" value="0b1" description="A hardware service request for channel 31 is present"/>
    </bit_field>
  </register>
  <register offset="0x44" width="32" name="EARS" description="Enable Asynchronous Request in Stop Register">
    <alias type="CMSIS" value="EARS"/>
    <bit_field offset="0" width="1" name="EDREQ_0" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 0.">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_0(x)"/>
      <bit_field_value name="EARS_EDREQ_0_0b0" value="0b0" description="Disable asynchronous DMA request for channel 0."/>
      <bit_field_value name="EARS_EDREQ_0_0b1" value="0b1" description="Enable asynchronous DMA request for channel 0."/>
    </bit_field>
    <bit_field offset="1" width="1" name="EDREQ_1" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 1.">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_1(x)"/>
      <bit_field_value name="EARS_EDREQ_1_0b0" value="0b0" description="Disable asynchronous DMA request for channel 1"/>
      <bit_field_value name="EARS_EDREQ_1_0b1" value="0b1" description="Enable asynchronous DMA request for channel 1."/>
    </bit_field>
    <bit_field offset="2" width="1" name="EDREQ_2" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 2.">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_2(x)"/>
      <bit_field_value name="EARS_EDREQ_2_0b0" value="0b0" description="Disable asynchronous DMA request for channel 2."/>
      <bit_field_value name="EARS_EDREQ_2_0b1" value="0b1" description="Enable asynchronous DMA request for channel 2."/>
    </bit_field>
    <bit_field offset="3" width="1" name="EDREQ_3" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 3.">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_3(x)"/>
      <bit_field_value name="EARS_EDREQ_3_0b0" value="0b0" description="Disable asynchronous DMA request for channel 3."/>
      <bit_field_value name="EARS_EDREQ_3_0b1" value="0b1" description="Enable asynchronous DMA request for channel 3."/>
    </bit_field>
    <bit_field offset="4" width="1" name="EDREQ_4" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 4">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_4(x)"/>
      <bit_field_value name="EARS_EDREQ_4_0b0" value="0b0" description="Disable asynchronous DMA request for channel 4."/>
      <bit_field_value name="EARS_EDREQ_4_0b1" value="0b1" description="Enable asynchronous DMA request for channel 4."/>
    </bit_field>
    <bit_field offset="5" width="1" name="EDREQ_5" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 5">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_5(x)"/>
      <bit_field_value name="EARS_EDREQ_5_0b0" value="0b0" description="Disable asynchronous DMA request for channel 5."/>
      <bit_field_value name="EARS_EDREQ_5_0b1" value="0b1" description="Enable asynchronous DMA request for channel 5."/>
    </bit_field>
    <bit_field offset="6" width="1" name="EDREQ_6" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 6">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_6(x)"/>
      <bit_field_value name="EARS_EDREQ_6_0b0" value="0b0" description="Disable asynchronous DMA request for channel 6."/>
      <bit_field_value name="EARS_EDREQ_6_0b1" value="0b1" description="Enable asynchronous DMA request for channel 6."/>
    </bit_field>
    <bit_field offset="7" width="1" name="EDREQ_7" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 7">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_7(x)"/>
      <bit_field_value name="EARS_EDREQ_7_0b0" value="0b0" description="Disable asynchronous DMA request for channel 7."/>
      <bit_field_value name="EARS_EDREQ_7_0b1" value="0b1" description="Enable asynchronous DMA request for channel 7."/>
    </bit_field>
    <bit_field offset="8" width="1" name="EDREQ_8" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 8">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_8(x)"/>
      <bit_field_value name="EARS_EDREQ_8_0b0" value="0b0" description="Disable asynchronous DMA request for channel 8."/>
      <bit_field_value name="EARS_EDREQ_8_0b1" value="0b1" description="Enable asynchronous DMA request for channel 8."/>
    </bit_field>
    <bit_field offset="9" width="1" name="EDREQ_9" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 9">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_9(x)"/>
      <bit_field_value name="EARS_EDREQ_9_0b0" value="0b0" description="Disable asynchronous DMA request for channel 9."/>
      <bit_field_value name="EARS_EDREQ_9_0b1" value="0b1" description="Enable asynchronous DMA request for channel 9."/>
    </bit_field>
    <bit_field offset="10" width="1" name="EDREQ_10" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 10">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_10(x)"/>
      <bit_field_value name="EARS_EDREQ_10_0b0" value="0b0" description="Disable asynchronous DMA request for channel 10."/>
      <bit_field_value name="EARS_EDREQ_10_0b1" value="0b1" description="Enable asynchronous DMA request for channel 10."/>
    </bit_field>
    <bit_field offset="11" width="1" name="EDREQ_11" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 11">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_11(x)"/>
      <bit_field_value name="EARS_EDREQ_11_0b0" value="0b0" description="Disable asynchronous DMA request for channel 11."/>
      <bit_field_value name="EARS_EDREQ_11_0b1" value="0b1" description="Enable asynchronous DMA request for channel 11."/>
    </bit_field>
    <bit_field offset="12" width="1" name="EDREQ_12" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 12">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_12(x)"/>
      <bit_field_value name="EARS_EDREQ_12_0b0" value="0b0" description="Disable asynchronous DMA request for channel 12."/>
      <bit_field_value name="EARS_EDREQ_12_0b1" value="0b1" description="Enable asynchronous DMA request for channel 12."/>
    </bit_field>
    <bit_field offset="13" width="1" name="EDREQ_13" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 13">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_13(x)"/>
      <bit_field_value name="EARS_EDREQ_13_0b0" value="0b0" description="Disable asynchronous DMA request for channel 13."/>
      <bit_field_value name="EARS_EDREQ_13_0b1" value="0b1" description="Enable asynchronous DMA request for channel 13."/>
    </bit_field>
    <bit_field offset="14" width="1" name="EDREQ_14" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 14">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_14(x)"/>
      <bit_field_value name="EARS_EDREQ_14_0b0" value="0b0" description="Disable asynchronous DMA request for channel 14."/>
      <bit_field_value name="EARS_EDREQ_14_0b1" value="0b1" description="Enable asynchronous DMA request for channel 14."/>
    </bit_field>
    <bit_field offset="15" width="1" name="EDREQ_15" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 15">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_15(x)"/>
      <bit_field_value name="EARS_EDREQ_15_0b0" value="0b0" description="Disable asynchronous DMA request for channel 15."/>
      <bit_field_value name="EARS_EDREQ_15_0b1" value="0b1" description="Enable asynchronous DMA request for channel 15."/>
    </bit_field>
    <bit_field offset="16" width="1" name="EDREQ_16" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 16">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_16(x)"/>
      <bit_field_value name="EARS_EDREQ_16_0b0" value="0b0" description="Disable asynchronous DMA request for channel 16"/>
      <bit_field_value name="EARS_EDREQ_16_0b1" value="0b1" description="Enable asynchronous DMA request for channel 16"/>
    </bit_field>
    <bit_field offset="17" width="1" name="EDREQ_17" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 17">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_17(x)"/>
      <bit_field_value name="EARS_EDREQ_17_0b0" value="0b0" description="Disable asynchronous DMA request for channel 17"/>
      <bit_field_value name="EARS_EDREQ_17_0b1" value="0b1" description="Enable asynchronous DMA request for channel 17"/>
    </bit_field>
    <bit_field offset="18" width="1" name="EDREQ_18" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 18">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_18(x)"/>
      <bit_field_value name="EARS_EDREQ_18_0b0" value="0b0" description="Disable asynchronous DMA request for channel 18"/>
      <bit_field_value name="EARS_EDREQ_18_0b1" value="0b1" description="Enable asynchronous DMA request for channel 18"/>
    </bit_field>
    <bit_field offset="19" width="1" name="EDREQ_19" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 19">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_19(x)"/>
      <bit_field_value name="EARS_EDREQ_19_0b0" value="0b0" description="Disable asynchronous DMA request for channel 19"/>
      <bit_field_value name="EARS_EDREQ_19_0b1" value="0b1" description="Enable asynchronous DMA request for channel 19"/>
    </bit_field>
    <bit_field offset="20" width="1" name="EDREQ_20" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 20">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_20(x)"/>
      <bit_field_value name="EARS_EDREQ_20_0b0" value="0b0" description="Disable asynchronous DMA request for channel 20"/>
      <bit_field_value name="EARS_EDREQ_20_0b1" value="0b1" description="Enable asynchronous DMA request for channel 20"/>
    </bit_field>
    <bit_field offset="21" width="1" name="EDREQ_21" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 21">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_21(x)"/>
      <bit_field_value name="EARS_EDREQ_21_0b0" value="0b0" description="Disable asynchronous DMA request for channel 21"/>
      <bit_field_value name="EARS_EDREQ_21_0b1" value="0b1" description="Enable asynchronous DMA request for channel 21"/>
    </bit_field>
    <bit_field offset="22" width="1" name="EDREQ_22" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 22">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_22(x)"/>
      <bit_field_value name="EARS_EDREQ_22_0b0" value="0b0" description="Disable asynchronous DMA request for channel 22"/>
      <bit_field_value name="EARS_EDREQ_22_0b1" value="0b1" description="Enable asynchronous DMA request for channel 22"/>
    </bit_field>
    <bit_field offset="23" width="1" name="EDREQ_23" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 23">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_23(x)"/>
      <bit_field_value name="EARS_EDREQ_23_0b0" value="0b0" description="Disable asynchronous DMA request for channel 23"/>
      <bit_field_value name="EARS_EDREQ_23_0b1" value="0b1" description="Enable asynchronous DMA request for channel 23"/>
    </bit_field>
    <bit_field offset="24" width="1" name="EDREQ_24" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 24">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_24(x)"/>
      <bit_field_value name="EARS_EDREQ_24_0b0" value="0b0" description="Disable asynchronous DMA request for channel 24"/>
      <bit_field_value name="EARS_EDREQ_24_0b1" value="0b1" description="Enable asynchronous DMA request for channel 24"/>
    </bit_field>
    <bit_field offset="25" width="1" name="EDREQ_25" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 25">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_25(x)"/>
      <bit_field_value name="EARS_EDREQ_25_0b0" value="0b0" description="Disable asynchronous DMA request for channel 25"/>
      <bit_field_value name="EARS_EDREQ_25_0b1" value="0b1" description="Enable asynchronous DMA request for channel 25"/>
    </bit_field>
    <bit_field offset="26" width="1" name="EDREQ_26" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 26">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_26(x)"/>
      <bit_field_value name="EARS_EDREQ_26_0b0" value="0b0" description="Disable asynchronous DMA request for channel 26"/>
      <bit_field_value name="EARS_EDREQ_26_0b1" value="0b1" description="Enable asynchronous DMA request for channel 26"/>
    </bit_field>
    <bit_field offset="27" width="1" name="EDREQ_27" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 27">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_27(x)"/>
      <bit_field_value name="EARS_EDREQ_27_0b0" value="0b0" description="Disable asynchronous DMA request for channel 27"/>
      <bit_field_value name="EARS_EDREQ_27_0b1" value="0b1" description="Enable asynchronous DMA request for channel 27"/>
    </bit_field>
    <bit_field offset="28" width="1" name="EDREQ_28" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 28">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_28(x)"/>
      <bit_field_value name="EARS_EDREQ_28_0b0" value="0b0" description="Disable asynchronous DMA request for channel 28"/>
      <bit_field_value name="EARS_EDREQ_28_0b1" value="0b1" description="Enable asynchronous DMA request for channel 28"/>
    </bit_field>
    <bit_field offset="29" width="1" name="EDREQ_29" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 29">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_29(x)"/>
      <bit_field_value name="EARS_EDREQ_29_0b0" value="0b0" description="Disable asynchronous DMA request for channel 29"/>
      <bit_field_value name="EARS_EDREQ_29_0b1" value="0b1" description="Enable asynchronous DMA request for channel 29"/>
    </bit_field>
    <bit_field offset="30" width="1" name="EDREQ_30" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 30">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_30(x)"/>
      <bit_field_value name="EARS_EDREQ_30_0b0" value="0b0" description="Disable asynchronous DMA request for channel 30"/>
      <bit_field_value name="EARS_EDREQ_30_0b1" value="0b1" description="Enable asynchronous DMA request for channel 30"/>
    </bit_field>
    <bit_field offset="31" width="1" name="EDREQ_31" access="RW" reset_value="0" description="Enable asynchronous DMA request in stop mode for channel 31">
      <alias type="CMSIS" value="DMA_EARS_EDREQ_31(x)"/>
      <bit_field_value name="EARS_EDREQ_31_0b0" value="0b0" description="Disable asynchronous DMA request for channel 31"/>
      <bit_field_value name="EARS_EDREQ_31_0b1" value="0b1" description="Enable asynchronous DMA request for channel 31"/>
    </bit_field>
  </register>
  <register offset="0x100" width="8" name="DCHPRI3" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI3"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI3_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI3_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI3_DPA(x)"/>
      <bit_field_value name="DCHPRI3_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI3_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI3_ECP(x)"/>
      <bit_field_value name="DCHPRI3_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI3_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x101" width="8" name="DCHPRI2" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI2"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI2_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI2_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI2_DPA(x)"/>
      <bit_field_value name="DCHPRI2_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI2_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI2_ECP(x)"/>
      <bit_field_value name="DCHPRI2_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI2_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x102" width="8" name="DCHPRI1" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI1"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI1_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI1_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI1_DPA(x)"/>
      <bit_field_value name="DCHPRI1_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI1_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI1_ECP(x)"/>
      <bit_field_value name="DCHPRI1_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI1_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x103" width="8" name="DCHPRI0" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI0"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI0_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI0_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI0_DPA(x)"/>
      <bit_field_value name="DCHPRI0_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI0_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI0_ECP(x)"/>
      <bit_field_value name="DCHPRI0_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI0_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x104" width="8" name="DCHPRI7" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI7"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI7_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI7_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI7_DPA(x)"/>
      <bit_field_value name="DCHPRI7_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI7_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI7_ECP(x)"/>
      <bit_field_value name="DCHPRI7_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI7_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x105" width="8" name="DCHPRI6" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI6"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI6_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI6_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI6_DPA(x)"/>
      <bit_field_value name="DCHPRI6_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI6_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI6_ECP(x)"/>
      <bit_field_value name="DCHPRI6_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI6_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x106" width="8" name="DCHPRI5" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI5"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI5_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI5_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI5_DPA(x)"/>
      <bit_field_value name="DCHPRI5_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI5_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI5_ECP(x)"/>
      <bit_field_value name="DCHPRI5_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI5_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x107" width="8" name="DCHPRI4" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI4"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI4_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI4_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI4_DPA(x)"/>
      <bit_field_value name="DCHPRI4_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI4_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI4_ECP(x)"/>
      <bit_field_value name="DCHPRI4_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI4_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x108" width="8" name="DCHPRI11" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI11"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI11_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI11_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI11_DPA(x)"/>
      <bit_field_value name="DCHPRI11_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI11_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI11_ECP(x)"/>
      <bit_field_value name="DCHPRI11_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI11_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x109" width="8" name="DCHPRI10" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI10"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI10_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI10_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI10_DPA(x)"/>
      <bit_field_value name="DCHPRI10_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI10_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI10_ECP(x)"/>
      <bit_field_value name="DCHPRI10_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI10_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x10A" width="8" name="DCHPRI9" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI9"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI9_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI9_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI9_DPA(x)"/>
      <bit_field_value name="DCHPRI9_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI9_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI9_ECP(x)"/>
      <bit_field_value name="DCHPRI9_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI9_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x10B" width="8" name="DCHPRI8" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI8"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI8_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI8_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI8_DPA(x)"/>
      <bit_field_value name="DCHPRI8_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI8_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI8_ECP(x)"/>
      <bit_field_value name="DCHPRI8_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI8_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x10C" width="8" name="DCHPRI15" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI15"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI15_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI15_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI15_DPA(x)"/>
      <bit_field_value name="DCHPRI15_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI15_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI15_ECP(x)"/>
      <bit_field_value name="DCHPRI15_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI15_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x10D" width="8" name="DCHPRI14" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI14"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI14_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI14_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI14_DPA(x)"/>
      <bit_field_value name="DCHPRI14_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI14_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI14_ECP(x)"/>
      <bit_field_value name="DCHPRI14_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI14_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x10E" width="8" name="DCHPRI13" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI13"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI13_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI13_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI13_DPA(x)"/>
      <bit_field_value name="DCHPRI13_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI13_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI13_ECP(x)"/>
      <bit_field_value name="DCHPRI13_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI13_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x10F" width="8" name="DCHPRI12" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI12"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI12_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI12_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI12_DPA(x)"/>
      <bit_field_value name="DCHPRI12_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI12_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI12_ECP(x)"/>
      <bit_field_value name="DCHPRI12_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI12_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x110" width="8" name="DCHPRI19" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI19"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI19_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI19_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI19_DPA(x)"/>
      <bit_field_value name="DCHPRI19_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI19_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI19_ECP(x)"/>
      <bit_field_value name="DCHPRI19_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI19_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x111" width="8" name="DCHPRI18" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI18"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI18_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI18_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI18_DPA(x)"/>
      <bit_field_value name="DCHPRI18_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI18_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI18_ECP(x)"/>
      <bit_field_value name="DCHPRI18_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI18_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x112" width="8" name="DCHPRI17" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI17"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI17_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI17_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI17_DPA(x)"/>
      <bit_field_value name="DCHPRI17_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI17_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI17_ECP(x)"/>
      <bit_field_value name="DCHPRI17_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI17_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x113" width="8" name="DCHPRI16" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI16"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI16_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI16_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI16_DPA(x)"/>
      <bit_field_value name="DCHPRI16_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI16_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI16_ECP(x)"/>
      <bit_field_value name="DCHPRI16_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI16_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x114" width="8" name="DCHPRI23" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI23"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI23_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI23_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI23_DPA(x)"/>
      <bit_field_value name="DCHPRI23_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI23_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI23_ECP(x)"/>
      <bit_field_value name="DCHPRI23_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI23_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x115" width="8" name="DCHPRI22" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI22"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI22_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI22_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI22_DPA(x)"/>
      <bit_field_value name="DCHPRI22_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI22_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI22_ECP(x)"/>
      <bit_field_value name="DCHPRI22_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI22_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x116" width="8" name="DCHPRI21" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI21"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI21_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI21_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI21_DPA(x)"/>
      <bit_field_value name="DCHPRI21_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI21_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI21_ECP(x)"/>
      <bit_field_value name="DCHPRI21_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI21_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x117" width="8" name="DCHPRI20" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI20"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI20_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI20_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI20_DPA(x)"/>
      <bit_field_value name="DCHPRI20_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI20_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI20_ECP(x)"/>
      <bit_field_value name="DCHPRI20_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI20_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x118" width="8" name="DCHPRI27" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI27"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI27_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI27_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI27_DPA(x)"/>
      <bit_field_value name="DCHPRI27_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI27_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI27_ECP(x)"/>
      <bit_field_value name="DCHPRI27_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI27_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x119" width="8" name="DCHPRI26" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI26"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI26_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI26_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI26_DPA(x)"/>
      <bit_field_value name="DCHPRI26_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI26_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI26_ECP(x)"/>
      <bit_field_value name="DCHPRI26_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI26_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x11A" width="8" name="DCHPRI25" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI25"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI25_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI25_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI25_DPA(x)"/>
      <bit_field_value name="DCHPRI25_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI25_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI25_ECP(x)"/>
      <bit_field_value name="DCHPRI25_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI25_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x11B" width="8" name="DCHPRI24" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI24"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI24_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI24_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI24_DPA(x)"/>
      <bit_field_value name="DCHPRI24_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI24_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI24_ECP(x)"/>
      <bit_field_value name="DCHPRI24_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI24_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x11C" width="8" name="DCHPRI31" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI31"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI31_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI31_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI31_DPA(x)"/>
      <bit_field_value name="DCHPRI31_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI31_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI31_ECP(x)"/>
      <bit_field_value name="DCHPRI31_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI31_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x11D" width="8" name="DCHPRI30" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI30"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI30_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI30_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI30_DPA(x)"/>
      <bit_field_value name="DCHPRI30_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI30_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI30_ECP(x)"/>
      <bit_field_value name="DCHPRI30_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI30_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x11E" width="8" name="DCHPRI29" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI29"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI29_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI29_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI29_DPA(x)"/>
      <bit_field_value name="DCHPRI29_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI29_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI29_ECP(x)"/>
      <bit_field_value name="DCHPRI29_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI29_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x11F" width="8" name="DCHPRI28" description="Channel n Priority Register">
    <alias type="CMSIS" value="DCHPRI28"/>
    <bit_field offset="0" width="4" name="CHPRI" access="RW" reset_value="0" description="Channel n Arbitration Priority">
      <alias type="CMSIS" value="DMA_DCHPRI28_CHPRI(x)"/>
    </bit_field>
    <bit_field offset="4" width="2" name="GRPPRI" access="RO" reset_value="0" description="Channel n Current Group Priority">
      <alias type="CMSIS" value="DMA_DCHPRI28_GRPPRI(x)"/>
    </bit_field>
    <bit_field offset="6" width="1" name="DPA" access="RW" reset_value="0" description="Disable Preempt Ability.">
      <alias type="CMSIS" value="DMA_DCHPRI28_DPA(x)"/>
      <bit_field_value name="DCHPRI28_DPA_0b0" value="0b0" description="Channel n can suspend a lower priority channel."/>
      <bit_field_value name="DCHPRI28_DPA_0b1" value="0b1" description="Channel n cannot suspend any channel, regardless of channel priority."/>
    </bit_field>
    <bit_field offset="7" width="1" name="ECP" access="RW" reset_value="0" description="Enable Channel Preemption.">
      <alias type="CMSIS" value="DMA_DCHPRI28_ECP(x)"/>
      <bit_field_value name="DCHPRI28_ECP_0b0" value="0b0" description="Channel n cannot be suspended by a higher priority channel's service request."/>
      <bit_field_value name="DCHPRI28_ECP_0b1" value="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel."/>
    </bit_field>
  </register>
  <register offset="0x1000" width="32" name="TCD0_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[0].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1004" width="16" name="TCD0_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[0].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1006" width="16" name="TCD0_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[0].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1008" width="32" name="TCD0_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[0].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1008" width="32" name="TCD0_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[0].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1008" width="32" name="TCD0_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[0].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x100C" width="32" name="TCD0_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[0].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1010" width="32" name="TCD0_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[0].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1014" width="16" name="TCD0_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[0].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1016" width="16" name="TCD0_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[0].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1016" width="16" name="TCD0_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[0].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1018" width="32" name="TCD0_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[0].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x101C" width="16" name="TCD0_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[0].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x101E" width="16" name="TCD0_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[0].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x101E" width="16" name="TCD0_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[0].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1020" width="32" name="TCD1_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[1].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1024" width="16" name="TCD1_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[1].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1026" width="16" name="TCD1_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[1].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1028" width="32" name="TCD1_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[1].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1028" width="32" name="TCD1_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[1].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1028" width="32" name="TCD1_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[1].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x102C" width="32" name="TCD1_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[1].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1030" width="32" name="TCD1_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[1].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1034" width="16" name="TCD1_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[1].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1036" width="16" name="TCD1_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[1].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1036" width="16" name="TCD1_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[1].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1038" width="32" name="TCD1_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[1].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x103C" width="16" name="TCD1_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[1].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x103E" width="16" name="TCD1_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[1].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x103E" width="16" name="TCD1_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[1].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1040" width="32" name="TCD2_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[2].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1044" width="16" name="TCD2_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[2].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1046" width="16" name="TCD2_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[2].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1048" width="32" name="TCD2_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[2].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1048" width="32" name="TCD2_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[2].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1048" width="32" name="TCD2_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[2].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x104C" width="32" name="TCD2_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[2].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1050" width="32" name="TCD2_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[2].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1054" width="16" name="TCD2_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[2].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1056" width="16" name="TCD2_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[2].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1056" width="16" name="TCD2_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[2].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1058" width="32" name="TCD2_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[2].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x105C" width="16" name="TCD2_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[2].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x105E" width="16" name="TCD2_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[2].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x105E" width="16" name="TCD2_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[2].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1060" width="32" name="TCD3_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[3].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1064" width="16" name="TCD3_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[3].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1066" width="16" name="TCD3_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[3].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1068" width="32" name="TCD3_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[3].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1068" width="32" name="TCD3_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[3].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1068" width="32" name="TCD3_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[3].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x106C" width="32" name="TCD3_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[3].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1070" width="32" name="TCD3_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[3].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1074" width="16" name="TCD3_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[3].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1076" width="16" name="TCD3_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[3].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1076" width="16" name="TCD3_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[3].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1078" width="32" name="TCD3_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[3].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x107C" width="16" name="TCD3_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[3].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x107E" width="16" name="TCD3_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[3].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x107E" width="16" name="TCD3_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[3].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1080" width="32" name="TCD4_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[4].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1084" width="16" name="TCD4_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[4].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1086" width="16" name="TCD4_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[4].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1088" width="32" name="TCD4_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[4].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1088" width="32" name="TCD4_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[4].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1088" width="32" name="TCD4_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[4].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x108C" width="32" name="TCD4_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[4].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1090" width="32" name="TCD4_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[4].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1094" width="16" name="TCD4_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[4].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1096" width="16" name="TCD4_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[4].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1096" width="16" name="TCD4_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[4].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1098" width="32" name="TCD4_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[4].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x109C" width="16" name="TCD4_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[4].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x109E" width="16" name="TCD4_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[4].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x109E" width="16" name="TCD4_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[4].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10A0" width="32" name="TCD5_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[5].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x10A4" width="16" name="TCD5_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[5].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x10A6" width="16" name="TCD5_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[5].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x10A8" width="32" name="TCD5_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[5].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x10A8" width="32" name="TCD5_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[5].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x10A8" width="32" name="TCD5_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[5].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x10AC" width="32" name="TCD5_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[5].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x10B0" width="32" name="TCD5_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[5].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x10B4" width="16" name="TCD5_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[5].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x10B6" width="16" name="TCD5_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[5].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10B6" width="16" name="TCD5_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[5].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10B8" width="32" name="TCD5_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[5].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x10BC" width="16" name="TCD5_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[5].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x10BE" width="16" name="TCD5_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[5].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10BE" width="16" name="TCD5_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[5].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10C0" width="32" name="TCD6_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[6].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x10C4" width="16" name="TCD6_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[6].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x10C6" width="16" name="TCD6_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[6].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x10C8" width="32" name="TCD6_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[6].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x10C8" width="32" name="TCD6_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[6].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x10C8" width="32" name="TCD6_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[6].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x10CC" width="32" name="TCD6_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[6].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x10D0" width="32" name="TCD6_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[6].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x10D4" width="16" name="TCD6_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[6].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x10D6" width="16" name="TCD6_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[6].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10D6" width="16" name="TCD6_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[6].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10D8" width="32" name="TCD6_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[6].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x10DC" width="16" name="TCD6_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[6].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x10DE" width="16" name="TCD6_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[6].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10DE" width="16" name="TCD6_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[6].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10E0" width="32" name="TCD7_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[7].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x10E4" width="16" name="TCD7_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[7].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x10E6" width="16" name="TCD7_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[7].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x10E8" width="32" name="TCD7_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[7].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x10E8" width="32" name="TCD7_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[7].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x10E8" width="32" name="TCD7_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[7].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x10EC" width="32" name="TCD7_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[7].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x10F0" width="32" name="TCD7_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[7].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x10F4" width="16" name="TCD7_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[7].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x10F6" width="16" name="TCD7_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[7].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10F6" width="16" name="TCD7_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[7].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10F8" width="32" name="TCD7_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[7].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x10FC" width="16" name="TCD7_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[7].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x10FE" width="16" name="TCD7_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[7].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x10FE" width="16" name="TCD7_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[7].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1100" width="32" name="TCD8_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[8].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1104" width="16" name="TCD8_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[8].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1106" width="16" name="TCD8_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[8].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1108" width="32" name="TCD8_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[8].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1108" width="32" name="TCD8_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[8].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1108" width="32" name="TCD8_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[8].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x110C" width="32" name="TCD8_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[8].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1110" width="32" name="TCD8_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[8].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1114" width="16" name="TCD8_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[8].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1116" width="16" name="TCD8_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[8].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1116" width="16" name="TCD8_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[8].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1118" width="32" name="TCD8_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[8].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x111C" width="16" name="TCD8_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[8].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x111E" width="16" name="TCD8_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[8].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x111E" width="16" name="TCD8_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[8].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1120" width="32" name="TCD9_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[9].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1124" width="16" name="TCD9_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[9].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1126" width="16" name="TCD9_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[9].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1128" width="32" name="TCD9_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[9].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1128" width="32" name="TCD9_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[9].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1128" width="32" name="TCD9_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[9].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x112C" width="32" name="TCD9_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[9].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1130" width="32" name="TCD9_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[9].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1134" width="16" name="TCD9_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[9].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1136" width="16" name="TCD9_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[9].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1136" width="16" name="TCD9_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[9].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1138" width="32" name="TCD9_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[9].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x113C" width="16" name="TCD9_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[9].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x113E" width="16" name="TCD9_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[9].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x113E" width="16" name="TCD9_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[9].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1140" width="32" name="TCD10_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[10].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1144" width="16" name="TCD10_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[10].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1146" width="16" name="TCD10_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[10].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1148" width="32" name="TCD10_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[10].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1148" width="32" name="TCD10_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[10].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1148" width="32" name="TCD10_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[10].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x114C" width="32" name="TCD10_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[10].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1150" width="32" name="TCD10_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[10].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1154" width="16" name="TCD10_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[10].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1156" width="16" name="TCD10_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[10].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1156" width="16" name="TCD10_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[10].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1158" width="32" name="TCD10_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[10].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x115C" width="16" name="TCD10_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[10].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x115E" width="16" name="TCD10_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[10].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x115E" width="16" name="TCD10_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[10].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1160" width="32" name="TCD11_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[11].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1164" width="16" name="TCD11_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[11].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1166" width="16" name="TCD11_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[11].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1168" width="32" name="TCD11_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[11].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1168" width="32" name="TCD11_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[11].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1168" width="32" name="TCD11_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[11].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x116C" width="32" name="TCD11_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[11].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1170" width="32" name="TCD11_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[11].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1174" width="16" name="TCD11_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[11].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1176" width="16" name="TCD11_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[11].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1176" width="16" name="TCD11_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[11].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1178" width="32" name="TCD11_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[11].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x117C" width="16" name="TCD11_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[11].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x117E" width="16" name="TCD11_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[11].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x117E" width="16" name="TCD11_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[11].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1180" width="32" name="TCD12_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[12].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1184" width="16" name="TCD12_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[12].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1186" width="16" name="TCD12_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[12].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1188" width="32" name="TCD12_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[12].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1188" width="32" name="TCD12_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[12].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1188" width="32" name="TCD12_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[12].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x118C" width="32" name="TCD12_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[12].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1190" width="32" name="TCD12_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[12].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1194" width="16" name="TCD12_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[12].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1196" width="16" name="TCD12_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[12].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1196" width="16" name="TCD12_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[12].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1198" width="32" name="TCD12_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[12].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x119C" width="16" name="TCD12_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[12].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x119E" width="16" name="TCD12_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[12].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x119E" width="16" name="TCD12_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[12].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11A0" width="32" name="TCD13_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[13].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x11A4" width="16" name="TCD13_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[13].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x11A6" width="16" name="TCD13_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[13].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x11A8" width="32" name="TCD13_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[13].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x11A8" width="32" name="TCD13_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[13].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x11A8" width="32" name="TCD13_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[13].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x11AC" width="32" name="TCD13_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[13].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x11B0" width="32" name="TCD13_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[13].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x11B4" width="16" name="TCD13_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[13].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x11B6" width="16" name="TCD13_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[13].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11B6" width="16" name="TCD13_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[13].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11B8" width="32" name="TCD13_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[13].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x11BC" width="16" name="TCD13_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[13].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x11BE" width="16" name="TCD13_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[13].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11BE" width="16" name="TCD13_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[13].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11C0" width="32" name="TCD14_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[14].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x11C4" width="16" name="TCD14_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[14].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x11C6" width="16" name="TCD14_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[14].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x11C8" width="32" name="TCD14_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[14].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x11C8" width="32" name="TCD14_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[14].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x11C8" width="32" name="TCD14_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[14].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x11CC" width="32" name="TCD14_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[14].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x11D0" width="32" name="TCD14_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[14].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x11D4" width="16" name="TCD14_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[14].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x11D6" width="16" name="TCD14_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[14].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11D6" width="16" name="TCD14_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[14].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11D8" width="32" name="TCD14_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[14].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x11DC" width="16" name="TCD14_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[14].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x11DE" width="16" name="TCD14_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[14].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11DE" width="16" name="TCD14_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[14].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11E0" width="32" name="TCD15_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[15].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x11E4" width="16" name="TCD15_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[15].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x11E6" width="16" name="TCD15_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[15].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x11E8" width="32" name="TCD15_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[15].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x11E8" width="32" name="TCD15_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[15].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x11E8" width="32" name="TCD15_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[15].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x11EC" width="32" name="TCD15_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[15].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x11F0" width="32" name="TCD15_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[15].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x11F4" width="16" name="TCD15_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[15].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x11F6" width="16" name="TCD15_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[15].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11F6" width="16" name="TCD15_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[15].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11F8" width="32" name="TCD15_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[15].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x11FC" width="16" name="TCD15_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[15].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x11FE" width="16" name="TCD15_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[15].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x11FE" width="16" name="TCD15_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[15].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1200" width="32" name="TCD16_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[16].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1204" width="16" name="TCD16_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[16].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1206" width="16" name="TCD16_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[16].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1208" width="32" name="TCD16_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[16].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1208" width="32" name="TCD16_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[16].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1208" width="32" name="TCD16_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[16].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x120C" width="32" name="TCD16_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[16].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1210" width="32" name="TCD16_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[16].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1214" width="16" name="TCD16_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[16].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1216" width="16" name="TCD16_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[16].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1216" width="16" name="TCD16_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[16].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1218" width="32" name="TCD16_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[16].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x121C" width="16" name="TCD16_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[16].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x121E" width="16" name="TCD16_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[16].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x121E" width="16" name="TCD16_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[16].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1220" width="32" name="TCD17_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[17].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1224" width="16" name="TCD17_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[17].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1226" width="16" name="TCD17_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[17].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1228" width="32" name="TCD17_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[17].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1228" width="32" name="TCD17_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[17].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1228" width="32" name="TCD17_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[17].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x122C" width="32" name="TCD17_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[17].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1230" width="32" name="TCD17_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[17].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1234" width="16" name="TCD17_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[17].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1236" width="16" name="TCD17_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[17].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1236" width="16" name="TCD17_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[17].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1238" width="32" name="TCD17_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[17].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x123C" width="16" name="TCD17_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[17].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x123E" width="16" name="TCD17_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[17].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x123E" width="16" name="TCD17_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[17].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1240" width="32" name="TCD18_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[18].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1244" width="16" name="TCD18_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[18].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1246" width="16" name="TCD18_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[18].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1248" width="32" name="TCD18_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[18].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1248" width="32" name="TCD18_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[18].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1248" width="32" name="TCD18_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[18].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x124C" width="32" name="TCD18_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[18].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1250" width="32" name="TCD18_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[18].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1254" width="16" name="TCD18_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[18].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1256" width="16" name="TCD18_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[18].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1256" width="16" name="TCD18_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[18].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1258" width="32" name="TCD18_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[18].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x125C" width="16" name="TCD18_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[18].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x125E" width="16" name="TCD18_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[18].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x125E" width="16" name="TCD18_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[18].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1260" width="32" name="TCD19_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[19].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1264" width="16" name="TCD19_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[19].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1266" width="16" name="TCD19_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[19].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1268" width="32" name="TCD19_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[19].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1268" width="32" name="TCD19_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[19].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1268" width="32" name="TCD19_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[19].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x126C" width="32" name="TCD19_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[19].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1270" width="32" name="TCD19_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[19].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1274" width="16" name="TCD19_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[19].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1276" width="16" name="TCD19_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[19].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1276" width="16" name="TCD19_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[19].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1278" width="32" name="TCD19_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[19].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x127C" width="16" name="TCD19_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[19].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x127E" width="16" name="TCD19_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[19].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x127E" width="16" name="TCD19_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[19].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1280" width="32" name="TCD20_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[20].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1284" width="16" name="TCD20_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[20].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1286" width="16" name="TCD20_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[20].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1288" width="32" name="TCD20_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[20].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1288" width="32" name="TCD20_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[20].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1288" width="32" name="TCD20_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[20].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x128C" width="32" name="TCD20_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[20].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1290" width="32" name="TCD20_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[20].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1294" width="16" name="TCD20_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[20].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1296" width="16" name="TCD20_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[20].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1296" width="16" name="TCD20_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[20].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1298" width="32" name="TCD20_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[20].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x129C" width="16" name="TCD20_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[20].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x129E" width="16" name="TCD20_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[20].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x129E" width="16" name="TCD20_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[20].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12A0" width="32" name="TCD21_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[21].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x12A4" width="16" name="TCD21_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[21].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x12A6" width="16" name="TCD21_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[21].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x12A8" width="32" name="TCD21_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[21].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x12A8" width="32" name="TCD21_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[21].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x12A8" width="32" name="TCD21_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[21].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x12AC" width="32" name="TCD21_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[21].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x12B0" width="32" name="TCD21_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[21].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x12B4" width="16" name="TCD21_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[21].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x12B6" width="16" name="TCD21_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[21].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12B6" width="16" name="TCD21_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[21].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12B8" width="32" name="TCD21_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[21].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x12BC" width="16" name="TCD21_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[21].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x12BE" width="16" name="TCD21_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[21].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12BE" width="16" name="TCD21_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[21].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12C0" width="32" name="TCD22_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[22].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x12C4" width="16" name="TCD22_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[22].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x12C6" width="16" name="TCD22_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[22].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x12C8" width="32" name="TCD22_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[22].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x12C8" width="32" name="TCD22_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[22].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x12C8" width="32" name="TCD22_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[22].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x12CC" width="32" name="TCD22_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[22].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x12D0" width="32" name="TCD22_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[22].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x12D4" width="16" name="TCD22_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[22].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x12D6" width="16" name="TCD22_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[22].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12D6" width="16" name="TCD22_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[22].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12D8" width="32" name="TCD22_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[22].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x12DC" width="16" name="TCD22_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[22].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x12DE" width="16" name="TCD22_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[22].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12DE" width="16" name="TCD22_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[22].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12E0" width="32" name="TCD23_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[23].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x12E4" width="16" name="TCD23_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[23].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x12E6" width="16" name="TCD23_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[23].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x12E8" width="32" name="TCD23_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[23].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x12E8" width="32" name="TCD23_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[23].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x12E8" width="32" name="TCD23_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[23].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x12EC" width="32" name="TCD23_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[23].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x12F0" width="32" name="TCD23_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[23].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x12F4" width="16" name="TCD23_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[23].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x12F6" width="16" name="TCD23_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[23].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12F6" width="16" name="TCD23_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[23].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12F8" width="32" name="TCD23_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[23].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x12FC" width="16" name="TCD23_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[23].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x12FE" width="16" name="TCD23_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[23].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x12FE" width="16" name="TCD23_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[23].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1300" width="32" name="TCD24_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[24].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1304" width="16" name="TCD24_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[24].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1306" width="16" name="TCD24_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[24].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1308" width="32" name="TCD24_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[24].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1308" width="32" name="TCD24_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[24].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1308" width="32" name="TCD24_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[24].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x130C" width="32" name="TCD24_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[24].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1310" width="32" name="TCD24_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[24].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1314" width="16" name="TCD24_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[24].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1316" width="16" name="TCD24_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[24].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1316" width="16" name="TCD24_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[24].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1318" width="32" name="TCD24_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[24].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x131C" width="16" name="TCD24_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[24].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x131E" width="16" name="TCD24_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[24].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x131E" width="16" name="TCD24_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[24].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1320" width="32" name="TCD25_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[25].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1324" width="16" name="TCD25_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[25].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1326" width="16" name="TCD25_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[25].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1328" width="32" name="TCD25_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[25].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1328" width="32" name="TCD25_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[25].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1328" width="32" name="TCD25_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[25].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x132C" width="32" name="TCD25_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[25].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1330" width="32" name="TCD25_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[25].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1334" width="16" name="TCD25_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[25].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1336" width="16" name="TCD25_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[25].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1336" width="16" name="TCD25_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[25].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1338" width="32" name="TCD25_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[25].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x133C" width="16" name="TCD25_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[25].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x133E" width="16" name="TCD25_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[25].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x133E" width="16" name="TCD25_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[25].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1340" width="32" name="TCD26_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[26].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1344" width="16" name="TCD26_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[26].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1346" width="16" name="TCD26_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[26].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1348" width="32" name="TCD26_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[26].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1348" width="32" name="TCD26_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[26].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1348" width="32" name="TCD26_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[26].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x134C" width="32" name="TCD26_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[26].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1350" width="32" name="TCD26_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[26].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1354" width="16" name="TCD26_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[26].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1356" width="16" name="TCD26_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[26].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1356" width="16" name="TCD26_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[26].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1358" width="32" name="TCD26_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[26].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x135C" width="16" name="TCD26_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[26].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x135E" width="16" name="TCD26_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[26].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x135E" width="16" name="TCD26_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[26].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1360" width="32" name="TCD27_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[27].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1364" width="16" name="TCD27_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[27].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1366" width="16" name="TCD27_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[27].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1368" width="32" name="TCD27_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[27].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1368" width="32" name="TCD27_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[27].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1368" width="32" name="TCD27_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[27].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x136C" width="32" name="TCD27_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[27].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1370" width="32" name="TCD27_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[27].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1374" width="16" name="TCD27_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[27].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1376" width="16" name="TCD27_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[27].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1376" width="16" name="TCD27_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[27].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1378" width="32" name="TCD27_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[27].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x137C" width="16" name="TCD27_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[27].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x137E" width="16" name="TCD27_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[27].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x137E" width="16" name="TCD27_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[27].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1380" width="32" name="TCD28_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[28].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1384" width="16" name="TCD28_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[28].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1386" width="16" name="TCD28_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[28].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x1388" width="32" name="TCD28_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[28].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x1388" width="32" name="TCD28_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[28].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x1388" width="32" name="TCD28_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[28].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x138C" width="32" name="TCD28_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[28].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x1390" width="32" name="TCD28_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[28].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x1394" width="16" name="TCD28_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[28].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x1396" width="16" name="TCD28_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[28].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1396" width="16" name="TCD28_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[28].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x1398" width="32" name="TCD28_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[28].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x139C" width="16" name="TCD28_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[28].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x139E" width="16" name="TCD28_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[28].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x139E" width="16" name="TCD28_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[28].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13A0" width="32" name="TCD29_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[29].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x13A4" width="16" name="TCD29_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[29].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x13A6" width="16" name="TCD29_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[29].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x13A8" width="32" name="TCD29_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[29].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x13A8" width="32" name="TCD29_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[29].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x13A8" width="32" name="TCD29_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[29].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x13AC" width="32" name="TCD29_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[29].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x13B0" width="32" name="TCD29_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[29].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x13B4" width="16" name="TCD29_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[29].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x13B6" width="16" name="TCD29_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[29].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13B6" width="16" name="TCD29_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[29].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13B8" width="32" name="TCD29_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[29].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x13BC" width="16" name="TCD29_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[29].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x13BE" width="16" name="TCD29_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[29].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13BE" width="16" name="TCD29_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[29].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13C0" width="32" name="TCD30_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[30].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x13C4" width="16" name="TCD30_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[30].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x13C6" width="16" name="TCD30_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[30].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x13C8" width="32" name="TCD30_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[30].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x13C8" width="32" name="TCD30_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[30].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x13C8" width="32" name="TCD30_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[30].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x13CC" width="32" name="TCD30_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[30].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x13D0" width="32" name="TCD30_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[30].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x13D4" width="16" name="TCD30_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[30].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x13D6" width="16" name="TCD30_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[30].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13D6" width="16" name="TCD30_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[30].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13D8" width="32" name="TCD30_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[30].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x13DC" width="16" name="TCD30_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[30].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x13DE" width="16" name="TCD30_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[30].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13DE" width="16" name="TCD30_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[30].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13E0" width="32" name="TCD31_SADDR" description="TCD Source Address">
    <alias type="CMSIS" value="TCD[31].SADDR"/>
    <bit_field offset="0" width="32" name="SADDR" access="RW" reset_value="0" reset_mask="0" description="Source Address">
      <alias type="CMSIS" value="DMA_SADDR_SADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x13E4" width="16" name="TCD31_SOFF" description="TCD Signed Source Address Offset">
    <alias type="CMSIS" value="TCD[31].SOFF"/>
    <bit_field offset="0" width="16" name="SOFF" access="RW" reset_value="0" reset_mask="0" description="Source address signed offset">
      <alias type="CMSIS" value="DMA_SOFF_SOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x13E6" width="16" name="TCD31_ATTR" description="TCD Transfer Attributes">
    <alias type="CMSIS" value="TCD[31].ATTR"/>
    <bit_field offset="0" width="3" name="DSIZE" access="RW" reset_value="0" reset_mask="0" description="Destination data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_DSIZE(x)"/>
    </bit_field>
    <bit_field offset="3" width="5" name="DMOD" access="RW" reset_value="0" reset_mask="0" description="Destination Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_DMOD(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="SSIZE" access="RW" reset_value="0" reset_mask="0" description="Source data transfer size">
      <alias type="CMSIS" value="DMA_ATTR_SSIZE(x)"/>
      <bit_field_value name="TCD_SSIZE_0b000" value="0b000" description="8-bit"/>
      <bit_field_value name="TCD_SSIZE_0b001" value="0b001" description="16-bit"/>
      <bit_field_value name="TCD_SSIZE_0b010" value="0b010" description="32-bit"/>
      <bit_field_value name="TCD_SSIZE_0b011" value="0b011" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b100" value="0b100" description="16-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b101" value="0b101" description="32-byte burst"/>
      <bit_field_value name="TCD_SSIZE_0b110" value="0b110" description="Reserved"/>
      <bit_field_value name="TCD_SSIZE_0b111" value="0b111" description="Reserved"/>
    </bit_field>
    <bit_field offset="11" width="5" name="SMOD" access="RW" reset_value="0" reset_mask="0" description="Source Address Modulo">
      <alias type="CMSIS" value="DMA_ATTR_SMOD(x)"/>
      <bit_field_value name="TCD_SMOD_0b00000" value="0b00000" description="Source address modulo feature is disabled"/>
    </bit_field>
  </register>
  <register offset="0x13E8" width="32" name="TCD31_NBYTES_MLNO" description="TCD Minor Byte Count (Minor Loop Mapping Disabled)">
    <alias type="CMSIS" value="TCD[31].NBYTES_MLNO"/>
    <bit_field offset="0" width="32" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLNO_NBYTES(x)"/>
    </bit_field>
  </register>
  <register offset="0x13E8" width="32" name="TCD31_NBYTES_MLOFFNO" description="TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)">
    <alias type="CMSIS" value="TCD[31].NBYTES_MLOFFNO"/>
    <bit_field offset="0" width="30" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFNO_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x13E8" width="32" name="TCD31_NBYTES_MLOFFYES" description="TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)">
    <alias type="CMSIS" value="TCD[31].NBYTES_MLOFFYES"/>
    <bit_field offset="0" width="10" name="NBYTES" access="RW" reset_value="0" reset_mask="0" description="Minor Byte Transfer Count">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_NBYTES(x)"/>
    </bit_field>
    <bit_field offset="10" width="20" name="MLOFF" access="RW" reset_value="0" reset_mask="0" description="If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_MLOFF(x)"/>
    </bit_field>
    <bit_field offset="30" width="1" name="DMLOE" access="RW" reset_value="0" reset_mask="0" description="Destination Minor Loop Offset enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_DMLOE(x)"/>
      <bit_field_value name="TCD_DMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the DADDR"/>
      <bit_field_value name="TCD_DMLOE_0b1" value="0b1" description="The minor loop offset is applied to the DADDR"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SMLOE" access="RW" reset_value="0" reset_mask="0" description="Source Minor Loop Offset Enable">
      <alias type="CMSIS" value="DMA_NBYTES_MLOFFYES_SMLOE(x)"/>
      <bit_field_value name="TCD_SMLOE_0b0" value="0b0" description="The minor loop offset is not applied to the SADDR"/>
      <bit_field_value name="TCD_SMLOE_0b1" value="0b1" description="The minor loop offset is applied to the SADDR"/>
    </bit_field>
  </register>
  <register offset="0x13EC" width="32" name="TCD31_SLAST" description="TCD Last Source Address Adjustment">
    <alias type="CMSIS" value="TCD[31].SLAST"/>
    <bit_field offset="0" width="32" name="SLAST" access="RW" reset_value="0" reset_mask="0" description="Last Source Address Adjustment">
      <alias type="CMSIS" value="DMA_SLAST_SLAST(x)"/>
    </bit_field>
  </register>
  <register offset="0x13F0" width="32" name="TCD31_DADDR" description="TCD Destination Address">
    <alias type="CMSIS" value="TCD[31].DADDR"/>
    <bit_field offset="0" width="32" name="DADDR" access="RW" reset_value="0" reset_mask="0" description="Destination Address">
      <alias type="CMSIS" value="DMA_DADDR_DADDR(x)"/>
    </bit_field>
  </register>
  <register offset="0x13F4" width="16" name="TCD31_DOFF" description="TCD Signed Destination Address Offset">
    <alias type="CMSIS" value="TCD[31].DOFF"/>
    <bit_field offset="0" width="16" name="DOFF" access="RW" reset_value="0" reset_mask="0" description="Destination Address Signed Offset">
      <alias type="CMSIS" value="DMA_DOFF_DOFF(x)"/>
    </bit_field>
  </register>
  <register offset="0x13F6" width="16" name="TCD31_CITER_ELINKYES" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[31].CITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_CITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Minor Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13F6" width="16" name="TCD31_CITER_ELINKNO" description="TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[31].CITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="CITER" access="RW" reset_value="0" reset_mask="0" description="Current Major Iteration Count">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_CITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on minor-loop complete">
      <alias type="CMSIS" value="DMA_CITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13F8" width="32" name="TCD31_DLASTSGA" description="TCD Last Destination Address Adjustment/Scatter Gather Address">
    <alias type="CMSIS" value="TCD[31].DLAST_SGA"/>
    <bit_field offset="0" width="32" name="DLASTSGA" access="RW" reset_value="0" reset_mask="0" description="Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then: Adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. This field uses two's complement notation for the final destination address adjustment. Otherwise: This address points to the beginning of a 0-modulo-32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte, otherwise a configuration error is reported.">
      <alias type="CMSIS" value="DMA_DLAST_SGA_DLASTSGA(x)"/>
    </bit_field>
  </register>
  <register offset="0x13FC" width="16" name="TCD31_CSR" description="TCD Control and Status">
    <alias type="CMSIS" value="TCD[31].CSR"/>
    <bit_field offset="0" width="1" name="START" access="RW" reset_value="0" reset_mask="0" description="Channel Start">
      <alias type="CMSIS" value="DMA_CSR_START(x)"/>
      <bit_field_value name="TCD_START_0b0" value="0b0" description="The channel is not explicitly started."/>
      <bit_field_value name="TCD_START_0b1" value="0b1" description="The channel is explicitly started via a software initiated service request."/>
    </bit_field>
    <bit_field offset="1" width="1" name="INTMAJOR" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major iteration count completes.">
      <alias type="CMSIS" value="DMA_CSR_INTMAJOR(x)"/>
      <bit_field_value name="TCD_INTMAJOR_0b0" value="0b0" description="The end-of-major loop interrupt is disabled."/>
      <bit_field_value name="TCD_INTMAJOR_0b1" value="0b1" description="The end-of-major loop interrupt is enabled."/>
    </bit_field>
    <bit_field offset="2" width="1" name="INTHALF" access="RW" reset_value="0" reset_mask="0" description="Enable an interrupt when major counter is half complete.">
      <alias type="CMSIS" value="DMA_CSR_INTHALF(x)"/>
      <bit_field_value name="TCD_INTHALF_0b0" value="0b0" description="The half-point interrupt is disabled."/>
      <bit_field_value name="TCD_INTHALF_0b1" value="0b1" description="The half-point interrupt is enabled."/>
    </bit_field>
    <bit_field offset="3" width="1" name="DREQ" access="RW" reset_value="0" reset_mask="0" description="Disable Request">
      <alias type="CMSIS" value="DMA_CSR_DREQ(x)"/>
      <bit_field_value name="TCD_DREQ_0b0" value="0b0" description="The channel's ERQ bit is not affected."/>
      <bit_field_value name="TCD_DREQ_0b1" value="0b1" description="The channel's ERQ bit is cleared when the major loop is complete."/>
    </bit_field>
    <bit_field offset="4" width="1" name="ESG" access="RW" reset_value="0" reset_mask="0" description="Enable Scatter/Gather Processing">
      <alias type="CMSIS" value="DMA_CSR_ESG(x)"/>
      <bit_field_value name="TCD_ESG_0b0" value="0b0" description="The current channel's TCD is normal format."/>
      <bit_field_value name="TCD_ESG_0b1" value="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
    </bit_field>
    <bit_field offset="5" width="1" name="MAJORELINK" access="RW" reset_value="0" reset_mask="0" description="Enable channel-to-channel linking on major loop complete">
      <alias type="CMSIS" value="DMA_CSR_MAJORELINK(x)"/>
      <bit_field_value name="TCD_MAJORELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled."/>
      <bit_field_value name="TCD_MAJORELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled."/>
    </bit_field>
    <bit_field offset="6" width="1" name="ACTIVE" access="RW" reset_value="0" reset_mask="0" description="Channel Active">
      <alias type="CMSIS" value="DMA_CSR_ACTIVE(x)"/>
    </bit_field>
    <bit_field offset="7" width="1" name="DONE" access="RW" reset_value="0" reset_mask="0" description="Channel Done">
      <alias type="CMSIS" value="DMA_CSR_DONE(x)"/>
    </bit_field>
    <bit_field offset="8" width="5" name="MAJORLINKCH" access="RW" reset_value="0" reset_mask="0" description="Major Loop Link Channel Number">
      <alias type="CMSIS" value="DMA_CSR_MAJORLINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="14" width="2" name="BWC" access="RW" reset_value="0" reset_mask="0" description="Bandwidth Control">
      <alias type="CMSIS" value="DMA_CSR_BWC(x)"/>
      <bit_field_value name="TCD_BWC_0b00" value="0b00" description="No eDMA engine stalls"/>
      <bit_field_value name="TCD_BWC_0b01" value="0b01" description="Reserved"/>
      <bit_field_value name="TCD_BWC_0b10" value="0b10" description="eDMA engine stalls for 4 cycles after each R/W."/>
      <bit_field_value name="TCD_BWC_0b11" value="0b11" description="eDMA engine stalls for 8 cycles after each R/W."/>
    </bit_field>
  </register>
  <register offset="0x13FE" width="16" name="TCD31_BITER_ELINKYES" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)">
    <alias type="CMSIS" value="TCD[31].BITER_ELINKYES"/>
    <bit_field offset="0" width="9" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting major iteration count">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_BITER(x)"/>
    </bit_field>
    <bit_field offset="9" width="5" name="LINKCH" access="RW" reset_value="0" reset_mask="0" description="Link Channel Number">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_LINKCH(x)"/>
    </bit_field>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKYES_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
  <register offset="0x13FE" width="16" name="TCD31_BITER_ELINKNO" description="TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)">
    <alias type="CMSIS" value="TCD[31].BITER_ELINKNO"/>
    <bit_field offset="0" width="15" name="BITER" access="RW" reset_value="0" reset_mask="0" description="Starting Major Iteration Count">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_BITER(x)"/>
    </bit_field>
    <bit_field offset="15" width="1" name="ELINK" access="RW" reset_value="0" reset_mask="0" description="Enables channel-to-channel linking on minor loop complete">
      <alias type="CMSIS" value="DMA_BITER_ELINKNO_ELINK(x)"/>
      <bit_field_value name="TCD_ELINK_0b0" value="0b0" description="The channel-to-channel linking is disabled"/>
      <bit_field_value name="TCD_ELINK_0b1" value="0b1" description="The channel-to-channel linking is enabled"/>
    </bit_field>
  </register>
</regs:peripheral>