#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 24 17:57:17 2019
# Process ID: 10068
# Current directory: C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1
# Command line: vivado.exe -log top_level_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_wrapper.tcl
# Log file: C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/top_level_wrapper.vds
# Journal file: C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 470.688 ; gain = 114.262
Command: synth_design -top top_level_wrapper -part xczu29dr-ffvf1760-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 23 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12584 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.984 ; gain = 178.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_wrapper' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:408]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_dma_0_4' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_axi_dma_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_dma_0_4' (1#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_axi_dma_0_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'top_level_axi_dma_0_4' has 94 connections declared, but only 91 given [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:572]
INFO: [Synth 8-6157] synthesizing module 'top_level_axi_smc_5' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_axi_smc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axi_smc_5' (2#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_axi_smc_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_axis_data_fifo_0_1' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_axis_data_fifo_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_axis_data_fifo_0_1' (3#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_axis_data_fifo_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_ps8_0_axi_periph_5' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:940]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LSKJNT' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_level_auto_ds_5' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_auto_ds_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_auto_ds_5' (4#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_auto_ds_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_auto_pc_5' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_auto_pc_5' (5#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_auto_pc_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'top_level_auto_pc_5' has 56 connections declared, but only 53 given [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:351]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LSKJNT' (6#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top_level_ps8_0_axi_periph_5' (7#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:940]
INFO: [Synth 8-6157] synthesizing module 'top_level_rst_ps8_0_100M_0' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_rst_ps8_0_100M_0' (8#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'top_level_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:846]
INFO: [Synth 8-6157] synthesizing module 'top_level_system_ila_0_0' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_system_ila_0_0' (9#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_level_xlconcat_0_1' [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_xlconcat_0_1/synth/top_level_xlconcat_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (10#1) [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'top_level_xlconcat_0_1' (11#1) [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_xlconcat_0_1/synth/top_level_xlconcat_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'top_level_zynq_ultra_ps_e_0_2' [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_zynq_ultra_ps_e_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_level_zynq_ultra_ps_e_0_2' (12#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/.Xil/Vivado-10068-DESKTOP-6ILET8A/realtime/top_level_zynq_ultra_ps_e_0_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'top_level_zynq_ultra_ps_e_0_2' has 83 connections declared, but only 79 given [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:858]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:572]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:846]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_0'. This will prevent further optimization [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:766]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (13#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/synth/top_level.v:408]
INFO: [Synth 8-6155] done synthesizing module 'top_level_wrapper' (14#1) [C:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/hdl/top_level_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LSKJNT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LSKJNT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design top_level_ps8_0_axi_periph_5 has unconnected port ACLK
WARNING: [Synth 8-3331] design top_level_ps8_0_axi_periph_5 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1604.473 ; gain = 245.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1609.938 ; gain = 250.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1609.938 ; gain = 250.926
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_zynq_ultra_ps_e_0_2/top_level_zynq_ultra_ps_e_0_2/top_level_zynq_ultra_ps_e_0_2_in_context.xdc] for cell 'top_level_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_zynq_ultra_ps_e_0_2/top_level_zynq_ultra_ps_e_0_2/top_level_zynq_ultra_ps_e_0_2_in_context.xdc] for cell 'top_level_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_4/top_level_axi_dma_0_4/top_level_axi_dma_0_4_in_context.xdc] for cell 'top_level_i/axi_dma_0'
Finished Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_axi_dma_0_4/top_level_axi_dma_0_4/top_level_axi_dma_0_4_in_context.xdc] for cell 'top_level_i/axi_dma_0'
Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_5/top_level_axi_smc_5/top_level_axi_smc_5_in_context.xdc] for cell 'top_level_i/axi_smc'
Finished Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_axi_smc_5/top_level_axi_smc_5/top_level_axi_smc_5_in_context.xdc] for cell 'top_level_i/axi_smc'
Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_2_in_context.xdc] for cell 'top_level_i/rst_ps8_0_100M'
Finished Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_0/top_level_rst_ps8_0_100M_2_in_context.xdc] for cell 'top_level_i/rst_ps8_0_100M'
Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_0_1/top_level_axis_data_fifo_0_1/top_level_axis_data_fifo_0_1_in_context.xdc] for cell 'top_level_i/axis_data_fifo_0'
Finished Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_axis_data_fifo_0_1/top_level_axis_data_fifo_0_1/top_level_axis_data_fifo_0_1_in_context.xdc] for cell 'top_level_i/axis_data_fifo_0'
Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_auto_ds_5/top_level_auto_ds_5/top_level_auto_ds_2_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_auto_ds_5/top_level_auto_ds_5/top_level_auto_ds_2_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_auto_pc_5/top_level_auto_pc_5/top_level_auto_pc_2_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_auto_pc_5/top_level_auto_pc_5/top_level_auto_pc_2_in_context.xdc] for cell 'top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/top_level_system_ila_0_0/top_level_system_ila_0_0_in_context.xdc] for cell 'top_level_i/system_ila_0'
Finished Parsing XDC File [c:/james/fpga_projects/arm_axi_test/arm_axi_test.srcs/sources_1/bd/top_level/ip/top_level_system_ila_0_0/top_level_system_ila_0_0/top_level_system_ila_0_0_in_context.xdc] for cell 'top_level_i/system_ila_0'
Parsing XDC File [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1687.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1687.852 ; gain = 0.000
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.852 ; gain = 328.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.852 ; gain = 328.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_level_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_level_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.852 ; gain = 328.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1687.852 ; gain = 328.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_level_ps8_0_axi_periph_5 has unconnected port ACLK
WARNING: [Synth 8-3331] design top_level_ps8_0_axi_periph_5 has unconnected port ARESETN
WARNING: [Synth 8-3331] design top_level_ps8_0_axi_periph_5 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design top_level_ps8_0_axi_periph_5 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1687.852 ; gain = 328.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'top_level_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'top_level_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2130.270 ; gain = 771.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2130.344 ; gain = 771.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2141.227 ; gain = 782.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.031 ; gain = 797.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.031 ; gain = 797.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.031 ; gain = 797.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.031 ; gain = 797.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.031 ; gain = 797.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.031 ; gain = 797.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |top_level_auto_ds_5           |         1|
|2     |top_level_auto_pc_5           |         1|
|3     |top_level_axi_dma_0_4         |         1|
|4     |top_level_axi_smc_5           |         1|
|5     |top_level_axis_data_fifo_0_1  |         1|
|6     |top_level_rst_ps8_0_100M_0    |         1|
|7     |top_level_system_ila_0_0      |         1|
|8     |top_level_zynq_ultra_ps_e_0_2 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |top_level_auto_ds_5           |     1|
|2     |top_level_auto_pc_5           |     1|
|3     |top_level_axi_dma_0_4         |     1|
|4     |top_level_axi_smc_5           |     1|
|5     |top_level_axis_data_fifo_0_1  |     1|
|6     |top_level_rst_ps8_0_100M_0    |     1|
|7     |top_level_system_ila_0_0      |     1|
|8     |top_level_zynq_ultra_ps_e_0_2 |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |  1849|
|2     |  top_level_i        |top_level                    |  1849|
|3     |    ps8_0_axi_periph |top_level_ps8_0_axi_periph_5 |   519|
|4     |      s00_couplers   |s00_couplers_imp_1LSKJNT     |   519|
|5     |    xlconcat_0       |top_level_xlconcat_0_1       |     0|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.031 ; gain = 797.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2156.031 ; gain = 719.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2156.031 ; gain = 797.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2217.668 ; gain = 1746.980
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/arm_axi_test/arm_axi_test.runs/synth_1/top_level_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_wrapper_utilization_synth.rpt -pb top_level_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 17:58:07 2019...
