# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do MSP430x2xx_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Computer_Architecture/Ramses {C:/Computer_Architecture/Ramses/ALU16bit.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:02:55 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Computer_Architecture/Ramses" C:/Computer_Architecture/Ramses/ALU16bit.v 
# -- Compiling module ALU16bit
# 
# Top level modules:
# 	ALU16bit
# End time: 14:02:56 on Nov 21,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Computer_Architecture/Ramses {C:/Computer_Architecture/Ramses/control_unit.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:02:56 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Computer_Architecture/Ramses" C:/Computer_Architecture/Ramses/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:02:56 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Computer_Architecture/Ramses {C:/Computer_Architecture/Ramses/bank_register.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:02:56 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Computer_Architecture/Ramses" C:/Computer_Architecture/Ramses/bank_register.v 
# -- Compiling module bank_register
# 
# Top level modules:
# 	bank_register
# End time: 14:02:56 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Computer_Architecture/Ramses {C:/Computer_Architecture/Ramses/MSP430x2xx.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:02:56 on Nov 21,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Computer_Architecture/Ramses" C:/Computer_Architecture/Ramses/MSP430x2xx.v 
# -- Compiling module MSP430x2xx
# 
# Top level modules:
# 	MSP430x2xx
# End time: 14:02:57 on Nov 21,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.ALU16bit
# vsim work.ALU16bit 
# Start time: 14:03:16 on Nov 21,2016
# Loading work.ALU16bit
vsim work.control_unit
# End time: 14:05:25 on Nov 21,2016, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
# vsim work.control_unit 
# Start time: 14:05:25 on Nov 21,2016
# Loading work.control_unit
vsim work.MSP430x2xx
# End time: 14:05:36 on Nov 21,2016, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim work.MSP430x2xx 
# Start time: 14:05:36 on Nov 21,2016
# Loading work.MSP430x2xx
# ** Error: (vsim-3033) C:/Computer_Architecture/Ramses/MSP430x2xx.v(14): Instantiation of 'MSP430x2xx_block_diagram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /MSP430x2xx File: C:/Computer_Architecture/Ramses/MSP430x2xx.v
#         Searched libraries:
#             C:/Computer_Architecture/Ramses/simulation/modelsim/rtl_work
# Error loading design
# End time: 14:05:36 on Nov 21,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.ALU16bit
# vsim work.ALU16bit 
# Start time: 14:05:41 on Nov 21,2016
# Loading work.ALU16bit
# End time: 14:06:06 on Nov 21,2016, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
