
7_SPI_Polling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001eac  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002034  08002034  00003034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002074  08002074  00004018  2**0
                  CONTENTS
  4 .ARM          00000000  08002074  08002074  00004018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002074  08002074  00004018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002074  08002074  00003074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002078  08002078  00003078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  0800207c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000018  08002094  00004018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  08002094  000040a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000672e  00000000  00000000  00004048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013da  00000000  00000000  0000a776  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  0000bb50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000059c  00000000  00000000  0000c2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000246f8  00000000  00000000  0000c874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f9d  00000000  00000000  00030f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0627  00000000  00000000  00038f09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119530  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d54  00000000  00000000  00119574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0011b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800201c 	.word	0x0800201c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	0800201c 	.word	0x0800201c

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 f997 	bl	8000500 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f815 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f8a3 	bl	8000320 <MX_GPIO_Init>
  MX_SPI1_Init();
 80001da:	f000 f863 	bl	80002a4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_TransmitReceive(&hspi1, buffer_tx, buffer_rx, 10, 100);
 80001de:	2364      	movs	r3, #100	@ 0x64
 80001e0:	9300      	str	r3, [sp, #0]
 80001e2:	230a      	movs	r3, #10
 80001e4:	4a03      	ldr	r2, [pc, #12]	@ (80001f4 <main+0x2c>)
 80001e6:	4904      	ldr	r1, [pc, #16]	@ (80001f8 <main+0x30>)
 80001e8:	4804      	ldr	r0, [pc, #16]	@ (80001fc <main+0x34>)
 80001ea:	f001 fb64 	bl	80018b6 <HAL_SPI_TransmitReceive>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001ee:	bf00      	nop
 80001f0:	e7fd      	b.n	80001ee <main+0x26>
 80001f2:	bf00      	nop
 80001f4:	20000098 	.word	0x20000098
 80001f8:	20000000 	.word	0x20000000
 80001fc:	20000034 	.word	0x20000034

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b096      	sub	sp, #88	@ 0x58
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0314 	add.w	r3, r7, #20
 800020a:	2244      	movs	r2, #68	@ 0x44
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f001 fed8 	bl	8001fc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	463b      	mov	r3, r7
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
 800021a:	605a      	str	r2, [r3, #4]
 800021c:	609a      	str	r2, [r3, #8]
 800021e:	60da      	str	r2, [r3, #12]
 8000220:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000222:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000226:	f000 fc85 	bl	8000b34 <HAL_PWREx_ControlVoltageScaling>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d001      	beq.n	8000234 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000230:	f000 f88e 	bl	8000350 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000234:	2302      	movs	r3, #2
 8000236:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000238:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800023c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023e:	2310      	movs	r3, #16
 8000240:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000242:	2302      	movs	r3, #2
 8000244:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000246:	2302      	movs	r3, #2
 8000248:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800024a:	2301      	movs	r3, #1
 800024c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800024e:	230a      	movs	r3, #10
 8000250:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000252:	2307      	movs	r3, #7
 8000254:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000256:	2302      	movs	r3, #2
 8000258:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800025a:	2302      	movs	r3, #2
 800025c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800025e:	f107 0314 	add.w	r3, r7, #20
 8000262:	4618      	mov	r0, r3
 8000264:	f000 fcbc 	bl	8000be0 <HAL_RCC_OscConfig>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800026e:	f000 f86f 	bl	8000350 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000272:	230f      	movs	r3, #15
 8000274:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000276:	2303      	movs	r3, #3
 8000278:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800027a:	2300      	movs	r3, #0
 800027c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800027e:	2300      	movs	r3, #0
 8000280:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000286:	463b      	mov	r3, r7
 8000288:	2104      	movs	r1, #4
 800028a:	4618      	mov	r0, r3
 800028c:	f001 f884 	bl	8001398 <HAL_RCC_ClockConfig>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000296:	f000 f85b 	bl	8000350 <Error_Handler>
  }
}
 800029a:	bf00      	nop
 800029c:	3758      	adds	r7, #88	@ 0x58
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
	...

080002a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002aa:	4a1c      	ldr	r2, [pc, #112]	@ (800031c <MX_SPI1_Init+0x78>)
 80002ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80002b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002b6:	4b18      	ldr	r3, [pc, #96]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80002bc:	4b16      	ldr	r3, [pc, #88]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002be:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80002c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002c4:	4b14      	ldr	r3, [pc, #80]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002ca:	4b13      	ldr	r3, [pc, #76]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002d0:	4b11      	ldr	r3, [pc, #68]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80002d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002da:	2238      	movs	r2, #56	@ 0x38
 80002dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002de:	4b0e      	ldr	r3, [pc, #56]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80002f0:	4b09      	ldr	r3, [pc, #36]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002f2:	2207      	movs	r2, #7
 80002f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80002f6:	4b08      	ldr	r3, [pc, #32]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80002fc:	4b06      	ldr	r3, [pc, #24]	@ (8000318 <MX_SPI1_Init+0x74>)
 80002fe:	2208      	movs	r2, #8
 8000300:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000302:	4805      	ldr	r0, [pc, #20]	@ (8000318 <MX_SPI1_Init+0x74>)
 8000304:	f001 fa34 	bl	8001770 <HAL_SPI_Init>
 8000308:	4603      	mov	r3, r0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800030e:	f000 f81f 	bl	8000350 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000312:	bf00      	nop
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	20000034 	.word	0x20000034
 800031c:	40013000 	.word	0x40013000

08000320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000326:	4b09      	ldr	r3, [pc, #36]	@ (800034c <MX_GPIO_Init+0x2c>)
 8000328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800032a:	4a08      	ldr	r2, [pc, #32]	@ (800034c <MX_GPIO_Init+0x2c>)
 800032c:	f043 0301 	orr.w	r3, r3, #1
 8000330:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000332:	4b06      	ldr	r3, [pc, #24]	@ (800034c <MX_GPIO_Init+0x2c>)
 8000334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000336:	f003 0301 	and.w	r3, r3, #1
 800033a:	607b      	str	r3, [r7, #4]
 800033c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800033e:	bf00      	nop
 8000340:	370c      	adds	r7, #12
 8000342:	46bd      	mov	sp, r7
 8000344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	40021000 	.word	0x40021000

08000350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000354:	b672      	cpsid	i
}
 8000356:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000358:	bf00      	nop
 800035a:	e7fd      	b.n	8000358 <Error_Handler+0x8>

0800035c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800035c:	b480      	push	{r7}
 800035e:	b083      	sub	sp, #12
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000362:	4b0f      	ldr	r3, [pc, #60]	@ (80003a0 <HAL_MspInit+0x44>)
 8000364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000366:	4a0e      	ldr	r2, [pc, #56]	@ (80003a0 <HAL_MspInit+0x44>)
 8000368:	f043 0301 	orr.w	r3, r3, #1
 800036c:	6613      	str	r3, [r2, #96]	@ 0x60
 800036e:	4b0c      	ldr	r3, [pc, #48]	@ (80003a0 <HAL_MspInit+0x44>)
 8000370:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000372:	f003 0301 	and.w	r3, r3, #1
 8000376:	607b      	str	r3, [r7, #4]
 8000378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800037a:	4b09      	ldr	r3, [pc, #36]	@ (80003a0 <HAL_MspInit+0x44>)
 800037c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800037e:	4a08      	ldr	r2, [pc, #32]	@ (80003a0 <HAL_MspInit+0x44>)
 8000380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000384:	6593      	str	r3, [r2, #88]	@ 0x58
 8000386:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <HAL_MspInit+0x44>)
 8000388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800038a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800038e:	603b      	str	r3, [r7, #0]
 8000390:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000392:	bf00      	nop
 8000394:	370c      	adds	r7, #12
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop
 80003a0:	40021000 	.word	0x40021000

080003a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b08a      	sub	sp, #40	@ 0x28
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ac:	f107 0314 	add.w	r3, r7, #20
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
 80003b8:	60da      	str	r2, [r3, #12]
 80003ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a17      	ldr	r2, [pc, #92]	@ (8000420 <HAL_SPI_MspInit+0x7c>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d128      	bne.n	8000418 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003c6:	4b17      	ldr	r3, [pc, #92]	@ (8000424 <HAL_SPI_MspInit+0x80>)
 80003c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003ca:	4a16      	ldr	r2, [pc, #88]	@ (8000424 <HAL_SPI_MspInit+0x80>)
 80003cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80003d2:	4b14      	ldr	r3, [pc, #80]	@ (8000424 <HAL_SPI_MspInit+0x80>)
 80003d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003da:	613b      	str	r3, [r7, #16]
 80003dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003de:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <HAL_SPI_MspInit+0x80>)
 80003e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003e2:	4a10      	ldr	r2, [pc, #64]	@ (8000424 <HAL_SPI_MspInit+0x80>)
 80003e4:	f043 0301 	orr.w	r3, r3, #1
 80003e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000424 <HAL_SPI_MspInit+0x80>)
 80003ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003ee:	f003 0301 	and.w	r3, r3, #1
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BSP_SPI1_SCK_Pin|BSP_SPI1_MISO_Pin|BSP_SPI1_MOSI_Pin;
 80003f6:	23e0      	movs	r3, #224	@ 0xe0
 80003f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003fa:	2302      	movs	r3, #2
 80003fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fe:	2300      	movs	r3, #0
 8000400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000402:	2303      	movs	r3, #3
 8000404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000406:	2305      	movs	r3, #5
 8000408:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800040a:	f107 0314 	add.w	r3, r7, #20
 800040e:	4619      	mov	r1, r3
 8000410:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000414:	f000 f9d6 	bl	80007c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000418:	bf00      	nop
 800041a:	3728      	adds	r7, #40	@ 0x28
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}
 8000420:	40013000 	.word	0x40013000
 8000424:	40021000 	.word	0x40021000

08000428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800042c:	bf00      	nop
 800042e:	e7fd      	b.n	800042c <NMI_Handler+0x4>

08000430 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000434:	bf00      	nop
 8000436:	e7fd      	b.n	8000434 <HardFault_Handler+0x4>

08000438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800043c:	bf00      	nop
 800043e:	e7fd      	b.n	800043c <MemManage_Handler+0x4>

08000440 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000444:	bf00      	nop
 8000446:	e7fd      	b.n	8000444 <BusFault_Handler+0x4>

08000448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800044c:	bf00      	nop
 800044e:	e7fd      	b.n	800044c <UsageFault_Handler+0x4>

08000450 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr

0800045e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800045e:	b480      	push	{r7}
 8000460:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000462:	bf00      	nop
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr

0800046c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800046c:	b480      	push	{r7}
 800046e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000470:	bf00      	nop
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr

0800047a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800047e:	f000 f89b 	bl	80005b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000482:	bf00      	nop
 8000484:	bd80      	pop	{r7, pc}
	...

08000488 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800048c:	4b06      	ldr	r3, [pc, #24]	@ (80004a8 <SystemInit+0x20>)
 800048e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000492:	4a05      	ldr	r2, [pc, #20]	@ (80004a8 <SystemInit+0x20>)
 8000494:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000498:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	e000ed00 	.word	0xe000ed00

080004ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80004ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80004e4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004b0:	f7ff ffea 	bl	8000488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004b4:	480c      	ldr	r0, [pc, #48]	@ (80004e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80004b6:	490d      	ldr	r1, [pc, #52]	@ (80004ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80004b8:	4a0d      	ldr	r2, [pc, #52]	@ (80004f0 <LoopForever+0xe>)
  movs r3, #0
 80004ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004bc:	e002      	b.n	80004c4 <LoopCopyDataInit>

080004be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004c2:	3304      	adds	r3, #4

080004c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004c8:	d3f9      	bcc.n	80004be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004ca:	4a0a      	ldr	r2, [pc, #40]	@ (80004f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004cc:	4c0a      	ldr	r4, [pc, #40]	@ (80004f8 <LoopForever+0x16>)
  movs r3, #0
 80004ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004d0:	e001      	b.n	80004d6 <LoopFillZerobss>

080004d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004d4:	3204      	adds	r2, #4

080004d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004d8:	d3fb      	bcc.n	80004d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004da:	f001 fd7b 	bl	8001fd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004de:	f7ff fe73 	bl	80001c8 <main>

080004e2 <LoopForever>:

LoopForever:
    b LoopForever
 80004e2:	e7fe      	b.n	80004e2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004e4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80004e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004ec:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80004f0:	0800207c 	.word	0x0800207c
  ldr r2, =_sbss
 80004f4:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 80004f8:	200000a8 	.word	0x200000a8

080004fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004fc:	e7fe      	b.n	80004fc <ADC1_2_IRQHandler>
	...

08000500 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000506:	2300      	movs	r3, #0
 8000508:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800050a:	4b0c      	ldr	r3, [pc, #48]	@ (800053c <HAL_Init+0x3c>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4a0b      	ldr	r2, [pc, #44]	@ (800053c <HAL_Init+0x3c>)
 8000510:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000514:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000516:	2003      	movs	r0, #3
 8000518:	f000 f920 	bl	800075c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800051c:	2000      	movs	r0, #0
 800051e:	f000 f80f 	bl	8000540 <HAL_InitTick>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d002      	beq.n	800052e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000528:	2301      	movs	r3, #1
 800052a:	71fb      	strb	r3, [r7, #7]
 800052c:	e001      	b.n	8000532 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800052e:	f7ff ff15 	bl	800035c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000532:	79fb      	ldrb	r3, [r7, #7]
}
 8000534:	4618      	mov	r0, r3
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	40022000 	.word	0x40022000

08000540 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000548:	2300      	movs	r3, #0
 800054a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800054c:	4b17      	ldr	r3, [pc, #92]	@ (80005ac <HAL_InitTick+0x6c>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d023      	beq.n	800059c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000554:	4b16      	ldr	r3, [pc, #88]	@ (80005b0 <HAL_InitTick+0x70>)
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4b14      	ldr	r3, [pc, #80]	@ (80005ac <HAL_InitTick+0x6c>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	4619      	mov	r1, r3
 800055e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000562:	fbb3 f3f1 	udiv	r3, r3, r1
 8000566:	fbb2 f3f3 	udiv	r3, r2, r3
 800056a:	4618      	mov	r0, r3
 800056c:	f000 f91d 	bl	80007aa <HAL_SYSTICK_Config>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d10f      	bne.n	8000596 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	2b0f      	cmp	r3, #15
 800057a:	d809      	bhi.n	8000590 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800057c:	2200      	movs	r2, #0
 800057e:	6879      	ldr	r1, [r7, #4]
 8000580:	f04f 30ff 	mov.w	r0, #4294967295
 8000584:	f000 f8f5 	bl	8000772 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000588:	4a0a      	ldr	r2, [pc, #40]	@ (80005b4 <HAL_InitTick+0x74>)
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	6013      	str	r3, [r2, #0]
 800058e:	e007      	b.n	80005a0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000590:	2301      	movs	r3, #1
 8000592:	73fb      	strb	r3, [r7, #15]
 8000594:	e004      	b.n	80005a0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000596:	2301      	movs	r3, #1
 8000598:	73fb      	strb	r3, [r7, #15]
 800059a:	e001      	b.n	80005a0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800059c:	2301      	movs	r3, #1
 800059e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80005a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	3710      	adds	r7, #16
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000014 	.word	0x20000014
 80005b0:	2000000c 	.word	0x2000000c
 80005b4:	20000010 	.word	0x20000010

080005b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005bc:	4b06      	ldr	r3, [pc, #24]	@ (80005d8 <HAL_IncTick+0x20>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	461a      	mov	r2, r3
 80005c2:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <HAL_IncTick+0x24>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	4413      	add	r3, r2
 80005c8:	4a04      	ldr	r2, [pc, #16]	@ (80005dc <HAL_IncTick+0x24>)
 80005ca:	6013      	str	r3, [r2, #0]
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000014 	.word	0x20000014
 80005dc:	200000a4 	.word	0x200000a4

080005e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  return uwTick;
 80005e4:	4b03      	ldr	r3, [pc, #12]	@ (80005f4 <HAL_GetTick+0x14>)
 80005e6:	681b      	ldr	r3, [r3, #0]
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	200000a4 	.word	0x200000a4

080005f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	f003 0307 	and.w	r3, r3, #7
 8000606:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000608:	4b0c      	ldr	r3, [pc, #48]	@ (800063c <__NVIC_SetPriorityGrouping+0x44>)
 800060a:	68db      	ldr	r3, [r3, #12]
 800060c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800060e:	68ba      	ldr	r2, [r7, #8]
 8000610:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000614:	4013      	ands	r3, r2
 8000616:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000620:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800062a:	4a04      	ldr	r2, [pc, #16]	@ (800063c <__NVIC_SetPriorityGrouping+0x44>)
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	60d3      	str	r3, [r2, #12]
}
 8000630:	bf00      	nop
 8000632:	3714      	adds	r7, #20
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	e000ed00 	.word	0xe000ed00

08000640 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000644:	4b04      	ldr	r3, [pc, #16]	@ (8000658 <__NVIC_GetPriorityGrouping+0x18>)
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	0a1b      	lsrs	r3, r3, #8
 800064a:	f003 0307 	and.w	r3, r3, #7
}
 800064e:	4618      	mov	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	6039      	str	r1, [r7, #0]
 8000666:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066c:	2b00      	cmp	r3, #0
 800066e:	db0a      	blt.n	8000686 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	b2da      	uxtb	r2, r3
 8000674:	490c      	ldr	r1, [pc, #48]	@ (80006a8 <__NVIC_SetPriority+0x4c>)
 8000676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067a:	0112      	lsls	r2, r2, #4
 800067c:	b2d2      	uxtb	r2, r2
 800067e:	440b      	add	r3, r1
 8000680:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000684:	e00a      	b.n	800069c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	b2da      	uxtb	r2, r3
 800068a:	4908      	ldr	r1, [pc, #32]	@ (80006ac <__NVIC_SetPriority+0x50>)
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	f003 030f 	and.w	r3, r3, #15
 8000692:	3b04      	subs	r3, #4
 8000694:	0112      	lsls	r2, r2, #4
 8000696:	b2d2      	uxtb	r2, r2
 8000698:	440b      	add	r3, r1
 800069a:	761a      	strb	r2, [r3, #24]
}
 800069c:	bf00      	nop
 800069e:	370c      	adds	r7, #12
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	e000e100 	.word	0xe000e100
 80006ac:	e000ed00 	.word	0xe000ed00

080006b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b089      	sub	sp, #36	@ 0x24
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	f003 0307 	and.w	r3, r3, #7
 80006c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c4:	69fb      	ldr	r3, [r7, #28]
 80006c6:	f1c3 0307 	rsb	r3, r3, #7
 80006ca:	2b04      	cmp	r3, #4
 80006cc:	bf28      	it	cs
 80006ce:	2304      	movcs	r3, #4
 80006d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d2:	69fb      	ldr	r3, [r7, #28]
 80006d4:	3304      	adds	r3, #4
 80006d6:	2b06      	cmp	r3, #6
 80006d8:	d902      	bls.n	80006e0 <NVIC_EncodePriority+0x30>
 80006da:	69fb      	ldr	r3, [r7, #28]
 80006dc:	3b03      	subs	r3, #3
 80006de:	e000      	b.n	80006e2 <NVIC_EncodePriority+0x32>
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e4:	f04f 32ff 	mov.w	r2, #4294967295
 80006e8:	69bb      	ldr	r3, [r7, #24]
 80006ea:	fa02 f303 	lsl.w	r3, r2, r3
 80006ee:	43da      	mvns	r2, r3
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	401a      	ands	r2, r3
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f8:	f04f 31ff 	mov.w	r1, #4294967295
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000702:	43d9      	mvns	r1, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000708:	4313      	orrs	r3, r2
         );
}
 800070a:	4618      	mov	r0, r3
 800070c:	3724      	adds	r7, #36	@ 0x24
 800070e:	46bd      	mov	sp, r7
 8000710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000714:	4770      	bx	lr
	...

08000718 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3b01      	subs	r3, #1
 8000724:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000728:	d301      	bcc.n	800072e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800072a:	2301      	movs	r3, #1
 800072c:	e00f      	b.n	800074e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800072e:	4a0a      	ldr	r2, [pc, #40]	@ (8000758 <SysTick_Config+0x40>)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3b01      	subs	r3, #1
 8000734:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000736:	210f      	movs	r1, #15
 8000738:	f04f 30ff 	mov.w	r0, #4294967295
 800073c:	f7ff ff8e 	bl	800065c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000740:	4b05      	ldr	r3, [pc, #20]	@ (8000758 <SysTick_Config+0x40>)
 8000742:	2200      	movs	r2, #0
 8000744:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000746:	4b04      	ldr	r3, [pc, #16]	@ (8000758 <SysTick_Config+0x40>)
 8000748:	2207      	movs	r2, #7
 800074a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800074c:	2300      	movs	r3, #0
}
 800074e:	4618      	mov	r0, r3
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	e000e010 	.word	0xe000e010

0800075c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f7ff ff47 	bl	80005f8 <__NVIC_SetPriorityGrouping>
}
 800076a:	bf00      	nop
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000772:	b580      	push	{r7, lr}
 8000774:	b086      	sub	sp, #24
 8000776:	af00      	add	r7, sp, #0
 8000778:	4603      	mov	r3, r0
 800077a:	60b9      	str	r1, [r7, #8]
 800077c:	607a      	str	r2, [r7, #4]
 800077e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000784:	f7ff ff5c 	bl	8000640 <__NVIC_GetPriorityGrouping>
 8000788:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	68b9      	ldr	r1, [r7, #8]
 800078e:	6978      	ldr	r0, [r7, #20]
 8000790:	f7ff ff8e 	bl	80006b0 <NVIC_EncodePriority>
 8000794:	4602      	mov	r2, r0
 8000796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800079a:	4611      	mov	r1, r2
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff ff5d 	bl	800065c <__NVIC_SetPriority>
}
 80007a2:	bf00      	nop
 80007a4:	3718      	adds	r7, #24
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b082      	sub	sp, #8
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f7ff ffb0 	bl	8000718 <SysTick_Config>
 80007b8:	4603      	mov	r3, r0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
	...

080007c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b087      	sub	sp, #28
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007d2:	e17f      	b.n	8000ad4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	681a      	ldr	r2, [r3, #0]
 80007d8:	2101      	movs	r1, #1
 80007da:	697b      	ldr	r3, [r7, #20]
 80007dc:	fa01 f303 	lsl.w	r3, r1, r3
 80007e0:	4013      	ands	r3, r2
 80007e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	f000 8171 	beq.w	8000ace <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	f003 0303 	and.w	r3, r3, #3
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d005      	beq.n	8000804 <HAL_GPIO_Init+0x40>
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	f003 0303 	and.w	r3, r3, #3
 8000800:	2b02      	cmp	r3, #2
 8000802:	d130      	bne.n	8000866 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	689b      	ldr	r3, [r3, #8]
 8000808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	2203      	movs	r2, #3
 8000810:	fa02 f303 	lsl.w	r3, r2, r3
 8000814:	43db      	mvns	r3, r3
 8000816:	693a      	ldr	r2, [r7, #16]
 8000818:	4013      	ands	r3, r2
 800081a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	68da      	ldr	r2, [r3, #12]
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	005b      	lsls	r3, r3, #1
 8000824:	fa02 f303 	lsl.w	r3, r2, r3
 8000828:	693a      	ldr	r2, [r7, #16]
 800082a:	4313      	orrs	r3, r2
 800082c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	693a      	ldr	r2, [r7, #16]
 8000832:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800083a:	2201      	movs	r2, #1
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	43db      	mvns	r3, r3
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	4013      	ands	r3, r2
 8000848:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	091b      	lsrs	r3, r3, #4
 8000850:	f003 0201 	and.w	r2, r3, #1
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	fa02 f303 	lsl.w	r3, r2, r3
 800085a:	693a      	ldr	r2, [r7, #16]
 800085c:	4313      	orrs	r3, r2
 800085e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	693a      	ldr	r2, [r7, #16]
 8000864:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	f003 0303 	and.w	r3, r3, #3
 800086e:	2b03      	cmp	r3, #3
 8000870:	d118      	bne.n	80008a4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000876:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000878:	2201      	movs	r2, #1
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	fa02 f303 	lsl.w	r3, r2, r3
 8000880:	43db      	mvns	r3, r3
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	4013      	ands	r3, r2
 8000886:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	685b      	ldr	r3, [r3, #4]
 800088c:	08db      	lsrs	r3, r3, #3
 800088e:	f003 0201 	and.w	r2, r3, #1
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	fa02 f303 	lsl.w	r3, r2, r3
 8000898:	693a      	ldr	r2, [r7, #16]
 800089a:	4313      	orrs	r3, r2
 800089c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	693a      	ldr	r2, [r7, #16]
 80008a2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	f003 0303 	and.w	r3, r3, #3
 80008ac:	2b03      	cmp	r3, #3
 80008ae:	d017      	beq.n	80008e0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	68db      	ldr	r3, [r3, #12]
 80008b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	005b      	lsls	r3, r3, #1
 80008ba:	2203      	movs	r2, #3
 80008bc:	fa02 f303 	lsl.w	r3, r2, r3
 80008c0:	43db      	mvns	r3, r3
 80008c2:	693a      	ldr	r2, [r7, #16]
 80008c4:	4013      	ands	r3, r2
 80008c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	689a      	ldr	r2, [r3, #8]
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	693a      	ldr	r2, [r7, #16]
 80008de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	f003 0303 	and.w	r3, r3, #3
 80008e8:	2b02      	cmp	r3, #2
 80008ea:	d123      	bne.n	8000934 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	08da      	lsrs	r2, r3, #3
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	3208      	adds	r2, #8
 80008f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008fa:	697b      	ldr	r3, [r7, #20]
 80008fc:	f003 0307 	and.w	r3, r3, #7
 8000900:	009b      	lsls	r3, r3, #2
 8000902:	220f      	movs	r2, #15
 8000904:	fa02 f303 	lsl.w	r3, r2, r3
 8000908:	43db      	mvns	r3, r3
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	4013      	ands	r3, r2
 800090e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	691a      	ldr	r2, [r3, #16]
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	f003 0307 	and.w	r3, r3, #7
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	fa02 f303 	lsl.w	r3, r2, r3
 8000920:	693a      	ldr	r2, [r7, #16]
 8000922:	4313      	orrs	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	08da      	lsrs	r2, r3, #3
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3208      	adds	r2, #8
 800092e:	6939      	ldr	r1, [r7, #16]
 8000930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	2203      	movs	r2, #3
 8000940:	fa02 f303 	lsl.w	r3, r2, r3
 8000944:	43db      	mvns	r3, r3
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	4013      	ands	r3, r2
 800094a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	f003 0203 	and.w	r2, r3, #3
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	fa02 f303 	lsl.w	r3, r2, r3
 800095c:	693a      	ldr	r2, [r7, #16]
 800095e:	4313      	orrs	r3, r2
 8000960:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	693a      	ldr	r2, [r7, #16]
 8000966:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000970:	2b00      	cmp	r3, #0
 8000972:	f000 80ac 	beq.w	8000ace <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000976:	4b5f      	ldr	r3, [pc, #380]	@ (8000af4 <HAL_GPIO_Init+0x330>)
 8000978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800097a:	4a5e      	ldr	r2, [pc, #376]	@ (8000af4 <HAL_GPIO_Init+0x330>)
 800097c:	f043 0301 	orr.w	r3, r3, #1
 8000980:	6613      	str	r3, [r2, #96]	@ 0x60
 8000982:	4b5c      	ldr	r3, [pc, #368]	@ (8000af4 <HAL_GPIO_Init+0x330>)
 8000984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	60bb      	str	r3, [r7, #8]
 800098c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800098e:	4a5a      	ldr	r2, [pc, #360]	@ (8000af8 <HAL_GPIO_Init+0x334>)
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	089b      	lsrs	r3, r3, #2
 8000994:	3302      	adds	r3, #2
 8000996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800099a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	f003 0303 	and.w	r3, r3, #3
 80009a2:	009b      	lsls	r3, r3, #2
 80009a4:	220f      	movs	r2, #15
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	43db      	mvns	r3, r3
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	4013      	ands	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80009b8:	d025      	beq.n	8000a06 <HAL_GPIO_Init+0x242>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a4f      	ldr	r2, [pc, #316]	@ (8000afc <HAL_GPIO_Init+0x338>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d01f      	beq.n	8000a02 <HAL_GPIO_Init+0x23e>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4a4e      	ldr	r2, [pc, #312]	@ (8000b00 <HAL_GPIO_Init+0x33c>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d019      	beq.n	80009fe <HAL_GPIO_Init+0x23a>
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4a4d      	ldr	r2, [pc, #308]	@ (8000b04 <HAL_GPIO_Init+0x340>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d013      	beq.n	80009fa <HAL_GPIO_Init+0x236>
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4a4c      	ldr	r2, [pc, #304]	@ (8000b08 <HAL_GPIO_Init+0x344>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d00d      	beq.n	80009f6 <HAL_GPIO_Init+0x232>
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a4b      	ldr	r2, [pc, #300]	@ (8000b0c <HAL_GPIO_Init+0x348>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d007      	beq.n	80009f2 <HAL_GPIO_Init+0x22e>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a4a      	ldr	r2, [pc, #296]	@ (8000b10 <HAL_GPIO_Init+0x34c>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d101      	bne.n	80009ee <HAL_GPIO_Init+0x22a>
 80009ea:	2306      	movs	r3, #6
 80009ec:	e00c      	b.n	8000a08 <HAL_GPIO_Init+0x244>
 80009ee:	2307      	movs	r3, #7
 80009f0:	e00a      	b.n	8000a08 <HAL_GPIO_Init+0x244>
 80009f2:	2305      	movs	r3, #5
 80009f4:	e008      	b.n	8000a08 <HAL_GPIO_Init+0x244>
 80009f6:	2304      	movs	r3, #4
 80009f8:	e006      	b.n	8000a08 <HAL_GPIO_Init+0x244>
 80009fa:	2303      	movs	r3, #3
 80009fc:	e004      	b.n	8000a08 <HAL_GPIO_Init+0x244>
 80009fe:	2302      	movs	r3, #2
 8000a00:	e002      	b.n	8000a08 <HAL_GPIO_Init+0x244>
 8000a02:	2301      	movs	r3, #1
 8000a04:	e000      	b.n	8000a08 <HAL_GPIO_Init+0x244>
 8000a06:	2300      	movs	r3, #0
 8000a08:	697a      	ldr	r2, [r7, #20]
 8000a0a:	f002 0203 	and.w	r2, r2, #3
 8000a0e:	0092      	lsls	r2, r2, #2
 8000a10:	4093      	lsls	r3, r2
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a18:	4937      	ldr	r1, [pc, #220]	@ (8000af8 <HAL_GPIO_Init+0x334>)
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	089b      	lsrs	r3, r3, #2
 8000a1e:	3302      	adds	r3, #2
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a26:	4b3b      	ldr	r3, [pc, #236]	@ (8000b14 <HAL_GPIO_Init+0x350>)
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	43db      	mvns	r3, r3
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	4013      	ands	r3, r2
 8000a34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d003      	beq.n	8000a4a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	4313      	orrs	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a4a:	4a32      	ldr	r2, [pc, #200]	@ (8000b14 <HAL_GPIO_Init+0x350>)
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a50:	4b30      	ldr	r3, [pc, #192]	@ (8000b14 <HAL_GPIO_Init+0x350>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	43db      	mvns	r3, r3
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d003      	beq.n	8000a74 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a74:	4a27      	ldr	r2, [pc, #156]	@ (8000b14 <HAL_GPIO_Init+0x350>)
 8000a76:	693b      	ldr	r3, [r7, #16]
 8000a78:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000a7a:	4b26      	ldr	r3, [pc, #152]	@ (8000b14 <HAL_GPIO_Init+0x350>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	43db      	mvns	r3, r3
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	4013      	ands	r3, r2
 8000a88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d003      	beq.n	8000a9e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	4313      	orrs	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a9e:	4a1d      	ldr	r2, [pc, #116]	@ (8000b14 <HAL_GPIO_Init+0x350>)
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <HAL_GPIO_Init+0x350>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	43db      	mvns	r3, r3
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d003      	beq.n	8000ac8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ac8:	4a12      	ldr	r2, [pc, #72]	@ (8000b14 <HAL_GPIO_Init+0x350>)
 8000aca:	693b      	ldr	r3, [r7, #16]
 8000acc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	fa22 f303 	lsr.w	r3, r2, r3
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	f47f ae78 	bne.w	80007d4 <HAL_GPIO_Init+0x10>
  }
}
 8000ae4:	bf00      	nop
 8000ae6:	bf00      	nop
 8000ae8:	371c      	adds	r7, #28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	40021000 	.word	0x40021000
 8000af8:	40010000 	.word	0x40010000
 8000afc:	48000400 	.word	0x48000400
 8000b00:	48000800 	.word	0x48000800
 8000b04:	48000c00 	.word	0x48000c00
 8000b08:	48001000 	.word	0x48001000
 8000b0c:	48001400 	.word	0x48001400
 8000b10:	48001800 	.word	0x48001800
 8000b14:	40010400 	.word	0x40010400

08000b18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000b1c:	4b04      	ldr	r3, [pc, #16]	@ (8000b30 <HAL_PWREx_GetVoltageRange+0x18>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	40007000 	.word	0x40007000

08000b34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b42:	d130      	bne.n	8000ba6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b44:	4b23      	ldr	r3, [pc, #140]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000b4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000b50:	d038      	beq.n	8000bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b52:	4b20      	ldr	r3, [pc, #128]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b60:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000b62:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2232      	movs	r2, #50	@ 0x32
 8000b68:	fb02 f303 	mul.w	r3, r2, r3
 8000b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bdc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b72:	0c9b      	lsrs	r3, r3, #18
 8000b74:	3301      	adds	r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b78:	e002      	b.n	8000b80 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	3b01      	subs	r3, #1
 8000b7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b80:	4b14      	ldr	r3, [pc, #80]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b82:	695b      	ldr	r3, [r3, #20]
 8000b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b8c:	d102      	bne.n	8000b94 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d1f2      	bne.n	8000b7a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b94:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b96:	695b      	ldr	r3, [r3, #20]
 8000b98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ba0:	d110      	bne.n	8000bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000ba2:	2303      	movs	r3, #3
 8000ba4:	e00f      	b.n	8000bc6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000bb2:	d007      	beq.n	8000bc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000bb4:	4b07      	ldr	r3, [pc, #28]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000bbc:	4a05      	ldr	r2, [pc, #20]	@ (8000bd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bc2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3714      	adds	r7, #20
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	40007000 	.word	0x40007000
 8000bd8:	2000000c 	.word	0x2000000c
 8000bdc:	431bde83 	.word	0x431bde83

08000be0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b088      	sub	sp, #32
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d101      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	e3ca      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bf2:	4b97      	ldr	r3, [pc, #604]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f003 030c 	and.w	r3, r3, #12
 8000bfa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000bfc:	4b94      	ldr	r3, [pc, #592]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	f003 0303 	and.w	r3, r3, #3
 8000c04:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f003 0310 	and.w	r3, r3, #16
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f000 80e4 	beq.w	8000ddc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c14:	69bb      	ldr	r3, [r7, #24]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d007      	beq.n	8000c2a <HAL_RCC_OscConfig+0x4a>
 8000c1a:	69bb      	ldr	r3, [r7, #24]
 8000c1c:	2b0c      	cmp	r3, #12
 8000c1e:	f040 808b 	bne.w	8000d38 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	f040 8087 	bne.w	8000d38 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c2a:	4b89      	ldr	r3, [pc, #548]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0302 	and.w	r3, r3, #2
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d005      	beq.n	8000c42 <HAL_RCC_OscConfig+0x62>
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	699b      	ldr	r3, [r3, #24]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d101      	bne.n	8000c42 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e3a2      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6a1a      	ldr	r2, [r3, #32]
 8000c46:	4b82      	ldr	r3, [pc, #520]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f003 0308 	and.w	r3, r3, #8
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d004      	beq.n	8000c5c <HAL_RCC_OscConfig+0x7c>
 8000c52:	4b7f      	ldr	r3, [pc, #508]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c5a:	e005      	b.n	8000c68 <HAL_RCC_OscConfig+0x88>
 8000c5c:	4b7c      	ldr	r3, [pc, #496]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c62:	091b      	lsrs	r3, r3, #4
 8000c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d223      	bcs.n	8000cb4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6a1b      	ldr	r3, [r3, #32]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f000 fd1d 	bl	80016b0 <RCC_SetFlashLatencyFromMSIRange>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e383      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c80:	4b73      	ldr	r3, [pc, #460]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a72      	ldr	r2, [pc, #456]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c86:	f043 0308 	orr.w	r3, r3, #8
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	4b70      	ldr	r3, [pc, #448]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6a1b      	ldr	r3, [r3, #32]
 8000c98:	496d      	ldr	r1, [pc, #436]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c9e:	4b6c      	ldr	r3, [pc, #432]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	69db      	ldr	r3, [r3, #28]
 8000caa:	021b      	lsls	r3, r3, #8
 8000cac:	4968      	ldr	r1, [pc, #416]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	604b      	str	r3, [r1, #4]
 8000cb2:	e025      	b.n	8000d00 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cb4:	4b66      	ldr	r3, [pc, #408]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a65      	ldr	r2, [pc, #404]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cba:	f043 0308 	orr.w	r3, r3, #8
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	4b63      	ldr	r3, [pc, #396]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6a1b      	ldr	r3, [r3, #32]
 8000ccc:	4960      	ldr	r1, [pc, #384]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000cd2:	4b5f      	ldr	r3, [pc, #380]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	69db      	ldr	r3, [r3, #28]
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	495b      	ldr	r1, [pc, #364]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d109      	bne.n	8000d00 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a1b      	ldr	r3, [r3, #32]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f000 fcdd 	bl	80016b0 <RCC_SetFlashLatencyFromMSIRange>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	e343      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d00:	f000 fc4a 	bl	8001598 <HAL_RCC_GetSysClockFreq>
 8000d04:	4602      	mov	r2, r0
 8000d06:	4b52      	ldr	r3, [pc, #328]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	091b      	lsrs	r3, r3, #4
 8000d0c:	f003 030f 	and.w	r3, r3, #15
 8000d10:	4950      	ldr	r1, [pc, #320]	@ (8000e54 <HAL_RCC_OscConfig+0x274>)
 8000d12:	5ccb      	ldrb	r3, [r1, r3]
 8000d14:	f003 031f 	and.w	r3, r3, #31
 8000d18:	fa22 f303 	lsr.w	r3, r2, r3
 8000d1c:	4a4e      	ldr	r2, [pc, #312]	@ (8000e58 <HAL_RCC_OscConfig+0x278>)
 8000d1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000d20:	4b4e      	ldr	r3, [pc, #312]	@ (8000e5c <HAL_RCC_OscConfig+0x27c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fc0b 	bl	8000540 <HAL_InitTick>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000d2e:	7bfb      	ldrb	r3, [r7, #15]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d052      	beq.n	8000dda <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000d34:	7bfb      	ldrb	r3, [r7, #15]
 8000d36:	e327      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d032      	beq.n	8000da6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000d40:	4b43      	ldr	r3, [pc, #268]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a42      	ldr	r2, [pc, #264]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d4c:	f7ff fc48 	bl	80005e0 <HAL_GetTick>
 8000d50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d52:	e008      	b.n	8000d66 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d54:	f7ff fc44 	bl	80005e0 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d901      	bls.n	8000d66 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000d62:	2303      	movs	r3, #3
 8000d64:	e310      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d66:	4b3a      	ldr	r3, [pc, #232]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f0      	beq.n	8000d54 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d72:	4b37      	ldr	r3, [pc, #220]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a36      	ldr	r2, [pc, #216]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d78:	f043 0308 	orr.w	r3, r3, #8
 8000d7c:	6013      	str	r3, [r2, #0]
 8000d7e:	4b34      	ldr	r3, [pc, #208]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6a1b      	ldr	r3, [r3, #32]
 8000d8a:	4931      	ldr	r1, [pc, #196]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d90:	4b2f      	ldr	r3, [pc, #188]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	69db      	ldr	r3, [r3, #28]
 8000d9c:	021b      	lsls	r3, r3, #8
 8000d9e:	492c      	ldr	r1, [pc, #176]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000da0:	4313      	orrs	r3, r2
 8000da2:	604b      	str	r3, [r1, #4]
 8000da4:	e01a      	b.n	8000ddc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000da6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a29      	ldr	r2, [pc, #164]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000dac:	f023 0301 	bic.w	r3, r3, #1
 8000db0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000db2:	f7ff fc15 	bl	80005e0 <HAL_GetTick>
 8000db6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000db8:	e008      	b.n	8000dcc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dba:	f7ff fc11 	bl	80005e0 <HAL_GetTick>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	2b02      	cmp	r3, #2
 8000dc6:	d901      	bls.n	8000dcc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	e2dd      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000dcc:	4b20      	ldr	r3, [pc, #128]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f003 0302 	and.w	r3, r3, #2
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d1f0      	bne.n	8000dba <HAL_RCC_OscConfig+0x1da>
 8000dd8:	e000      	b.n	8000ddc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000dda:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f003 0301 	and.w	r3, r3, #1
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d074      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	2b08      	cmp	r3, #8
 8000dec:	d005      	beq.n	8000dfa <HAL_RCC_OscConfig+0x21a>
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	2b0c      	cmp	r3, #12
 8000df2:	d10e      	bne.n	8000e12 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	2b03      	cmp	r3, #3
 8000df8:	d10b      	bne.n	8000e12 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dfa:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d064      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x2f0>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d160      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e2ba      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e1a:	d106      	bne.n	8000e2a <HAL_RCC_OscConfig+0x24a>
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0b      	ldr	r2, [pc, #44]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e26:	6013      	str	r3, [r2, #0]
 8000e28:	e026      	b.n	8000e78 <HAL_RCC_OscConfig+0x298>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e32:	d115      	bne.n	8000e60 <HAL_RCC_OscConfig+0x280>
 8000e34:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a05      	ldr	r2, [pc, #20]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e3e:	6013      	str	r3, [r2, #0]
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a02      	ldr	r2, [pc, #8]	@ (8000e50 <HAL_RCC_OscConfig+0x270>)
 8000e46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e4a:	6013      	str	r3, [r2, #0]
 8000e4c:	e014      	b.n	8000e78 <HAL_RCC_OscConfig+0x298>
 8000e4e:	bf00      	nop
 8000e50:	40021000 	.word	0x40021000
 8000e54:	08002034 	.word	0x08002034
 8000e58:	2000000c 	.word	0x2000000c
 8000e5c:	20000010 	.word	0x20000010
 8000e60:	4ba0      	ldr	r3, [pc, #640]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a9f      	ldr	r2, [pc, #636]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e6a:	6013      	str	r3, [r2, #0]
 8000e6c:	4b9d      	ldr	r3, [pc, #628]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a9c      	ldr	r2, [pc, #624]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d013      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e80:	f7ff fbae 	bl	80005e0 <HAL_GetTick>
 8000e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e86:	e008      	b.n	8000e9a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e88:	f7ff fbaa 	bl	80005e0 <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b64      	cmp	r3, #100	@ 0x64
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e276      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e9a:	4b92      	ldr	r3, [pc, #584]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d0f0      	beq.n	8000e88 <HAL_RCC_OscConfig+0x2a8>
 8000ea6:	e014      	b.n	8000ed2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ea8:	f7ff fb9a 	bl	80005e0 <HAL_GetTick>
 8000eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000eae:	e008      	b.n	8000ec2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eb0:	f7ff fb96 	bl	80005e0 <HAL_GetTick>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	2b64      	cmp	r3, #100	@ 0x64
 8000ebc:	d901      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	e262      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ec2:	4b88      	ldr	r3, [pc, #544]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d1f0      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x2d0>
 8000ece:	e000      	b.n	8000ed2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d060      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	2b04      	cmp	r3, #4
 8000ee2:	d005      	beq.n	8000ef0 <HAL_RCC_OscConfig+0x310>
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	2b0c      	cmp	r3, #12
 8000ee8:	d119      	bne.n	8000f1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d116      	bne.n	8000f1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ef0:	4b7c      	ldr	r3, [pc, #496]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d005      	beq.n	8000f08 <HAL_RCC_OscConfig+0x328>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d101      	bne.n	8000f08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e23f      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f08:	4b76      	ldr	r3, [pc, #472]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	691b      	ldr	r3, [r3, #16]
 8000f14:	061b      	lsls	r3, r3, #24
 8000f16:	4973      	ldr	r1, [pc, #460]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f1c:	e040      	b.n	8000fa0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d023      	beq.n	8000f6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f26:	4b6f      	ldr	r3, [pc, #444]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a6e      	ldr	r2, [pc, #440]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f32:	f7ff fb55 	bl	80005e0 <HAL_GetTick>
 8000f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f38:	e008      	b.n	8000f4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f3a:	f7ff fb51 	bl	80005e0 <HAL_GetTick>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d901      	bls.n	8000f4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e21d      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f4c:	4b65      	ldr	r3, [pc, #404]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d0f0      	beq.n	8000f3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f58:	4b62      	ldr	r3, [pc, #392]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	691b      	ldr	r3, [r3, #16]
 8000f64:	061b      	lsls	r3, r3, #24
 8000f66:	495f      	ldr	r1, [pc, #380]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	604b      	str	r3, [r1, #4]
 8000f6c:	e018      	b.n	8000fa0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f6e:	4b5d      	ldr	r3, [pc, #372]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a5c      	ldr	r2, [pc, #368]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f7a:	f7ff fb31 	bl	80005e0 <HAL_GetTick>
 8000f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f80:	e008      	b.n	8000f94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f82:	f7ff fb2d 	bl	80005e0 <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d901      	bls.n	8000f94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000f90:	2303      	movs	r3, #3
 8000f92:	e1f9      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f94:	4b53      	ldr	r3, [pc, #332]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1f0      	bne.n	8000f82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0308 	and.w	r3, r3, #8
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d03c      	beq.n	8001026 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d01c      	beq.n	8000fee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fb4:	4b4b      	ldr	r3, [pc, #300]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fba:	4a4a      	ldr	r2, [pc, #296]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fc4:	f7ff fb0c 	bl	80005e0 <HAL_GetTick>
 8000fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fca:	e008      	b.n	8000fde <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fcc:	f7ff fb08 	bl	80005e0 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e1d4      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fde:	4b41      	ldr	r3, [pc, #260]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fe4:	f003 0302 	and.w	r3, r3, #2
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d0ef      	beq.n	8000fcc <HAL_RCC_OscConfig+0x3ec>
 8000fec:	e01b      	b.n	8001026 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fee:	4b3d      	ldr	r3, [pc, #244]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ff4:	4a3b      	ldr	r2, [pc, #236]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8000ff6:	f023 0301 	bic.w	r3, r3, #1
 8000ffa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ffe:	f7ff faef 	bl	80005e0 <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001006:	f7ff faeb 	bl	80005e0 <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e1b7      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001018:	4b32      	ldr	r3, [pc, #200]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 800101a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800101e:	f003 0302 	and.w	r3, r3, #2
 8001022:	2b00      	cmp	r3, #0
 8001024:	d1ef      	bne.n	8001006 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	f000 80a6 	beq.w	8001180 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001038:	4b2a      	ldr	r3, [pc, #168]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 800103a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800103c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d10d      	bne.n	8001060 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001044:	4b27      	ldr	r3, [pc, #156]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8001046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001048:	4a26      	ldr	r2, [pc, #152]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 800104a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001050:	4b24      	ldr	r3, [pc, #144]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 8001052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800105c:	2301      	movs	r3, #1
 800105e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001060:	4b21      	ldr	r3, [pc, #132]	@ (80010e8 <HAL_RCC_OscConfig+0x508>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001068:	2b00      	cmp	r3, #0
 800106a:	d118      	bne.n	800109e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800106c:	4b1e      	ldr	r3, [pc, #120]	@ (80010e8 <HAL_RCC_OscConfig+0x508>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a1d      	ldr	r2, [pc, #116]	@ (80010e8 <HAL_RCC_OscConfig+0x508>)
 8001072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001076:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001078:	f7ff fab2 	bl	80005e0 <HAL_GetTick>
 800107c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800107e:	e008      	b.n	8001092 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001080:	f7ff faae 	bl	80005e0 <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d901      	bls.n	8001092 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	e17a      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001092:	4b15      	ldr	r3, [pc, #84]	@ (80010e8 <HAL_RCC_OscConfig+0x508>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800109a:	2b00      	cmp	r3, #0
 800109c:	d0f0      	beq.n	8001080 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d108      	bne.n	80010b8 <HAL_RCC_OscConfig+0x4d8>
 80010a6:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010ac:	4a0d      	ldr	r2, [pc, #52]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010ae:	f043 0301 	orr.w	r3, r3, #1
 80010b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010b6:	e029      	b.n	800110c <HAL_RCC_OscConfig+0x52c>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	2b05      	cmp	r3, #5
 80010be:	d115      	bne.n	80010ec <HAL_RCC_OscConfig+0x50c>
 80010c0:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010c6:	4a07      	ldr	r2, [pc, #28]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010c8:	f043 0304 	orr.w	r3, r3, #4
 80010cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010d0:	4b04      	ldr	r3, [pc, #16]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010d6:	4a03      	ldr	r2, [pc, #12]	@ (80010e4 <HAL_RCC_OscConfig+0x504>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010e0:	e014      	b.n	800110c <HAL_RCC_OscConfig+0x52c>
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40007000 	.word	0x40007000
 80010ec:	4b9c      	ldr	r3, [pc, #624]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80010ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010f2:	4a9b      	ldr	r2, [pc, #620]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80010f4:	f023 0301 	bic.w	r3, r3, #1
 80010f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010fc:	4b98      	ldr	r3, [pc, #608]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80010fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001102:	4a97      	ldr	r2, [pc, #604]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001104:	f023 0304 	bic.w	r3, r3, #4
 8001108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d016      	beq.n	8001142 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001114:	f7ff fa64 	bl	80005e0 <HAL_GetTick>
 8001118:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800111a:	e00a      	b.n	8001132 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800111c:	f7ff fa60 	bl	80005e0 <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800112a:	4293      	cmp	r3, r2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e12a      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001132:	4b8b      	ldr	r3, [pc, #556]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001138:	f003 0302 	and.w	r3, r3, #2
 800113c:	2b00      	cmp	r3, #0
 800113e:	d0ed      	beq.n	800111c <HAL_RCC_OscConfig+0x53c>
 8001140:	e015      	b.n	800116e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001142:	f7ff fa4d 	bl	80005e0 <HAL_GetTick>
 8001146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001148:	e00a      	b.n	8001160 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800114a:	f7ff fa49 	bl	80005e0 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001158:	4293      	cmp	r3, r2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e113      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001160:	4b7f      	ldr	r3, [pc, #508]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1ed      	bne.n	800114a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800116e:	7ffb      	ldrb	r3, [r7, #31]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d105      	bne.n	8001180 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001174:	4b7a      	ldr	r3, [pc, #488]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001178:	4a79      	ldr	r2, [pc, #484]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 800117a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800117e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001184:	2b00      	cmp	r3, #0
 8001186:	f000 80fe 	beq.w	8001386 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800118e:	2b02      	cmp	r3, #2
 8001190:	f040 80d0 	bne.w	8001334 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001194:	4b72      	ldr	r3, [pc, #456]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	f003 0203 	and.w	r2, r3, #3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d130      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	3b01      	subs	r3, #1
 80011b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d127      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d11f      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80011d4:	2a07      	cmp	r2, #7
 80011d6:	bf14      	ite	ne
 80011d8:	2201      	movne	r2, #1
 80011da:	2200      	moveq	r2, #0
 80011dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011de:	4293      	cmp	r3, r2
 80011e0:	d113      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011ec:	085b      	lsrs	r3, r3, #1
 80011ee:	3b01      	subs	r3, #1
 80011f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d109      	bne.n	800120a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001200:	085b      	lsrs	r3, r3, #1
 8001202:	3b01      	subs	r3, #1
 8001204:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001206:	429a      	cmp	r2, r3
 8001208:	d06e      	beq.n	80012e8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	2b0c      	cmp	r3, #12
 800120e:	d069      	beq.n	80012e4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001210:	4b53      	ldr	r3, [pc, #332]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d105      	bne.n	8001228 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800121c:	4b50      	ldr	r3, [pc, #320]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e0ad      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800122c:	4b4c      	ldr	r3, [pc, #304]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a4b      	ldr	r2, [pc, #300]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001232:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001236:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001238:	f7ff f9d2 	bl	80005e0 <HAL_GetTick>
 800123c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001240:	f7ff f9ce 	bl	80005e0 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e09a      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001252:	4b43      	ldr	r3, [pc, #268]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1f0      	bne.n	8001240 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800125e:	4b40      	ldr	r3, [pc, #256]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001260:	68da      	ldr	r2, [r3, #12]
 8001262:	4b40      	ldr	r3, [pc, #256]	@ (8001364 <HAL_RCC_OscConfig+0x784>)
 8001264:	4013      	ands	r3, r2
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800126a:	687a      	ldr	r2, [r7, #4]
 800126c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800126e:	3a01      	subs	r2, #1
 8001270:	0112      	lsls	r2, r2, #4
 8001272:	4311      	orrs	r1, r2
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001278:	0212      	lsls	r2, r2, #8
 800127a:	4311      	orrs	r1, r2
 800127c:	687a      	ldr	r2, [r7, #4]
 800127e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001280:	0852      	lsrs	r2, r2, #1
 8001282:	3a01      	subs	r2, #1
 8001284:	0552      	lsls	r2, r2, #21
 8001286:	4311      	orrs	r1, r2
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800128c:	0852      	lsrs	r2, r2, #1
 800128e:	3a01      	subs	r2, #1
 8001290:	0652      	lsls	r2, r2, #25
 8001292:	4311      	orrs	r1, r2
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001298:	0912      	lsrs	r2, r2, #4
 800129a:	0452      	lsls	r2, r2, #17
 800129c:	430a      	orrs	r2, r1
 800129e:	4930      	ldr	r1, [pc, #192]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80012a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a2d      	ldr	r2, [pc, #180]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80012b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	4a2a      	ldr	r2, [pc, #168]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012bc:	f7ff f990 	bl	80005e0 <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c4:	f7ff f98c 	bl	80005e0 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e058      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012d6:	4b22      	ldr	r3, [pc, #136]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d0f0      	beq.n	80012c4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012e2:	e050      	b.n	8001386 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e04f      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d148      	bne.n	8001386 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80012f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a19      	ldr	r2, [pc, #100]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 80012fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001300:	4b17      	ldr	r3, [pc, #92]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	4a16      	ldr	r2, [pc, #88]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001306:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800130a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800130c:	f7ff f968 	bl	80005e0 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001314:	f7ff f964 	bl	80005e0 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b02      	cmp	r3, #2
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e030      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001326:	4b0e      	ldr	r3, [pc, #56]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f0      	beq.n	8001314 <HAL_RCC_OscConfig+0x734>
 8001332:	e028      	b.n	8001386 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b0c      	cmp	r3, #12
 8001338:	d023      	beq.n	8001382 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800133a:	4b09      	ldr	r3, [pc, #36]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a08      	ldr	r2, [pc, #32]	@ (8001360 <HAL_RCC_OscConfig+0x780>)
 8001340:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001344:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001346:	f7ff f94b 	bl	80005e0 <HAL_GetTick>
 800134a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800134c:	e00c      	b.n	8001368 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800134e:	f7ff f947 	bl	80005e0 <HAL_GetTick>
 8001352:	4602      	mov	r2, r0
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d905      	bls.n	8001368 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e013      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
 8001360:	40021000 	.word	0x40021000
 8001364:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <HAL_RCC_OscConfig+0x7b0>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1ec      	bne.n	800134e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_RCC_OscConfig+0x7b0>)
 8001376:	68da      	ldr	r2, [r3, #12]
 8001378:	4905      	ldr	r1, [pc, #20]	@ (8001390 <HAL_RCC_OscConfig+0x7b0>)
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_RCC_OscConfig+0x7b4>)
 800137c:	4013      	ands	r3, r2
 800137e:	60cb      	str	r3, [r1, #12]
 8001380:	e001      	b.n	8001386 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e000      	b.n	8001388 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	3720      	adds	r7, #32
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40021000 	.word	0x40021000
 8001394:	feeefffc 	.word	0xfeeefffc

08001398 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e0e7      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013ac:	4b75      	ldr	r3, [pc, #468]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d910      	bls.n	80013dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ba:	4b72      	ldr	r3, [pc, #456]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 0207 	bic.w	r2, r3, #7
 80013c2:	4970      	ldr	r1, [pc, #448]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ca:	4b6e      	ldr	r3, [pc, #440]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d001      	beq.n	80013dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e0cf      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d010      	beq.n	800140a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689a      	ldr	r2, [r3, #8]
 80013ec:	4b66      	ldr	r3, [pc, #408]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d908      	bls.n	800140a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013f8:	4b63      	ldr	r3, [pc, #396]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	4960      	ldr	r1, [pc, #384]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001406:	4313      	orrs	r3, r2
 8001408:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0301 	and.w	r3, r3, #1
 8001412:	2b00      	cmp	r3, #0
 8001414:	d04c      	beq.n	80014b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b03      	cmp	r3, #3
 800141c:	d107      	bne.n	800142e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800141e:	4b5a      	ldr	r3, [pc, #360]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d121      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e0a6      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d107      	bne.n	8001446 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001436:	4b54      	ldr	r3, [pc, #336]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d115      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e09a      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d107      	bne.n	800145e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800144e:	4b4e      	ldr	r3, [pc, #312]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d109      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e08e      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800145e:	4b4a      	ldr	r3, [pc, #296]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e086      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800146e:	4b46      	ldr	r3, [pc, #280]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f023 0203 	bic.w	r2, r3, #3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	4943      	ldr	r1, [pc, #268]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800147c:	4313      	orrs	r3, r2
 800147e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001480:	f7ff f8ae 	bl	80005e0 <HAL_GetTick>
 8001484:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001486:	e00a      	b.n	800149e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001488:	f7ff f8aa 	bl	80005e0 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001496:	4293      	cmp	r3, r2
 8001498:	d901      	bls.n	800149e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e06e      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800149e:	4b3a      	ldr	r3, [pc, #232]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 020c 	and.w	r2, r3, #12
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d1eb      	bne.n	8001488 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d010      	beq.n	80014de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	4b31      	ldr	r3, [pc, #196]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d208      	bcs.n	80014de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	492b      	ldr	r1, [pc, #172]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 80014da:	4313      	orrs	r3, r2
 80014dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014de:	4b29      	ldr	r3, [pc, #164]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d210      	bcs.n	800150e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ec:	4b25      	ldr	r3, [pc, #148]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f023 0207 	bic.w	r2, r3, #7
 80014f4:	4923      	ldr	r1, [pc, #140]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fc:	4b21      	ldr	r3, [pc, #132]	@ (8001584 <HAL_RCC_ClockConfig+0x1ec>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d001      	beq.n	800150e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e036      	b.n	800157c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	2b00      	cmp	r3, #0
 8001518:	d008      	beq.n	800152c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800151a:	4b1b      	ldr	r3, [pc, #108]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	4918      	ldr	r1, [pc, #96]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001528:	4313      	orrs	r3, r2
 800152a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0308 	and.w	r3, r3, #8
 8001534:	2b00      	cmp	r3, #0
 8001536:	d009      	beq.n	800154c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001538:	4b13      	ldr	r3, [pc, #76]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	691b      	ldr	r3, [r3, #16]
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	4910      	ldr	r1, [pc, #64]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	4313      	orrs	r3, r2
 800154a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800154c:	f000 f824 	bl	8001598 <HAL_RCC_GetSysClockFreq>
 8001550:	4602      	mov	r2, r0
 8001552:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <HAL_RCC_ClockConfig+0x1f0>)
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	091b      	lsrs	r3, r3, #4
 8001558:	f003 030f 	and.w	r3, r3, #15
 800155c:	490b      	ldr	r1, [pc, #44]	@ (800158c <HAL_RCC_ClockConfig+0x1f4>)
 800155e:	5ccb      	ldrb	r3, [r1, r3]
 8001560:	f003 031f 	and.w	r3, r3, #31
 8001564:	fa22 f303 	lsr.w	r3, r2, r3
 8001568:	4a09      	ldr	r2, [pc, #36]	@ (8001590 <HAL_RCC_ClockConfig+0x1f8>)
 800156a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800156c:	4b09      	ldr	r3, [pc, #36]	@ (8001594 <HAL_RCC_ClockConfig+0x1fc>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffe5 	bl	8000540 <HAL_InitTick>
 8001576:	4603      	mov	r3, r0
 8001578:	72fb      	strb	r3, [r7, #11]

  return status;
 800157a:	7afb      	ldrb	r3, [r7, #11]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40022000 	.word	0x40022000
 8001588:	40021000 	.word	0x40021000
 800158c:	08002034 	.word	0x08002034
 8001590:	2000000c 	.word	0x2000000c
 8001594:	20000010 	.word	0x20000010

08001598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001598:	b480      	push	{r7}
 800159a:	b089      	sub	sp, #36	@ 0x24
 800159c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015a6:	4b3e      	ldr	r3, [pc, #248]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
 80015ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015b0:	4b3b      	ldr	r3, [pc, #236]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	f003 0303 	and.w	r3, r3, #3
 80015b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d005      	beq.n	80015cc <HAL_RCC_GetSysClockFreq+0x34>
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	2b0c      	cmp	r3, #12
 80015c4:	d121      	bne.n	800160a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d11e      	bne.n	800160a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80015cc:	4b34      	ldr	r3, [pc, #208]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f003 0308 	and.w	r3, r3, #8
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d107      	bne.n	80015e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80015d8:	4b31      	ldr	r3, [pc, #196]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015de:	0a1b      	lsrs	r3, r3, #8
 80015e0:	f003 030f 	and.w	r3, r3, #15
 80015e4:	61fb      	str	r3, [r7, #28]
 80015e6:	e005      	b.n	80015f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80015e8:	4b2d      	ldr	r3, [pc, #180]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	091b      	lsrs	r3, r3, #4
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80015f4:	4a2b      	ldr	r2, [pc, #172]	@ (80016a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d10d      	bne.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001608:	e00a      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	2b04      	cmp	r3, #4
 800160e:	d102      	bne.n	8001616 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001610:	4b25      	ldr	r3, [pc, #148]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001612:	61bb      	str	r3, [r7, #24]
 8001614:	e004      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	2b08      	cmp	r3, #8
 800161a:	d101      	bne.n	8001620 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800161c:	4b23      	ldr	r3, [pc, #140]	@ (80016ac <HAL_RCC_GetSysClockFreq+0x114>)
 800161e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	2b0c      	cmp	r3, #12
 8001624:	d134      	bne.n	8001690 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001626:	4b1e      	ldr	r3, [pc, #120]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d003      	beq.n	800163e <HAL_RCC_GetSysClockFreq+0xa6>
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2b03      	cmp	r3, #3
 800163a:	d003      	beq.n	8001644 <HAL_RCC_GetSysClockFreq+0xac>
 800163c:	e005      	b.n	800164a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800163e:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8001640:	617b      	str	r3, [r7, #20]
      break;
 8001642:	e005      	b.n	8001650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001644:	4b19      	ldr	r3, [pc, #100]	@ (80016ac <HAL_RCC_GetSysClockFreq+0x114>)
 8001646:	617b      	str	r3, [r7, #20]
      break;
 8001648:	e002      	b.n	8001650 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	617b      	str	r3, [r7, #20]
      break;
 800164e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001650:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	091b      	lsrs	r3, r3, #4
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	3301      	adds	r3, #1
 800165c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	0a1b      	lsrs	r3, r3, #8
 8001664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	fb03 f202 	mul.w	r2, r3, r2
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	fbb2 f3f3 	udiv	r3, r2, r3
 8001674:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001676:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	0e5b      	lsrs	r3, r3, #25
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	3301      	adds	r3, #1
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001686:	697a      	ldr	r2, [r7, #20]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	fbb2 f3f3 	udiv	r3, r2, r3
 800168e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001690:	69bb      	ldr	r3, [r7, #24]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	@ 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40021000 	.word	0x40021000
 80016a4:	08002044 	.word	0x08002044
 80016a8:	00f42400 	.word	0x00f42400
 80016ac:	007a1200 	.word	0x007a1200

080016b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80016b8:	2300      	movs	r3, #0
 80016ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80016bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80016c8:	f7ff fa26 	bl	8000b18 <HAL_PWREx_GetVoltageRange>
 80016cc:	6178      	str	r0, [r7, #20]
 80016ce:	e014      	b.n	80016fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80016d0:	4b25      	ldr	r3, [pc, #148]	@ (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d4:	4a24      	ldr	r2, [pc, #144]	@ (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016da:	6593      	str	r3, [r2, #88]	@ 0x58
 80016dc:	4b22      	ldr	r3, [pc, #136]	@ (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80016e8:	f7ff fa16 	bl	8000b18 <HAL_PWREx_GetVoltageRange>
 80016ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80016ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001768 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001700:	d10b      	bne.n	800171a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b80      	cmp	r3, #128	@ 0x80
 8001706:	d919      	bls.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2ba0      	cmp	r3, #160	@ 0xa0
 800170c:	d902      	bls.n	8001714 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800170e:	2302      	movs	r3, #2
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	e013      	b.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001714:	2301      	movs	r3, #1
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	e010      	b.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2b80      	cmp	r3, #128	@ 0x80
 800171e:	d902      	bls.n	8001726 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001720:	2303      	movs	r3, #3
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	e00a      	b.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2b80      	cmp	r3, #128	@ 0x80
 800172a:	d102      	bne.n	8001732 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800172c:	2302      	movs	r3, #2
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	e004      	b.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2b70      	cmp	r3, #112	@ 0x70
 8001736:	d101      	bne.n	800173c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001738:	2301      	movs	r3, #1
 800173a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800173c:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f023 0207 	bic.w	r2, r3, #7
 8001744:	4909      	ldr	r1, [pc, #36]	@ (800176c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	4313      	orrs	r3, r2
 800174a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800174c:	4b07      	ldr	r3, [pc, #28]	@ (800176c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0307 	and.w	r3, r3, #7
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	429a      	cmp	r2, r3
 8001758:	d001      	beq.n	800175e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e000      	b.n	8001760 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3718      	adds	r7, #24
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40021000 	.word	0x40021000
 800176c:	40022000 	.word	0x40022000

08001770 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e095      	b.n	80018ae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001786:	2b00      	cmp	r3, #0
 8001788:	d108      	bne.n	800179c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001792:	d009      	beq.n	80017a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	61da      	str	r2, [r3, #28]
 800179a:	e005      	b.n	80017a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d106      	bne.n	80017c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f7fe fdee 	bl	80003a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2202      	movs	r2, #2
 80017cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80017de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80017e8:	d902      	bls.n	80017f0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	e002      	b.n	80017f6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80017f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017f4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80017fe:	d007      	beq.n	8001810 <HAL_SPI_Init+0xa0>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	68db      	ldr	r3, [r3, #12]
 8001804:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001808:	d002      	beq.n	8001810 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001820:	431a      	orrs	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	691b      	ldr	r3, [r3, #16]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	431a      	orrs	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	695b      	ldr	r3, [r3, #20]
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	431a      	orrs	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800183e:	431a      	orrs	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	69db      	ldr	r3, [r3, #28]
 8001844:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a1b      	ldr	r3, [r3, #32]
 800184e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001852:	ea42 0103 	orr.w	r1, r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800185a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	430a      	orrs	r2, r1
 8001864:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	0c1b      	lsrs	r3, r3, #16
 800186c:	f003 0204 	and.w	r2, r3, #4
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001874:	f003 0310 	and.w	r3, r3, #16
 8001878:	431a      	orrs	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800187e:	f003 0308 	and.w	r3, r3, #8
 8001882:	431a      	orrs	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800188c:	ea42 0103 	orr.w	r1, r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	430a      	orrs	r2, r1
 800189c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b08a      	sub	sp, #40	@ 0x28
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	60f8      	str	r0, [r7, #12]
 80018be:	60b9      	str	r1, [r7, #8]
 80018c0:	607a      	str	r2, [r7, #4]
 80018c2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80018c4:	2301      	movs	r3, #1
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80018c8:	2300      	movs	r3, #0
 80018ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d101      	bne.n	80018dc <HAL_SPI_TransmitReceive+0x26>
 80018d8:	2302      	movs	r3, #2
 80018da:	e20a      	b.n	8001cf2 <HAL_SPI_TransmitReceive+0x43c>
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80018e4:	f7fe fe7c 	bl	80005e0 <HAL_GetTick>
 80018e8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80018f0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80018f8:	887b      	ldrh	r3, [r7, #2]
 80018fa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80018fc:	887b      	ldrh	r3, [r7, #2]
 80018fe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001900:	7efb      	ldrb	r3, [r7, #27]
 8001902:	2b01      	cmp	r3, #1
 8001904:	d00e      	beq.n	8001924 <HAL_SPI_TransmitReceive+0x6e>
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800190c:	d106      	bne.n	800191c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d102      	bne.n	800191c <HAL_SPI_TransmitReceive+0x66>
 8001916:	7efb      	ldrb	r3, [r7, #27]
 8001918:	2b04      	cmp	r3, #4
 800191a:	d003      	beq.n	8001924 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800191c:	2302      	movs	r3, #2
 800191e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8001922:	e1e0      	b.n	8001ce6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d005      	beq.n	8001936 <HAL_SPI_TransmitReceive+0x80>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d002      	beq.n	8001936 <HAL_SPI_TransmitReceive+0x80>
 8001930:	887b      	ldrh	r3, [r7, #2]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d103      	bne.n	800193e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800193c:	e1d3      	b.n	8001ce6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b04      	cmp	r3, #4
 8001948:	d003      	beq.n	8001952 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2205      	movs	r2, #5
 800194e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2200      	movs	r2, #0
 8001956:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	887a      	ldrh	r2, [r7, #2]
 8001962:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	887a      	ldrh	r2, [r7, #2]
 800196a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	68ba      	ldr	r2, [r7, #8]
 8001972:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	887a      	ldrh	r2, [r7, #2]
 8001978:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	887a      	ldrh	r2, [r7, #2]
 800197e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	2200      	movs	r2, #0
 8001984:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2200      	movs	r2, #0
 800198a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001994:	d802      	bhi.n	800199c <HAL_SPI_TransmitReceive+0xe6>
 8001996:	8a3b      	ldrh	r3, [r7, #16]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d908      	bls.n	80019ae <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	685a      	ldr	r2, [r3, #4]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	e007      	b.n	80019be <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	685a      	ldr	r2, [r3, #4]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80019bc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019c8:	2b40      	cmp	r3, #64	@ 0x40
 80019ca:	d007      	beq.n	80019dc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80019da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80019e4:	f240 8081 	bls.w	8001aea <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d002      	beq.n	80019f6 <HAL_SPI_TransmitReceive+0x140>
 80019f0:	8a7b      	ldrh	r3, [r7, #18]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d16d      	bne.n	8001ad2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019fa:	881a      	ldrh	r2, [r3, #0]
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a06:	1c9a      	adds	r2, r3, #2
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	3b01      	subs	r3, #1
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a1a:	e05a      	b.n	8001ad2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d11b      	bne.n	8001a62 <HAL_SPI_TransmitReceive+0x1ac>
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d016      	beq.n	8001a62 <HAL_SPI_TransmitReceive+0x1ac>
 8001a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d113      	bne.n	8001a62 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a3e:	881a      	ldrh	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a4a:	1c9a      	adds	r2, r3, #2
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	3b01      	subs	r3, #1
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	2b01      	cmp	r3, #1
 8001a6e:	d11c      	bne.n	8001aaa <HAL_SPI_TransmitReceive+0x1f4>
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d016      	beq.n	8001aaa <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	68da      	ldr	r2, [r3, #12]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a86:	b292      	uxth	r2, r2
 8001a88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8e:	1c9a      	adds	r2, r3, #2
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001aaa:	f7fe fd99 	bl	80005e0 <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d80b      	bhi.n	8001ad2 <HAL_SPI_TransmitReceive+0x21c>
 8001aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac0:	d007      	beq.n	8001ad2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2201      	movs	r2, #1
 8001acc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8001ad0:	e109      	b.n	8001ce6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d19f      	bne.n	8001a1c <HAL_SPI_TransmitReceive+0x166>
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d199      	bne.n	8001a1c <HAL_SPI_TransmitReceive+0x166>
 8001ae8:	e0e3      	b.n	8001cb2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <HAL_SPI_TransmitReceive+0x244>
 8001af2:	8a7b      	ldrh	r3, [r7, #18]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	f040 80cf 	bne.w	8001c98 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d912      	bls.n	8001b2a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b08:	881a      	ldrh	r2, [r3, #0]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b14:	1c9a      	adds	r2, r3, #2
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	3b02      	subs	r3, #2
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001b28:	e0b6      	b.n	8001c98 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	330c      	adds	r3, #12
 8001b34:	7812      	ldrb	r2, [r2, #0]
 8001b36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b3c:	1c5a      	adds	r2, r3, #1
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b50:	e0a2      	b.n	8001c98 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 0302 	and.w	r3, r3, #2
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d134      	bne.n	8001bca <HAL_SPI_TransmitReceive+0x314>
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d02f      	beq.n	8001bca <HAL_SPI_TransmitReceive+0x314>
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d12c      	bne.n	8001bca <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d912      	bls.n	8001ba0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b7e:	881a      	ldrh	r2, [r3, #0]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b8a:	1c9a      	adds	r2, r3, #2
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	3b02      	subs	r3, #2
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001b9e:	e012      	b.n	8001bc6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	330c      	adds	r3, #12
 8001baa:	7812      	ldrb	r2, [r2, #0]
 8001bac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d148      	bne.n	8001c6a <HAL_SPI_TransmitReceive+0x3b4>
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d042      	beq.n	8001c6a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d923      	bls.n	8001c38 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	68da      	ldr	r2, [r3, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfa:	b292      	uxth	r2, r2
 8001bfc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c02:	1c9a      	adds	r2, r3, #2
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	3b02      	subs	r3, #2
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d81f      	bhi.n	8001c66 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	685a      	ldr	r2, [r3, #4]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	e016      	b.n	8001c66 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f103 020c 	add.w	r2, r3, #12
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	7812      	ldrb	r2, [r2, #0]
 8001c46:	b2d2      	uxtb	r2, r2
 8001c48:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	1c5a      	adds	r2, r3, #1
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001c66:	2301      	movs	r3, #1
 8001c68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001c6a:	f7fe fcb9 	bl	80005e0 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d803      	bhi.n	8001c82 <HAL_SPI_TransmitReceive+0x3cc>
 8001c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c80:	d102      	bne.n	8001c88 <HAL_SPI_TransmitReceive+0x3d2>
 8001c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d107      	bne.n	8001c98 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8001c96:	e026      	b.n	8001ce6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f47f af57 	bne.w	8001b52 <HAL_SPI_TransmitReceive+0x29c>
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f47f af50 	bne.w	8001b52 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001cb2:	69fa      	ldr	r2, [r7, #28]
 8001cb4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f000 f93e 	bl	8001f38 <SPI_EndRxTxTransaction>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d005      	beq.n	8001cce <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2220      	movs	r2, #32
 8001ccc:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cdc:	e003      	b.n	8001ce6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8001cee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3728      	adds	r7, #40	@ 0x28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b088      	sub	sp, #32
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	603b      	str	r3, [r7, #0]
 8001d08:	4613      	mov	r3, r2
 8001d0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001d0c:	f7fe fc68 	bl	80005e0 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d14:	1a9b      	subs	r3, r3, r2
 8001d16:	683a      	ldr	r2, [r7, #0]
 8001d18:	4413      	add	r3, r2
 8001d1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001d1c:	f7fe fc60 	bl	80005e0 <HAL_GetTick>
 8001d20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001d22:	4b39      	ldr	r3, [pc, #228]	@ (8001e08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	015b      	lsls	r3, r3, #5
 8001d28:	0d1b      	lsrs	r3, r3, #20
 8001d2a:	69fa      	ldr	r2, [r7, #28]
 8001d2c:	fb02 f303 	mul.w	r3, r2, r3
 8001d30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001d32:	e054      	b.n	8001dde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d3a:	d050      	beq.n	8001dde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001d3c:	f7fe fc50 	bl	80005e0 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d902      	bls.n	8001d52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d13d      	bne.n	8001dce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	685a      	ldr	r2, [r3, #4]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001d60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d6a:	d111      	bne.n	8001d90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d74:	d004      	beq.n	8001d80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d7e:	d107      	bne.n	8001d90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d98:	d10f      	bne.n	8001dba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001db8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e017      	b.n	8001dfe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	4013      	ands	r3, r2
 8001de8:	68ba      	ldr	r2, [r7, #8]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	bf0c      	ite	eq
 8001dee:	2301      	moveq	r3, #1
 8001df0:	2300      	movne	r3, #0
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	461a      	mov	r2, r3
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d19b      	bne.n	8001d34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3720      	adds	r7, #32
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	2000000c 	.word	0x2000000c

08001e0c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	@ 0x28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
 8001e18:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001e1e:	f7fe fbdf 	bl	80005e0 <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e26:	1a9b      	subs	r3, r3, r2
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001e2e:	f7fe fbd7 	bl	80005e0 <HAL_GetTick>
 8001e32:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	330c      	adds	r3, #12
 8001e3a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001e3c:	4b3d      	ldr	r3, [pc, #244]	@ (8001f34 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	4613      	mov	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4413      	add	r3, r2
 8001e46:	00da      	lsls	r2, r3, #3
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	0d1b      	lsrs	r3, r3, #20
 8001e4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e4e:	fb02 f303 	mul.w	r3, r2, r3
 8001e52:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001e54:	e060      	b.n	8001f18 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8001e5c:	d107      	bne.n	8001e6e <SPI_WaitFifoStateUntilTimeout+0x62>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d104      	bne.n	8001e6e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001e6c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e74:	d050      	beq.n	8001f18 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001e76:	f7fe fbb3 	bl	80005e0 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d902      	bls.n	8001e8c <SPI_WaitFifoStateUntilTimeout+0x80>
 8001e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d13d      	bne.n	8001f08 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8001e9a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001ea4:	d111      	bne.n	8001eca <SPI_WaitFifoStateUntilTimeout+0xbe>
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001eae:	d004      	beq.n	8001eba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb8:	d107      	bne.n	8001eca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001ec8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ece:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ed2:	d10f      	bne.n	8001ef4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001ef2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e010      	b.n	8001f2a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	3b01      	subs	r3, #1
 8001f16:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	4013      	ands	r3, r2
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d196      	bne.n	8001e56 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3728      	adds	r7, #40	@ 0x28
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	2000000c 	.word	0x2000000c

08001f38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af02      	add	r7, sp, #8
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	9300      	str	r3, [sp, #0]
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f7ff ff5b 	bl	8001e0c <SPI_WaitFifoStateUntilTimeout>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d007      	beq.n	8001f6c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f60:	f043 0220 	orr.w	r2, r3, #32
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e027      	b.n	8001fbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2200      	movs	r2, #0
 8001f74:	2180      	movs	r1, #128	@ 0x80
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	f7ff fec0 	bl	8001cfc <SPI_WaitFlagStateUntilTimeout>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d007      	beq.n	8001f92 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f86:	f043 0220 	orr.w	r2, r3, #32
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e014      	b.n	8001fbc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001f9e:	68f8      	ldr	r0, [r7, #12]
 8001fa0:	f7ff ff34 	bl	8001e0c <SPI_WaitFifoStateUntilTimeout>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fae:	f043 0220 	orr.w	r2, r3, #32
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e000      	b.n	8001fbc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <memset>:
 8001fc4:	4402      	add	r2, r0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d100      	bne.n	8001fce <memset+0xa>
 8001fcc:	4770      	bx	lr
 8001fce:	f803 1b01 	strb.w	r1, [r3], #1
 8001fd2:	e7f9      	b.n	8001fc8 <memset+0x4>

08001fd4 <__libc_init_array>:
 8001fd4:	b570      	push	{r4, r5, r6, lr}
 8001fd6:	4d0d      	ldr	r5, [pc, #52]	@ (800200c <__libc_init_array+0x38>)
 8001fd8:	4c0d      	ldr	r4, [pc, #52]	@ (8002010 <__libc_init_array+0x3c>)
 8001fda:	1b64      	subs	r4, r4, r5
 8001fdc:	10a4      	asrs	r4, r4, #2
 8001fde:	2600      	movs	r6, #0
 8001fe0:	42a6      	cmp	r6, r4
 8001fe2:	d109      	bne.n	8001ff8 <__libc_init_array+0x24>
 8001fe4:	4d0b      	ldr	r5, [pc, #44]	@ (8002014 <__libc_init_array+0x40>)
 8001fe6:	4c0c      	ldr	r4, [pc, #48]	@ (8002018 <__libc_init_array+0x44>)
 8001fe8:	f000 f818 	bl	800201c <_init>
 8001fec:	1b64      	subs	r4, r4, r5
 8001fee:	10a4      	asrs	r4, r4, #2
 8001ff0:	2600      	movs	r6, #0
 8001ff2:	42a6      	cmp	r6, r4
 8001ff4:	d105      	bne.n	8002002 <__libc_init_array+0x2e>
 8001ff6:	bd70      	pop	{r4, r5, r6, pc}
 8001ff8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ffc:	4798      	blx	r3
 8001ffe:	3601      	adds	r6, #1
 8002000:	e7ee      	b.n	8001fe0 <__libc_init_array+0xc>
 8002002:	f855 3b04 	ldr.w	r3, [r5], #4
 8002006:	4798      	blx	r3
 8002008:	3601      	adds	r6, #1
 800200a:	e7f2      	b.n	8001ff2 <__libc_init_array+0x1e>
 800200c:	08002074 	.word	0x08002074
 8002010:	08002074 	.word	0x08002074
 8002014:	08002074 	.word	0x08002074
 8002018:	08002078 	.word	0x08002078

0800201c <_init>:
 800201c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800201e:	bf00      	nop
 8002020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002022:	bc08      	pop	{r3}
 8002024:	469e      	mov	lr, r3
 8002026:	4770      	bx	lr

08002028 <_fini>:
 8002028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800202a:	bf00      	nop
 800202c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800202e:	bc08      	pop	{r3}
 8002030:	469e      	mov	lr, r3
 8002032:	4770      	bx	lr
