# do Lab2_light_verilog.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:19 on Oct 10,2024
# vlog -work work light.vo 
# -- Compiling module lightBDF
# -- Compiling module hard_block
# 
# Top level modules:
# 	lightBDF
# End time: 13:08:19 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:19 on Oct 10,2024
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module lightBDF_vlg_vec_tst
# 
# Top level modules:
# 	lightBDF_vlg_vec_tst
# End time: 13:08:19 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lightBDF_vlg_vec_tst 
# Start time: 13:08:19 on Oct 10,2024
# Loading work.lightBDF_vlg_vec_tst
# Loading work.lightBDF
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#26
# ** Note: $finish    : Waveform1.vwf.vt(46)
#    Time: 200 ns  Iteration: 0  Instance: /lightBDF_vlg_vec_tst
# End time: 13:08:20 on Oct 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
