The following files were generated for 'DSP_Adder32' in directory 
C:\Documents and Settings\Kris Gaj\Desktop\Core_example\Xilinx\

DSP_Adder32.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

DSP_Adder32.vhd:
   VHDL wrapper file provided to support functional simulation. This
   file contains simulation model customization data that is passed to
   a parameterized simulation model for the core.

DSP_Adder32.vho:
   VHO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a VHDL design.

DSP_Adder32_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

DSP_Adder32_readme.txt:
   Text file indicating the files generated and how they are used.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

