# //  ModelSim SE 6.5g Jun  4 2011 Linux 2.6.32-34-generic
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do {main.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module signal_m
# 
# Top level modules:
# 	signal_m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module noise_m
# 
# Top level modules:
# 	noise_m
# Model Technology ModelSim SE vcom 6.5g Compiler 2011.06 Jun  4 2011
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity mydecoder
# -- Compiling architecture behavioral of mydecoder
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module keyboard
# 
# Top level modules:
# 	keyboard
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dcm_90m
# 
# Top level modules:
# 	dcm_90m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dcm_80m
# 
# Top level modules:
# 	dcm_80m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dcm_70m
# 
# Top level modules:
# 	dcm_70m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dcm_60m
# 
# Top level modules:
# 	dcm_60m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dis_state
# 
# Top level modules:
# 	dis_state
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dis_ram
# 
# Top level modules:
# 	dis_ram
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module bin2bcd
# 
# Top level modules:
# 	bin2bcd
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module main
# 
# Top level modules:
# 	main
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -lib work -voptargs=\"+acc\" -t 1ps work.main glbl 
# Loading work.main(fast)
# Loading work.bin2bcd(fast)
# Loading work.keyboard(fast)
# Loading work.dis_ram(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dis_ram' does not have a `timescale directive in effect, but previous modules do.
#         Region: /main/dis_ram_1
# Loading work.dis_state(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dis_state' does not have a `timescale directive in effect, but previous modules do.
#         Region: /main/dis_state
# Loading work.noise_m(fast)
# Loading work.signal_m(fast)
# Loading work.dcm_90m(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.DCM_SP(fast)
# Loading unisims_ver.dcm_sp_clock_divide_by_2(fast)
# Loading unisims_ver.dcm_sp_maximum_period_check(fast)
# Loading unisims_ver.dcm_sp_maximum_period_check(fast__1)
# Loading unisims_ver.dcm_sp_clock_lost(fast)
# Loading work.dcm_80m(fast)
# Loading unisims_ver.DCM_SP(fast__1)
# Loading work.dcm_70m(fast)
# Loading unisims_ver.DCM_SP(fast__2)
# Loading work.dcm_60m(fast)
# Loading unisims_ver.DCM_SP(fast__3)
# Loading work.glbl(fast)
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mydecoder(behavioral)#1
# ** Warning: (vsim-3017) main.v(199): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /main/dcm_90m
# ** Warning: (vsim-3722) main.v(199): [TFMPC] - Missing connection for port 'CLKIN_IBUFG_OUT'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body
do {main.fdo}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module signal_m
# 
# Top level modules:
# 	signal_m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module noise_m
# 
# Top level modules:
# 	noise_m
# Model Technology ModelSim SE vcom 6.5g Compiler 2011.06 Jun  4 2011
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity mydecoder
# -- Compiling architecture behavioral of mydecoder
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module keyboard
# 
# Top level modules:
# 	keyboard
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dcm_90m
# 
# Top level modules:
# 	dcm_90m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dcm_80m
# 
# Top level modules:
# 	dcm_80m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dcm_70m
# 
# Top level modules:
# 	dcm_70m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dcm_60m
# 
# Top level modules:
# 	dcm_60m
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dis_state
# 
# Top level modules:
# 	dis_state
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module dis_ram
# 
# Top level modules:
# 	dis_ram
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module bin2bcd
# 
# Top level modules:
# 	bin2bcd
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module main
# 
# Top level modules:
# 	main
# Model Technology ModelSim SE vlog 6.5g Compiler 2011.06 Jun  4 2011
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -lib work -voptargs=\"+acc\" -t 1ps work.main glbl 
# Loading work.main(fast)
# Loading work.bin2bcd(fast)
# Loading work.keyboard(fast)
# Loading work.dis_ram(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dis_ram' does not have a `timescale directive in effect, but previous modules do.
#         Region: /main/dis_ram_1
# Loading work.dis_state(fast)
# ** Warning: (vsim-3009) [TSCALE] - Module 'dis_state' does not have a `timescale directive in effect, but previous modules do.
#         Region: /main/dis_state
# Loading work.noise_m(fast)
# Loading work.signal_m(fast)
# Loading work.dcm_90m(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.DCM_SP(fast)
# Loading unisims_ver.dcm_sp_clock_divide_by_2(fast)
# Loading unisims_ver.dcm_sp_maximum_period_check(fast)
# Loading unisims_ver.dcm_sp_maximum_period_check(fast__1)
# Loading unisims_ver.dcm_sp_clock_lost(fast)
# Loading work.dcm_80m(fast)
# Loading unisims_ver.DCM_SP(fast__1)
# Loading work.dcm_70m(fast)
# Loading unisims_ver.DCM_SP(fast__2)
# Loading work.dcm_60m(fast)
# Loading unisims_ver.DCM_SP(fast__3)
# Loading work.glbl(fast)
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mydecoder(behavioral)#1
# ** Warning: (vsim-3017) main.v(199): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /main/dcm_90m
# ** Warning: (vsim-3722) main.v(199): [TFMPC] - Missing connection for port 'CLKIN_IBUFG_OUT'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body
run 1000us
force -freeze sim:/main/bus xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0111xxxxxxxx 0
run 1000us
