{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655483751335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655483751336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 17:35:51 2022 " "Processing started: Fri Jun 17 17:35:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655483751336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483751336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P3Teste -c P3Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off P3Teste -c P3Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483751336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655483751688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655483751688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/afonso/downloads/lsd/projfinal/debouceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/afonso/downloads/lsd/projfinal/debouceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "../projFinal/DebouceUnit.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/DebouceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759275 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "../projFinal/DebouceUnit.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/DebouceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/afonso/downloads/lsd/projfinal/maqlavartimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/afonso/downloads/lsd/projfinal/maqlavartimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavarTimer-Behavioral " "Found design unit 1: MaqLavarTimer-Behavioral" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarTimer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759276 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavarTimer " "Found entity 1: MaqLavarTimer" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/afonso/downloads/lsd/projfinal/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/afonso/downloads/lsd/projfinal/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "../projFinal/ClkDividerN.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "../projFinal/ClkDividerN.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/afonso/downloads/lsd/projfinal/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/afonso/downloads/lsd/projfinal/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "../projFinal/Bin7SegDecoder.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "../projFinal/Bin7SegDecoder.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p3teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P3Teste " "Found entity 1: P3Teste" {  } { { "P3Teste.bdf" "" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/afonso/downloads/lsd/projfinal/displaydecoderp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/afonso/downloads/lsd/projfinal/displaydecoderp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoderP-Behavioral " "Found design unit 1: DisplayDecoderP-Behavioral" {  } { { "../projFinal/DisplayDecoderP.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/DisplayDecoderP.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759282 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoderP " "Found entity 1: DisplayDecoderP" {  } { { "../projFinal/DisplayDecoderP.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/DisplayDecoderP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3testefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p3testefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3TesteFSM-Behavioral " "Found design unit 1: P3TesteFSM-Behavioral" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759283 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3TesteFSM " "Found entity 1: P3TesteFSM" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655483759283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P3Teste " "Elaborating entity \"P3Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655483759318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst7 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst7\"" {  } { { "P3Teste.bdf" "inst7" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 392 1240 1448 472 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655483759333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaqLavarTimer MaqLavarTimer:inst9 " "Elaborating entity \"MaqLavarTimer\" for hierarchy \"MaqLavarTimer:inst9\"" {  } { { "P3Teste.bdf" "inst9" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 360 808 1024 504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655483759334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:inst3 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:inst3\"" {  } { { "P3Teste.bdf" "inst3" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 128 56 224 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655483759342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst2 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst2\"" {  } { { "P3Teste.bdf" "inst2" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 440 -160 -16 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655483759344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P3TesteFSM P3TesteFSM:inst " "Elaborating entity \"P3TesteFSM\" for hierarchy \"P3TesteFSM:inst\"" {  } { { "P3Teste.bdf" "inst" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 216 504 704 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655483759350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P3TesteFSM.vhd(81) " "VHDL Process Statement warning at P3TesteFSM.vhd(81): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655483759351 "|P3Teste|P3TesteFSM:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_nextState P3TesteFSM.vhd(53) " "VHDL Process Statement warning at P3TesteFSM.vhd(53): inferring latch(es) for signal or variable \"s_nextState\", which holds its previous value in one or more paths through the process" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655483759351 "|P3Teste|P3TesteFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TFinish P3TesteFSM.vhd(53) " "Inferred latch for \"s_nextState.TFinish\" at P3TesteFSM.vhd(53)" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759352 "|P3Teste|P3TesteFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TTirarAgua P3TesteFSM.vhd(53) " "Inferred latch for \"s_nextState.TTirarAgua\" at P3TesteFSM.vhd(53)" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759352 "|P3Teste|P3TesteFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TSpin P3TesteFSM.vhd(53) " "Inferred latch for \"s_nextState.TSpin\" at P3TesteFSM.vhd(53)" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759352 "|P3Teste|P3TesteFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TP3 P3TesteFSM.vhd(53) " "Inferred latch for \"s_nextState.TP3\" at P3TesteFSM.vhd(53)" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759352 "|P3Teste|P3TesteFSM:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TInit P3TesteFSM.vhd(53) " "Inferred latch for \"s_nextState.TInit\" at P3TesteFSM.vhd(53)" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483759352 "|P3Teste|P3TesteFSM:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDecoderP DisplayDecoderP:inst6 " "Elaborating entity \"DisplayDecoderP\" for hierarchy \"DisplayDecoderP:inst6\"" {  } { { "P3Teste.bdf" "inst6" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 160 848 1024 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655483759360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P3TesteFSM:inst\|s_nextState.TInit_164 " "Latch P3TesteFSM:inst\|s_nextState.TInit_164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MaqLavarTimer:inst9\|s_cntZero " "Ports D and ENA on the latch are fed by the same signal MaqLavarTimer:inst9\|s_cntZero" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarTimer.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655483759768 ""}  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655483759768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P3TesteFSM:inst\|s_nextState.TFinish_128 " "Latch P3TesteFSM:inst\|s_nextState.TFinish_128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MaqLavarTimer:inst9\|s_cntZero " "Ports D and ENA on the latch are fed by the same signal MaqLavarTimer:inst9\|s_cntZero" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarTimer.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655483759768 ""}  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655483759768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P3TesteFSM:inst\|s_nextState.TP3_155 " "Latch P3TesteFSM:inst\|s_nextState.TP3_155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P3TesteFSM:inst\|s_currentState.TP3 " "Ports D and ENA on the latch are fed by the same signal P3TesteFSM:inst\|s_currentState.TP3" {  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655483759768 ""}  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655483759768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P3TesteFSM:inst\|s_nextState.TSpin_146 " "Latch P3TesteFSM:inst\|s_nextState.TSpin_146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MaqLavarTimer:inst9\|s_cntZero " "Ports D and ENA on the latch are fed by the same signal MaqLavarTimer:inst9\|s_cntZero" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarTimer.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655483759768 ""}  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655483759768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "P3TesteFSM:inst\|s_nextState.TTirarAgua_137 " "Latch P3TesteFSM:inst\|s_nextState.TTirarAgua_137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MaqLavarTimer:inst9\|s_cntZero " "Ports D and ENA on the latch are fed by the same signal MaqLavarTimer:inst9\|s_cntZero" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarTimer.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655483759768 ""}  } { { "P3TesteFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/P3Teste/P3TesteFSM.vhd" 53 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655483759768 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "P3Teste.bdf" "" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 256 920 1096 272 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655483759842 "|P3Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "P3Teste.bdf" "" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 256 920 1096 272 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655483759842 "|P3Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "P3Teste.bdf" "" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 184 1064 1240 200 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655483759842 "|P3Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "P3Teste.bdf" "" { Schematic "C:/Users/Afonso/Downloads/LSD/P3Teste/P3Teste.bdf" { { 184 1064 1240 200 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655483759842 "|P3Teste|HEX7[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655483759842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655483759901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655483760386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655483760386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655483760427 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655483760427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655483760427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655483760427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655483760443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 17:36:00 2022 " "Processing ended: Fri Jun 17 17:36:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655483760443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655483760443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655483760443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655483760443 ""}
