`define DELAY 20
module likeALU_testbench(); 
reg[4:0] inp_A, inp_B;
reg[1:0] select;
reg[4:0] out;

likeALU likeALUtb (out, inp_A, inp_B,select);

initial begin
inp_A = 5'b00000; inp_B = 5'b11111; select = 2'b00;
#`DELAY;
inp_A = 5'b00000; inp_B = 5'b11111; select = 2'b01;
#`DELAY;
inp_A = 5'b00000; inp_B = 5'b11111; select = 2'b10;
#`DELAY;
inp_A = 5'b00000; inp_B = 5'b11111; select = 2'b11;
#`DELAY;
inp_A = 5'b11111; inp_B = 5'b11111; select = 2'b00;
#`DELAY;
inp_A = 5'b11111; inp_B = 5'b11111; select = 2'b01;
#`DELAY;
inp_A = 5'b11111; inp_B = 5'b11111; select = 2'b10;
#`DELAY;
inp_A = 5'b11111; inp_B = 5'b11111; select = 2'b11;
end
 
 
initial
begin
$monitor("time = %2d, inp_A =%5b, inp_B=%5b, select=%2b, out=%5b", $time, inp_A, inp_B, select, out);
end
 
endmodule


reg a, b, carry_in;
wire sum, carry_out;

full_adder fatb (sum, carry_out, a, b, carry_in);

initial begin
a = 1'b0; b = 1'b0; carry_in = 1'b0;
#`DELAY;
a = 1'b0; b = 1'b0; carry_in = 1'b1;
#`DELAY;
a = 1'b0; b = 1'b1; carry_in = 1'b0;
#`DELAY;
a = 1'b0; b = 1'b1; carry_in = 1'b1;
#`DELAY;
a = 1'b1; b = 1'b0; carry_in = 1'b0;
#`DELAY;
a = 1'b1; b = 1'b0; carry_in = 1'b1;
#`DELAY;
a = 1'b1; b = 1'b1; carry_in = 1'b0;
#`DELAY;
a = 1'b1; b = 1'b1; carry_in = 1'b1;
end
 
 
initial
begin
$monitor("time = %2d, a =%1b, b=%1b, carry_in=%1b, sum=%1b, carry_out=%1b", $time, a, b, carry_in, sum, carry_out);
end
 
endmodule