                                                          Log file                                                       

Generated by MIG Version 3.6.1 on jeu. 21. dec. 14:17:37 2017


Reading design libraries of xc3s200-ft256... successful !
Creating the temp directory X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design...successful.
Creating the directory X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design...successful.
...successful!
Creating the directory X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/par...successful!
Creating the directory X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/docs ...successful! 
Creating the directory X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/synth ...successful! 
Creating the directory X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim ...successful! 
Creating the directory X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl ...successful! 

/*******************************************************/
/*			     Controller 0		                
/*******************************************************/
Checking pins allocated to Data bits ...
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Mask bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to BankAddress bits ...
Copying all the files from docs ...
copying X:/Herve/Software/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/nt64/../../data/docs/spartan3/ddr_sdram/768c.pdf to X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/docs
copying X:/Herve/Software/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/nt64/../../data/docs/spartan3/ddr_sdram/xapp454_sp3.url to X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/docs
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_infrastructure_top.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_clk_dcm.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_cal_top.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_tap_dly.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/RAMB16_S1_cmd_fsm_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/RAMB16_S1_addr_gen_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_infrastructure.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_parameters_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_data_path_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_rd_gray_cntr.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_wr_gray_cntr.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_dqs_delay_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_fifo_0_wr_en_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_fifo_1_wr_en_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_iobs_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_infrastructure_iobs_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_controller_iobs_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_data_path_iobs_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_s3_dq_iob.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_s3_dqs_iob.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_s3_dm_iob.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/ddr_model_parameters.vh ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/ddr_model.v ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_parameters_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_cal_ctl.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/RAMB16_S1_main_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_top_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_controller_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_data_write_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_data_read_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_ram8d_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_data_read_controller_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1_s3_dqs_iob.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/RAMB16_S1_test_bench_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/RAMB16_S1_data_gen_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/RAMB16_S1_cmp_data_0.vhd ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/synth/RAMB16_S1_dcm_constraints.sdc ...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/sim/sim_tb_top.vhd ...successful!

Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/par/RAMB16_S1.ucf ...successful!
...successful!
Generating the file X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/RAMB16_S1.vhd......successful! 

Allocating pins for the signals.....

Verifying proximity rules for local clock distribution...
	Rule met... generating pinouts for set 0 to 7
Verifying proximity rules for local clock distribution...
	Rule violated...trying different locations due to rule violation...
Verifying proximity rules for local clock distribution...
	Rule met... generating pinouts for set 8 to 15


Successfully generated "DDR_SDRAM" interface for controller 0.


*******************************************
Successfully generated DDR1interface.
Look at X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/rtl/
X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/synth/
X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/docs  and
X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/par for output files.
Run the X:/Herve/M1/FPGA VHDL/TP/HerveIvanVGAFlagFrance/ipcore_dir/tmp/_cg/RAMB16_S1/user_design/par/ise_flow_3.bat file to create the ncd file.
Pin allocation  ...successful.

Result:
Successful.
