{
    "mults_auto_full/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 316.3,
        "simulation_time(ms)": 288.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "mults_auto_full/bm_base_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 293.9,
        "simulation_time(ms)": 266.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 5,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "mults_auto_full/bm_base_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 7.9,
        "exec_time(ms)": 834.4,
        "simulation_time(ms)": 816.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "mults_auto_full/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 303.5,
        "simulation_time(ms)": 274.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "mults_auto_full/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 446.2,
        "simulation_time(ms)": 412.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "mults_auto_full/bm_match1_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 435.9,
        "simulation_time(ms)": 406.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "mults_auto_full/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 1748.3,
        "simulation_time(ms)": 1714,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "mults_auto_full/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 458.5,
        "simulation_time(ms)": 427.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "mults_auto_full/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 504.4,
        "simulation_time(ms)": 468.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 99,
        "Total Node": 236
    },
    "mults_auto_full/bm_match2_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 435.9,
        "simulation_time(ms)": 401.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 256,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 5,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 256,
        "Total Node": 315
    },
    "mults_auto_full/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 1167.7,
        "simulation_time(ms)": 1143.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "mults_auto_full/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 426.6,
        "simulation_time(ms)": 397,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 256,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 256,
        "Total Node": 315
    },
    "mults_auto_full/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 278.6,
        "simulation_time(ms)": 247.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 160
    },
    "mults_auto_full/bm_match3_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 269.1,
        "simulation_time(ms)": 238.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 158,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 158,
        "Total Node": 214
    },
    "mults_auto_full/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 434.1,
        "simulation_time(ms)": 422.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "mults_auto_full/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 251.8,
        "simulation_time(ms)": 226.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 158,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 158,
        "Total Node": 214
    },
    "mults_auto_full/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 669.2,
        "simulation_time(ms)": 632.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 216,
        "Total Node": 402
    },
    "mults_auto_full/bm_match4_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 654,
        "simulation_time(ms)": 615.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 5,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "mults_auto_full/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 1019.3,
        "simulation_time(ms)": 997.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1036,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1036,
        "Total Node": 1145
    },
    "mults_auto_full/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 649.5,
        "simulation_time(ms)": 610.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "mults_auto_full/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 494.6,
        "simulation_time(ms)": 463.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 221
    },
    "mults_auto_full/bm_match5_str_arch/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 431.8,
        "simulation_time(ms)": 405.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 264,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 5,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 264,
        "Total Node": 325
    },
    "mults_auto_full/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 1264.7,
        "simulation_time(ms)": 1228.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "mults_auto_full/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 429.8,
        "simulation_time(ms)": 402.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 264,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 264,
        "Total Node": 325
    },
    "mults_auto_full/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 33,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "mults_auto_full/multiply_hard_block/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 36.9,
        "simulation_time(ms)": 17.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 5,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "mults_auto_full/multiply_hard_block/k6_N10_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 14.1,
        "simulation_time(ms)": 11,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 26,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "mults_auto_full/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "multiply_hard_block_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 28.3,
        "simulation_time(ms)": 8.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 10
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 22.1,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 89.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 23,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 89.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 5,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 2.4,
        "test_coverage(%)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 18,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "mults_auto_full/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "mults_auto_full/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "twobits_arithmetic_multiply_generated.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 19.1,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 89.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 9,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 15
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
