

================================================================
== Vitis HLS Report for 'CopyColScore'
================================================================
* Date:           Thu Oct 26 16:49:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BasicKernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.002 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17|  68.000 ns|  68.000 ns|   17|   17|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr = getelementptr i16 %init_col_scr_local_0, i64 0, i64 32" [src/align/align.cpp:481]   --->   Operation 19 'getelementptr' 'init_col_scr_local_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%init_col_scr_local_0_load = load i6 %init_col_scr_local_0_addr" [src/align/align.cpp:481]   --->   Operation 20 'load' 'init_col_scr_local_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr = getelementptr i16 %init_col_scr_local_1, i64 0, i64 32" [src/align/align.cpp:481]   --->   Operation 21 'getelementptr' 'init_col_scr_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%init_col_scr_local_1_load = load i6 %init_col_scr_local_1_addr" [src/align/align.cpp:481]   --->   Operation 22 'load' 'init_col_scr_local_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr = getelementptr i16 %init_col_scr_local_2, i64 0, i64 32" [src/align/align.cpp:481]   --->   Operation 23 'getelementptr' 'init_col_scr_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%init_col_scr_local_2_load = load i6 %init_col_scr_local_2_addr" [src/align/align.cpp:481]   --->   Operation 24 'load' 'init_col_scr_local_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx"   --->   Operation 25 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.67ns)   --->   "%init_col_scr_local_0_load = load i6 %init_col_scr_local_0_addr" [src/align/align.cpp:481]   --->   Operation 26 'load' 'init_col_scr_local_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_2 : Operation 27 [1/2] (0.67ns)   --->   "%init_col_scr_local_1_load = load i6 %init_col_scr_local_1_addr" [src/align/align.cpp:481]   --->   Operation 27 'load' 'init_col_scr_local_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_2 : Operation 28 [1/2] (0.67ns)   --->   "%init_col_scr_local_2_load = load i6 %init_col_scr_local_2_addr" [src/align/align.cpp:481]   --->   Operation 28 'load' 'init_col_scr_local_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_1 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 0" [src/align/align.cpp:481]   --->   Operation 29 'getelementptr' 'init_col_scr_local_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_1 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 0" [src/align/align.cpp:481]   --->   Operation 30 'getelementptr' 'init_col_scr_local_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_1 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 0" [src/align/align.cpp:481]   --->   Operation 31 'getelementptr' 'init_col_scr_local_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i8 %idx_read" [src/align/align.cpp:486]   --->   Operation 32 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%init_col_scr_addr = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486" [src/align/align.cpp:486]   --->   Operation 33 'getelementptr' 'init_col_scr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%init_col_scr_load = load i8 %init_col_scr_addr" [src/align/align.cpp:486]   --->   Operation 34 'load' 'init_col_scr_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln486 = add i8 %idx_read, i8 1" [src/align/align.cpp:486]   --->   Operation 35 'add' 'add_ln486' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i8 %add_ln486" [src/align/align.cpp:486]   --->   Operation 36 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%init_col_scr_addr_1 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_1" [src/align/align.cpp:486]   --->   Operation 37 'getelementptr' 'init_col_scr_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.23ns)   --->   "%init_col_scr_load_1 = load i8 %init_col_scr_addr_1" [src/align/align.cpp:486]   --->   Operation 38 'load' 'init_col_scr_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 39 [1/1] (0.67ns)   --->   "%store_ln481 = store i16 %init_col_scr_local_0_load, i6 %init_col_scr_local_0_addr_1" [src/align/align.cpp:481]   --->   Operation 39 'store' 'store_ln481' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_2 : Operation 40 [1/1] (0.67ns)   --->   "%store_ln481 = store i16 %init_col_scr_local_1_load, i6 %init_col_scr_local_1_addr_1" [src/align/align.cpp:481]   --->   Operation 40 'store' 'store_ln481' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_2 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln481 = store i16 %init_col_scr_local_2_load, i6 %init_col_scr_local_2_addr_1" [src/align/align.cpp:481]   --->   Operation 41 'store' 'store_ln481' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 42 [1/2] (1.23ns)   --->   "%init_col_scr_load = load i8 %init_col_scr_addr" [src/align/align.cpp:486]   --->   Operation 42 'load' 'init_col_scr_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln486 = trunc i48 %init_col_scr_load" [src/align/align.cpp:486]   --->   Operation 43 'trunc' 'trunc_ln486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln486_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 44 'partselect' 'trunc_ln486_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln486_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 45 'partselect' 'trunc_ln486_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_2 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 1" [src/align/align.cpp:486]   --->   Operation 46 'getelementptr' 'init_col_scr_local_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_2 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 1" [src/align/align.cpp:486]   --->   Operation 47 'getelementptr' 'init_col_scr_local_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_2 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 1" [src/align/align.cpp:486]   --->   Operation 48 'getelementptr' 'init_col_scr_local_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (1.23ns)   --->   "%init_col_scr_load_1 = load i8 %init_col_scr_addr_1" [src/align/align.cpp:486]   --->   Operation 49 'load' 'init_col_scr_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln486_3 = trunc i48 %init_col_scr_load_1" [src/align/align.cpp:486]   --->   Operation 50 'trunc' 'trunc_ln486_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln486_4 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_1, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 51 'partselect' 'trunc_ln486_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln486_5 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_1, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 52 'partselect' 'trunc_ln486_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_3 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 2" [src/align/align.cpp:486]   --->   Operation 53 'getelementptr' 'init_col_scr_local_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_3 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 2" [src/align/align.cpp:486]   --->   Operation 54 'getelementptr' 'init_col_scr_local_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_3 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 2" [src/align/align.cpp:486]   --->   Operation 55 'getelementptr' 'init_col_scr_local_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.76ns)   --->   "%add_ln486_1 = add i8 %idx_read, i8 2" [src/align/align.cpp:486]   --->   Operation 56 'add' 'add_ln486_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln486_2 = zext i8 %add_ln486_1" [src/align/align.cpp:486]   --->   Operation 57 'zext' 'zext_ln486_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%init_col_scr_addr_2 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_2" [src/align/align.cpp:486]   --->   Operation 58 'getelementptr' 'init_col_scr_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%init_col_scr_load_2 = load i8 %init_col_scr_addr_2" [src/align/align.cpp:486]   --->   Operation 59 'load' 'init_col_scr_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln486_2 = add i8 %idx_read, i8 3" [src/align/align.cpp:486]   --->   Operation 60 'add' 'add_ln486_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln486_3 = zext i8 %add_ln486_2" [src/align/align.cpp:486]   --->   Operation 61 'zext' 'zext_ln486_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%init_col_scr_addr_3 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_3" [src/align/align.cpp:486]   --->   Operation 62 'getelementptr' 'init_col_scr_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%init_col_scr_load_3 = load i8 %init_col_scr_addr_3" [src/align/align.cpp:486]   --->   Operation 63 'load' 'init_col_scr_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486, i6 %init_col_scr_local_0_addr_2" [src/align/align.cpp:486]   --->   Operation 64 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_3 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_1, i6 %init_col_scr_local_1_addr_2" [src/align/align.cpp:486]   --->   Operation 65 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_3 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_2, i6 %init_col_scr_local_2_addr_2" [src/align/align.cpp:486]   --->   Operation 66 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_3 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_3, i6 %init_col_scr_local_0_addr_3" [src/align/align.cpp:486]   --->   Operation 67 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_3 : Operation 68 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_4, i6 %init_col_scr_local_1_addr_3" [src/align/align.cpp:486]   --->   Operation 68 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_3 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_5, i6 %init_col_scr_local_2_addr_3" [src/align/align.cpp:486]   --->   Operation 69 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 70 [1/2] (1.23ns)   --->   "%init_col_scr_load_2 = load i8 %init_col_scr_addr_2" [src/align/align.cpp:486]   --->   Operation 70 'load' 'init_col_scr_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln486_6 = trunc i48 %init_col_scr_load_2" [src/align/align.cpp:486]   --->   Operation 71 'trunc' 'trunc_ln486_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln486_7 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_2, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 72 'partselect' 'trunc_ln486_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln486_8 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_2, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 73 'partselect' 'trunc_ln486_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_4 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 3" [src/align/align.cpp:486]   --->   Operation 74 'getelementptr' 'init_col_scr_local_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_4 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 3" [src/align/align.cpp:486]   --->   Operation 75 'getelementptr' 'init_col_scr_local_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_4 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 3" [src/align/align.cpp:486]   --->   Operation 76 'getelementptr' 'init_col_scr_local_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (1.23ns)   --->   "%init_col_scr_load_3 = load i8 %init_col_scr_addr_3" [src/align/align.cpp:486]   --->   Operation 77 'load' 'init_col_scr_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln486_9 = trunc i48 %init_col_scr_load_3" [src/align/align.cpp:486]   --->   Operation 78 'trunc' 'trunc_ln486_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln486_s = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_3, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 79 'partselect' 'trunc_ln486_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln486_10 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_3, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 80 'partselect' 'trunc_ln486_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_5 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 4" [src/align/align.cpp:486]   --->   Operation 81 'getelementptr' 'init_col_scr_local_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_5 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 4" [src/align/align.cpp:486]   --->   Operation 82 'getelementptr' 'init_col_scr_local_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_5 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 4" [src/align/align.cpp:486]   --->   Operation 83 'getelementptr' 'init_col_scr_local_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.76ns)   --->   "%add_ln486_3 = add i8 %idx_read, i8 4" [src/align/align.cpp:486]   --->   Operation 84 'add' 'add_ln486_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln486_4 = zext i8 %add_ln486_3" [src/align/align.cpp:486]   --->   Operation 85 'zext' 'zext_ln486_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%init_col_scr_addr_4 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_4" [src/align/align.cpp:486]   --->   Operation 86 'getelementptr' 'init_col_scr_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.23ns)   --->   "%init_col_scr_load_4 = load i8 %init_col_scr_addr_4" [src/align/align.cpp:486]   --->   Operation 87 'load' 'init_col_scr_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_4 : Operation 88 [1/1] (0.76ns)   --->   "%add_ln486_4 = add i8 %idx_read, i8 5" [src/align/align.cpp:486]   --->   Operation 88 'add' 'add_ln486_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln486_5 = zext i8 %add_ln486_4" [src/align/align.cpp:486]   --->   Operation 89 'zext' 'zext_ln486_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%init_col_scr_addr_5 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_5" [src/align/align.cpp:486]   --->   Operation 90 'getelementptr' 'init_col_scr_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (1.23ns)   --->   "%init_col_scr_load_5 = load i8 %init_col_scr_addr_5" [src/align/align.cpp:486]   --->   Operation 91 'load' 'init_col_scr_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_4 : Operation 92 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_6, i6 %init_col_scr_local_0_addr_4" [src/align/align.cpp:486]   --->   Operation 92 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_4 : Operation 93 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_7, i6 %init_col_scr_local_1_addr_4" [src/align/align.cpp:486]   --->   Operation 93 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_4 : Operation 94 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_8, i6 %init_col_scr_local_2_addr_4" [src/align/align.cpp:486]   --->   Operation 94 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_4 : Operation 95 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_9, i6 %init_col_scr_local_0_addr_5" [src/align/align.cpp:486]   --->   Operation 95 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_4 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_s, i6 %init_col_scr_local_1_addr_5" [src/align/align.cpp:486]   --->   Operation 96 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_4 : Operation 97 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_10, i6 %init_col_scr_local_2_addr_5" [src/align/align.cpp:486]   --->   Operation 97 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 98 [1/2] (1.23ns)   --->   "%init_col_scr_load_4 = load i8 %init_col_scr_addr_4" [src/align/align.cpp:486]   --->   Operation 98 'load' 'init_col_scr_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln486_11 = trunc i48 %init_col_scr_load_4" [src/align/align.cpp:486]   --->   Operation 99 'trunc' 'trunc_ln486_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln486_12 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_4, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 100 'partselect' 'trunc_ln486_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln486_13 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_4, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 101 'partselect' 'trunc_ln486_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_6 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 5" [src/align/align.cpp:486]   --->   Operation 102 'getelementptr' 'init_col_scr_local_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_6 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 5" [src/align/align.cpp:486]   --->   Operation 103 'getelementptr' 'init_col_scr_local_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_6 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 5" [src/align/align.cpp:486]   --->   Operation 104 'getelementptr' 'init_col_scr_local_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/2] (1.23ns)   --->   "%init_col_scr_load_5 = load i8 %init_col_scr_addr_5" [src/align/align.cpp:486]   --->   Operation 105 'load' 'init_col_scr_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln486_14 = trunc i48 %init_col_scr_load_5" [src/align/align.cpp:486]   --->   Operation 106 'trunc' 'trunc_ln486_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln486_15 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_5, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 107 'partselect' 'trunc_ln486_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln486_16 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_5, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 108 'partselect' 'trunc_ln486_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_7 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 6" [src/align/align.cpp:486]   --->   Operation 109 'getelementptr' 'init_col_scr_local_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_7 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 6" [src/align/align.cpp:486]   --->   Operation 110 'getelementptr' 'init_col_scr_local_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_7 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 6" [src/align/align.cpp:486]   --->   Operation 111 'getelementptr' 'init_col_scr_local_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.76ns)   --->   "%add_ln486_5 = add i8 %idx_read, i8 6" [src/align/align.cpp:486]   --->   Operation 112 'add' 'add_ln486_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln486_6 = zext i8 %add_ln486_5" [src/align/align.cpp:486]   --->   Operation 113 'zext' 'zext_ln486_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%init_col_scr_addr_6 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_6" [src/align/align.cpp:486]   --->   Operation 114 'getelementptr' 'init_col_scr_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (1.23ns)   --->   "%init_col_scr_load_6 = load i8 %init_col_scr_addr_6" [src/align/align.cpp:486]   --->   Operation 115 'load' 'init_col_scr_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_5 : Operation 116 [1/1] (0.76ns)   --->   "%add_ln486_6 = add i8 %idx_read, i8 7" [src/align/align.cpp:486]   --->   Operation 116 'add' 'add_ln486_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln486_7 = zext i8 %add_ln486_6" [src/align/align.cpp:486]   --->   Operation 117 'zext' 'zext_ln486_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%init_col_scr_addr_7 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_7" [src/align/align.cpp:486]   --->   Operation 118 'getelementptr' 'init_col_scr_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (1.23ns)   --->   "%init_col_scr_load_7 = load i8 %init_col_scr_addr_7" [src/align/align.cpp:486]   --->   Operation 119 'load' 'init_col_scr_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_5 : Operation 120 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_11, i6 %init_col_scr_local_0_addr_6" [src/align/align.cpp:486]   --->   Operation 120 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_5 : Operation 121 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_12, i6 %init_col_scr_local_1_addr_6" [src/align/align.cpp:486]   --->   Operation 121 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_5 : Operation 122 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_13, i6 %init_col_scr_local_2_addr_6" [src/align/align.cpp:486]   --->   Operation 122 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_5 : Operation 123 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_14, i6 %init_col_scr_local_0_addr_7" [src/align/align.cpp:486]   --->   Operation 123 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_5 : Operation 124 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_15, i6 %init_col_scr_local_1_addr_7" [src/align/align.cpp:486]   --->   Operation 124 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_5 : Operation 125 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_16, i6 %init_col_scr_local_2_addr_7" [src/align/align.cpp:486]   --->   Operation 125 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 126 [1/2] (1.23ns)   --->   "%init_col_scr_load_6 = load i8 %init_col_scr_addr_6" [src/align/align.cpp:486]   --->   Operation 126 'load' 'init_col_scr_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln486_17 = trunc i48 %init_col_scr_load_6" [src/align/align.cpp:486]   --->   Operation 127 'trunc' 'trunc_ln486_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln486_18 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_6, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 128 'partselect' 'trunc_ln486_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln486_19 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_6, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 129 'partselect' 'trunc_ln486_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_8 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 7" [src/align/align.cpp:486]   --->   Operation 130 'getelementptr' 'init_col_scr_local_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_8 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 7" [src/align/align.cpp:486]   --->   Operation 131 'getelementptr' 'init_col_scr_local_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_8 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 7" [src/align/align.cpp:486]   --->   Operation 132 'getelementptr' 'init_col_scr_local_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/2] (1.23ns)   --->   "%init_col_scr_load_7 = load i8 %init_col_scr_addr_7" [src/align/align.cpp:486]   --->   Operation 133 'load' 'init_col_scr_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln486_20 = trunc i48 %init_col_scr_load_7" [src/align/align.cpp:486]   --->   Operation 134 'trunc' 'trunc_ln486_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln486_21 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_7, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 135 'partselect' 'trunc_ln486_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln486_22 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_7, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 136 'partselect' 'trunc_ln486_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_9 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 8" [src/align/align.cpp:486]   --->   Operation 137 'getelementptr' 'init_col_scr_local_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_9 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 8" [src/align/align.cpp:486]   --->   Operation 138 'getelementptr' 'init_col_scr_local_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_9 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 8" [src/align/align.cpp:486]   --->   Operation 139 'getelementptr' 'init_col_scr_local_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.76ns)   --->   "%add_ln486_7 = add i8 %idx_read, i8 8" [src/align/align.cpp:486]   --->   Operation 140 'add' 'add_ln486_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln486_8 = zext i8 %add_ln486_7" [src/align/align.cpp:486]   --->   Operation 141 'zext' 'zext_ln486_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%init_col_scr_addr_8 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_8" [src/align/align.cpp:486]   --->   Operation 142 'getelementptr' 'init_col_scr_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (1.23ns)   --->   "%init_col_scr_load_8 = load i8 %init_col_scr_addr_8" [src/align/align.cpp:486]   --->   Operation 143 'load' 'init_col_scr_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_6 : Operation 144 [1/1] (0.76ns)   --->   "%add_ln486_8 = add i8 %idx_read, i8 9" [src/align/align.cpp:486]   --->   Operation 144 'add' 'add_ln486_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln486_9 = zext i8 %add_ln486_8" [src/align/align.cpp:486]   --->   Operation 145 'zext' 'zext_ln486_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%init_col_scr_addr_9 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_9" [src/align/align.cpp:486]   --->   Operation 146 'getelementptr' 'init_col_scr_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [2/2] (1.23ns)   --->   "%init_col_scr_load_9 = load i8 %init_col_scr_addr_9" [src/align/align.cpp:486]   --->   Operation 147 'load' 'init_col_scr_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_6 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_17, i6 %init_col_scr_local_0_addr_8" [src/align/align.cpp:486]   --->   Operation 148 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_6 : Operation 149 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_18, i6 %init_col_scr_local_1_addr_8" [src/align/align.cpp:486]   --->   Operation 149 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_6 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_19, i6 %init_col_scr_local_2_addr_8" [src/align/align.cpp:486]   --->   Operation 150 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_6 : Operation 151 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_20, i6 %init_col_scr_local_0_addr_9" [src/align/align.cpp:486]   --->   Operation 151 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_6 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_21, i6 %init_col_scr_local_1_addr_9" [src/align/align.cpp:486]   --->   Operation 152 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_6 : Operation 153 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_22, i6 %init_col_scr_local_2_addr_9" [src/align/align.cpp:486]   --->   Operation 153 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 154 [1/2] (1.23ns)   --->   "%init_col_scr_load_8 = load i8 %init_col_scr_addr_8" [src/align/align.cpp:486]   --->   Operation 154 'load' 'init_col_scr_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln486_23 = trunc i48 %init_col_scr_load_8" [src/align/align.cpp:486]   --->   Operation 155 'trunc' 'trunc_ln486_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln486_24 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_8, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 156 'partselect' 'trunc_ln486_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln486_25 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_8, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 157 'partselect' 'trunc_ln486_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_10 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 9" [src/align/align.cpp:486]   --->   Operation 158 'getelementptr' 'init_col_scr_local_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_10 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 9" [src/align/align.cpp:486]   --->   Operation 159 'getelementptr' 'init_col_scr_local_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_10 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 9" [src/align/align.cpp:486]   --->   Operation 160 'getelementptr' 'init_col_scr_local_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/2] (1.23ns)   --->   "%init_col_scr_load_9 = load i8 %init_col_scr_addr_9" [src/align/align.cpp:486]   --->   Operation 161 'load' 'init_col_scr_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln486_26 = trunc i48 %init_col_scr_load_9" [src/align/align.cpp:486]   --->   Operation 162 'trunc' 'trunc_ln486_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln486_27 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_9, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 163 'partselect' 'trunc_ln486_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln486_28 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_9, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 164 'partselect' 'trunc_ln486_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_11 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 10" [src/align/align.cpp:486]   --->   Operation 165 'getelementptr' 'init_col_scr_local_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_11 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 10" [src/align/align.cpp:486]   --->   Operation 166 'getelementptr' 'init_col_scr_local_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_11 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 10" [src/align/align.cpp:486]   --->   Operation 167 'getelementptr' 'init_col_scr_local_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.76ns)   --->   "%add_ln486_9 = add i8 %idx_read, i8 10" [src/align/align.cpp:486]   --->   Operation 168 'add' 'add_ln486_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln486_10 = zext i8 %add_ln486_9" [src/align/align.cpp:486]   --->   Operation 169 'zext' 'zext_ln486_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%init_col_scr_addr_10 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_10" [src/align/align.cpp:486]   --->   Operation 170 'getelementptr' 'init_col_scr_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [2/2] (1.23ns)   --->   "%init_col_scr_load_10 = load i8 %init_col_scr_addr_10" [src/align/align.cpp:486]   --->   Operation 171 'load' 'init_col_scr_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_7 : Operation 172 [1/1] (0.76ns)   --->   "%add_ln486_10 = add i8 %idx_read, i8 11" [src/align/align.cpp:486]   --->   Operation 172 'add' 'add_ln486_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln486_11 = zext i8 %add_ln486_10" [src/align/align.cpp:486]   --->   Operation 173 'zext' 'zext_ln486_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%init_col_scr_addr_11 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_11" [src/align/align.cpp:486]   --->   Operation 174 'getelementptr' 'init_col_scr_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [2/2] (1.23ns)   --->   "%init_col_scr_load_11 = load i8 %init_col_scr_addr_11" [src/align/align.cpp:486]   --->   Operation 175 'load' 'init_col_scr_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_7 : Operation 176 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_23, i6 %init_col_scr_local_0_addr_10" [src/align/align.cpp:486]   --->   Operation 176 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_7 : Operation 177 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_24, i6 %init_col_scr_local_1_addr_10" [src/align/align.cpp:486]   --->   Operation 177 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_7 : Operation 178 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_25, i6 %init_col_scr_local_2_addr_10" [src/align/align.cpp:486]   --->   Operation 178 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_7 : Operation 179 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_26, i6 %init_col_scr_local_0_addr_11" [src/align/align.cpp:486]   --->   Operation 179 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_7 : Operation 180 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_27, i6 %init_col_scr_local_1_addr_11" [src/align/align.cpp:486]   --->   Operation 180 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_7 : Operation 181 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_28, i6 %init_col_scr_local_2_addr_11" [src/align/align.cpp:486]   --->   Operation 181 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 182 [1/2] (1.23ns)   --->   "%init_col_scr_load_10 = load i8 %init_col_scr_addr_10" [src/align/align.cpp:486]   --->   Operation 182 'load' 'init_col_scr_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln486_29 = trunc i48 %init_col_scr_load_10" [src/align/align.cpp:486]   --->   Operation 183 'trunc' 'trunc_ln486_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln486_30 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_10, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 184 'partselect' 'trunc_ln486_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln486_31 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_10, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 185 'partselect' 'trunc_ln486_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_12 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 11" [src/align/align.cpp:486]   --->   Operation 186 'getelementptr' 'init_col_scr_local_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_12 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 11" [src/align/align.cpp:486]   --->   Operation 187 'getelementptr' 'init_col_scr_local_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_12 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 11" [src/align/align.cpp:486]   --->   Operation 188 'getelementptr' 'init_col_scr_local_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/2] (1.23ns)   --->   "%init_col_scr_load_11 = load i8 %init_col_scr_addr_11" [src/align/align.cpp:486]   --->   Operation 189 'load' 'init_col_scr_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln486_32 = trunc i48 %init_col_scr_load_11" [src/align/align.cpp:486]   --->   Operation 190 'trunc' 'trunc_ln486_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln486_33 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_11, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 191 'partselect' 'trunc_ln486_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln486_34 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_11, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 192 'partselect' 'trunc_ln486_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_13 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 12" [src/align/align.cpp:486]   --->   Operation 193 'getelementptr' 'init_col_scr_local_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_13 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 12" [src/align/align.cpp:486]   --->   Operation 194 'getelementptr' 'init_col_scr_local_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_13 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 12" [src/align/align.cpp:486]   --->   Operation 195 'getelementptr' 'init_col_scr_local_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.76ns)   --->   "%add_ln486_11 = add i8 %idx_read, i8 12" [src/align/align.cpp:486]   --->   Operation 196 'add' 'add_ln486_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln486_12 = zext i8 %add_ln486_11" [src/align/align.cpp:486]   --->   Operation 197 'zext' 'zext_ln486_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%init_col_scr_addr_12 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_12" [src/align/align.cpp:486]   --->   Operation 198 'getelementptr' 'init_col_scr_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [2/2] (1.23ns)   --->   "%init_col_scr_load_12 = load i8 %init_col_scr_addr_12" [src/align/align.cpp:486]   --->   Operation 199 'load' 'init_col_scr_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_8 : Operation 200 [1/1] (0.76ns)   --->   "%add_ln486_12 = add i8 %idx_read, i8 13" [src/align/align.cpp:486]   --->   Operation 200 'add' 'add_ln486_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln486_13 = zext i8 %add_ln486_12" [src/align/align.cpp:486]   --->   Operation 201 'zext' 'zext_ln486_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%init_col_scr_addr_13 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_13" [src/align/align.cpp:486]   --->   Operation 202 'getelementptr' 'init_col_scr_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [2/2] (1.23ns)   --->   "%init_col_scr_load_13 = load i8 %init_col_scr_addr_13" [src/align/align.cpp:486]   --->   Operation 203 'load' 'init_col_scr_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_8 : Operation 204 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_29, i6 %init_col_scr_local_0_addr_12" [src/align/align.cpp:486]   --->   Operation 204 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_8 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_30, i6 %init_col_scr_local_1_addr_12" [src/align/align.cpp:486]   --->   Operation 205 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_8 : Operation 206 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_31, i6 %init_col_scr_local_2_addr_12" [src/align/align.cpp:486]   --->   Operation 206 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_8 : Operation 207 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_32, i6 %init_col_scr_local_0_addr_13" [src/align/align.cpp:486]   --->   Operation 207 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_8 : Operation 208 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_33, i6 %init_col_scr_local_1_addr_13" [src/align/align.cpp:486]   --->   Operation 208 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_8 : Operation 209 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_34, i6 %init_col_scr_local_2_addr_13" [src/align/align.cpp:486]   --->   Operation 209 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 9 <SV = 8> <Delay = 2.00>
ST_9 : Operation 210 [1/2] (1.23ns)   --->   "%init_col_scr_load_12 = load i8 %init_col_scr_addr_12" [src/align/align.cpp:486]   --->   Operation 210 'load' 'init_col_scr_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln486_35 = trunc i48 %init_col_scr_load_12" [src/align/align.cpp:486]   --->   Operation 211 'trunc' 'trunc_ln486_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln486_36 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_12, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 212 'partselect' 'trunc_ln486_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln486_37 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_12, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 213 'partselect' 'trunc_ln486_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_14 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 13" [src/align/align.cpp:486]   --->   Operation 214 'getelementptr' 'init_col_scr_local_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_14 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 13" [src/align/align.cpp:486]   --->   Operation 215 'getelementptr' 'init_col_scr_local_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_14 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 13" [src/align/align.cpp:486]   --->   Operation 216 'getelementptr' 'init_col_scr_local_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/2] (1.23ns)   --->   "%init_col_scr_load_13 = load i8 %init_col_scr_addr_13" [src/align/align.cpp:486]   --->   Operation 217 'load' 'init_col_scr_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln486_38 = trunc i48 %init_col_scr_load_13" [src/align/align.cpp:486]   --->   Operation 218 'trunc' 'trunc_ln486_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln486_39 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_13, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 219 'partselect' 'trunc_ln486_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln486_40 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_13, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 220 'partselect' 'trunc_ln486_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_15 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 14" [src/align/align.cpp:486]   --->   Operation 221 'getelementptr' 'init_col_scr_local_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_15 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 14" [src/align/align.cpp:486]   --->   Operation 222 'getelementptr' 'init_col_scr_local_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_15 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 14" [src/align/align.cpp:486]   --->   Operation 223 'getelementptr' 'init_col_scr_local_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.76ns)   --->   "%add_ln486_13 = add i8 %idx_read, i8 14" [src/align/align.cpp:486]   --->   Operation 224 'add' 'add_ln486_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln486_14 = zext i8 %add_ln486_13" [src/align/align.cpp:486]   --->   Operation 225 'zext' 'zext_ln486_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%init_col_scr_addr_14 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_14" [src/align/align.cpp:486]   --->   Operation 226 'getelementptr' 'init_col_scr_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [2/2] (1.23ns)   --->   "%init_col_scr_load_14 = load i8 %init_col_scr_addr_14" [src/align/align.cpp:486]   --->   Operation 227 'load' 'init_col_scr_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_9 : Operation 228 [1/1] (0.76ns)   --->   "%add_ln486_14 = add i8 %idx_read, i8 15" [src/align/align.cpp:486]   --->   Operation 228 'add' 'add_ln486_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln486_15 = zext i8 %add_ln486_14" [src/align/align.cpp:486]   --->   Operation 229 'zext' 'zext_ln486_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%init_col_scr_addr_15 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_15" [src/align/align.cpp:486]   --->   Operation 230 'getelementptr' 'init_col_scr_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [2/2] (1.23ns)   --->   "%init_col_scr_load_15 = load i8 %init_col_scr_addr_15" [src/align/align.cpp:486]   --->   Operation 231 'load' 'init_col_scr_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_9 : Operation 232 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_35, i6 %init_col_scr_local_0_addr_14" [src/align/align.cpp:486]   --->   Operation 232 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_9 : Operation 233 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_36, i6 %init_col_scr_local_1_addr_14" [src/align/align.cpp:486]   --->   Operation 233 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_9 : Operation 234 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_37, i6 %init_col_scr_local_2_addr_14" [src/align/align.cpp:486]   --->   Operation 234 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_9 : Operation 235 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_38, i6 %init_col_scr_local_0_addr_15" [src/align/align.cpp:486]   --->   Operation 235 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_9 : Operation 236 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_39, i6 %init_col_scr_local_1_addr_15" [src/align/align.cpp:486]   --->   Operation 236 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_9 : Operation 237 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_40, i6 %init_col_scr_local_2_addr_15" [src/align/align.cpp:486]   --->   Operation 237 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 10 <SV = 9> <Delay = 2.00>
ST_10 : Operation 238 [1/2] (1.23ns)   --->   "%init_col_scr_load_14 = load i8 %init_col_scr_addr_14" [src/align/align.cpp:486]   --->   Operation 238 'load' 'init_col_scr_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln486_41 = trunc i48 %init_col_scr_load_14" [src/align/align.cpp:486]   --->   Operation 239 'trunc' 'trunc_ln486_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln486_42 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_14, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 240 'partselect' 'trunc_ln486_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln486_43 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_14, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 241 'partselect' 'trunc_ln486_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_16 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 15" [src/align/align.cpp:486]   --->   Operation 242 'getelementptr' 'init_col_scr_local_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_16 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 15" [src/align/align.cpp:486]   --->   Operation 243 'getelementptr' 'init_col_scr_local_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_16 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 15" [src/align/align.cpp:486]   --->   Operation 244 'getelementptr' 'init_col_scr_local_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/2] (1.23ns)   --->   "%init_col_scr_load_15 = load i8 %init_col_scr_addr_15" [src/align/align.cpp:486]   --->   Operation 245 'load' 'init_col_scr_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln486_44 = trunc i48 %init_col_scr_load_15" [src/align/align.cpp:486]   --->   Operation 246 'trunc' 'trunc_ln486_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln486_45 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_15, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 247 'partselect' 'trunc_ln486_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln486_46 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_15, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 248 'partselect' 'trunc_ln486_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_17 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 16" [src/align/align.cpp:486]   --->   Operation 249 'getelementptr' 'init_col_scr_local_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_17 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 16" [src/align/align.cpp:486]   --->   Operation 250 'getelementptr' 'init_col_scr_local_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_17 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 16" [src/align/align.cpp:486]   --->   Operation 251 'getelementptr' 'init_col_scr_local_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.76ns)   --->   "%add_ln486_15 = add i8 %idx_read, i8 16" [src/align/align.cpp:486]   --->   Operation 252 'add' 'add_ln486_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln486_16 = zext i8 %add_ln486_15" [src/align/align.cpp:486]   --->   Operation 253 'zext' 'zext_ln486_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%init_col_scr_addr_16 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_16" [src/align/align.cpp:486]   --->   Operation 254 'getelementptr' 'init_col_scr_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [2/2] (1.23ns)   --->   "%init_col_scr_load_16 = load i8 %init_col_scr_addr_16" [src/align/align.cpp:486]   --->   Operation 255 'load' 'init_col_scr_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_10 : Operation 256 [1/1] (0.76ns)   --->   "%add_ln486_16 = add i8 %idx_read, i8 17" [src/align/align.cpp:486]   --->   Operation 256 'add' 'add_ln486_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln486_17 = zext i8 %add_ln486_16" [src/align/align.cpp:486]   --->   Operation 257 'zext' 'zext_ln486_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%init_col_scr_addr_17 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_17" [src/align/align.cpp:486]   --->   Operation 258 'getelementptr' 'init_col_scr_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [2/2] (1.23ns)   --->   "%init_col_scr_load_17 = load i8 %init_col_scr_addr_17" [src/align/align.cpp:486]   --->   Operation 259 'load' 'init_col_scr_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_10 : Operation 260 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_41, i6 %init_col_scr_local_0_addr_16" [src/align/align.cpp:486]   --->   Operation 260 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_10 : Operation 261 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_42, i6 %init_col_scr_local_1_addr_16" [src/align/align.cpp:486]   --->   Operation 261 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_10 : Operation 262 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_43, i6 %init_col_scr_local_2_addr_16" [src/align/align.cpp:486]   --->   Operation 262 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_10 : Operation 263 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_44, i6 %init_col_scr_local_0_addr_17" [src/align/align.cpp:486]   --->   Operation 263 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_10 : Operation 264 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_45, i6 %init_col_scr_local_1_addr_17" [src/align/align.cpp:486]   --->   Operation 264 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_10 : Operation 265 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_46, i6 %init_col_scr_local_2_addr_17" [src/align/align.cpp:486]   --->   Operation 265 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 11 <SV = 10> <Delay = 2.00>
ST_11 : Operation 266 [1/2] (1.23ns)   --->   "%init_col_scr_load_16 = load i8 %init_col_scr_addr_16" [src/align/align.cpp:486]   --->   Operation 266 'load' 'init_col_scr_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln486_47 = trunc i48 %init_col_scr_load_16" [src/align/align.cpp:486]   --->   Operation 267 'trunc' 'trunc_ln486_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln486_48 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_16, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 268 'partselect' 'trunc_ln486_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln486_49 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_16, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 269 'partselect' 'trunc_ln486_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_18 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 17" [src/align/align.cpp:486]   --->   Operation 270 'getelementptr' 'init_col_scr_local_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_18 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 17" [src/align/align.cpp:486]   --->   Operation 271 'getelementptr' 'init_col_scr_local_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_18 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 17" [src/align/align.cpp:486]   --->   Operation 272 'getelementptr' 'init_col_scr_local_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/2] (1.23ns)   --->   "%init_col_scr_load_17 = load i8 %init_col_scr_addr_17" [src/align/align.cpp:486]   --->   Operation 273 'load' 'init_col_scr_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln486_50 = trunc i48 %init_col_scr_load_17" [src/align/align.cpp:486]   --->   Operation 274 'trunc' 'trunc_ln486_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln486_51 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_17, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 275 'partselect' 'trunc_ln486_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln486_52 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_17, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 276 'partselect' 'trunc_ln486_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_19 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 18" [src/align/align.cpp:486]   --->   Operation 277 'getelementptr' 'init_col_scr_local_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_19 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 18" [src/align/align.cpp:486]   --->   Operation 278 'getelementptr' 'init_col_scr_local_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_19 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 18" [src/align/align.cpp:486]   --->   Operation 279 'getelementptr' 'init_col_scr_local_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.76ns)   --->   "%add_ln486_17 = add i8 %idx_read, i8 18" [src/align/align.cpp:486]   --->   Operation 280 'add' 'add_ln486_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln486_18 = zext i8 %add_ln486_17" [src/align/align.cpp:486]   --->   Operation 281 'zext' 'zext_ln486_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%init_col_scr_addr_18 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_18" [src/align/align.cpp:486]   --->   Operation 282 'getelementptr' 'init_col_scr_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [2/2] (1.23ns)   --->   "%init_col_scr_load_18 = load i8 %init_col_scr_addr_18" [src/align/align.cpp:486]   --->   Operation 283 'load' 'init_col_scr_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_11 : Operation 284 [1/1] (0.76ns)   --->   "%add_ln486_18 = add i8 %idx_read, i8 19" [src/align/align.cpp:486]   --->   Operation 284 'add' 'add_ln486_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln486_19 = zext i8 %add_ln486_18" [src/align/align.cpp:486]   --->   Operation 285 'zext' 'zext_ln486_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%init_col_scr_addr_19 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_19" [src/align/align.cpp:486]   --->   Operation 286 'getelementptr' 'init_col_scr_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [2/2] (1.23ns)   --->   "%init_col_scr_load_19 = load i8 %init_col_scr_addr_19" [src/align/align.cpp:486]   --->   Operation 287 'load' 'init_col_scr_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_11 : Operation 288 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_47, i6 %init_col_scr_local_0_addr_18" [src/align/align.cpp:486]   --->   Operation 288 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_11 : Operation 289 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_48, i6 %init_col_scr_local_1_addr_18" [src/align/align.cpp:486]   --->   Operation 289 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_11 : Operation 290 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_49, i6 %init_col_scr_local_2_addr_18" [src/align/align.cpp:486]   --->   Operation 290 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_11 : Operation 291 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_50, i6 %init_col_scr_local_0_addr_19" [src/align/align.cpp:486]   --->   Operation 291 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_11 : Operation 292 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_51, i6 %init_col_scr_local_1_addr_19" [src/align/align.cpp:486]   --->   Operation 292 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_11 : Operation 293 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_52, i6 %init_col_scr_local_2_addr_19" [src/align/align.cpp:486]   --->   Operation 293 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 12 <SV = 11> <Delay = 2.00>
ST_12 : Operation 294 [1/2] (1.23ns)   --->   "%init_col_scr_load_18 = load i8 %init_col_scr_addr_18" [src/align/align.cpp:486]   --->   Operation 294 'load' 'init_col_scr_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln486_53 = trunc i48 %init_col_scr_load_18" [src/align/align.cpp:486]   --->   Operation 295 'trunc' 'trunc_ln486_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln486_54 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_18, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 296 'partselect' 'trunc_ln486_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln486_55 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_18, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 297 'partselect' 'trunc_ln486_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_20 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 19" [src/align/align.cpp:486]   --->   Operation 298 'getelementptr' 'init_col_scr_local_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_20 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 19" [src/align/align.cpp:486]   --->   Operation 299 'getelementptr' 'init_col_scr_local_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_20 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 19" [src/align/align.cpp:486]   --->   Operation 300 'getelementptr' 'init_col_scr_local_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/2] (1.23ns)   --->   "%init_col_scr_load_19 = load i8 %init_col_scr_addr_19" [src/align/align.cpp:486]   --->   Operation 301 'load' 'init_col_scr_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln486_56 = trunc i48 %init_col_scr_load_19" [src/align/align.cpp:486]   --->   Operation 302 'trunc' 'trunc_ln486_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln486_57 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_19, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 303 'partselect' 'trunc_ln486_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln486_58 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_19, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 304 'partselect' 'trunc_ln486_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_21 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 20" [src/align/align.cpp:486]   --->   Operation 305 'getelementptr' 'init_col_scr_local_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_21 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 20" [src/align/align.cpp:486]   --->   Operation 306 'getelementptr' 'init_col_scr_local_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_21 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 20" [src/align/align.cpp:486]   --->   Operation 307 'getelementptr' 'init_col_scr_local_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.76ns)   --->   "%add_ln486_19 = add i8 %idx_read, i8 20" [src/align/align.cpp:486]   --->   Operation 308 'add' 'add_ln486_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln486_20 = zext i8 %add_ln486_19" [src/align/align.cpp:486]   --->   Operation 309 'zext' 'zext_ln486_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%init_col_scr_addr_20 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_20" [src/align/align.cpp:486]   --->   Operation 310 'getelementptr' 'init_col_scr_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [2/2] (1.23ns)   --->   "%init_col_scr_load_20 = load i8 %init_col_scr_addr_20" [src/align/align.cpp:486]   --->   Operation 311 'load' 'init_col_scr_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_12 : Operation 312 [1/1] (0.76ns)   --->   "%add_ln486_20 = add i8 %idx_read, i8 21" [src/align/align.cpp:486]   --->   Operation 312 'add' 'add_ln486_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln486_21 = zext i8 %add_ln486_20" [src/align/align.cpp:486]   --->   Operation 313 'zext' 'zext_ln486_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%init_col_scr_addr_21 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_21" [src/align/align.cpp:486]   --->   Operation 314 'getelementptr' 'init_col_scr_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [2/2] (1.23ns)   --->   "%init_col_scr_load_21 = load i8 %init_col_scr_addr_21" [src/align/align.cpp:486]   --->   Operation 315 'load' 'init_col_scr_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_12 : Operation 316 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_53, i6 %init_col_scr_local_0_addr_20" [src/align/align.cpp:486]   --->   Operation 316 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_12 : Operation 317 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_54, i6 %init_col_scr_local_1_addr_20" [src/align/align.cpp:486]   --->   Operation 317 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_12 : Operation 318 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_55, i6 %init_col_scr_local_2_addr_20" [src/align/align.cpp:486]   --->   Operation 318 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_12 : Operation 319 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_56, i6 %init_col_scr_local_0_addr_21" [src/align/align.cpp:486]   --->   Operation 319 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_12 : Operation 320 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_57, i6 %init_col_scr_local_1_addr_21" [src/align/align.cpp:486]   --->   Operation 320 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_12 : Operation 321 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_58, i6 %init_col_scr_local_2_addr_21" [src/align/align.cpp:486]   --->   Operation 321 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 13 <SV = 12> <Delay = 2.00>
ST_13 : Operation 322 [1/2] (1.23ns)   --->   "%init_col_scr_load_20 = load i8 %init_col_scr_addr_20" [src/align/align.cpp:486]   --->   Operation 322 'load' 'init_col_scr_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln486_59 = trunc i48 %init_col_scr_load_20" [src/align/align.cpp:486]   --->   Operation 323 'trunc' 'trunc_ln486_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln486_60 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_20, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 324 'partselect' 'trunc_ln486_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln486_61 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_20, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 325 'partselect' 'trunc_ln486_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_22 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 21" [src/align/align.cpp:486]   --->   Operation 326 'getelementptr' 'init_col_scr_local_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_22 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 21" [src/align/align.cpp:486]   --->   Operation 327 'getelementptr' 'init_col_scr_local_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_22 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 21" [src/align/align.cpp:486]   --->   Operation 328 'getelementptr' 'init_col_scr_local_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/2] (1.23ns)   --->   "%init_col_scr_load_21 = load i8 %init_col_scr_addr_21" [src/align/align.cpp:486]   --->   Operation 329 'load' 'init_col_scr_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln486_62 = trunc i48 %init_col_scr_load_21" [src/align/align.cpp:486]   --->   Operation 330 'trunc' 'trunc_ln486_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln486_63 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_21, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 331 'partselect' 'trunc_ln486_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln486_64 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_21, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 332 'partselect' 'trunc_ln486_64' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_23 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 22" [src/align/align.cpp:486]   --->   Operation 333 'getelementptr' 'init_col_scr_local_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_23 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 22" [src/align/align.cpp:486]   --->   Operation 334 'getelementptr' 'init_col_scr_local_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_23 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 22" [src/align/align.cpp:486]   --->   Operation 335 'getelementptr' 'init_col_scr_local_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.76ns)   --->   "%add_ln486_21 = add i8 %idx_read, i8 22" [src/align/align.cpp:486]   --->   Operation 336 'add' 'add_ln486_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln486_22 = zext i8 %add_ln486_21" [src/align/align.cpp:486]   --->   Operation 337 'zext' 'zext_ln486_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%init_col_scr_addr_22 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_22" [src/align/align.cpp:486]   --->   Operation 338 'getelementptr' 'init_col_scr_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [2/2] (1.23ns)   --->   "%init_col_scr_load_22 = load i8 %init_col_scr_addr_22" [src/align/align.cpp:486]   --->   Operation 339 'load' 'init_col_scr_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_13 : Operation 340 [1/1] (0.76ns)   --->   "%add_ln486_22 = add i8 %idx_read, i8 23" [src/align/align.cpp:486]   --->   Operation 340 'add' 'add_ln486_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln486_23 = zext i8 %add_ln486_22" [src/align/align.cpp:486]   --->   Operation 341 'zext' 'zext_ln486_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%init_col_scr_addr_23 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_23" [src/align/align.cpp:486]   --->   Operation 342 'getelementptr' 'init_col_scr_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [2/2] (1.23ns)   --->   "%init_col_scr_load_23 = load i8 %init_col_scr_addr_23" [src/align/align.cpp:486]   --->   Operation 343 'load' 'init_col_scr_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_13 : Operation 344 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_59, i6 %init_col_scr_local_0_addr_22" [src/align/align.cpp:486]   --->   Operation 344 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_13 : Operation 345 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_60, i6 %init_col_scr_local_1_addr_22" [src/align/align.cpp:486]   --->   Operation 345 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_13 : Operation 346 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_61, i6 %init_col_scr_local_2_addr_22" [src/align/align.cpp:486]   --->   Operation 346 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_13 : Operation 347 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_62, i6 %init_col_scr_local_0_addr_23" [src/align/align.cpp:486]   --->   Operation 347 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_13 : Operation 348 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_63, i6 %init_col_scr_local_1_addr_23" [src/align/align.cpp:486]   --->   Operation 348 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_13 : Operation 349 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_64, i6 %init_col_scr_local_2_addr_23" [src/align/align.cpp:486]   --->   Operation 349 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 14 <SV = 13> <Delay = 2.00>
ST_14 : Operation 350 [1/2] (1.23ns)   --->   "%init_col_scr_load_22 = load i8 %init_col_scr_addr_22" [src/align/align.cpp:486]   --->   Operation 350 'load' 'init_col_scr_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln486_65 = trunc i48 %init_col_scr_load_22" [src/align/align.cpp:486]   --->   Operation 351 'trunc' 'trunc_ln486_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln486_66 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_22, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 352 'partselect' 'trunc_ln486_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln486_67 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_22, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 353 'partselect' 'trunc_ln486_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_24 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 23" [src/align/align.cpp:486]   --->   Operation 354 'getelementptr' 'init_col_scr_local_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_24 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 23" [src/align/align.cpp:486]   --->   Operation 355 'getelementptr' 'init_col_scr_local_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_24 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 23" [src/align/align.cpp:486]   --->   Operation 356 'getelementptr' 'init_col_scr_local_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/2] (1.23ns)   --->   "%init_col_scr_load_23 = load i8 %init_col_scr_addr_23" [src/align/align.cpp:486]   --->   Operation 357 'load' 'init_col_scr_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln486_68 = trunc i48 %init_col_scr_load_23" [src/align/align.cpp:486]   --->   Operation 358 'trunc' 'trunc_ln486_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln486_69 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_23, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 359 'partselect' 'trunc_ln486_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln486_70 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_23, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 360 'partselect' 'trunc_ln486_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_25 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 24" [src/align/align.cpp:486]   --->   Operation 361 'getelementptr' 'init_col_scr_local_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_25 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 24" [src/align/align.cpp:486]   --->   Operation 362 'getelementptr' 'init_col_scr_local_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_25 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 24" [src/align/align.cpp:486]   --->   Operation 363 'getelementptr' 'init_col_scr_local_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.76ns)   --->   "%add_ln486_23 = add i8 %idx_read, i8 24" [src/align/align.cpp:486]   --->   Operation 364 'add' 'add_ln486_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln486_24 = zext i8 %add_ln486_23" [src/align/align.cpp:486]   --->   Operation 365 'zext' 'zext_ln486_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%init_col_scr_addr_24 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_24" [src/align/align.cpp:486]   --->   Operation 366 'getelementptr' 'init_col_scr_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [2/2] (1.23ns)   --->   "%init_col_scr_load_24 = load i8 %init_col_scr_addr_24" [src/align/align.cpp:486]   --->   Operation 367 'load' 'init_col_scr_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_14 : Operation 368 [1/1] (0.76ns)   --->   "%add_ln486_24 = add i8 %idx_read, i8 25" [src/align/align.cpp:486]   --->   Operation 368 'add' 'add_ln486_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln486_25 = zext i8 %add_ln486_24" [src/align/align.cpp:486]   --->   Operation 369 'zext' 'zext_ln486_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%init_col_scr_addr_25 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_25" [src/align/align.cpp:486]   --->   Operation 370 'getelementptr' 'init_col_scr_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [2/2] (1.23ns)   --->   "%init_col_scr_load_25 = load i8 %init_col_scr_addr_25" [src/align/align.cpp:486]   --->   Operation 371 'load' 'init_col_scr_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_14 : Operation 372 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_65, i6 %init_col_scr_local_0_addr_24" [src/align/align.cpp:486]   --->   Operation 372 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_14 : Operation 373 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_66, i6 %init_col_scr_local_1_addr_24" [src/align/align.cpp:486]   --->   Operation 373 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_14 : Operation 374 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_67, i6 %init_col_scr_local_2_addr_24" [src/align/align.cpp:486]   --->   Operation 374 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_14 : Operation 375 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_68, i6 %init_col_scr_local_0_addr_25" [src/align/align.cpp:486]   --->   Operation 375 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_14 : Operation 376 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_69, i6 %init_col_scr_local_1_addr_25" [src/align/align.cpp:486]   --->   Operation 376 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_14 : Operation 377 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_70, i6 %init_col_scr_local_2_addr_25" [src/align/align.cpp:486]   --->   Operation 377 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 15 <SV = 14> <Delay = 2.00>
ST_15 : Operation 378 [1/2] (1.23ns)   --->   "%init_col_scr_load_24 = load i8 %init_col_scr_addr_24" [src/align/align.cpp:486]   --->   Operation 378 'load' 'init_col_scr_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln486_71 = trunc i48 %init_col_scr_load_24" [src/align/align.cpp:486]   --->   Operation 379 'trunc' 'trunc_ln486_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln486_72 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_24, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 380 'partselect' 'trunc_ln486_72' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln486_73 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_24, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 381 'partselect' 'trunc_ln486_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_26 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 25" [src/align/align.cpp:486]   --->   Operation 382 'getelementptr' 'init_col_scr_local_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_26 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 25" [src/align/align.cpp:486]   --->   Operation 383 'getelementptr' 'init_col_scr_local_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_26 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 25" [src/align/align.cpp:486]   --->   Operation 384 'getelementptr' 'init_col_scr_local_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/2] (1.23ns)   --->   "%init_col_scr_load_25 = load i8 %init_col_scr_addr_25" [src/align/align.cpp:486]   --->   Operation 385 'load' 'init_col_scr_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln486_74 = trunc i48 %init_col_scr_load_25" [src/align/align.cpp:486]   --->   Operation 386 'trunc' 'trunc_ln486_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln486_75 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_25, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 387 'partselect' 'trunc_ln486_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln486_76 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_25, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 388 'partselect' 'trunc_ln486_76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_27 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 26" [src/align/align.cpp:486]   --->   Operation 389 'getelementptr' 'init_col_scr_local_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_27 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 26" [src/align/align.cpp:486]   --->   Operation 390 'getelementptr' 'init_col_scr_local_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_27 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 26" [src/align/align.cpp:486]   --->   Operation 391 'getelementptr' 'init_col_scr_local_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.76ns)   --->   "%add_ln486_25 = add i8 %idx_read, i8 26" [src/align/align.cpp:486]   --->   Operation 392 'add' 'add_ln486_25' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln486_26 = zext i8 %add_ln486_25" [src/align/align.cpp:486]   --->   Operation 393 'zext' 'zext_ln486_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%init_col_scr_addr_26 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_26" [src/align/align.cpp:486]   --->   Operation 394 'getelementptr' 'init_col_scr_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [2/2] (1.23ns)   --->   "%init_col_scr_load_26 = load i8 %init_col_scr_addr_26" [src/align/align.cpp:486]   --->   Operation 395 'load' 'init_col_scr_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_15 : Operation 396 [1/1] (0.76ns)   --->   "%add_ln486_26 = add i8 %idx_read, i8 27" [src/align/align.cpp:486]   --->   Operation 396 'add' 'add_ln486_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln486_27 = zext i8 %add_ln486_26" [src/align/align.cpp:486]   --->   Operation 397 'zext' 'zext_ln486_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%init_col_scr_addr_27 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_27" [src/align/align.cpp:486]   --->   Operation 398 'getelementptr' 'init_col_scr_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 399 [2/2] (1.23ns)   --->   "%init_col_scr_load_27 = load i8 %init_col_scr_addr_27" [src/align/align.cpp:486]   --->   Operation 399 'load' 'init_col_scr_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_15 : Operation 400 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_71, i6 %init_col_scr_local_0_addr_26" [src/align/align.cpp:486]   --->   Operation 400 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_15 : Operation 401 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_72, i6 %init_col_scr_local_1_addr_26" [src/align/align.cpp:486]   --->   Operation 401 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_15 : Operation 402 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_73, i6 %init_col_scr_local_2_addr_26" [src/align/align.cpp:486]   --->   Operation 402 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_15 : Operation 403 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_74, i6 %init_col_scr_local_0_addr_27" [src/align/align.cpp:486]   --->   Operation 403 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_15 : Operation 404 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_75, i6 %init_col_scr_local_1_addr_27" [src/align/align.cpp:486]   --->   Operation 404 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_15 : Operation 405 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_76, i6 %init_col_scr_local_2_addr_27" [src/align/align.cpp:486]   --->   Operation 405 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 16 <SV = 15> <Delay = 2.00>
ST_16 : Operation 406 [1/2] (1.23ns)   --->   "%init_col_scr_load_26 = load i8 %init_col_scr_addr_26" [src/align/align.cpp:486]   --->   Operation 406 'load' 'init_col_scr_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln486_77 = trunc i48 %init_col_scr_load_26" [src/align/align.cpp:486]   --->   Operation 407 'trunc' 'trunc_ln486_77' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln486_78 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_26, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 408 'partselect' 'trunc_ln486_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln486_79 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_26, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 409 'partselect' 'trunc_ln486_79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_28 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 27" [src/align/align.cpp:486]   --->   Operation 410 'getelementptr' 'init_col_scr_local_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_28 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 27" [src/align/align.cpp:486]   --->   Operation 411 'getelementptr' 'init_col_scr_local_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_28 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 27" [src/align/align.cpp:486]   --->   Operation 412 'getelementptr' 'init_col_scr_local_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 413 [1/2] (1.23ns)   --->   "%init_col_scr_load_27 = load i8 %init_col_scr_addr_27" [src/align/align.cpp:486]   --->   Operation 413 'load' 'init_col_scr_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln486_80 = trunc i48 %init_col_scr_load_27" [src/align/align.cpp:486]   --->   Operation 414 'trunc' 'trunc_ln486_80' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln486_81 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_27, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 415 'partselect' 'trunc_ln486_81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln486_82 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_27, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 416 'partselect' 'trunc_ln486_82' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_29 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 28" [src/align/align.cpp:486]   --->   Operation 417 'getelementptr' 'init_col_scr_local_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_29 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 28" [src/align/align.cpp:486]   --->   Operation 418 'getelementptr' 'init_col_scr_local_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_29 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 28" [src/align/align.cpp:486]   --->   Operation 419 'getelementptr' 'init_col_scr_local_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (0.76ns)   --->   "%add_ln486_27 = add i8 %idx_read, i8 28" [src/align/align.cpp:486]   --->   Operation 420 'add' 'add_ln486_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln486_28 = zext i8 %add_ln486_27" [src/align/align.cpp:486]   --->   Operation 421 'zext' 'zext_ln486_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%init_col_scr_addr_28 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_28" [src/align/align.cpp:486]   --->   Operation 422 'getelementptr' 'init_col_scr_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 423 [2/2] (1.23ns)   --->   "%init_col_scr_load_28 = load i8 %init_col_scr_addr_28" [src/align/align.cpp:486]   --->   Operation 423 'load' 'init_col_scr_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_16 : Operation 424 [1/1] (0.76ns)   --->   "%add_ln486_28 = add i8 %idx_read, i8 29" [src/align/align.cpp:486]   --->   Operation 424 'add' 'add_ln486_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln486_29 = zext i8 %add_ln486_28" [src/align/align.cpp:486]   --->   Operation 425 'zext' 'zext_ln486_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%init_col_scr_addr_29 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_29" [src/align/align.cpp:486]   --->   Operation 426 'getelementptr' 'init_col_scr_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 427 [2/2] (1.23ns)   --->   "%init_col_scr_load_29 = load i8 %init_col_scr_addr_29" [src/align/align.cpp:486]   --->   Operation 427 'load' 'init_col_scr_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_16 : Operation 428 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_77, i6 %init_col_scr_local_0_addr_28" [src/align/align.cpp:486]   --->   Operation 428 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_16 : Operation 429 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_78, i6 %init_col_scr_local_1_addr_28" [src/align/align.cpp:486]   --->   Operation 429 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_16 : Operation 430 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_79, i6 %init_col_scr_local_2_addr_28" [src/align/align.cpp:486]   --->   Operation 430 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_16 : Operation 431 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_80, i6 %init_col_scr_local_0_addr_29" [src/align/align.cpp:486]   --->   Operation 431 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_16 : Operation 432 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_81, i6 %init_col_scr_local_1_addr_29" [src/align/align.cpp:486]   --->   Operation 432 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_16 : Operation 433 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_82, i6 %init_col_scr_local_2_addr_29" [src/align/align.cpp:486]   --->   Operation 433 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 17 <SV = 16> <Delay = 2.00>
ST_17 : Operation 434 [1/2] (1.23ns)   --->   "%init_col_scr_load_28 = load i8 %init_col_scr_addr_28" [src/align/align.cpp:486]   --->   Operation 434 'load' 'init_col_scr_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_17 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln486_83 = trunc i48 %init_col_scr_load_28" [src/align/align.cpp:486]   --->   Operation 435 'trunc' 'trunc_ln486_83' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln486_84 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_28, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 436 'partselect' 'trunc_ln486_84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln486_85 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_28, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 437 'partselect' 'trunc_ln486_85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 438 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_30 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 29" [src/align/align.cpp:486]   --->   Operation 438 'getelementptr' 'init_col_scr_local_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_30 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 29" [src/align/align.cpp:486]   --->   Operation 439 'getelementptr' 'init_col_scr_local_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 440 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_30 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 29" [src/align/align.cpp:486]   --->   Operation 440 'getelementptr' 'init_col_scr_local_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 441 [1/2] (1.23ns)   --->   "%init_col_scr_load_29 = load i8 %init_col_scr_addr_29" [src/align/align.cpp:486]   --->   Operation 441 'load' 'init_col_scr_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_17 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln486_86 = trunc i48 %init_col_scr_load_29" [src/align/align.cpp:486]   --->   Operation 442 'trunc' 'trunc_ln486_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln486_87 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_29, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 443 'partselect' 'trunc_ln486_87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln486_88 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_29, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 444 'partselect' 'trunc_ln486_88' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 445 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_31 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 30" [src/align/align.cpp:486]   --->   Operation 445 'getelementptr' 'init_col_scr_local_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_31 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 30" [src/align/align.cpp:486]   --->   Operation 446 'getelementptr' 'init_col_scr_local_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 447 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_31 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 30" [src/align/align.cpp:486]   --->   Operation 447 'getelementptr' 'init_col_scr_local_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 448 [1/1] (0.76ns)   --->   "%add_ln486_29 = add i8 %idx_read, i8 30" [src/align/align.cpp:486]   --->   Operation 448 'add' 'add_ln486_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln486_30 = zext i8 %add_ln486_29" [src/align/align.cpp:486]   --->   Operation 449 'zext' 'zext_ln486_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 450 [1/1] (0.00ns)   --->   "%init_col_scr_addr_30 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_30" [src/align/align.cpp:486]   --->   Operation 450 'getelementptr' 'init_col_scr_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 451 [2/2] (1.23ns)   --->   "%init_col_scr_load_30 = load i8 %init_col_scr_addr_30" [src/align/align.cpp:486]   --->   Operation 451 'load' 'init_col_scr_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_17 : Operation 452 [1/1] (0.76ns)   --->   "%add_ln486_30 = add i8 %idx_read, i8 31" [src/align/align.cpp:486]   --->   Operation 452 'add' 'add_ln486_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln486_31 = zext i8 %add_ln486_30" [src/align/align.cpp:486]   --->   Operation 453 'zext' 'zext_ln486_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 454 [1/1] (0.00ns)   --->   "%init_col_scr_addr_31 = getelementptr i48 %init_col_scr, i64 0, i64 %zext_ln486_31" [src/align/align.cpp:486]   --->   Operation 454 'getelementptr' 'init_col_scr_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 455 [2/2] (1.23ns)   --->   "%init_col_scr_load_31 = load i8 %init_col_scr_addr_31" [src/align/align.cpp:486]   --->   Operation 455 'load' 'init_col_scr_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_17 : Operation 456 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_83, i6 %init_col_scr_local_0_addr_30" [src/align/align.cpp:486]   --->   Operation 456 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_17 : Operation 457 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_84, i6 %init_col_scr_local_1_addr_30" [src/align/align.cpp:486]   --->   Operation 457 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_17 : Operation 458 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_85, i6 %init_col_scr_local_2_addr_30" [src/align/align.cpp:486]   --->   Operation 458 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_17 : Operation 459 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_86, i6 %init_col_scr_local_0_addr_31" [src/align/align.cpp:486]   --->   Operation 459 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_17 : Operation 460 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_87, i6 %init_col_scr_local_1_addr_31" [src/align/align.cpp:486]   --->   Operation 460 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_17 : Operation 461 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_88, i6 %init_col_scr_local_2_addr_31" [src/align/align.cpp:486]   --->   Operation 461 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>

State 18 <SV = 17> <Delay = 1.91>
ST_18 : Operation 462 [1/2] (1.23ns)   --->   "%init_col_scr_load_30 = load i8 %init_col_scr_addr_30" [src/align/align.cpp:486]   --->   Operation 462 'load' 'init_col_scr_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_18 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln486_89 = trunc i48 %init_col_scr_load_30" [src/align/align.cpp:486]   --->   Operation 463 'trunc' 'trunc_ln486_89' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln486_90 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_30, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 464 'partselect' 'trunc_ln486_90' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln486_91 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_30, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 465 'partselect' 'trunc_ln486_91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%init_col_scr_local_0_addr_32 = getelementptr i16 %init_col_scr_local_0, i64 0, i64 31" [src/align/align.cpp:486]   --->   Operation 466 'getelementptr' 'init_col_scr_local_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%init_col_scr_local_1_addr_32 = getelementptr i16 %init_col_scr_local_1, i64 0, i64 31" [src/align/align.cpp:486]   --->   Operation 467 'getelementptr' 'init_col_scr_local_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 468 [1/1] (0.00ns)   --->   "%init_col_scr_local_2_addr_32 = getelementptr i16 %init_col_scr_local_2, i64 0, i64 31" [src/align/align.cpp:486]   --->   Operation 468 'getelementptr' 'init_col_scr_local_2_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 469 [1/2] (1.23ns)   --->   "%init_col_scr_load_31 = load i8 %init_col_scr_addr_31" [src/align/align.cpp:486]   --->   Operation 469 'load' 'init_col_scr_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_18 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln486_92 = trunc i48 %init_col_scr_load_31" [src/align/align.cpp:486]   --->   Operation 470 'trunc' 'trunc_ln486_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln486_93 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_31, i32 16, i32 31" [src/align/align.cpp:486]   --->   Operation 471 'partselect' 'trunc_ln486_93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln486_94 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_scr_load_31, i32 32, i32 47" [src/align/align.cpp:486]   --->   Operation 472 'partselect' 'trunc_ln486_94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 473 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_89, i6 %init_col_scr_local_0_addr_32" [src/align/align.cpp:486]   --->   Operation 473 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_18 : Operation 474 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_90, i6 %init_col_scr_local_1_addr_32" [src/align/align.cpp:486]   --->   Operation 474 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_18 : Operation 475 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_91, i6 %init_col_scr_local_2_addr_32" [src/align/align.cpp:486]   --->   Operation 475 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_18 : Operation 476 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_92, i6 %init_col_scr_local_0_addr" [src/align/align.cpp:486]   --->   Operation 476 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_18 : Operation 477 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_93, i6 %init_col_scr_local_1_addr" [src/align/align.cpp:486]   --->   Operation 477 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_18 : Operation 478 [1/1] (0.67ns)   --->   "%store_ln486 = store i16 %trunc_ln486_94, i6 %init_col_scr_local_2_addr" [src/align/align.cpp:486]   --->   Operation 478 'store' 'store_ln486' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 33> <RAM>
ST_18 : Operation 479 [1/1] (0.00ns)   --->   "%ret_ln488 = ret" [src/align/align.cpp:488]   --->   Operation 479 'ret' 'ret_ln488' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('init_col_scr_local_0_addr', src/align/align.cpp:481) [7]  (0.000 ns)
	'load' operation ('init_col_scr_local_0_load', src/align/align.cpp:481) on array 'init_col_scr_local_0' [8]  (0.677 ns)

 <State 2>: 2.002ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [6]  (0.000 ns)
	'add' operation ('add_ln486', src/align/align.cpp:486) [25]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_1', src/align/align.cpp:486) [27]  (0.000 ns)
	'load' operation ('init_col_scr_load_1', src/align/align.cpp:486) on array 'init_col_scr' [28]  (1.237 ns)

 <State 3>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_1', src/align/align.cpp:486) [35]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_2', src/align/align.cpp:486) [37]  (0.000 ns)
	'load' operation ('init_col_scr_load_2', src/align/align.cpp:486) on array 'init_col_scr' [38]  (1.237 ns)

 <State 4>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_3', src/align/align.cpp:486) [55]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_4', src/align/align.cpp:486) [57]  (0.000 ns)
	'load' operation ('init_col_scr_load_4', src/align/align.cpp:486) on array 'init_col_scr' [58]  (1.237 ns)

 <State 5>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_5', src/align/align.cpp:486) [75]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_6', src/align/align.cpp:486) [77]  (0.000 ns)
	'load' operation ('init_col_scr_load_6', src/align/align.cpp:486) on array 'init_col_scr' [78]  (1.237 ns)

 <State 6>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_7', src/align/align.cpp:486) [95]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_8', src/align/align.cpp:486) [97]  (0.000 ns)
	'load' operation ('init_col_scr_load_8', src/align/align.cpp:486) on array 'init_col_scr' [98]  (1.237 ns)

 <State 7>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_9', src/align/align.cpp:486) [115]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_10', src/align/align.cpp:486) [117]  (0.000 ns)
	'load' operation ('init_col_scr_load_10', src/align/align.cpp:486) on array 'init_col_scr' [118]  (1.237 ns)

 <State 8>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_11', src/align/align.cpp:486) [135]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_12', src/align/align.cpp:486) [137]  (0.000 ns)
	'load' operation ('init_col_scr_load_12', src/align/align.cpp:486) on array 'init_col_scr' [138]  (1.237 ns)

 <State 9>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_13', src/align/align.cpp:486) [155]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_14', src/align/align.cpp:486) [157]  (0.000 ns)
	'load' operation ('init_col_scr_load_14', src/align/align.cpp:486) on array 'init_col_scr' [158]  (1.237 ns)

 <State 10>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_15', src/align/align.cpp:486) [175]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_16', src/align/align.cpp:486) [177]  (0.000 ns)
	'load' operation ('init_col_scr_load_16', src/align/align.cpp:486) on array 'init_col_scr' [178]  (1.237 ns)

 <State 11>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_17', src/align/align.cpp:486) [195]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_18', src/align/align.cpp:486) [197]  (0.000 ns)
	'load' operation ('init_col_scr_load_18', src/align/align.cpp:486) on array 'init_col_scr' [198]  (1.237 ns)

 <State 12>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_19', src/align/align.cpp:486) [215]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_20', src/align/align.cpp:486) [217]  (0.000 ns)
	'load' operation ('init_col_scr_load_20', src/align/align.cpp:486) on array 'init_col_scr' [218]  (1.237 ns)

 <State 13>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_21', src/align/align.cpp:486) [235]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_22', src/align/align.cpp:486) [237]  (0.000 ns)
	'load' operation ('init_col_scr_load_22', src/align/align.cpp:486) on array 'init_col_scr' [238]  (1.237 ns)

 <State 14>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_23', src/align/align.cpp:486) [255]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_24', src/align/align.cpp:486) [257]  (0.000 ns)
	'load' operation ('init_col_scr_load_24', src/align/align.cpp:486) on array 'init_col_scr' [258]  (1.237 ns)

 <State 15>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_25', src/align/align.cpp:486) [275]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_26', src/align/align.cpp:486) [277]  (0.000 ns)
	'load' operation ('init_col_scr_load_26', src/align/align.cpp:486) on array 'init_col_scr' [278]  (1.237 ns)

 <State 16>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_27', src/align/align.cpp:486) [295]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_28', src/align/align.cpp:486) [297]  (0.000 ns)
	'load' operation ('init_col_scr_load_28', src/align/align.cpp:486) on array 'init_col_scr' [298]  (1.237 ns)

 <State 17>: 2.002ns
The critical path consists of the following:
	'add' operation ('add_ln486_29', src/align/align.cpp:486) [315]  (0.765 ns)
	'getelementptr' operation ('init_col_scr_addr_30', src/align/align.cpp:486) [317]  (0.000 ns)
	'load' operation ('init_col_scr_load_30', src/align/align.cpp:486) on array 'init_col_scr' [318]  (1.237 ns)

 <State 18>: 1.914ns
The critical path consists of the following:
	'load' operation ('init_col_scr_load_30', src/align/align.cpp:486) on array 'init_col_scr' [318]  (1.237 ns)
	'store' operation ('store_ln486', src/align/align.cpp:486) of variable 'trunc_ln486_89', src/align/align.cpp:486 on array 'init_col_scr_local_0' [425]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
