INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/Stream_Interleaver/Clock-Management-DSP-Blocks-DDR-and-SRL/Stream_Interleaver.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/Stream_Interleaver/Clock-Management-DSP-Blocks-DDR-and-SRL/Stream_Interleaver.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/Stream_Interleaver/Clock-Management-DSP-Blocks-DDR-and-SRL/Stream_Interleaver.srcs/sources_1/new/blender3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blender3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/Stream_Interleaver/Clock-Management-DSP-Blocks-DDR-and-SRL/Stream_Interleaver.srcs/sources_1/new/domain1_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module domain1_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/Stream_Interleaver/Clock-Management-DSP-Blocks-DDR-and-SRL/Stream_Interleaver.srcs/sources_1/new/domain2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module domain2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JP/Documents/School/ECE524/Stream_Interleaver/Clock-Management-DSP-Blocks-DDR-and-SRL/Stream_Interleaver.srcs/sim_1/new/blender3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blender3_tb
