// Seed: 1977676556
module module_0 (
    input wire id_0,
    output wor id_1,
    output wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply0 id_8,
    output wand id_9,
    input tri id_10
);
  wire id_12;
  assign id_9 = id_10;
  assign id_2 = 1;
  assign id_5.id_7 = id_3;
  assign id_2 = id_10 && -1;
  wire id_13;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    output tri0  id_3,
    input  wire  id_4,
    input  wand  id_5,
    output wire  id_6,
    input  wand  id_7,
    input  tri0  id_8,
    input  tri   id_9,
    input  wire  id_10,
    input  tri   id_11,
    input  tri0  id_12,
    output uwire id_13
);
  wire id_15, id_16;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_9,
      id_3,
      id_0,
      id_5,
      id_1,
      id_3,
      id_11,
      id_4,
      id_12,
      id_3,
      id_12
  );
  assign modCall_1.id_5 = 0;
endmodule
