m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/16.1/modelsim_ase/win32aloem
Eavalon_buffer_l_stimuli
Z0 w1574393811
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Z5 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd
Z6 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd
l0
L5
VklNk1R:5K9M?_8m9YCQbZ1
!s100 lK6fGU8AioAhDc]jkOhOS3
Z7 OV;C;10.5b;63
32
Z8 !s110 1580390243
!i10b 1
Z9 !s108 1580390243.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd|
Z11 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 23 avalon_buffer_l_stimuli 0 22 klNk1R:5K9M?_8m9YCQbZ1
l60
L20
V@oS:i1N81?G6eRP3KQRme0
!s100 <;BeVKKFg6jH919B?hj>a0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_buffer_r_stimuli
Z15 w1580360075
R1
R2
R3
R4
Z16 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd
Z17 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd
l0
L5
VA4[LaK1a0B?i5]mhD6VXz3
!s100 kB5A<0oHgINQ1oInTE36_2
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd|
Z19 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z20 DEx4 work 23 avalon_buffer_r_stimuli 0 22 A4[LaK1a0B?i5]mhD6VXz3
l4384
L20
VGP]4gYMnkMi?;Q?nbBLJS1
!s100 Bf;2UbBDEZzz51Xj8@8<K3
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Pavalon_mm_spacewire_pkg
R1
R2
R3
Z21 w1580367055
R4
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
l0
L5
V7Em=Zj2lR``kR[OmE_1gL3
!s100 1z`dm=3Ih_UgLdT`76_:O0
R7
32
Z22 !s110 1580390233
!i10b 1
Z23 !s108 1580390233.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_spacewire_read_ent
Z24 w1580367748
Z25 DPx4 work 22 rmap_mem_area_nfee_pkg 0 22 [ljV=Jz;jZbedzVhCAzY41
Z26 DPx4 work 33 avalon_mm_spacewire_registers_pkg 0 22 ]jaD```Y9@hI<5:BHezgM2
Z27 DPx4 work 23 avalon_mm_spacewire_pkg 0 22 7Em=Zj2lR``kR[OmE_1gL3
R1
R2
R3
R4
Z28 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
Z29 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
l0
L9
V=U3koWIY6=XE4P;mLYc341
!s100 FeS7oSA_UmHPDb[FRB0fO2
R7
32
R22
!i10b 1
R23
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
Z31 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
!i113 1
R12
R13
Artl
R25
R26
R27
R1
R2
R3
Z32 DEx4 work 28 avalon_mm_spacewire_read_ent 0 22 =U3koWIY6=XE4P;mLYc341
l22
L20
V;;oEc:5iCAMQhK`b=Peec1
!s100 c@94TdiAInh4C`;UYE_TZ1
R7
32
R22
!i10b 1
R23
R30
R31
!i113 1
R12
R13
Pavalon_mm_spacewire_registers_pkg
R1
R2
R3
R24
R4
Z33 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
Z34 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
l0
L5
V]jaD```Y9@hI<5:BHezgM2
!s100 Mc;EJoBNGog[IA_YEn9Oz0
R7
32
R22
!i10b 1
R23
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
Z36 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R26
R1
R2
R3
l0
L289
VSeLPjITEn_E9ZU:9<]@f91
!s100 ]KhBSgK`f3T86b@_ggYeR0
R7
32
R22
!i10b 1
R23
R35
R36
!i113 1
R12
R13
Eavalon_mm_spacewire_write_ent
R24
R25
R26
R27
R1
R2
R3
R4
Z37 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
Z38 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
l0
L9
V^:;HcJYgHcFF653LTo9j=3
!s100 ekS7<Pn7o307k2JOHPA`81
R7
32
Z39 !s110 1580390234
!i10b 1
R23
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
Z41 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
!i113 1
R12
R13
Artl
R25
R26
R27
R1
R2
R3
Z42 DEx4 work 29 avalon_mm_spacewire_write_ent 0 22 ^:;HcJYgHcFF653LTo9j=3
l23
L19
VUn>QdN<<GP2acQa8iF65i0
!s100 =7F9IgI]VPJY^JgoECCF30
R7
32
R39
!i10b 1
R23
R40
R41
!i113 1
R12
R13
Pavalon_mm_windowing_pkg
R1
R2
R3
w1580359924
R4
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
l0
L5
VbPDD=TU;HYR1DcnMQ_a632
!s100 9YDLPN5;0@Uc>ci77iMNm1
R7
32
R39
!i10b 1
Z43 !s108 1580390234.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_windowing_write_ent
Z44 w1580359917
Z45 DPx4 work 21 windowing_dataset_pkg 0 22 YHN<^;E@^G97eFj:jjn[L3
Z46 DPx4 work 23 avalon_mm_windowing_pkg 0 22 bPDD=TU;HYR1DcnMQ_a632
R1
R2
R3
R4
Z47 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
Z48 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
l0
L8
VGb`<G[OBDJ<WRRfN]==@U1
!s100 ?879W:iiA4RiZPX_iC=Le2
R7
32
R39
!i10b 1
R43
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
Z50 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
!i113 1
R12
R13
Artl
R45
R46
R1
R2
R3
Z51 DEx4 work 29 avalon_mm_windowing_write_ent 0 22 Gb`<G[OBDJ<WRRfN]==@U1
l30
L22
VZkMHFZOaz3NjW?24=Ob270
!s100 Yo=z7V5<WOCkmkk_laAJB1
R7
32
R39
!i10b 1
R43
R49
R50
!i113 1
R12
R13
Ecomm_v1_80_top
Z52 w1580390225
R45
R25
Z53 DPx4 work 15 rmap_target_pkg 0 22 NQzJjmdG9M8h3<7YB:hUN3
Z54 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z55 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R26
R27
R46
R1
R2
R3
R4
Z56 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd
Z57 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd
l0
L23
V2VQhbil0Fi@QaU5BKz8]f2
!s100 ZBI=aHaD>g5j:XJjWSK7k2
R7
32
Z58 !s110 1580390242
!i10b 1
Z59 !s108 1580390242.000000
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd|
Z61 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd|
!i113 1
R12
R13
Artl
Z62 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z63 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
Z64 DEx4 work 11 spw_mux_ent 0 22 R2oo4i<@g4=8_NO`=VVOO1
Z65 DEx4 work 24 rmap_mem_area_nfee_write 0 22 Hh3]VCX7Z7gV9Z96DYJQg2
Z66 DEx4 work 23 rmap_mem_area_nfee_read 0 22 okbA]5`494g67N=:ibS?72
Z67 DEx4 work 15 rmap_target_top 0 22 SC8@Ne<jWICl5I5SiAE0d2
Z68 DPx4 work 23 fee_data_controller_pkg 0 22 0^;Ln6jd8[I]JZ=UPP3RR1
Z69 DEx4 work 23 fee_data_controller_top 0 22 7kdk8RGbgY:jcZZ<kV5^W0
Z70 DPx4 work 18 windowing_fifo_pkg 0 22 _Glj]gH_g_fR_d2QCWzH00
Z71 DEx4 work 20 windowing_buffer_ent 0 22 E9zleH6W=WgfSoQ@hR@RE1
R51
R42
R32
R45
R25
R53
R54
R55
R26
R27
R46
R1
R2
R3
Z72 DEx4 work 14 comm_v1_80_top 0 22 2VQhbil0Fi@QaU5BKz8]f2
l226
L54
VM`Fb4jO3ZRgIkFXHaRbM:0
!s100 <YN_@gFR[1XaB<VWKQKhd1
R7
32
R58
!i10b 1
R59
R60
R61
!i113 1
R12
R13
Econfig_avalon_stimuli
Z73 w1580388700
R26
R1
R2
R3
R4
Z74 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd
Z75 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd
l0
L7
VdCn3?1bHd2Ye59=ocKX7Z3
!s100 7?dhYc;2^@ll_WooJSGk[1
R7
32
R8
!i10b 1
R59
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd|
Z77 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R26
R1
R2
R3
Z78 DEx4 work 21 config_avalon_stimuli 0 22 dCn3?1bHd2Ye59=ocKX7Z3
l55
L24
VgmUNGa<X4lRVii<QR6A932
!s100 7]6Wd<]7>L^ZzYNZVzkIJ1
R7
32
R8
!i10b 1
R59
R76
R77
!i113 1
R12
R13
Edata_controller_ent
Z79 w1550897189
R1
R2
R3
R4
Z80 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd
Z81 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VZ@>e5eiIeoX3]4VN;XVC`3
!s100 GkFZlYc0A8X7[5PKz]Ga`0
R7
32
Z82 !s110 1574729290
!i10b 1
Z83 !s108 1574729290.000000
Z84 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd|
Z85 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 19 data_controller_ent 0 22 Z@>e5eiIeoX3]4VN;XVC`3
l60
L30
VWJS`bJ`ffe3m<LB7:]]1?0
!s100 C>LhTKZZzOAQM^DEJ;H]11
R7
32
R82
!i10b 1
R83
R84
R85
!i113 1
R12
R13
Edata_packet_data_writer_ent
R24
R68
R1
R2
R3
R4
Z86 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd
Z87 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd
l0
L7
VjTZKCnTFZ9gH[BQEfW[3_1
!s100 fQfz87K47gEDz;nc<NffG3
R7
32
Z88 !s110 1580390240
!i10b 1
Z89 !s108 1580390240.000000
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd|
Z91 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd|
!i113 1
R12
R13
Artl
R68
R1
R2
R3
Z92 DEx4 work 27 data_packet_data_writer_ent 0 22 jTZKCnTFZ9gH[BQEfW[3_1
l51
L34
VJD:11iz3XNG;?@zzhKIHR2
!s100 S2KgCWHeFN<P<KLR=D_h53
R7
32
R88
!i10b 1
R89
R90
R91
!i113 1
R12
R13
Edata_packet_header_gen_ent
R24
R68
R1
R2
R3
R4
Z93 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd
Z94 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd
l0
L7
VljX1SgNHNUV:b_jjG_YgN1
!s100 1fOVc6UKzmT=@N_h5<_]23
R7
32
R88
!i10b 1
R89
Z95 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd|
Z96 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd|
!i113 1
R12
R13
Artl
R68
R1
R2
R3
Z97 DEx4 work 26 data_packet_header_gen_ent 0 22 ljX1SgNHNUV:b_jjG_YgN1
l51
L28
Vj8oUamc:9K3LIEa5_EOhG3
!s100 MG@OUlc^R7_7A5;=;g>P42
R7
32
R88
!i10b 1
R89
R95
R96
!i113 1
R12
R13
Edata_packet_hk_writer_ent
R24
R68
R1
R2
R3
R4
Z98 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd
Z99 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd
l0
L7
VD?4Rg;ab0HV3;hO_[;Xda2
!s100 7=0e`SB`?;73^NK<2oKM32
R7
32
R88
!i10b 1
R89
Z100 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd|
Z101 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd|
!i113 1
R12
R13
Artl
R68
R1
R2
R3
Z102 DEx4 work 25 data_packet_hk_writer_ent 0 22 D?4Rg;ab0HV3;hO_[;Xda2
l52
L32
VOXLeZ@5lP7:<EXM3n1n[U0
!s100 HW066O0n:5Sg:6HQXRd8N2
R7
32
R88
!i10b 1
R89
R100
R101
!i113 1
R12
R13
Edata_transmitter_ent
R24
R68
R1
R2
R3
R4
Z103 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd
Z104 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd
l0
L7
V[DfL5l:bg@WbDUIMbXH3P1
!s100 5_j<b1=odKCJa1gGTgPA41
R7
32
Z105 !s110 1580390241
!i10b 1
Z106 !s108 1580390241.000000
Z107 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd|
Z108 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd|
!i113 1
R12
R13
Artl
R68
R1
R2
R3
Z109 DEx4 work 20 data_transmitter_ent 0 22 [DfL5l:bg@WbDUIMbXH3P1
l81
L36
V9A9DjdX]6o8EzKeff?ikO2
!s100 LgO0SY7`_h=SaA=9ahV7E0
R7
32
R105
!i10b 1
R106
R107
R108
!i113 1
R12
R13
Edelay_block_ent
R0
R1
R2
R3
R4
Z110 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd
Z111 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd
l0
L5
VIBJLB<jz43>S?YT=Z?GE_2
!s100 B>Gie7o@n`cEj?4`]7O0l1
R7
32
Z112 !s110 1574729294
!i10b 1
Z113 !s108 1574729294.000000
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd|
Z115 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z116 DEx4 work 15 delay_block_ent 0 22 IBJLB<jz43>S?YT=Z?GE_2
l30
L21
Vg3gaVF2ko_0kKeI;YAZ?k0
!s100 zn0ZobV1aP5RR3WX_Gg>o0
R7
32
R112
!i10b 1
R113
R114
R115
!i113 1
R12
R13
Edelay_machine_ent
R24
R1
R2
R3
R4
Z117 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_machine_ent.vhd
Z118 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_machine_ent.vhd
l0
L5
Vc`28QdP>nAcke]lUWhAUW2
!s100 YF4`FG3=^DZF7@?:gTI9C0
R7
32
R88
!i10b 1
R89
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_machine_ent.vhd|
Z120 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_machine_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z121 DEx4 work 17 delay_machine_ent 0 22 c`28QdP>nAcke]lUWhAUW2
l54
L28
V[YBMD]FVj;7`U]gd]QQN70
!s100 CKblVZfmS[4MCP`QYBEjS3
R7
32
R88
!i10b 1
R89
R119
R120
!i113 1
R12
R13
Eerror_injection_ent
R21
R1
R2
R3
R4
Z122 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd
Z123 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd
l0
L5
VZI2f8<8ghJlfKVz[d7CLQ0
!s100 g`gnk6_W?i1Rl1TE5bUc52
R7
32
R105
!i10b 1
R106
Z124 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd|
Z125 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z126 DEx4 work 19 error_injection_ent 0 22 ZI2f8<8ghJlfKVz[d7CLQ0
l70
L27
V4V6P=3G?X_5GH3dIen6;53
!s100 m;X1jljaDN40ZjLl7<4o60
R7
32
R105
!i10b 1
R106
R124
R125
!i113 1
R12
R13
Pfee_data_controller_pkg
R1
R2
R3
R24
R4
Z127 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_data_controller_pkg.vhd
Z128 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_data_controller_pkg.vhd
l0
L5
V0^;Ln6jd8[I]JZ=UPP3RR1
!s100 4=o?62ifbk<8M;SBF3]lg2
R7
32
Z129 !s110 1580390239
!i10b 1
Z130 !s108 1580390239.000000
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_data_controller_pkg.vhd|
Z132 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_data_controller_pkg.vhd|
!i113 1
R12
R13
Bbody
R68
R1
R2
R3
l0
L147
ViZLK4dIa^<S@YBcaM0?8I2
!s100 fSY_lWz:06fGCA]UN>lLW1
R7
32
R129
!i10b 1
R130
R131
R132
!i113 1
R12
R13
Efee_data_controller_top
R24
R68
R1
R2
R3
R4
Z133 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_data_controller_top.vhd
Z134 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_data_controller_top.vhd
l0
L7
V7kdk8RGbgY:jcZZ<kV5^W0
!s100 l]h>jcM6>3:2mT`lobdC@1
R7
32
R58
!i10b 1
R59
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_data_controller_top.vhd|
Z136 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_data_controller_top.vhd|
!i113 1
R12
R13
Artl
R126
R109
Z137 DEx4 work 26 fee_imgdata_controller_top 0 22 ?f@:fl6HNCZk=d3o<h5KF1
Z138 DEx4 work 25 fee_hkdata_controller_top 0 22 7?nM@@A5VWg_JkS:CzVSm0
Z139 DEx4 work 20 fee_data_manager_ent 0 22 n2K?SF78z[>J]7LAH_5<j0
R68
R1
R2
R3
R69
l142
L93
VU?fVE<M=>_IVkhECClGK[0
!s100 F<4K;878Q_QEzYI^3dR8H2
R7
32
R58
!i10b 1
R59
R135
R136
!i113 1
R12
R13
Efee_data_manager_ent
R24
R68
R1
R2
R3
R4
Z140 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_data_manager_ent.vhd
Z141 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_data_manager_ent.vhd
l0
L7
Vn2K?SF78z[>J]7LAH_5<j0
!s100 9<`1f_X@MMjo2GCXc3N2F0
R7
32
R58
!i10b 1
R59
Z142 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_data_manager_ent.vhd|
Z143 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_data_manager_ent.vhd|
!i113 1
R12
R13
Artl
R68
R1
R2
R3
R139
l66
L48
Vg6W@XY3n07O2fWH2X[O6O2
!s100 nR2jCUVeF89j2cK[hCW860
R7
32
R58
!i10b 1
R59
R142
R143
!i113 1
R12
R13
Efee_hkdata_controller_top
R24
R68
R1
R2
R3
R4
Z144 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_hkdata_controller_top.vhd
Z145 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_hkdata_controller_top.vhd
l0
L7
V7?nM@@A5VWg_JkS:CzVSm0
!s100 KGH;_jP`DSV4zV;]36lG;2
R7
32
R58
!i10b 1
R59
Z146 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_hkdata_controller_top.vhd|
Z147 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_hkdata_controller_top.vhd|
!i113 1
R12
R13
Artl
Z148 DEx4 work 15 send_buffer_ent 0 22 FN>9]RLT^J_3XOb;5aWk12
R102
R97
Z149 DEx4 work 22 fee_hkdata_manager_ent 0 22 c]cog_OTXUgzW:Kg5RY5h1
R68
R1
R2
R3
R138
l68
L47
V9YlKhTG=]5YG^:TTh]Rz70
!s100 XIWUUHj4:>80bd[AU_HXG2
R7
32
R58
!i10b 1
R59
R146
R147
!i113 1
R12
R13
Efee_hkdata_manager_ent
R24
R68
R1
R2
R3
R4
Z150 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_hkdata_manager_ent.vhd
Z151 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_hkdata_manager_ent.vhd
l0
L7
Vc]cog_OTXUgzW:Kg5RY5h1
!s100 l;co6n=d4RVzKKXlX0c?T3
R7
32
R105
!i10b 1
R106
Z152 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_hkdata_manager_ent.vhd|
Z153 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_hkdata_manager_ent.vhd|
!i113 1
R12
R13
Artl
R68
R1
R2
R3
R149
l63
L47
VIRdkId1<WN_^WCLDKP2jM2
!s100 M68OIT6Tm5NE[0?aMCSZg0
R7
32
R105
!i10b 1
R106
R152
R153
!i113 1
R12
R13
Efee_imgdata_controller_top
R24
R68
R1
R2
R3
R4
Z154 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_imgdata_controller_top.vhd
Z155 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_imgdata_controller_top.vhd
l0
L7
V?f@:fl6HNCZk=d3o<h5KF1
!s100 Lf4IQQGj7;dO=@d@j<WK42
R7
32
R58
!i10b 1
R59
Z156 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_imgdata_controller_top.vhd|
Z157 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_imgdata_controller_top.vhd|
!i113 1
R12
R13
Artl
R148
R92
R97
Z158 DEx4 work 23 fee_imgdata_manager_ent 0 22 UR^VXBOS9l4GMl2S>>RmV2
Z159 DEx4 work 19 masking_machine_ent 0 22 B;=:>6Cmlf<6@>deGjkFf1
R68
R1
R2
R3
R137
l103
L68
V1g4o5PlK6XGVQJnh_0=;`2
!s100 3n2VSSLlj1?h6[=fbcN_91
R7
32
R58
!i10b 1
R59
R156
R157
!i113 1
R12
R13
Efee_imgdata_manager_ent
R24
R68
R1
R2
R3
R4
Z160 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_imgdata_manager_ent.vhd
Z161 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_imgdata_manager_ent.vhd
l0
L7
VUR^VXBOS9l4GMl2S>>RmV2
!s100 ]lDQCT^hX9I4kd;LO[m[T0
R7
32
R58
!i10b 1
R59
Z162 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_imgdata_manager_ent.vhd|
Z163 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_imgdata_manager_ent.vhd|
!i113 1
R12
R13
Artl
R68
R1
R2
R3
R158
l95
L55
VL[0;afIJQ^L4V<c=AH:D53
!s100 M71j89YZ7G?UZTE2B88RC0
R7
32
R58
!i10b 1
R59
R162
R163
!i113 1
R12
R13
Efee_master_data_controller_top
Z164 w1574479870
R1
R2
R3
R4
Z165 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd
Z166 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd
l0
L5
VF1=h:D4V:cQ1MS_aNF0O@0
!s100 DQ@bLHZAJdXj:f4E=djV=3
R7
32
Z167 !s110 1574729296
!i10b 1
Z168 !s108 1574729296.000000
Z169 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd|
Z170 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd|
!i113 1
R12
R13
Artl
R126
Z171 DEx4 work 20 data_transmitter_ent 0 22 >_IEUXY@D6f`dMah8JO;X1
Z172 DEx4 work 15 send_buffer_ent 0 22 93J5BcFz93=kczE2ojnQg1
Z173 DEx4 work 27 data_packet_data_writer_ent 0 22 S7[eZne@Am^TLI<oO_DCo2
DEx4 work 25 data_packet_hk_writer_ent 0 22 2Pbg=>9I[k1MG1XSlIT3]1
Z174 DEx4 work 26 data_packet_header_gen_ent 0 22 ZdJUGK]b@_BEOS`oG1HV00
Z175 DEx4 work 27 fee_master_data_manager_ent 0 22 cY5^=SYDCi=95al]H;`W_2
Z176 DEx4 work 19 masking_machine_ent 0 22 VZ_h`bO28Fem;G=4e:eb22
R1
R2
R3
DEx4 work 30 fee_master_data_controller_top 0 22 F1=h:D4V:cQ1MS_aNF0O@0
l190
L79
V1m]ZQ0JYC[iONN3JhKEjd2
!s100 ca4^TF1]cLLE^Wje3O<NP0
R7
32
R167
!i10b 1
R168
R169
R170
!i113 1
R12
R13
Efee_master_data_manager_ent
Z177 w1574393810
R1
R2
R3
R4
Z178 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd
Z179 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd
l0
L5
VcY5^=SYDCi=95al]H;`W_2
!s100 LjH>U1:IBn;lR0f]1@zEf0
R7
32
R167
!i10b 1
Z180 !s108 1574729295.000000
Z181 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd|
Z182 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R175
l157
L84
VHzVAR1Tgh4Tab;DAZfT@m3
!s100 <8]_Q]KZl5i7lLJm6IF:91
R7
32
R167
!i10b 1
R180
R181
R182
!i113 1
R12
R13
Efee_slave_data_controller_top
R0
R1
R2
R3
R4
Z183 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd
Z184 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd
l0
L5
V899f?ejndLAezdJ0fY<Jz2
!s100 Lh0=I6[jS@MV<i5IW^I;>2
R7
32
R167
!i10b 1
R168
Z185 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd|
Z186 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd|
!i113 1
R12
R13
Artl
R171
R172
R173
R174
Z187 DEx4 work 26 fee_slave_data_manager_ent 0 22 9^^bdC[Q@k1A>>1gIV?eF1
R176
R1
R2
R3
DEx4 work 29 fee_slave_data_controller_top 0 22 899f?ejndLAezdJ0fY<Jz2
l122
L54
VhV_foMGAN0l0`YdaPRcQY3
!s100 mWbLXUjiKJ;?]i0WFM4G@3
R7
32
R167
!i10b 1
R168
R185
R186
!i113 1
R12
R13
Efee_slave_data_manager_ent
R79
R1
R2
R3
R4
Z188 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd
Z189 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd
l0
L5
V9^^bdC[Q@k1A>>1gIV?eF1
!s100 XIXYN9YjSUkI]C[lAz:<n1
R7
32
R167
!i10b 1
R168
Z190 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd|
Z191 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R187
l141
L74
VYLG5gMZUge99JO91kC_]H2
!s100 oIG2];jAd_P2QGT@16VNk1
R7
32
R167
!i10b 1
R168
R190
R191
!i113 1
R12
R13
Emasking_machine_ent
R24
R1
R2
R3
R4
Z192 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd
Z193 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd
l0
L5
VB;=:>6Cmlf<6@>deGjkFf1
!s100 n:OIo7HeE7HYTnaR`V6501
R7
32
R88
!i10b 1
R89
Z194 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd|
Z195 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd|
!i113 1
R12
R13
Artl
Z196 DEx4 work 23 masking_machine_sc_fifo 0 22 KmFCEGkF`LVMJbJSQKP=z1
R121
R1
R2
R3
R159
l152
L49
VlNL<WNE0zDRBD;C2316Gm3
!s100 >=SBg`@[@]AmRWd4B@?h[0
R7
32
R88
!i10b 1
R89
R194
R195
!i113 1
R12
R13
Emasking_machine_sc_fifo
R24
R2
R3
R4
Z197 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd
Z198 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd
l0
L42
VKmFCEGkF`LVMJbJSQKP=z1
!s100 IYbmNM;QO1<WeozZC[DL?0
R7
32
R88
!i10b 1
R89
Z199 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd|
Z200 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R196
l95
L59
Va7b7KH>fbOnA4gfUbXYfY3
!s100 BbiS<e]4dAiZ<gYNkHLJ;0
R7
32
R88
!i10b 1
R89
R199
R200
!i113 1
R12
R13
Prmap_mem_area_nfee_pkg
R1
R2
R3
Z201 w1580331482
R4
Z202 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd
Z203 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd
l0
L5
V[ljV=Jz;jZbedzVhCAzY41
!s100 HYODgO?3R:Q>8==JDhXTB1
R7
32
Z204 !s110 1580390238
!i10b 1
Z205 !s108 1580390238.000000
Z206 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd|
Z207 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd|
!i113 1
R12
R13
Bbody
R25
R1
R2
R3
l0
L523
VF@@`lKC`=ndN^O;fdGXag3
!s100 hQ26KSX>:ShljdDOUaDZb2
R7
32
R204
!i10b 1
R205
R206
R207
!i113 1
R12
R13
Ermap_mem_area_nfee_read
R201
R27
R25
R1
R2
R3
R4
Z208 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd
Z209 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd
l0
L8
VokbA]5`494g67N=:ibS?72
!s100 S8E:Ki0cONUmQW6[f2BRA2
R7
32
R204
!i10b 1
R205
Z210 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd|
Z211 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd|
!i113 1
R12
R13
Artl
R27
R25
R1
R2
R3
R66
l32
L30
Vc95Q^2[;EZN]JR^WXGUV:0
!s100 CQjkF=j@_X1c1:6VJk1?`3
R7
32
R204
!i10b 1
R205
R210
R211
!i113 1
R12
R13
Ermap_mem_area_nfee_write
R201
R27
R25
R1
R2
R3
R4
Z212 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd
Z213 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd
l0
L8
VHh3]VCX7Z7gV9Z96DYJQg2
!s100 c_[gnk?7Xn<LZ:6g7@URW0
R7
32
R204
!i10b 1
R205
Z214 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd|
Z215 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd|
!i113 1
R12
R13
Artl
R27
R25
R1
R2
R3
R65
l30
L28
Vg^ZT00mV3V13XZ_1Mk8Aa3
!s100 Kin6m3RQ9:ch;=_Mh>e;@0
R7
32
R204
!i10b 1
R205
R214
R215
!i113 1
R12
R13
Ermap_target_command_ent
R79
Z216 DPx4 work 19 rmap_target_crc_pkg 0 22 Hfehg<?WN0czF^5koE`ZM1
R53
R1
R2
R3
R4
Z217 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd
Z218 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd
l0
L57
V]MnS]^h>?Vk[lOJQ[:aI_0
!s100 YL8df86V0E?R>>>h[N0zd1
R7
32
R129
!i10b 1
R205
Z219 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd|
Z220 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd|
!i113 1
R12
R13
Artl
R216
R53
R1
R2
R3
Z221 DEx4 work 23 rmap_target_command_ent 0 22 ]MnS]^h>?Vk[lOJQ[:aI_0
l124
L79
V]kE[Wdf7SOJG0aP69cP`82
!s100 ];YU5j>ZL<9[1S6P6FPe=1
R7
32
R129
!i10b 1
R205
R219
R220
!i113 1
R12
R13
Prmap_target_crc_pkg
R1
R2
R3
R79
R4
Z222 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd
Z223 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd
l0
L5
VHfehg<?WN0czF^5koE`ZM1
!s100 `9Y[YfAQKH^TCPiXhl9zD2
R7
32
b1
R204
!i10b 1
R205
Z224 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd|
Z225 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd|
!i113 1
R12
R13
Bbody
R216
R1
R2
R3
l0
L14
VV]zmZnO`iTRI1cX?98>[32
!s100 ;k?BRa?jX0^AeK[1UHQaa2
R7
32
R204
!i10b 1
R205
R224
R225
!i113 1
R12
R13
Prmap_target_pkg
R1
R2
R3
R79
R4
Z226 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd
Z227 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd
l0
L52
VNQzJjmdG9M8h3<7YB:hUN3
!s100 E?^5FUO^_fQ8_h[RBCiC[2
R7
32
R204
!i10b 1
R205
Z228 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd|
Z229 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd|
!i113 1
R12
R13
Bbody
R53
R1
R2
R3
l0
L354
V=^b6ngIN`C@Vd98ARAH7O3
!s100 cgI6;W27bFDSIh:Xk3G4U3
R7
32
R204
!i10b 1
R205
R228
R229
!i113 1
R12
R13
Ermap_target_read_ent
R79
R216
R53
R1
R2
R3
R4
Z230 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd
Z231 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd
l0
L59
VF9<kW9HInQ?5gEQ_@16h>0
!s100 M^:W7j<39[`3e[9XdRgNG3
R7
32
R129
!i10b 1
R130
Z232 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd|
Z233 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd|
!i113 1
R12
R13
Artl
R216
R53
R1
R2
R3
Z234 DEx4 work 20 rmap_target_read_ent 0 22 F9<kW9HInQ?5gEQ_@16h>0
l125
L89
V9Yd`j0z2EONXFj1UYUfjE3
!s100 BkPb2Ua98`I9PXad8>iX[1
R7
32
R129
!i10b 1
R130
R232
R233
!i113 1
R12
R13
Ermap_target_reply_ent
R79
R216
R53
R1
R2
R3
R4
Z235 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd
Z236 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd
l0
L58
V7GgORU0WT1BnFdHge>^8[1
!s100 8A[M5HJB?A>j=;?Td5Hc;1
R7
32
R129
!i10b 1
R130
Z237 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd|
Z238 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd|
!i113 1
R12
R13
Artl
R216
R53
R1
R2
R3
Z239 DEx4 work 21 rmap_target_reply_ent 0 22 7GgORU0WT1BnFdHge>^8[1
l112
L79
Va>cH]nWB5g^B8A[oY]OM`1
!s100 EC5S:X9lFK;CLCATF?Ab72
R7
32
R129
!i10b 1
R130
R237
R238
!i113 1
R12
R13
Ermap_target_top
R79
R53
R1
R2
R3
R4
Z240 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd
Z241 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd
l0
L54
VSC8@Ne<jWICl5I5SiAE0d2
!s100 JE5ZX0o=_Lf>7nZVSM^SW3
R7
32
R129
!i10b 1
R130
Z242 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd|
Z243 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd|
!i113 1
R12
R13
Artl
R239
R234
Z244 DEx4 work 21 rmap_target_write_ent 0 22 iPWF6>LKhebiDKkQ^G<:_0
R216
R221
Z245 DEx4 work 20 rmap_target_user_ent 0 22 Oh^J83586Wn:A64IN_CaI3
R53
R1
R2
R3
R67
l119
L100
V3mcGnX3A740Ja;LooE@oA1
!s100 PMd3U5lWoiKkNB;Fd@?>m0
R7
32
R129
!i10b 1
R130
R242
R243
!i113 1
R12
R13
Ermap_target_user_ent
R79
R53
R1
R2
R3
R4
Z246 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd
Z247 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd
l0
L57
VOh^J83586Wn:A64IN_CaI3
!s100 `eZ=YiGo_zGmVQGhb>NTd2
R7
32
R129
!i10b 1
R130
Z248 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd|
Z249 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd|
!i113 1
R12
R13
Artl
R53
R1
R2
R3
R245
l116
L84
V?F`PJddBiQ`=]He7_5Qk03
!s100 Q1^o0WQ9zh48`EkjAzNJV0
R7
32
R129
!i10b 1
R130
R248
R249
!i113 1
R12
R13
Ermap_target_write_ent
R79
R216
R53
R1
R2
R3
R4
Z250 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd
Z251 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd
l0
L60
ViPWF6>LKhebiDKkQ^G<:_0
!s100 RQfnj^`HLToof3=e[_6]b2
R7
32
R129
!i10b 1
R130
Z252 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd|
Z253 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd|
!i113 1
R12
R13
Artl
R216
R53
R1
R2
R3
R244
l133
L91
Vg;QV2ML7W;@GO=M=`L`dG3
!s100 SdmNRN?C[Yl<i;>M:2_@03
R7
32
R129
!i10b 1
R130
R252
R253
!i113 1
R12
R13
Escfifo_data_buffer
Z254 w1552411588
R2
R3
Z255 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Z256 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd
Z257 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd
l0
L43
VWGD`OB7@9nLj:ZILPlQOO0
!s100 lK@[70N9[d1zadb;MUmRR1
R7
32
Z258 !s110 1553027569
!i10b 1
Z259 !s108 1553027569.000000
Z260 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd|
Z261 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 18 scfifo_data_buffer 0 22 WGD`OB7@9nLj:ZILPlQOO0
l104
L62
VXhb3DcGE1hSjcWMK9_8;>0
!s100 =GmV_<dDz0UmYk:^LhzfN2
R7
32
R258
!i10b 1
R259
R260
R261
!i113 1
R12
R13
Esend_buffer_0_sc_fifo
R21
R2
R3
R4
Z262 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd
Z263 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd
l0
L42
V4H1^PMP0U5=BcC[SS4;bd3
!s100 lIc?mo=_bMFQGo]lK2HEH1
R7
32
R88
!i10b 1
R89
Z264 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd|
Z265 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z266 DEx4 work 21 send_buffer_0_sc_fifo 0 22 4H1^PMP0U5=BcC[SS4;bd3
l103
L61
V8gA:gZ>9U@4QXPWm0WC<b1
!s100 M53MGF0Gm3<PB^QV^BdIS1
R7
32
R88
!i10b 1
R89
R264
R265
!i113 1
R12
R13
Esend_buffer_1_sc_fifo
R21
R2
R3
R4
Z267 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd
Z268 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd
l0
L42
VEl4fD4b;4F=EAIWAVm;]>3
!s100 90GgVU`7DHF8Ijn`0MNl41
R7
32
R105
!i10b 1
R106
Z269 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd|
Z270 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z271 DEx4 work 21 send_buffer_1_sc_fifo 0 22 El4fD4b;4F=EAIWAVm;]>3
l103
L61
V5iTh;RF]nz>8`CU4cCEJO2
!s100 GAQzY?T`cEWo6S?HSli<;2
R7
32
R105
!i10b 1
R106
R269
R270
!i113 1
R12
R13
Esend_buffer_ent
R24
R1
R2
R3
R4
Z272 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd
Z273 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd
l0
L5
VFN>9]RLT^J_3XOb;5aWk12
!s100 HA3RAZ]OeDdWLg@ecG`j[1
R7
32
R105
!i10b 1
R106
Z274 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd|
Z275 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z276 DEx4 work 22 send_buffer_sc_1k_fifo 0 22 D`Pml11COM^Q_`=A0?EO82
R271
R266
R1
R2
R3
R148
l92
L36
V046PhT1z2_Z?k5bmDdYb>0
!s100 `KUgOgZLIE:gE`6ALhn:i0
R7
32
R105
!i10b 1
R106
R274
R275
!i113 1
R12
R13
Esend_buffer_sc_1k_fifo
R24
R2
R3
R4
Z277 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_sc_1k_fifo/send_buffer_sc_1k_fifo.vhd
Z278 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_sc_1k_fifo/send_buffer_sc_1k_fifo.vhd
l0
L42
VD`Pml11COM^Q_`=A0?EO82
!s100 kU@zk@?0CL=b8Tc1G[9An1
R7
32
R105
!i10b 1
R106
Z279 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_sc_1k_fifo/send_buffer_sc_1k_fifo.vhd|
Z280 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_sc_1k_fifo/send_buffer_sc_1k_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R276
l103
L61
VJIk?e8bGleLz>0hF^JYSc0
!s100 T:RSl^FfD2RQHS7Z_6[>n0
R7
32
R105
!i10b 1
R106
R279
R280
!i113 1
R12
R13
Espw_clk_synchronization_ent
Z281 w1565836471
R54
R55
R1
R2
R3
R4
Z282 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z283 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R7
32
Z284 !s110 1580390237
!i10b 1
Z285 !s108 1580390237.000000
Z286 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z287 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R12
R13
Artl
Z288 DEx4 work 20 spw_timecode_dc_fifo 0 22 G>XDQFiRglK[KUzK5SMGb0
Z289 DEx4 work 16 spw_data_dc_fifo 0 22 I<6zf3<^8n7:`Kbadk85z3
R54
R55
R1
R2
R3
R63
l91
L33
VKXkEN@ZOi6RmfC6?41K?O2
!s100 hR4m^E5[?=Sd`Rln6O`m61
R7
32
R284
!i10b 1
R285
R286
R287
!i113 1
R12
R13
Espw_codec_ent
R79
R55
R54
R1
R2
R3
R4
Z290 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd
Z291 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R7
32
R284
!i10b 1
R285
Z292 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd|
Z293 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z294 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R55
R54
R1
R2
R3
R62
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R7
32
R284
!i10b 1
R285
R292
R293
!i113 1
R12
R13
Pspw_codec_pkg
R54
R1
R2
R3
w1576897756
R4
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
R284
!i10b 1
R285
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espw_data_dc_fifo
R0
R2
R3
R4
Z295 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z296 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L42
VI<6zf3<^8n7:`Kbadk85z3
!s100 RP3OUQ^5Rgb[2g6[olbW`3
R7
32
R284
!i10b 1
R285
Z297 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z298 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R289
l101
L60
VAjGhRN_WQG>jDEa0YBUcK2
!s100 ^[GUkD9caOW]H`dCjbjLV2
R7
32
R284
!i10b 1
R285
R297
R298
!i113 1
R12
R13
Espw_data_sc_fifo
R254
R2
R3
R255
Z299 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z300 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L43
VPVAjK:^<@=h;aROE7eUJE0
!s100 Y`2S0PNoBDiX5C;ef[E831
R7
32
Z301 !s110 1553027566
!i10b 1
Z302 !s108 1553027566.000000
Z303 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z304 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 16 spw_data_sc_fifo 0 22 PVAjK:^<@=h;aROE7eUJE0
l102
L61
VN@m=eo93C<:Ljag<]I]0U1
!s100 >@1S9c7ABfz>T<fUGeaa22
R7
32
R301
!i10b 1
R302
R303
R304
!i113 1
R12
R13
Espw_mux_ent
Z305 w1554699944
R54
R55
R1
R2
R3
R4
Z306 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd
Z307 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd
l0
L7
VR2oo4i<@g4=8_NO`=VVOO1
!s100 8?@6CU`mYGXR:1YJ@1=de0
R7
32
R284
!i10b 1
R285
Z308 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd|
Z309 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd|
!i113 1
R12
R13
Artl
R54
R55
R1
R2
R3
R64
l80
L29
V58RJY;=][NW:n<5CQL5k11
!s100 8=4XfTXd3c`BcRncAS]O>0
R7
32
R284
!i10b 1
R285
R308
R309
!i113 1
R12
R13
Espw_timecode_dc_fifo
R0
R2
R3
R4
Z310 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z311 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L42
VG>XDQFiRglK[KUzK5SMGb0
!s100 8FW;7V79ICVJ5W[PW77i>2
R7
32
R284
!i10b 1
R285
Z312 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z313 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R288
l101
L60
V_R8TJm::g06W6A2BhUlzJ0
!s100 L@l7SL8>jTVPRUlYXHK1U0
R7
32
R284
!i10b 1
R285
R312
R313
!i113 1
R12
R13
Espw_timecode_sc_fifo
R254
R2
R3
R255
Z314 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z315 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L43
VAAL]KSFFP9GjmFTe15RaV2
!s100 ]h]oCCDke]96g4QR15WT01
R7
32
R301
!i10b 1
R302
Z316 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z317 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 20 spw_timecode_sc_fifo 0 22 AAL]KSFFP9GjmFTe15RaV2
l102
L61
V5ZMOhbGKS=aOBGel6laN=0
!s100 kBIf<YfW70DnZPfnKK<=S1
R7
32
R301
!i10b 1
R302
R316
R317
!i113 1
R12
R13
Espwlink
R79
R54
R1
R2
R3
R4
Z318 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z319 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
Z320 !s110 1580390236
!i10b 1
Z321 !s108 1580390236.000000
Z322 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z323 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R54
R1
R2
R3
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R320
!i10b 1
R321
R322
R323
!i113 1
R12
R13
Pspwpkg
R2
R3
R79
R4
8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
Z324 !s110 1580390235
!i10b 1
Z325 !s108 1580390235.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R79
R1
R2
R3
R4
Z326 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z327 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
R324
!i10b 1
R325
Z328 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z329 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R1
R2
R3
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R324
!i10b 1
R325
R328
R329
!i113 1
R12
R13
Espwrecv
R79
R54
R1
R2
R3
R4
Z330 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z331 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R320
!i10b 1
R321
Z332 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z333 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R54
R1
R2
R3
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R320
!i10b 1
R321
R332
R333
!i113 1
R12
R13
Espwrecvfront_fast
R79
R54
R1
R2
R3
R4
Z334 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z335 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R320
!i10b 1
R321
Z336 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z337 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R54
R1
R2
R3
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R320
!i10b 1
R321
R336
R337
!i113 1
R12
R13
Espwrecvfront_generic
R79
R1
R2
R3
R4
Z338 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z339 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
R320
!i10b 1
R321
Z340 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z341 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R1
R2
R3
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R320
!i10b 1
R321
R340
R341
!i113 1
R12
R13
Espwstream
R79
R54
R1
R2
R3
R4
Z342 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z343 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R320
!i10b 1
R321
Z344 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z345 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R54
R1
R2
R3
R294
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R320
!i10b 1
R321
R344
R345
!i113 1
R12
R13
Espwxmit
R79
R54
R1
R2
R3
R4
Z346 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z347 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R320
!i10b 1
R321
Z348 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z349 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R54
R1
R2
R3
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R320
!i10b 1
R321
R348
R349
!i113 1
R12
R13
Espwxmit_fast
R79
R54
R1
R2
R3
R4
Z350 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z351 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R284
!i10b 1
R285
Z352 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z353 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R54
R1
R2
R3
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R284
!i10b 1
R285
R352
R353
!i113 1
R12
R13
Estreamtest
R79
R54
R1
R2
R3
R4
Z354 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z355 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R320
!i10b 1
R321
Z356 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z357 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R54
R1
R2
R3
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R320
!i10b 1
R321
R356
R357
!i113 1
R12
R13
Esyncdff
R79
R2
R3
R4
Z358 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z359 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R324
!i10b 1
R325
Z360 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z361 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R2
R3
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R324
!i10b 1
R325
R360
R361
!i113 1
R12
R13
Etestbench_top
Z362 w1580360164
R54
R25
R53
R1
R2
R3
R4
Z363 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd
Z364 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd
l0
L9
V^_]IBe[^?dYM3<zzkeOK<3
!s100 ]@e7aO15WgTDV17oTS2E<1
R7
32
R8
!i10b 1
R9
Z365 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd|
Z366 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R116
R294
R45
R55
R27
R46
R72
R14
R20
R26
R78
R54
R25
R53
R1
R2
R3
Z367 DEx4 work 13 testbench_top 0 22 ^_]IBe[^?dYM3<zzkeOK<3
l79
L12
Z368 V5HBGc=@KlfMlfLDUI1WA>0
Z369 !s100 eSYQ6>CK1GohdkMYEmMjX3
R7
32
R8
!i10b 1
R9
R365
R366
!i113 1
R12
R13
Ewindowing_avsbuff_sc_fifo
R24
R2
R3
R4
Z370 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_avsbuff_sc_fifo/windowing_avsbuff_sc_fifo.vhd
Z371 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_avsbuff_sc_fifo/windowing_avsbuff_sc_fifo.vhd
l0
L42
V:@E_NO[PlTFEj_T:V9<?S2
!s100 Q4;=7I4TfblI:CX@PWaWK2
R7
32
R39
!i10b 1
R43
Z372 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_avsbuff_sc_fifo/windowing_avsbuff_sc_fifo.vhd|
Z373 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_avsbuff_sc_fifo/windowing_avsbuff_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z374 DEx4 work 25 windowing_avsbuff_sc_fifo 0 22 :@E_NO[PlTFEj_T:V9<?S2
l95
L59
VSg67dE84jRW<_cNhXCNHc2
!s100 M93z_DXPY3KWU:L?Zfg]b3
R7
32
R39
!i10b 1
R43
R372
R373
!i113 1
R12
R13
Ewindowing_buffer_ent
R24
R45
R70
R1
R2
R3
R4
Z375 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd
Z376 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd
l0
L8
VE9zleH6W=WgfSoQ@hR@RE1
!s100 SMmJN>z?mgi>@2gM0Q=UA3
R7
32
R324
!i10b 1
R325
Z377 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
Z378 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z379 DEx4 work 23 windowing_mask_fifo_ent 0 22 H@a^=Y=SCG9B?K=lGH7:`1
Z380 DEx4 work 23 windowing_data_fifo_ent 0 22 CSegI0o>:b:Go6TAVJJCW3
R374
R45
R70
R1
R2
R3
R71
l83
L32
VfG[4WHdzz5zWcIF]Ci8[82
!s100 M:oUN]<LhiPO=4QLC0ZJ53
R7
32
R324
!i10b 1
R325
R377
R378
!i113 1
R12
R13
Ewindowing_data_fifo_ent
R24
R70
R1
R2
R3
R4
Z381 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
Z382 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
l0
L7
VCSegI0o>:b:Go6TAVJJCW3
!s100 dYPnfXS>Yza1^dWjWzmfo3
R7
32
R324
!i10b 1
R325
Z383 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
Z384 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z385 DEx4 work 22 windowing_data_sc_fifo 0 22 ^2ZDM6[a?KA?K>ecMJH:f3
R70
R1
R2
R3
R380
l24
L18
VoR199b?ZO1AickZbCI@WO1
!s100 UeoAU?kWk5Sd6d6]jNBeJ2
R7
32
R324
!i10b 1
R325
R383
R384
!i113 1
R12
R13
Ewindowing_data_sc_fifo
R24
R2
R3
R4
Z386 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
Z387 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
l0
L42
V^2ZDM6[a?KA?K>ecMJH:f3
!s100 _N9iRj>jYbzBLJ`_Jhz;[1
R7
32
R39
!i10b 1
R43
Z388 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
Z389 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R385
l95
L59
Vnm9:KcfK55:=d]giI=@CN3
!s100 i6c^cz5co^h?kiL6YmJ[E1
R7
32
R39
!i10b 1
R43
R388
R389
!i113 1
R12
R13
Pwindowing_dataset_pkg
R1
R2
R3
R24
R4
Z390 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_dataset_pkg.vhd
Z391 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_dataset_pkg.vhd
l0
L5
VYHN<^;E@^G97eFj:jjn[L3
!s100 QB5LDMB@=<9gV7ebA:>f61
R7
32
b1
R39
!i10b 1
R43
Z392 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_dataset_pkg.vhd|
Z393 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_dataset_pkg.vhd|
!i113 1
R12
R13
Bbody
R45
R1
R2
R3
l0
L61
VKAj[``J[Jk<?heZQ6I[fh2
!s100 SFNfL=>[dGzGAgOUF3a8A1
R7
32
R39
!i10b 1
R43
R392
R393
!i113 1
R12
R13
Pwindowing_fifo_pkg
R1
R2
R3
R24
R4
Z394 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
Z395 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
l0
L5
V_Glj]gH_g_fR_d2QCWzH00
!s100 8MYM6<zfc72dUEe_ZiYCO0
R7
32
R324
!i10b 1
R325
Z396 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
Z397 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
!i113 1
R12
R13
Bbody
R70
R1
R2
R3
l0
L65
V4RD64_4EWFQ=1>:Z=TiWJ0
!s100 BSNnL0]k`M3je82i=Db>S3
R7
32
R324
!i10b 1
R325
R396
R397
!i113 1
R12
R13
Ewindowing_large_avsbuff_sc_fifo
R0
R2
R3
R4
Z398 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_large_avsbuff_sc_fifo/windowing_large_avsbuff_sc_fifo.vhd
Z399 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_large_avsbuff_sc_fifo/windowing_large_avsbuff_sc_fifo.vhd
l0
L42
VRjozld:QR5a45I;KbXO;<0
!s100 0?O0HF>oX@`=[`@Ij3PG33
R7
32
Z400 !s110 1574729289
!i10b 1
Z401 !s108 1574729289.000000
Z402 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_large_avsbuff_sc_fifo/windowing_large_avsbuff_sc_fifo.vhd|
Z403 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_large_avsbuff_sc_fifo/windowing_large_avsbuff_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 31 windowing_large_avsbuff_sc_fifo 0 22 Rjozld:QR5a45I;KbXO;<0
l95
L59
V_CS2e26OS:lGZjHPkf[0b2
!s100 aloRA2Y81Y:4laR]Fm7nn2
R7
32
R400
!i10b 1
R401
R402
R403
!i113 1
R12
R13
Ewindowing_mask_fifo_ent
R24
R70
R1
R2
R3
R4
Z404 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
Z405 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
l0
L7
VH@a^=Y=SCG9B?K=lGH7:`1
!s100 Ugj>QYI2VQdXOak`LA?Yg1
R7
32
R324
!i10b 1
R325
Z406 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
Z407 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z408 DEx4 work 22 windowing_mask_sc_fifo 0 22 UFdQ0ePLAhN5`4HLT:;SX3
R70
R1
R2
R3
R379
l24
L18
VM@dh?I`?2NOZX:diDkK;P3
!s100 cFODd@MSIG=C_<<ik183O1
R7
32
R324
!i10b 1
R325
R406
R407
!i113 1
R12
R13
Ewindowing_mask_sc_fifo
R24
R2
R3
R4
Z409 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
Z410 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
l0
L42
VUFdQ0ePLAhN5`4HLT:;SX3
!s100 77@_V4HfTo<L`nhYUl;Rj2
R7
32
R39
!i10b 1
R43
Z411 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
Z412 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R408
l95
L59
VCUgWknKefe_I9^5i[JcKV1
!s100 MQWPg4_d3Oee8<n?>ClBS1
R7
32
R39
!i10b 1
R43
R411
R412
!i113 1
R12
R13
Ewindowing_small_avsbuff_sc_fifo
R0
R2
R3
R4
Z413 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_small_avsbuff_sc_fifo/windowing_small_avsbuff_sc_fifo.vhd
Z414 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_small_avsbuff_sc_fifo/windowing_small_avsbuff_sc_fifo.vhd
l0
L42
V>Cb?3Yi2aQ`16`cn0[MHD0
!s100 bl[L6GVW^]9;>3lnEA`6=2
R7
32
R400
!i10b 1
R401
Z415 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_small_avsbuff_sc_fifo/windowing_small_avsbuff_sc_fifo.vhd|
Z416 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_small_avsbuff_sc_fifo/windowing_small_avsbuff_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 31 windowing_small_avsbuff_sc_fifo 0 22 >Cb?3Yi2aQ`16`cn0[MHD0
l95
L59
VEXdGCL_QBaRS?dN@iL6`D2
!s100 e[ob9a69>OhS60gY2zYSZ0
R7
32
R400
!i10b 1
R401
R415
R416
!i113 1
R12
R13
