// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2d_cl_1.h"
#include "relu_1.h"
#include "pooling2d_cl_1.h"
#include "conv_2d_cl.h"
#include "relu.h"
#include "pooling2d_cl.h"
#include "dense.h"
#include "softmax.h"
#include "fifo_w16_d3844_A.h"
#include "fifo_w6_d3844_A.h"
#include "fifo_w16_d961_A.h"
#include "fifo_w16_d841_A.h"
#include "fifo_w6_d841_A.h"
#include "fifo_w16_d196_A.h"
#include "fifo_w16_d1_A.h"
#include "start_for_relu_1_U0.h"
#include "start_for_poolingGfk.h"
#include "start_for_conv_2dHfu.h"
#include "start_for_relu_U0.h"
#include "start_for_poolingIfE.h"
#include "start_for_dense_U0.h"
#include "start_for_softmaxJfO.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 31
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > conv1_input_V_data_0_V_dout;
    sc_in< sc_logic > conv1_input_V_data_0_V_empty_n;
    sc_out< sc_logic > conv1_input_V_data_0_V_read;
    sc_in< sc_lv<16> > conv1_input_V_data_1_V_dout;
    sc_in< sc_logic > conv1_input_V_data_1_V_empty_n;
    sc_out< sc_logic > conv1_input_V_data_1_V_read;
    sc_in< sc_lv<16> > conv1_input_V_data_2_V_dout;
    sc_in< sc_logic > conv1_input_V_data_2_V_empty_n;
    sc_out< sc_logic > conv1_input_V_data_2_V_read;
    sc_out< sc_lv<16> > layer12_out_V_data_0_V_din;
    sc_in< sc_logic > layer12_out_V_data_0_V_full_n;
    sc_out< sc_logic > layer12_out_V_data_0_V_write;
    sc_out< sc_lv<16> > layer12_out_V_data_1_V_din;
    sc_in< sc_logic > layer12_out_V_data_1_V_full_n;
    sc_out< sc_logic > layer12_out_V_data_1_V_write;
    sc_out< sc_lv<16> > layer12_out_V_data_2_V_din;
    sc_in< sc_logic > layer12_out_V_data_2_V_full_n;
    sc_out< sc_logic > layer12_out_V_data_2_V_write;
    sc_out< sc_lv<16> > layer12_out_V_data_3_V_din;
    sc_in< sc_logic > layer12_out_V_data_3_V_full_n;
    sc_out< sc_logic > layer12_out_V_data_3_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    conv_2d_cl_1* conv_2d_cl_1_U0;
    relu_1* relu_1_U0;
    pooling2d_cl_1* pooling2d_cl_1_U0;
    conv_2d_cl* conv_2d_cl_U0;
    relu* relu_U0;
    pooling2d_cl* pooling2d_cl_U0;
    dense* dense_U0;
    softmax* softmax_U0;
    fifo_w16_d3844_A* layer2_out_V_data_0_U;
    fifo_w16_d3844_A* layer2_out_V_data_1_U;
    fifo_w16_d3844_A* layer2_out_V_data_2_U;
    fifo_w16_d3844_A* layer2_out_V_data_3_U;
    fifo_w6_d3844_A* layer4_out_V_data_0_U;
    fifo_w6_d3844_A* layer4_out_V_data_1_U;
    fifo_w6_d3844_A* layer4_out_V_data_2_U;
    fifo_w6_d3844_A* layer4_out_V_data_3_U;
    fifo_w16_d961_A* layer5_out_V_data_0_U;
    fifo_w16_d961_A* layer5_out_V_data_1_U;
    fifo_w16_d961_A* layer5_out_V_data_2_U;
    fifo_w16_d961_A* layer5_out_V_data_3_U;
    fifo_w16_d841_A* layer6_out_V_data_0_U;
    fifo_w16_d841_A* layer6_out_V_data_1_U;
    fifo_w16_d841_A* layer6_out_V_data_2_U;
    fifo_w16_d841_A* layer6_out_V_data_3_U;
    fifo_w6_d841_A* layer8_out_V_data_0_U;
    fifo_w6_d841_A* layer8_out_V_data_1_U;
    fifo_w6_d841_A* layer8_out_V_data_2_U;
    fifo_w6_d841_A* layer8_out_V_data_3_U;
    fifo_w16_d196_A* layer9_out_V_data_0_U;
    fifo_w16_d196_A* layer9_out_V_data_1_U;
    fifo_w16_d196_A* layer9_out_V_data_2_U;
    fifo_w16_d196_A* layer9_out_V_data_3_U;
    fifo_w16_d1_A* layer11_out_V_data_0_U;
    fifo_w16_d1_A* layer11_out_V_data_1_U;
    fifo_w16_d1_A* layer11_out_V_data_2_U;
    fifo_w16_d1_A* layer11_out_V_data_3_U;
    start_for_relu_1_U0* start_for_relu_1_U0_U;
    start_for_poolingGfk* start_for_poolingGfk_U;
    start_for_conv_2dHfu* start_for_conv_2dHfu_U;
    start_for_relu_U0* start_for_relu_U0_U;
    start_for_poolingIfE* start_for_poolingIfE_U;
    start_for_dense_U0* start_for_dense_U0_U;
    start_for_softmaxJfO* start_for_softmaxJfO_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_1_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_1_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_1_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_1_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_1_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_1_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_1_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_1_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_1_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_1_U0_data_V_data_2_V_read;
    sc_signal< sc_lv<16> > conv_2d_cl_1_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_1_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<16> > conv_2d_cl_1_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_1_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<16> > conv_2d_cl_1_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_1_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<16> > conv_2d_cl_1_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_1_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_1_U0_ap_start;
    sc_signal< sc_logic > relu_1_U0_ap_done;
    sc_signal< sc_logic > relu_1_U0_ap_continue;
    sc_signal< sc_logic > relu_1_U0_ap_idle;
    sc_signal< sc_logic > relu_1_U0_ap_ready;
    sc_signal< sc_logic > relu_1_U0_start_out;
    sc_signal< sc_logic > relu_1_U0_start_write;
    sc_signal< sc_logic > relu_1_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_1_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_1_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_1_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<6> > relu_1_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_1_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<6> > relu_1_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_1_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<6> > relu_1_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_1_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<6> > relu_1_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_1_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_start;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_done;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_continue;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_idle;
    sc_signal< sc_logic > pooling2d_cl_1_U0_ap_ready;
    sc_signal< sc_logic > pooling2d_cl_1_U0_start_out;
    sc_signal< sc_logic > pooling2d_cl_1_U0_start_write;
    sc_signal< sc_logic > pooling2d_cl_1_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pooling2d_cl_1_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pooling2d_cl_1_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pooling2d_cl_1_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<16> > pooling2d_cl_1_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pooling2d_cl_1_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<16> > pooling2d_cl_1_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pooling2d_cl_1_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<16> > pooling2d_cl_1_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pooling2d_cl_1_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<16> > pooling2d_cl_1_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pooling2d_cl_1_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > conv_2d_cl_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<16> > conv_2d_cl_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<16> > conv_2d_cl_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<16> > conv_2d_cl_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<16> > conv_2d_cl_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_U0_ap_start;
    sc_signal< sc_logic > relu_U0_ap_done;
    sc_signal< sc_logic > relu_U0_ap_continue;
    sc_signal< sc_logic > relu_U0_ap_idle;
    sc_signal< sc_logic > relu_U0_ap_ready;
    sc_signal< sc_logic > relu_U0_start_out;
    sc_signal< sc_logic > relu_U0_start_write;
    sc_signal< sc_logic > relu_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<6> > relu_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<6> > relu_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<6> > relu_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<6> > relu_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_start;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_done;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_continue;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_idle;
    sc_signal< sc_logic > pooling2d_cl_U0_ap_ready;
    sc_signal< sc_logic > pooling2d_cl_U0_start_out;
    sc_signal< sc_logic > pooling2d_cl_U0_start_write;
    sc_signal< sc_logic > pooling2d_cl_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pooling2d_cl_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pooling2d_cl_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pooling2d_cl_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<16> > pooling2d_cl_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pooling2d_cl_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<16> > pooling2d_cl_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pooling2d_cl_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<16> > pooling2d_cl_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pooling2d_cl_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<16> > pooling2d_cl_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pooling2d_cl_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > dense_U0_ap_start;
    sc_signal< sc_logic > dense_U0_ap_done;
    sc_signal< sc_logic > dense_U0_ap_continue;
    sc_signal< sc_logic > dense_U0_ap_idle;
    sc_signal< sc_logic > dense_U0_ap_ready;
    sc_signal< sc_logic > dense_U0_start_out;
    sc_signal< sc_logic > dense_U0_start_write;
    sc_signal< sc_logic > dense_U0_data_stream_V_data_0_V_read;
    sc_signal< sc_logic > dense_U0_data_stream_V_data_1_V_read;
    sc_signal< sc_logic > dense_U0_data_stream_V_data_2_V_read;
    sc_signal< sc_logic > dense_U0_data_stream_V_data_3_V_read;
    sc_signal< sc_lv<16> > dense_U0_res_stream_V_data_0_V_din;
    sc_signal< sc_logic > dense_U0_res_stream_V_data_0_V_write;
    sc_signal< sc_lv<16> > dense_U0_res_stream_V_data_1_V_din;
    sc_signal< sc_logic > dense_U0_res_stream_V_data_1_V_write;
    sc_signal< sc_lv<16> > dense_U0_res_stream_V_data_2_V_din;
    sc_signal< sc_logic > dense_U0_res_stream_V_data_2_V_write;
    sc_signal< sc_lv<16> > dense_U0_res_stream_V_data_3_V_din;
    sc_signal< sc_logic > dense_U0_res_stream_V_data_3_V_write;
    sc_signal< sc_logic > softmax_U0_ap_start;
    sc_signal< sc_logic > softmax_U0_ap_done;
    sc_signal< sc_logic > softmax_U0_ap_continue;
    sc_signal< sc_logic > softmax_U0_ap_idle;
    sc_signal< sc_logic > softmax_U0_ap_ready;
    sc_signal< sc_logic > softmax_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > softmax_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > softmax_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > softmax_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<16> > softmax_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > softmax_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<16> > softmax_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > softmax_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<16> > softmax_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > softmax_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<16> > softmax_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > softmax_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > layer2_out_V_data_0_full_n;
    sc_signal< sc_lv<16> > layer2_out_V_data_0_dout;
    sc_signal< sc_logic > layer2_out_V_data_0_empty_n;
    sc_signal< sc_logic > layer2_out_V_data_1_full_n;
    sc_signal< sc_lv<16> > layer2_out_V_data_1_dout;
    sc_signal< sc_logic > layer2_out_V_data_1_empty_n;
    sc_signal< sc_logic > layer2_out_V_data_2_full_n;
    sc_signal< sc_lv<16> > layer2_out_V_data_2_dout;
    sc_signal< sc_logic > layer2_out_V_data_2_empty_n;
    sc_signal< sc_logic > layer2_out_V_data_3_full_n;
    sc_signal< sc_lv<16> > layer2_out_V_data_3_dout;
    sc_signal< sc_logic > layer2_out_V_data_3_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_0_full_n;
    sc_signal< sc_lv<6> > layer4_out_V_data_0_dout;
    sc_signal< sc_logic > layer4_out_V_data_0_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_1_full_n;
    sc_signal< sc_lv<6> > layer4_out_V_data_1_dout;
    sc_signal< sc_logic > layer4_out_V_data_1_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_2_full_n;
    sc_signal< sc_lv<6> > layer4_out_V_data_2_dout;
    sc_signal< sc_logic > layer4_out_V_data_2_empty_n;
    sc_signal< sc_logic > layer4_out_V_data_3_full_n;
    sc_signal< sc_lv<6> > layer4_out_V_data_3_dout;
    sc_signal< sc_logic > layer4_out_V_data_3_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_0_full_n;
    sc_signal< sc_lv<16> > layer5_out_V_data_0_dout;
    sc_signal< sc_logic > layer5_out_V_data_0_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_1_full_n;
    sc_signal< sc_lv<16> > layer5_out_V_data_1_dout;
    sc_signal< sc_logic > layer5_out_V_data_1_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_2_full_n;
    sc_signal< sc_lv<16> > layer5_out_V_data_2_dout;
    sc_signal< sc_logic > layer5_out_V_data_2_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_3_full_n;
    sc_signal< sc_lv<16> > layer5_out_V_data_3_dout;
    sc_signal< sc_logic > layer5_out_V_data_3_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_0_full_n;
    sc_signal< sc_lv<16> > layer6_out_V_data_0_dout;
    sc_signal< sc_logic > layer6_out_V_data_0_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_1_full_n;
    sc_signal< sc_lv<16> > layer6_out_V_data_1_dout;
    sc_signal< sc_logic > layer6_out_V_data_1_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_2_full_n;
    sc_signal< sc_lv<16> > layer6_out_V_data_2_dout;
    sc_signal< sc_logic > layer6_out_V_data_2_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_3_full_n;
    sc_signal< sc_lv<16> > layer6_out_V_data_3_dout;
    sc_signal< sc_logic > layer6_out_V_data_3_empty_n;
    sc_signal< sc_logic > layer8_out_V_data_0_full_n;
    sc_signal< sc_lv<6> > layer8_out_V_data_0_dout;
    sc_signal< sc_logic > layer8_out_V_data_0_empty_n;
    sc_signal< sc_logic > layer8_out_V_data_1_full_n;
    sc_signal< sc_lv<6> > layer8_out_V_data_1_dout;
    sc_signal< sc_logic > layer8_out_V_data_1_empty_n;
    sc_signal< sc_logic > layer8_out_V_data_2_full_n;
    sc_signal< sc_lv<6> > layer8_out_V_data_2_dout;
    sc_signal< sc_logic > layer8_out_V_data_2_empty_n;
    sc_signal< sc_logic > layer8_out_V_data_3_full_n;
    sc_signal< sc_lv<6> > layer8_out_V_data_3_dout;
    sc_signal< sc_logic > layer8_out_V_data_3_empty_n;
    sc_signal< sc_logic > layer9_out_V_data_0_full_n;
    sc_signal< sc_lv<16> > layer9_out_V_data_0_dout;
    sc_signal< sc_logic > layer9_out_V_data_0_empty_n;
    sc_signal< sc_logic > layer9_out_V_data_1_full_n;
    sc_signal< sc_lv<16> > layer9_out_V_data_1_dout;
    sc_signal< sc_logic > layer9_out_V_data_1_empty_n;
    sc_signal< sc_logic > layer9_out_V_data_2_full_n;
    sc_signal< sc_lv<16> > layer9_out_V_data_2_dout;
    sc_signal< sc_logic > layer9_out_V_data_2_empty_n;
    sc_signal< sc_logic > layer9_out_V_data_3_full_n;
    sc_signal< sc_lv<16> > layer9_out_V_data_3_dout;
    sc_signal< sc_logic > layer9_out_V_data_3_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_0_full_n;
    sc_signal< sc_lv<16> > layer11_out_V_data_0_dout;
    sc_signal< sc_logic > layer11_out_V_data_0_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_1_full_n;
    sc_signal< sc_lv<16> > layer11_out_V_data_1_dout;
    sc_signal< sc_logic > layer11_out_V_data_1_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_2_full_n;
    sc_signal< sc_lv<16> > layer11_out_V_data_2_dout;
    sc_signal< sc_logic > layer11_out_V_data_2_empty_n;
    sc_signal< sc_logic > layer11_out_V_data_3_full_n;
    sc_signal< sc_lv<16> > layer11_out_V_data_3_dout;
    sc_signal< sc_logic > layer11_out_V_data_3_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<1> > start_for_relu_1_U0_din;
    sc_signal< sc_logic > start_for_relu_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_1_U0_dout;
    sc_signal< sc_logic > start_for_relu_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_1_U0_din;
    sc_signal< sc_logic > start_for_pooling2d_cl_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_1_U0_dout;
    sc_signal< sc_logic > start_for_pooling2d_cl_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_U0_din;
    sc_signal< sc_logic > start_for_relu_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_U0_dout;
    sc_signal< sc_logic > start_for_relu_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_U0_din;
    sc_signal< sc_logic > start_for_pooling2d_cl_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pooling2d_cl_U0_dout;
    sc_signal< sc_logic > start_for_pooling2d_cl_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_dense_U0_din;
    sc_signal< sc_logic > start_for_dense_U0_full_n;
    sc_signal< sc_lv<1> > start_for_dense_U0_dout;
    sc_signal< sc_logic > start_for_dense_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_softmax_U0_din;
    sc_signal< sc_logic > start_for_softmax_U0_full_n;
    sc_signal< sc_lv<1> > start_for_softmax_U0_dout;
    sc_signal< sc_logic > start_for_softmax_U0_empty_n;
    sc_signal< sc_logic > softmax_U0_start_full_n;
    sc_signal< sc_logic > softmax_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_conv1_input_V_data_0_V_read();
    void thread_conv1_input_V_data_1_V_read();
    void thread_conv1_input_V_data_2_V_read();
    void thread_conv_2d_cl_1_U0_ap_continue();
    void thread_conv_2d_cl_1_U0_ap_start();
    void thread_conv_2d_cl_U0_ap_continue();
    void thread_conv_2d_cl_U0_ap_start();
    void thread_dense_U0_ap_continue();
    void thread_dense_U0_ap_start();
    void thread_internal_ap_ready();
    void thread_layer12_out_V_data_0_V_din();
    void thread_layer12_out_V_data_0_V_write();
    void thread_layer12_out_V_data_1_V_din();
    void thread_layer12_out_V_data_1_V_write();
    void thread_layer12_out_V_data_2_V_din();
    void thread_layer12_out_V_data_2_V_write();
    void thread_layer12_out_V_data_3_V_din();
    void thread_layer12_out_V_data_3_V_write();
    void thread_pooling2d_cl_1_U0_ap_continue();
    void thread_pooling2d_cl_1_U0_ap_start();
    void thread_pooling2d_cl_U0_ap_continue();
    void thread_pooling2d_cl_U0_ap_start();
    void thread_real_start();
    void thread_relu_1_U0_ap_continue();
    void thread_relu_1_U0_ap_start();
    void thread_relu_U0_ap_continue();
    void thread_relu_U0_ap_start();
    void thread_softmax_U0_ap_continue();
    void thread_softmax_U0_ap_start();
    void thread_softmax_U0_start_full_n();
    void thread_softmax_U0_start_write();
    void thread_start_for_conv_2d_cl_U0_din();
    void thread_start_for_dense_U0_din();
    void thread_start_for_pooling2d_cl_1_U0_din();
    void thread_start_for_pooling2d_cl_U0_din();
    void thread_start_for_relu_1_U0_din();
    void thread_start_for_relu_U0_din();
    void thread_start_for_softmax_U0_din();
    void thread_start_out();
    void thread_start_write();
};

}

using namespace ap_rtl;

#endif
