0.6
2019.2
Nov  6 2019
21:57:16
D:/Computer_system/22-fall-CPUSample/SampleCPU/CTRL.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/EX.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,CTRL,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/EX.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/ID.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,EX,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/ID.v,1765355768,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/IF.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,ID,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/IF.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/MEM.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,IF,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/MEM.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/WB.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,MEM,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/WB.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/mul/add.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,WB,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/alu.v,1764744965,verilog,,D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,alu,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/decoder_5_32.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/decoder_6_64.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,decoder_5_32,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/decoder_6_64.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/div.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,decoder_6_64,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,1764744965,verilog,,,,,,,,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/div.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/mul/fa.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,div,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/mmu.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/mul/mul.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,mmu,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/mul/add.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/alu.v,,add,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/mul/fa.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/mmu.v,,fa,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/mul/mul.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/mycpu_core.v,,mul,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/regfile.v,1764744965,verilog,,D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,regfile,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/mycpu_core.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/mycpu_top.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,mycpu_core,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/22-fall-CPUSample/SampleCPU/mycpu_top.v,1764744965,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/regfile.v,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/defines.vh,mycpu_top,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1659316350,verilog,,D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,1659316350,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/lib/decoder_5_32.v,,confreg,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,1659316350,verilog,,D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,,soc_lite_top,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1764752165,verilog,,D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1764752165,verilog,,D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1764752170,verilog,,D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1764752191,verilog,,D:/Computer_system/22-fall-CPUSample/SampleCPU/CTRL.v,,inst_ram,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Computer_system/nscscc2022_group_qualifier_submission/nscscc2022_group_qualifier_submission/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,1659316350,verilog,,,,tb_top,,,../../../../../../../../../../../22-fall-CPUSample/SampleCPU/lib;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
