\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{classalu_1_1Alu}{alu\+::\+Alu}} \\*The alu class is responsible for performing arithmetic and logic operations }{\pageref{classalu_1_1Alu}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAssembledProgram}{Assembled\+Program}} }{\pageref{structAssembledProgram}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1BTypeInstructionEncoding}{instruction\+\_\+set\+::\+BType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1BTypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcommand__handler_1_1Command}{command\+\_\+handler\+::\+Command}} }{\pageref{structcommand__handler_1_1Command}}{}
\item\contentsline{section}{\mbox{\hyperlink{classControlUnit}{Control\+Unit}} \\*Base class for the control unit of the CPU }{\pageref{classControlUnit}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1CSR__ITypeInstructionEncoding}{instruction\+\_\+set\+::\+CSR\+\_\+\+IType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1CSR__ITypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1CSR__RTypeInstructionEncoding}{instruction\+\_\+set\+::\+CSR\+\_\+\+RType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1CSR__RTypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structElfHeader}{Elf\+Header}} }{\pageref{structElfHeader}}{}
\item\contentsline{section}{\mbox{\hyperlink{structElfSectionHeader}{Elf\+Section\+Header}} }{\pageref{structElfSectionHeader}}{}
\item\contentsline{section}{\mbox{\hyperlink{structErrorTracker}{Error\+Tracker}} \\*Tracks parsing errors }{\pageref{structErrorTracker}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1FDITypeInstructionEncoding}{instruction\+\_\+set\+::\+FDIType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1FDITypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1FDR1TypeInstructionEncoding}{instruction\+\_\+set\+::\+FDR1\+Type\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1FDR1TypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1FDR2TypeInstructionEncoding}{instruction\+\_\+set\+::\+FDR2\+Type\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1FDR2TypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1FDR3TypeInstructionEncoding}{instruction\+\_\+set\+::\+FDR3\+Type\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1FDR3TypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1FDR4TypeInstructionEncoding}{instruction\+\_\+set\+::\+FDR4\+Type\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1FDR4TypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1FDRTypeInstructionEncoding}{instruction\+\_\+set\+::\+FDRType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1FDRTypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1FDSTypeInstructionEncoding}{instruction\+\_\+set\+::\+FDSType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1FDSTypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1I1TypeInstructionEncoding}{instruction\+\_\+set\+::\+I1\+Type\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1I1TypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1I2TypeInstructionEncoding}{instruction\+\_\+set\+::\+I2\+Type\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1I2TypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1I3TypeInstructionEncoding}{instruction\+\_\+set\+::\+I3\+Type\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1I3TypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structICUnit}{ICUnit}} \\*Represents a unit of intermediate code used for generating machine code }{\pageref{structICUnit}}{}
\item\contentsline{section}{\mbox{\hyperlink{structerrors_1_1ImmediateOutOfRangeError}{errors\+::\+Immediate\+Out\+Of\+Range\+Error}} \\*Represents an error caused by an immediate value being outside the valid range }{\pageref{structerrors_1_1ImmediateOutOfRangeError}}{}
\item\contentsline{section}{\mbox{\hyperlink{structerrors_1_1InvalidLabelRefError}{errors\+::\+Invalid\+Label\+Ref\+Error}} \\*Represents an error caused by referencing an invalid or undefined label }{\pageref{structerrors_1_1InvalidLabelRefError}}{}
\item\contentsline{section}{\mbox{\hyperlink{structerrors_1_1InvalidRegisterError}{errors\+::\+Invalid\+Register\+Error}} }{\pageref{structerrors_1_1InvalidRegisterError}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1JTypeInstructionEncoding}{instruction\+\_\+set\+::\+JType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1JTypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structerrors_1_1LabelRedefinitionError}{errors\+::\+Label\+Redefinition\+Error}} \\*Represents an error caused by redefining a previously defined label }{\pageref{structerrors_1_1LabelRedefinitionError}}{}
\item\contentsline{section}{\mbox{\hyperlink{classLexer}{Lexer}} \\*A class responsible for tokenizing the input source code }{\pageref{classLexer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classMemory}{Memory}} \\*Represents a memory management system with dynamic memory block allocation }{\pageref{classMemory}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMemoryBlock}{Memory\+Block}} \\*Represents a memory block containing 1 KB of memory }{\pageref{structMemoryBlock}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMemoryChange}{Memory\+Change}} }{\pageref{structMemoryChange}}{}
\item\contentsline{section}{\mbox{\hyperlink{classMemoryController}{Memory\+Controller}} \\*Responsible for managing memory in the VM }{\pageref{classMemoryController}}{}
\item\contentsline{section}{\mbox{\hyperlink{structerrors_1_1MisalignedImmediateError}{errors\+::\+Misaligned\+Immediate\+Error}} \\*Represents an error caused by an immediate value being misaligned }{\pageref{structerrors_1_1MisalignedImmediateError}}{}
\item\contentsline{section}{\mbox{\hyperlink{classMMIODevice}{MMIODevice}} }{\pageref{classMMIODevice}}{}
\item\contentsline{section}{\mbox{\hyperlink{classNullMMIODevice}{Null\+MMIODevice}} \\*A simple MMIO device that does nothing }{\pageref{classNullMMIODevice}}{}
\item\contentsline{section}{\mbox{\hyperlink{structParseError}{Parse\+Error}} \\*Represents a parse error with a specific line number and error message }{\pageref{structParseError}}{}
\item\contentsline{section}{\mbox{\hyperlink{classParser}{Parser}} \\*Responsible for parsing tokens and generating intermediate code and symbol tables }{\pageref{classParser}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRegisterChange}{Register\+Change}} }{\pageref{structRegisterChange}}{}
\item\contentsline{section}{\mbox{\hyperlink{classRegisterFile}{Register\+File}} \\*Represents a register file containing integer, floating-\/point, and vector registers }{\pageref{classRegisterFile}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1RTypeInstructionEncoding}{instruction\+\_\+set\+::\+RType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1RTypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{classRVSSControlUnit}{RVSSControl\+Unit}} }{\pageref{classRVSSControlUnit}}{}
\item\contentsline{section}{\mbox{\hyperlink{classRVSSVM}{RVSSVM}} }{\pageref{classRVSSVM}}{}
\item\contentsline{section}{\mbox{\hyperlink{structStepDelta}{Step\+Delta}} }{\pageref{structStepDelta}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1STypeInstructionEncoding}{instruction\+\_\+set\+::\+SType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1STypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSymbolData}{Symbol\+Data}} \\*Stores data about a symbol }{\pageref{structSymbolData}}{}
\item\contentsline{section}{\mbox{\hyperlink{structerrors_1_1SyntaxError}{errors\+::\+Syntax\+Error}} \\*Represents a generic syntax error in the assembler }{\pageref{structerrors_1_1SyntaxError}}{}
\item\contentsline{section}{\mbox{\hyperlink{structToken}{Token}} \\*Structure representing a token }{\pageref{structToken}}{}
\item\contentsline{section}{\mbox{\hyperlink{structerrors_1_1UnexpectedOperandError}{errors\+::\+Unexpected\+Operand\+Error}} \\*Represents an error caused by encountering an unexpected operand }{\pageref{structerrors_1_1UnexpectedOperandError}}{}
\item\contentsline{section}{\mbox{\hyperlink{structerrors_1_1UnexpectedTokenError}{errors\+::\+Unexpected\+Token\+Error}} \\*Represents an error caused by an unexpected token in the input }{\pageref{structerrors_1_1UnexpectedTokenError}}{}
\item\contentsline{section}{\mbox{\hyperlink{structinstruction__set_1_1UTypeInstructionEncoding}{instruction\+\_\+set\+::\+UType\+Instruction\+Encoding}} }{\pageref{structinstruction__set_1_1UTypeInstructionEncoding}}{}
\item\contentsline{section}{\mbox{\hyperlink{classVmBase}{Vm\+Base}} }{\pageref{classVmBase}}{}
\item\contentsline{section}{\mbox{\hyperlink{structvm__config_1_1VmConfig}{vm\+\_\+config\+::\+Vm\+Config}} }{\pageref{structvm__config_1_1VmConfig}}{}
\end{DoxyCompactList}
