
---------- Begin Simulation Statistics ----------
final_tick                               1369743885500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 376669                       # Simulator instruction rate (inst/s)
host_mem_usage                                8793324                       # Number of bytes of host memory used
host_op_rate                                   652649                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3451.30                       # Real time elapsed on the host
host_tick_rate                               38608271                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    2252488617                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.133249                       # Number of seconds simulated
sim_ticks                                133248842000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1316945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2633866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2760                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted       321929                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       318085                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       318462                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          377                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups        322135                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         1590010                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9617522                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2760                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           316130                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     29561077                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       368018                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    396157625                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    266446084                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.486821                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.743976                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    186325891     69.93%     69.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     14986051      5.62%     75.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      8008401      3.01%     78.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7926657      2.97%     81.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5871823      2.20%     83.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      5486231      2.06%     85.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3991933      1.50%     87.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4288020      1.61%     88.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     29561077     11.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    266446084                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        362997075                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       152683001                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107764674                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1342      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     85398674     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           77      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     44959348     11.35%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4853134      1.23%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     71723817     18.10%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       151211      0.04%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     52823113     13.33%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     14045376      3.55%     69.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      2677740      0.68%     69.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     93719298     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     25804495      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    396157625                       # Class of committed instruction
system.switch_cpus_1.commit.refs            136246909                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           396157625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.065991                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.065991                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    192785975                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    396606379                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       18209648                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        42887857                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         8413                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     12605727                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107878240                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               14870                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          28523243                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                9698                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches            322135                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        25392229                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           241093325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1398                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250453259                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         16826                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001209                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     25395946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       318085                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.939795                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    266497684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.489083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.924683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      203335345     76.30%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        5148867      1.93%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        4072182      1.53%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2653139      1.00%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2602380      0.98%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4137966      1.55%     83.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3739747      1.40%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4417776      1.66%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       36390282     13.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    266497684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       547730382                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      337353646                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2789                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         318534                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.612759                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          169755619                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         28523243                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      17571111                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107887323                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts           11                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     28536745                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    396514576                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    141232376                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        12956                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    429796432                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1173388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     56340459                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         8413                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     58302961                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5181452                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8090389                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3922                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       122627                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        54502                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3922                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         2626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       443150004                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           396418789                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.624269                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       276644625                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.487513                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396427694                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      352701851                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      30230990                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.938094                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.938094                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1363      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     85444918     19.88%     19.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           93      0.00%     19.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     19.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     45002420     10.47%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4859270      1.13%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     71743215     16.69%     48.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       151211      0.04%     48.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     52843256     12.29%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     20913279      4.87%     65.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      2679675      0.62%     65.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    120325283     28.00%     93.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     25845413      6.01%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    429809396                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     397451908                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    787202344                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    363189610                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    363549321                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          11107247                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025842                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           704      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        22592      0.20%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        82311      0.74%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       164824      1.48%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3245294     29.22%     31.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       158321      1.43%     33.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      7368704     66.34%     99.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        64497      0.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     43463372                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    350025099                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     33229179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     33326024                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        396514576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       429809396                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       356852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         3728                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       281170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    266497684                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.612807                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.314622                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    150419304     56.44%     56.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     22985200      8.62%     65.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19400281      7.28%     72.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     15194852      5.70%     78.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     17780499      6.67%     84.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     13972407      5.24%     89.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     12859454      4.83%     94.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      6787173      2.55%     97.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7098514      2.66%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    266497684                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.612807                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          25392229                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2871220                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1023107                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107887323                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28536745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     176604544                       # number of misc regfile reads
system.switch_cpus_1.numCycles              266497684                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      82733334                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    376956016                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     18961529                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       23275705                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     39871320                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents         5945                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    978880839                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    396556460                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    377312702                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        49966619                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     51373306                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         8413                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    110513549                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         356556                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    547894577                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    286093344                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        72153384                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          633386496                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         793103103                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11146184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       524194                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22292368                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         524194                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             943889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       368223                       # Transaction distribution
system.membus.trans_dist::CleanEvict           948722                       # Transaction distribution
system.membus.trans_dist::ReadExReq            373032                       # Transaction distribution
system.membus.trans_dist::ReadExResp           373032                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        943889                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3950787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3950787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3950787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    107849216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    107849216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107849216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316921                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4398646000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7180196750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1369743885500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1369743885500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9534533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2204051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            8                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10360927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1611651                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1611651                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             8                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9534525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33438528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33438552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    830848256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              830849280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1418802                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23566272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12564986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041719                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.199945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12040792     95.83%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 524194      4.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12564986                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12982020000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16719264000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      9829263                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9829263                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      9829263                       # number of overall hits
system.l2.overall_hits::total                 9829263                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1316913                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316921                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1316913                       # number of overall misses
system.l2.overall_misses::total               1316921                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       688000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 132417845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     132418533500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       688000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 132417845500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    132418533500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     11146176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11146184                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     11146176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11146184                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.118149                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118150                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.118149                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118150                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        86000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 100551.703491                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100551.615093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        86000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 100551.703491                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100551.615093                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              368223                       # number of writebacks
system.l2.writebacks::total                    368223                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1316913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1316913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316921                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       608000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 119248715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119249323500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       608000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 119248715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119249323500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.118149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.118149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        76000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90551.703491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90551.615093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        76000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90551.703491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90551.615093                       # average overall mshr miss latency
system.l2.replacements                        1418802                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1835828                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1835828                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1835828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1835828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            8                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                8                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            8                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            8                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       422337                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        422337                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data      1238619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1238619                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       373032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              373032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  33961697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33961697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1611651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1611651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.231460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.231460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91042.315405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91042.315405                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       373032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         373032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  30231377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30231377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.231460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.231460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81042.315405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81042.315405                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       688000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       688000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        86000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        86000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       608000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       608000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        76000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        76000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      8590644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8590644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       943881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          943881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  98456148500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  98456148500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9534525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9534525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.098996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 104309.916716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104309.916716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       943881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       943881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  89017338500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89017338500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.098996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 94309.916716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94309.916716                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    22500454                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1435186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.677727                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     139.957717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   185.880334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.014178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 16052.147772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.011345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.979745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10079                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 358096690                       # Number of tag accesses
system.l2.tags.data_accesses                358096690                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     84282432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84282944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23566272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23566272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1316913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       368223                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368223                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    632519058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             632522900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176859113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176859113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176859113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    632519058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            809382013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1316908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000622649250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2767093                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             346475                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316921                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     368223                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1316921                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   368223                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             79695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             81376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             82671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             82259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             84195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             81004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             81667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            80228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            86642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            81996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            81551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22742                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40273117000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6584580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64965292000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30581.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49331.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   366457                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216219                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1316921                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               368223                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  622369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  373481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  277931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1102443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.825967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.232130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.163091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       809556     73.43%     73.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       213847     19.40%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55592      5.04%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9652      0.88%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11698      1.06%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1235      0.11%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          447      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          247      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          169      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1102443                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.457131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.932086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.007424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         20239     91.38%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1555      7.02%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          192      0.87%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           79      0.36%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           23      0.10%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           15      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           10      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.624137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.592508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15983     72.16%     72.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              188      0.85%     73.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4615     20.84%     93.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1067      4.82%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              279      1.26%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84282624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23565312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84282944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23566272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       632.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    632.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  133261937000                       # Total gap between requests
system.mem_ctrls.avgGap                      79080.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     84282112                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23565312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3842.434893355396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 632516656.317358493805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176851908.401575446129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1316913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       368223                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       277250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  64965014750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3230407458500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34656.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     49331.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8772964.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3951597300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2100316185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4726451520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          966749220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10518334320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58479670980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1921516800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82664636325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.377897                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4133789500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4449380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 124665672500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3919881420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2083455000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4676328720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          955296540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10518334320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      58455830730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1941592800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82550719530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.522979                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4190298750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4449380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124609163250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380353976                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25392218                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489399994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380353976                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653800                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25392218                       # number of overall hits
system.cpu.icache.overall_hits::total      1489399994                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        78985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          78996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        78985                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total         78996                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       930500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       930500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       930500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       930500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380432961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     25392229                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489478990                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380432961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     25392229                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489478990                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 84590.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    11.779077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 84590.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    11.779077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        78737                       # number of writebacks
system.cpu.icache.writebacks::total             78737                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       701000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       701000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        87625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        87625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87625                       # average overall mshr miss latency
system.cpu.icache.replacements                  78737                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380353976                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25392218                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489399994                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        78985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         78996                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       930500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       930500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380432961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     25392229                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489478990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 84590.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    11.779077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       701000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       701000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        87625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87625                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.998320                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489478987                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             78993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18855.835163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.220548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.777771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2979036973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2979036973                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    385854722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     25019798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    114066258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        524940778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    385854722                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     25019798                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    114066258                       # number of overall hits
system.cpu.dcache.overall_hits::total       524940778                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     28088717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2183804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     14200741                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44473262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     28088717                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2183804                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     14200741                       # number of overall misses
system.cpu.dcache.overall_misses::total      44473262                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  49057250000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 297738513129                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 346795763129                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  49057250000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 297738513129                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 346795763129                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413943439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    128266999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    569414040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413943439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    128266999                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    569414040                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.080276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.110712                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.078104                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.080276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.110712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.078104                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22464.126817                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 20966.406833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7797.848584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22464.126817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 20966.406833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7797.848584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     65021802                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5462927                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.902374                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     18640990                       # number of writebacks
system.cpu.dcache.writebacks::total          18640990                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3054565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3054565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3054565                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3054565                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2183804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     11146176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13329980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2183804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     11146176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13329980                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  46873446000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 255960502006                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 302833948006                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  46873446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 255960502006                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 302833948006                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.080276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.086898                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.080276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.086898                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023410                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21464.126817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 22963.974551                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22718.259743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21464.126817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 22963.974551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22718.259743                       # average overall mshr miss latency
system.cpu.dcache.replacements               41418441                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    279898779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19623978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     87197937                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       386720694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11825212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1905448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     12586827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26317487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40040192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 246219109000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 286259301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291723991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     99784764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    413038181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.088504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.126140                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 21013.531726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 19561.650367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10877.151796                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3052224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3052224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1905448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9534603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11440051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  38134744000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 206073656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 244208400500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.088504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.095552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20013.531726                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 21613.239324                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21346.792991                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    105955943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5395820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     26868321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      138220084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     16263505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       278356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1613914                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     18155775                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9017058000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  51519404129                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  60536462129                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122219448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     28482235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156375859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.133068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.049057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.056664                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32393.977496                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 31922.025665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3334.281358                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2341                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2341                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       278356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1611573                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1889929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8738702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  49886845506                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58625547506                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.049057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.056582                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31393.977496                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 30955.374349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31019.973505                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           566359475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41418697                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.674005                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   201.640631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    29.458194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    24.899875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.115071                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.097265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1180246777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1180246777                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369743885500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753131000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 290990754500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
