# Samver Jahan Mormo 
### CSE, RUET
### LinkedIn: https://www.linkedin.com/in/samver-jahan-mormo/
<br>


# Project Description
Designing a CPU where-
* Word size: 6 bits
* Operations: AND, ROR
* Register No: 3
* Size of RAM: 8
* Word size of RAM & ISA: 15 bits
* Register mode, Immediate mode, JG

### Here are the screenshots of all the design step by step
___
6-bit AND
![AND](/screenshots/01-AND.png)
6-bit AND Chip 
![AND-Chip](/screenshots/01-AND-Chip.png)

6-bit ROR
![ROR](/screenshots/02-ROR.png)
6-bit ROR Chip 
![ROR-Chip](/screenshots/02-ROR-Chip.png)

6-bit ALU
![ALU](/screenshots/03-6-bit-ALU.png)
6-bit ALU Chip
![ALU-Chip](/screenshots/03-ALU-Chip.png)

1-bit Register
![1-bit-register](/screenshots/04-1-bit-register.png)
1-bit Register Chip
![1-bit-register-chip](/screenshots/04-1-bit-register-chip.png)

6-bit Register
![6-bit-register](/screenshots/05-6-bit-register.png)
6-bit Register Chip
![6-bit-register-chip](/screenshots/05-6-bit-register-chip.png)

3 6-bit Register
![3-6-bit-register](/screenshots/06-3-6-bit-register.png)
3 6-bit Register Chip
![3-6-bit-register-chip](/screenshots/06-3-6-bit-register-chip.png)

1x1 SRAM
![1x1-SRAM](/screenshots/07-1x1-SRAM.png)
1x1 SRAM Chip
![1x1-SRAM-chip](/screenshots/07-1x1-SRAM-chip.png)

1x3 SRAM
![1x3-SRAM](/screenshots/08-1x3-SRAM.png)
1x3 SRAM Chip
![1x3-SRAM-chip](/screenshots/08-1x3-SRAM-chip.png)

1x15 SRAM
![1x15-SRAM](/screenshots/09-1x15-SRAM.png)
1x15 SRAM Chip
![1x15-SRAM-chip](/screenshots/09-1x15-SRAM-chip.png)

8x15 SRAM
![8x15-SRAM](/screenshots/10-8x15-SRAM.png)
8x15 SRAM Chip
![8x15-SRAM-chip](/screenshots/10-8x15-SRAM-chip.png)

3-bit program counter
![3-bit-program-counter](/screenshots/11-3-bit-program-counter.png)
3-bit program counter chip
![3-bit-program-counter-chip](/screenshots/11-3-bit-program-counter-chip.png)

Add Counter
![add-counter](/screenshots/12-add-counter.png)
Add Counter Chip
![add-counter-chip](/screenshots/12-add-counter-chip.png)

Flag Register
![flag-register](/screenshots/13-flag-register.png)
Flag Register Chip
![flag-register-chip](/screenshots/13-flag-register-chip.png)

Control Unit
![control-unit](/screenshots/14-control-unit.png)
Control Unit Chip
![control-unit-chip](/screenshots/14-control-unit-chip.png)

CPU
![CPU](/screenshots/15-final-cpu.png)

ISA of Register Mode
![ISA of Register Mode](/screenshots/16-reg-mode-ISA.png)

ISA of Immediate Mode
![ISA of Immediate Mode](/screenshots/17-Imm-mode-ISA.png)

ISA of Branching Mode (JG)
![ISA of Register Mode](/screenshots/18-Branching-mode-ISA.png)
