Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 46a9e7cfcfdd4cb08fb6362200e4261c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot echo_testbench_behav xil_defaultlib.echo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/z1top.v" Line 1. Module z1top(B_SAMPLE_COUNT_MAX=1,B_PULSE_COUNT_MAX=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/button_parser.v" Line 4. Module button_parser(width=4,sample_count_max=1,pulse_count_max=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/synchronizer.v" Line 1. Module synchronizer(width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/debouncer.v" Line 3. Module debouncer(width=4,sample_count_max=1,pulse_count_max=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/edge_detector.v" Line 1. Module edge_detector(width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart.v" Line 1. Module uart(CLOCK_FREQ=125000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart_transmitter.v" Line 3. Module uart_transmitter(CLOCK_FREQ=125000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart_receiver.v" Line 3. Module uart_receiver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart.v" Line 1. Module uart(CLOCK_FREQ=125000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart_transmitter.v" Line 3. Module uart_transmitter(CLOCK_FREQ=125000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart_receiver.v" Line 3. Module uart_receiver_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.synchronizer(width=4)
Compiling module xil_defaultlib.debouncer(width=4,sample_count_m...
Compiling module xil_defaultlib.edge_detector(width=4)
Compiling module xil_defaultlib.button_parser(width=4,sample_cou...
Compiling module xil_defaultlib.uart_transmitter(CLOCK_FREQ=1250...
Compiling module xil_defaultlib.uart_receiver_default
Compiling module xil_defaultlib.uart(CLOCK_FREQ=125000000)
Compiling module xil_defaultlib.z1top(B_SAMPLE_COUNT_MAX=1,B_PUL...
Compiling module xil_defaultlib.echo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot echo_testbench_behav
