# defaults
SIM ?= icarus
TOPLEVEL_LANG ?= verilog

#VERILOG_SOURCES += $(PWD)/../src/DES.v
# use VHDL_SOURCES for VHDL files

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = DES

# MODULE is the basename of the Python test file
MODULE = test_DES

COMPILE_ARGS += -I ../src -c DES_modules.txt -DWAVEFORM_DES

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim
