Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr  1 12:50:42 2021
| Host         : DESKTOP-OFV538P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CortexM3_timing_summary_routed.rpt -pb CortexM3_timing_summary_routed.pb -rpx CortexM3_timing_summary_routed.rpx -warn_on_violation
| Design       : CortexM3
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 322 register/latch pins with no clock driven by root clock pin: SWCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 753 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.273        0.000                      0                11672        0.108        0.000                      0                11672        9.500        0.000                       0                  5217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.273        0.000                      0                 8695        0.108        0.000                      0                 8695        9.500        0.000                       0                  5217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.903        0.000                      0                 2977        0.423        0.000                      0                 2977  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/S5inz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.650ns  (logic 5.245ns (26.692%)  route 14.405ns (73.308%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.622    22.672    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.777 f  ulogic/P29oz6_i_12/O
                         net (fo=28, routed)          0.775    23.552    ulogic/P29oz6_i_12_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I0_O)        0.105    23.657 r  ulogic/S5inz6_i_3/O
                         net (fo=1, routed)           0.711    24.368    ulogic/S5inz6_i_3_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.105    24.473 r  ulogic/S5inz6_i_1/O
                         net (fo=1, routed)           0.376    24.849    ulogic/Ykj8v6
    SLICE_X31Y113        FDCE                                         r  ulogic/S5inz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.427    24.805    ulogic/CLK50m_IBUF_BUFG
    SLICE_X31Y113        FDCE                                         r  ulogic/S5inz6_reg/C
                         clock pessimism              0.384    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X31Y113        FDCE (Setup_fdce_C_D)       -0.032    25.121    ulogic/S5inz6_reg
  -------------------------------------------------------------------
                         required time                         25.121    
                         arrival time                         -24.849    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/O9boz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.641ns  (logic 5.410ns (27.544%)  route 14.231ns (72.456%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.621    22.671    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.776 f  ulogic/P29oz6_i_8/O
                         net (fo=25, routed)          0.718    23.494    ulogic/P29oz6_i_8_n_0
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.108    23.602 f  ulogic/Ewsnz6_i_3/O
                         net (fo=12, routed)          0.560    24.162    ulogic/Ewsnz6_i_3_n_0
    SLICE_X29Y112        LUT6 (Prop_lut6_I5_O)        0.267    24.429 r  ulogic/O9boz6_i_1/O
                         net (fo=1, routed)           0.411    24.840    ulogic/Jnj8v6
    SLICE_X29Y112        FDCE                                         r  ulogic/O9boz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.428    24.806    ulogic/CLK50m_IBUF_BUFG
    SLICE_X29Y112        FDCE                                         r  ulogic/O9boz6_reg/C
                         clock pessimism              0.384    25.190    
                         clock uncertainty           -0.035    25.154    
    SLICE_X29Y112        FDCE (Setup_fdce_C_D)       -0.032    25.122    ulogic/O9boz6_reg
  -------------------------------------------------------------------
                         required time                         25.122    
                         arrival time                         -24.840    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Rt3107_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.692ns  (logic 5.245ns (26.635%)  route 14.447ns (73.365%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.622    22.672    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.777 f  ulogic/P29oz6_i_12/O
                         net (fo=28, routed)          0.831    23.608    ulogic/P29oz6_i_12_n_0
    SLICE_X28Y111        LUT3 (Prop_lut3_I0_O)        0.105    23.713 f  ulogic/P29oz6_i_7/O
                         net (fo=13, routed)          1.073    24.786    ulogic/P29oz6_i_7_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.105    24.891 r  ulogic/Rt3107_i_1/O
                         net (fo=1, routed)           0.000    24.891    ulogic/Npj8v6
    SLICE_X32Y110        FDCE                                         r  ulogic/Rt3107_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.389    24.767    ulogic/CLK50m_IBUF_BUFG
    SLICE_X32Y110        FDCE                                         r  ulogic/Rt3107_reg/C
                         clock pessimism              0.384    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.072    25.187    ulogic/Rt3107_reg
  -------------------------------------------------------------------
                         required time                         25.187    
                         arrival time                         -24.891    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/V62107_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.620ns  (logic 5.418ns (27.615%)  route 14.202ns (72.385%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 24.807 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.622    22.672    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.777 f  ulogic/P29oz6_i_12/O
                         net (fo=28, routed)          0.858    23.635    ulogic/P29oz6_i_12_n_0
    SLICE_X29Y110        LUT4 (Prop_lut4_I3_O)        0.108    23.743 r  ulogic/V62107_i_4/O
                         net (fo=1, routed)           0.801    24.544    ulogic/V62107_i_4_n_0
    SLICE_X28Y110        LUT6 (Prop_lut6_I2_O)        0.275    24.819 r  ulogic/V62107_i_1/O
                         net (fo=1, routed)           0.000    24.819    ulogic/Upj8v6
    SLICE_X28Y110        FDCE                                         r  ulogic/V62107_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.429    24.807    ulogic/CLK50m_IBUF_BUFG
    SLICE_X28Y110        FDCE                                         r  ulogic/V62107_reg/C
                         clock pessimism              0.384    25.191    
                         clock uncertainty           -0.035    25.155    
    SLICE_X28Y110        FDCE (Setup_fdce_C_D)        0.032    25.187    ulogic/V62107_reg
  -------------------------------------------------------------------
                         required time                         25.187    
                         arrival time                         -24.819    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Y6wzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.616ns  (logic 5.245ns (26.739%)  route 14.371ns (73.261%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 24.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.622    22.672    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.777 f  ulogic/P29oz6_i_12/O
                         net (fo=28, routed)          0.831    23.608    ulogic/P29oz6_i_12_n_0
    SLICE_X28Y111        LUT3 (Prop_lut3_I0_O)        0.105    23.713 f  ulogic/P29oz6_i_7/O
                         net (fo=13, routed)          0.996    24.710    ulogic/P29oz6_i_7_n_0
    SLICE_X32Y113        LUT6 (Prop_lut6_I1_O)        0.105    24.815 r  ulogic/Y6wzz6_i_1/O
                         net (fo=1, routed)           0.000    24.815    ulogic/Krj8v6
    SLICE_X32Y113        FDCE                                         r  ulogic/Y6wzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.387    24.765    ulogic/CLK50m_IBUF_BUFG
    SLICE_X32Y113        FDCE                                         r  ulogic/Y6wzz6_reg/C
                         clock pessimism              0.384    25.149    
                         clock uncertainty           -0.035    25.113    
    SLICE_X32Y113        FDCE (Setup_fdce_C_D)        0.076    25.189    ulogic/Y6wzz6_reg
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                         -24.815    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Xlonz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.549ns  (logic 5.417ns (27.710%)  route 14.132ns (72.290%))
  Logic Levels:           31  (CARRY4=10 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 f  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 f  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 f  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 r  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 f  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          1.132    23.182    ulogic/P29oz6_i_14_n_0
    SLICE_X32Y119        LUT2 (Prop_lut2_I1_O)        0.118    23.300 r  ulogic/Xlonz6_i_4/O
                         net (fo=1, routed)           0.726    24.026    ulogic/Xlonz6_i_4_n_0
    SLICE_X30Y114        LUT6 (Prop_lut6_I2_O)        0.264    24.290 r  ulogic/Xlonz6_i_3/O
                         net (fo=1, routed)           0.353    24.643    ulogic/Xlonz6_i_3_n_0
    SLICE_X28Y112        LUT6 (Prop_lut6_I3_O)        0.105    24.748 r  ulogic/Xlonz6_i_1/O
                         net (fo=1, routed)           0.000    24.748    ulogic/Mlj8v6
    SLICE_X28Y112        FDCE                                         r  ulogic/Xlonz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.428    24.806    ulogic/CLK50m_IBUF_BUFG
    SLICE_X28Y112        FDCE                                         r  ulogic/Xlonz6_reg/C
                         clock pessimism              0.384    25.190    
                         clock uncertainty           -0.035    25.154    
    SLICE_X28Y112        FDCE (Setup_fdce_C_D)        0.033    25.187    ulogic/Xlonz6_reg
  -------------------------------------------------------------------
                         required time                         25.187    
                         arrival time                         -24.748    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/U08oz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.501ns  (logic 5.245ns (26.895%)  route 14.256ns (73.105%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.622    22.672    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.777 f  ulogic/P29oz6_i_12/O
                         net (fo=28, routed)          0.831    23.608    ulogic/P29oz6_i_12_n_0
    SLICE_X28Y111        LUT3 (Prop_lut3_I0_O)        0.105    23.713 f  ulogic/P29oz6_i_7/O
                         net (fo=13, routed)          0.882    24.595    ulogic/P29oz6_i_7_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I1_O)        0.105    24.700 r  ulogic/U08oz6_i_1/O
                         net (fo=1, routed)           0.000    24.700    ulogic/Gpj8v6
    SLICE_X33Y110        FDCE                                         r  ulogic/U08oz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.389    24.767    ulogic/CLK50m_IBUF_BUFG
    SLICE_X33Y110        FDCE                                         r  ulogic/U08oz6_reg/C
                         clock pessimism              0.384    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)        0.032    25.147    ulogic/U08oz6_reg
  -------------------------------------------------------------------
                         required time                         25.147    
                         arrival time                         -24.700    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Tynoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.539ns  (logic 5.245ns (26.843%)  route 14.294ns (73.157%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=3 LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.622    22.672    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.777 f  ulogic/P29oz6_i_12/O
                         net (fo=28, routed)          0.828    23.604    ulogic/P29oz6_i_12_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I2_O)        0.105    23.709 f  ulogic/H2tnz6_i_3/O
                         net (fo=9, routed)           0.924    24.633    ulogic/H2tnz6_i_3_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I5_O)        0.105    24.738 r  ulogic/Tynoz6_i_1/O
                         net (fo=1, routed)           0.000    24.738    ulogic/Soj8v6
    SLICE_X32Y110        FDCE                                         r  ulogic/Tynoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.389    24.767    ulogic/CLK50m_IBUF_BUFG
    SLICE_X32Y110        FDCE                                         r  ulogic/Tynoz6_reg/C
                         clock pessimism              0.384    25.151    
                         clock uncertainty           -0.035    25.115    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.076    25.191    ulogic/Tynoz6_reg
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                         -24.738    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Bdwzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.514ns  (logic 5.245ns (26.878%)  route 14.269ns (73.122%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=14)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.704    22.754    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.859 f  ulogic/P29oz6_i_10/O
                         net (fo=32, routed)          0.864    23.723    ulogic/P29oz6_i_10_n_0
    SLICE_X31Y109        LUT6 (Prop_lut6_I0_O)        0.105    23.828 r  ulogic/Bdwzz6_i_2/O
                         net (fo=1, routed)           0.780    24.608    ulogic/Bdwzz6_i_2_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.105    24.713 r  ulogic/Bdwzz6_i_1/O
                         net (fo=1, routed)           0.000    24.713    ulogic/Cnj8v6
    SLICE_X31Y113        FDCE                                         r  ulogic/Bdwzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.427    24.805    ulogic/CLK50m_IBUF_BUFG
    SLICE_X31Y113        FDCE                                         r  ulogic/Bdwzz6_reg/C
                         clock pessimism              0.384    25.189    
                         clock uncertainty           -0.035    25.153    
    SLICE_X31Y113        FDCE (Setup_fdce_C_D)        0.030    25.183    ulogic/Bdwzz6_reg
  -------------------------------------------------------------------
                         required time                         25.183    
                         arrival time                         -24.713    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 ulogic/K3ia17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Yronz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.493ns  (logic 5.424ns (27.826%)  route 14.069ns (72.174%))
  Logic Levels:           31  (CARRY4=10 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 24.802 - 20.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.548     5.199    ulogic/CLK50m_IBUF_BUFG
    SLICE_X38Y129        FDCE                                         r  ulogic/K3ia17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y129        FDCE (Prop_fdce_C_Q)         0.433     5.632 r  ulogic/K3ia17_reg/Q
                         net (fo=6, routed)           1.307     6.939    ulogic/K3ia17
    SLICE_X36Y143        LUT6 (Prop_lut6_I0_O)        0.105     7.044 f  ulogic/Tgka17_i_7/O
                         net (fo=48, routed)          1.173     8.217    ulogic/Tgka17_i_7_n_0
    SLICE_X31Y145        LUT5 (Prop_lut5_I1_O)        0.124     8.341 r  ulogic/G2ka17_i_8/O
                         net (fo=3, routed)           0.614     8.954    ulogic/G2ka17_i_8_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I0_O)        0.267     9.221 r  ulogic/Ptja17_i_30/O
                         net (fo=2, routed)           0.132     9.353    ulogic/Ptja17_i_30_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I4_O)        0.105     9.458 r  ulogic/Ptja17_i_14/O
                         net (fo=4, routed)           0.705    10.164    ulogic/Ptja17_i_14_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I1_O)        0.105    10.269 r  ulogic/Ptja17_i_5/O
                         net (fo=1, routed)           0.712    10.981    ulogic/Ptja17_i_5_n_0
    SLICE_X38Y144        LUT4 (Prop_lut4_I0_O)        0.105    11.086 r  ulogic/Ptja17_i_3/O
                         net (fo=7, routed)           1.035    12.121    ulogic/Ptja17_i_3_n_0
    SLICE_X47Y137        LUT3 (Prop_lut3_I2_O)        0.126    12.247 r  ulogic/Qq5nz6_i_101/O
                         net (fo=2, routed)           0.347    12.594    ulogic/Qq5nz6_i_101_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I5_O)        0.267    12.861 f  ulogic/Qq5nz6_i_68/O
                         net (fo=3, routed)           0.357    13.218    ulogic/Qq5nz6_i_68_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.105    13.323 r  ulogic/Ptja17_i_66/O
                         net (fo=3, routed)           0.372    13.694    ulogic/X2g7z6_2
    SLICE_X42Y134        LUT2 (Prop_lut2_I1_O)        0.105    13.799 r  ulogic/Ptja17_i_50/O
                         net (fo=1, routed)           0.000    13.799    ulogic/Ptja17_i_50_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    14.113 r  ulogic/Ptja17_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.113    ulogic/Ptja17_reg_i_23_n_0
    SLICE_X42Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.213 r  ulogic/Mwja17_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.213    ulogic/Mwja17_reg_i_11_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.391 r  ulogic/A8ka17_reg_i_10/O[0]
                         net (fo=1, routed)           0.469    14.860    ulogic/Riym17[8]
    SLICE_X41Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.678    15.538 r  ulogic/A8ka17_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.538    ulogic/A8ka17_reg_i_7_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.636 r  ulogic/Lpka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.636    ulogic/Lpka17_reg_i_6_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.734 r  ulogic/Ptja17_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.734    ulogic/Ptja17_reg_i_9_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.832 r  ulogic/Mwja17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.832    ulogic/Mwja17_reg_i_6_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.930 r  ulogic/A8ka17_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.930    ulogic/A8ka17_reg_i_6_n_0
    SLICE_X41Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.028 r  ulogic/Z8ha17_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.028    ulogic/Z8ha17_reg_i_3_n_0
    SLICE_X41Y142        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.208 r  ulogic/Z8ha17_reg_i_2/O[0]
                         net (fo=7, routed)           0.655    16.863    ulogic/p_0_in448_in
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.249    17.112 r  ulogic/Th8nz6_i_6/O
                         net (fo=1, routed)           0.241    17.354    ulogic/Th8nz6_i_6_n_0
    SLICE_X44Y139        LUT6 (Prop_lut6_I2_O)        0.105    17.459 f  ulogic/Th8nz6_i_4/O
                         net (fo=1, routed)           0.520    17.979    ulogic/Th8nz6_i_4_n_0
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.105    18.084 r  ulogic/Th8nz6_i_2/O
                         net (fo=5, routed)           0.829    18.913    ulogic/Th8nz6_i_2_n_0
    SLICE_X46Y128        LUT6 (Prop_lut6_I3_O)        0.105    19.018 r  ulogic/Hzwf07_i_11/O
                         net (fo=1, routed)           0.518    19.535    ulogic/Hzwf07_i_11_n_0
    SLICE_X45Y128        LUT6 (Prop_lut6_I1_O)        0.105    19.640 r  ulogic/Hzwf07_i_6/O
                         net (fo=14, routed)          0.984    20.624    ulogic/Hzwf07_i_6_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I3_O)        0.105    20.729 r  ulogic/Tsea17_i_4/O
                         net (fo=7, routed)           0.510    21.239    ulogic/Tsea17_i_4_n_0
    SLICE_X35Y115        LUT3 (Prop_lut3_I1_O)        0.264    21.503 f  ulogic/Tsea17_i_2/O
                         net (fo=35, routed)          0.441    21.945    ulogic/Tsea17_i_2_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I0_O)        0.105    22.050 r  ulogic/P29oz6_i_14/O
                         net (fo=37, routed)          0.622    22.672    ulogic/P29oz6_i_14_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.105    22.777 f  ulogic/P29oz6_i_12/O
                         net (fo=28, routed)          0.777    23.554    ulogic/P29oz6_i_12_n_0
    SLICE_X30Y114        LUT4 (Prop_lut4_I1_O)        0.125    23.679 r  ulogic/Yronz6_i_4/O
                         net (fo=1, routed)           0.748    24.428    ulogic/Yronz6_i_4_n_0
    SLICE_X27Y112        LUT6 (Prop_lut6_I2_O)        0.264    24.692 r  ulogic/Yronz6_i_1/O
                         net (fo=1, routed)           0.000    24.692    ulogic/Pqj8v6
    SLICE_X27Y112        FDCE                                         r  ulogic/Yronz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.424    24.802    ulogic/CLK50m_IBUF_BUFG
    SLICE_X27Y112        FDCE                                         r  ulogic/Yronz6_reg/C
                         clock pessimism              0.384    25.186    
                         clock uncertainty           -0.035    25.150    
    SLICE_X27Y112        FDCE (Setup_fdce_C_D)        0.032    25.182    ulogic/Yronz6_reg
  -------------------------------------------------------------------
                         required time                         25.182    
                         arrival time                         -24.692    
  -------------------------------------------------------------------
                         slack                                  0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ulogic/L8fu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Lafu07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.904%)  route 0.202ns (49.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.666     1.776    ulogic/CLK50m_IBUF_BUFG
    SLICE_X82Y100        FDCE                                         r  ulogic/L8fu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.164     1.940 r  ulogic/L8fu07_reg/Q
                         net (fo=3, routed)           0.202     2.142    ulogic/L8fu07
    SLICE_X86Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.187 r  ulogic/Lafu07_i_1/O
                         net (fo=4, routed)           0.000     2.187    ulogic/L5zmz6_29
    SLICE_X86Y99         FDCE                                         r  ulogic/Lafu07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.854     2.221    ulogic/CLK50m_IBUF_BUFG
    SLICE_X86Y99         FDCE                                         r  ulogic/Lafu07_reg/C
                         clock pessimism             -0.261     1.959    
    SLICE_X86Y99         FDCE (Hold_fdce_C_D)         0.120     2.079    ulogic/Lafu07_reg
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ulogic/Ljeu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ynju07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.666     1.776    ulogic/CLK50m_IBUF_BUFG
    SLICE_X84Y100        FDCE                                         r  ulogic/Ljeu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDCE (Prop_fdce_C_Q)         0.141     1.917 r  ulogic/Ljeu07_reg/Q
                         net (fo=4, routed)           0.205     2.122    ulogic/Ljeu07
    SLICE_X84Y99         LUT6 (Prop_lut6_I0_O)        0.045     2.167 r  ulogic/Ynju07_i_1/O
                         net (fo=1, routed)           0.000     2.167    ulogic/T1zmz6_20
    SLICE_X84Y99         FDCE                                         r  ulogic/Ynju07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.853     2.220    ulogic/CLK50m_IBUF_BUFG
    SLICE_X84Y99         FDCE                                         r  ulogic/Ynju07_reg/C
                         clock pessimism             -0.261     1.958    
    SLICE_X84Y99         FDCE (Hold_fdce_C_D)         0.092     2.050    ulogic/Ynju07_reg
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ulogic/T1nh07_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Pqku07_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.600     1.710    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y81         FDRE                                         r  ulogic/T1nh07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDRE (Prop_fdre_C_Q)         0.141     1.851 r  ulogic/T1nh07_reg/Q
                         net (fo=2, routed)           0.065     1.916    ulogic/T1nh07
    SLICE_X94Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.961 r  ulogic/Pqku07_i_1/O
                         net (fo=1, routed)           0.000     1.961    ulogic/Buu7v6
    SLICE_X94Y81         FDRE                                         r  ulogic/Pqku07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.868     2.235    ulogic/CLK50m_IBUF_BUFG
    SLICE_X94Y81         FDRE                                         r  ulogic/Pqku07_reg/C
                         clock pessimism             -0.511     1.723    
    SLICE_X94Y81         FDRE (Hold_fdre_C_D)         0.121     1.844    ulogic/Pqku07_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ulogic/Dxmh07_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Tmku07_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.599     1.709    ulogic/CLK50m_IBUF_BUFG
    SLICE_X95Y80         FDRE                                         r  ulogic/Dxmh07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  ulogic/Dxmh07_reg/Q
                         net (fo=2, routed)           0.065     1.915    ulogic/Dxmh07
    SLICE_X94Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  ulogic/Tmku07_i_1/O
                         net (fo=1, routed)           0.000     1.960    ulogic/Puu7v6
    SLICE_X94Y80         FDRE                                         r  ulogic/Tmku07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.867     2.234    ulogic/CLK50m_IBUF_BUFG
    SLICE_X94Y80         FDRE                                         r  ulogic/Tmku07_reg/C
                         clock pessimism             -0.511     1.722    
    SLICE_X94Y80         FDRE (Hold_fdre_C_D)         0.121     1.843    ulogic/Tmku07_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ulogic/W46g07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Yp6g07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.767%)  route 0.269ns (56.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.621     1.731    ulogic/CLK50m_IBUF_BUFG
    SLICE_X50Y125        FDCE                                         r  ulogic/W46g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y125        FDCE (Prop_fdce_C_Q)         0.164     1.895 r  ulogic/W46g07_reg/Q
                         net (fo=8, routed)           0.269     2.164    ulogic/W46g07
    SLICE_X49Y127        LUT5 (Prop_lut5_I1_O)        0.045     2.209 r  ulogic/Yp6g07_i_1/O
                         net (fo=1, routed)           0.000     2.209    ulogic/F938v6
    SLICE_X49Y127        FDCE                                         r  ulogic/Yp6g07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.897     2.264    ulogic/CLK50m_IBUF_BUFG
    SLICE_X49Y127        FDCE                                         r  ulogic/Yp6g07_reg/C
                         clock pessimism             -0.265     1.999    
    SLICE_X49Y127        FDCE (Hold_fdce_C_D)         0.092     2.091    ulogic/Yp6g07_reg
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ulogic/Br6107_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/G0ug07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.316%)  route 0.299ns (61.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.630     1.740    ulogic/CLK50m_IBUF_BUFG
    SLICE_X51Y114        FDCE                                         r  ulogic/Br6107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDCE (Prop_fdce_C_Q)         0.141     1.881 r  ulogic/Br6107_reg/Q
                         net (fo=5, routed)           0.299     2.181    ulogic/Br6107
    SLICE_X49Y108        LUT5 (Prop_lut5_I2_O)        0.045     2.226 r  ulogic/G0ug07_i_1/O
                         net (fo=1, routed)           0.000     2.226    ulogic/Dzx7v6
    SLICE_X49Y108        FDCE                                         r  ulogic/G0ug07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.909     2.276    ulogic/CLK50m_IBUF_BUFG
    SLICE_X49Y108        FDCE                                         r  ulogic/G0ug07_reg/C
                         clock pessimism             -0.265     2.011    
    SLICE_X49Y108        FDCE (Hold_fdce_C_D)         0.091     2.102    ulogic/G0ug07_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ulogic/Lafu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/L8fu07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.812%)  route 0.409ns (66.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.584     1.694    ulogic/CLK50m_IBUF_BUFG
    SLICE_X86Y99         FDCE                                         r  ulogic/Lafu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  ulogic/Lafu07_reg/Q
                         net (fo=3, routed)           0.409     2.267    ulogic/Lafu07
    SLICE_X82Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.312 r  ulogic/L8fu07_i_1/O
                         net (fo=1, routed)           0.000     2.312    ulogic/I7zmz6_29
    SLICE_X82Y100        FDCE                                         r  ulogic/L8fu07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.939     2.306    ulogic/CLK50m_IBUF_BUFG
    SLICE_X82Y100        FDCE                                         r  ulogic/L8fu07_reg/C
                         clock pessimism             -0.261     2.044    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.121     2.165    ulogic/L8fu07_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ulogic/Ptba17_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Fnqh07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.447%)  route 0.098ns (34.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.605     1.715    ulogic/CLK50m_IBUF_BUFG
    SLICE_X93Y90         FDCE                                         r  ulogic/Ptba17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y90         FDCE (Prop_fdce_C_Q)         0.141     1.856 f  ulogic/Ptba17_reg/Q
                         net (fo=8, routed)           0.098     1.954    ulogic/Ptba17
    SLICE_X92Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.999 r  ulogic/Fnqh07_i_1/O
                         net (fo=1, routed)           0.000     1.999    ulogic/Frc7v6
    SLICE_X92Y90         FDCE                                         r  ulogic/Fnqh07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.875     2.242    ulogic/CLK50m_IBUF_BUFG
    SLICE_X92Y90         FDCE                                         r  ulogic/Fnqh07_reg/C
                         clock pessimism             -0.513     1.728    
    SLICE_X92Y90         FDCE (Hold_fdce_C_D)         0.120     1.848    ulogic/Fnqh07_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ulogic/Kghm17_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Vihm17_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.579     1.689    ulogic/CLK50m_IBUF_BUFG
    SLICE_X82Y65         FDRE                                         r  ulogic/Kghm17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.164     1.853 r  ulogic/Kghm17_reg/Q
                         net (fo=1, routed)           0.048     1.902    ulogic/Kghm17
    SLICE_X83Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.947 r  ulogic/Vihm17_i_1/O
                         net (fo=1, routed)           0.000     1.947    ulogic/Hgq7v6
    SLICE_X83Y65         FDRE                                         r  ulogic/Vihm17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.846     2.213    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y65         FDRE                                         r  ulogic/Vihm17_reg/C
                         clock pessimism             -0.510     1.702    
    SLICE_X83Y65         FDRE (Hold_fdre_C_D)         0.092     1.794    ulogic/Vihm17_reg
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ulogic/Ofgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Uhgu07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.582     1.692    ulogic/CLK50m_IBUF_BUFG
    SLICE_X82Y92         FDCE                                         r  ulogic/Ofgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDCE (Prop_fdce_C_Q)         0.164     1.856 r  ulogic/Ofgu07_reg/Q
                         net (fo=1, routed)           0.048     1.905    ulogic/Ofgu07
    SLICE_X83Y92         LUT5 (Prop_lut5_I4_O)        0.045     1.950 r  ulogic/Uhgu07_i_1/O
                         net (fo=1, routed)           0.000     1.950    ulogic/W3a7v6
    SLICE_X83Y92         FDCE                                         r  ulogic/Uhgu07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.851     2.218    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y92         FDCE                                         r  ulogic/Uhgu07_reg/C
                         clock pessimism             -0.512     1.705    
    SLICE_X83Y92         FDCE (Hold_fdce_C_D)         0.092     1.797    ulogic/Uhgu07_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK50m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y7    DTCM/BRAM_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y13   ITCM/BRAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y10   DTCM/BRAM_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y9    ITCM/BRAM_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y10   DTCM/BRAM_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y12   ITCM/BRAM_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y8    DTCM/BRAM_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18   ITCM/BRAM_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y15   ITCM/BRAM_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y9    DTCM/BRAM_reg_3_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X95Y96   ulogic/A6ea17_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y95   ulogic/Mobt07_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X89Y80   ulogic/Z82oz6_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X84Y121  ulogic/Fykg07_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y131  ulogic/Mp3oz6_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y104  ulogic/Mp7u07_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y124  ulogic/Gm0t07_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X97Y98   ulogic/Mr0b17_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X96Y95   ulogic/Sd3b17_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y88   ulogic/Sd5h07_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y58   AhbDtcm/buf_data_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y58   AhbDtcm/buf_data_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y73   ulogic/Grqoz6_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y58   AhbDtcm/buf_pend_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y79   ulogic/Aahh07_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X54Y105  ulogic/G2uf07_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y136  ulogic/Shxnz6_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y91   ulogic/Ag1h07_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y70   ulogic/Zk2nz6_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y73   AhbItcm/buf_data_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/H65nz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 0.484ns (4.185%)  route 11.081ns (95.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.371    16.837    ulogic/Klgg07_i_2_n_0
    SLICE_X31Y111        FDCE                                         f  ulogic/H65nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.428    24.806    ulogic/CLK50m_IBUF_BUFG
    SLICE_X31Y111        FDCE                                         r  ulogic/H65nz6_reg/C
                         clock pessimism              0.300    25.106    
                         clock uncertainty           -0.035    25.071    
    SLICE_X31Y111        FDCE (Recov_fdce_C_CLR)     -0.331    24.740    ulogic/H65nz6_reg
  -------------------------------------------------------------------
                         required time                         24.740    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Loxzz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 0.484ns (4.185%)  route 11.081ns (95.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.371    16.837    ulogic/Klgg07_i_2_n_0
    SLICE_X31Y111        FDCE                                         f  ulogic/Loxzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.428    24.806    ulogic/CLK50m_IBUF_BUFG
    SLICE_X31Y111        FDCE                                         r  ulogic/Loxzz6_reg/C
                         clock pessimism              0.300    25.106    
                         clock uncertainty           -0.035    25.071    
    SLICE_X31Y111        FDCE (Recov_fdce_C_CLR)     -0.331    24.740    ulogic/Loxzz6_reg
  -------------------------------------------------------------------
                         required time                         24.740    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Pzhnz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 0.484ns (4.185%)  route 11.081ns (95.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.371    16.837    ulogic/Klgg07_i_2_n_0
    SLICE_X30Y111        FDCE                                         f  ulogic/Pzhnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.428    24.806    ulogic/CLK50m_IBUF_BUFG
    SLICE_X30Y111        FDCE                                         r  ulogic/Pzhnz6_reg/C
                         clock pessimism              0.300    25.106    
                         clock uncertainty           -0.035    25.071    
    SLICE_X30Y111        FDCE (Recov_fdce_C_CLR)     -0.258    24.813    ulogic/Pzhnz6_reg
  -------------------------------------------------------------------
                         required time                         24.813    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Rdlnz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 0.484ns (4.185%)  route 11.081ns (95.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.371    16.837    ulogic/Klgg07_i_2_n_0
    SLICE_X30Y111        FDCE                                         f  ulogic/Rdlnz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.428    24.806    ulogic/CLK50m_IBUF_BUFG
    SLICE_X30Y111        FDCE                                         r  ulogic/Rdlnz6_reg/C
                         clock pessimism              0.300    25.106    
                         clock uncertainty           -0.035    25.071    
    SLICE_X30Y111        FDCE (Recov_fdce_C_CLR)     -0.258    24.813    ulogic/Rdlnz6_reg
  -------------------------------------------------------------------
                         required time                         24.813    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ssnoz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 0.484ns (4.185%)  route 11.081ns (95.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.371    16.837    ulogic/Klgg07_i_2_n_0
    SLICE_X30Y111        FDCE                                         f  ulogic/Ssnoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.428    24.806    ulogic/CLK50m_IBUF_BUFG
    SLICE_X30Y111        FDCE                                         r  ulogic/Ssnoz6_reg/C
                         clock pessimism              0.300    25.106    
                         clock uncertainty           -0.035    25.071    
    SLICE_X30Y111        FDCE (Recov_fdce_C_CLR)     -0.258    24.813    ulogic/Ssnoz6_reg
  -------------------------------------------------------------------
                         required time                         24.813    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Yronz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.408ns  (logic 0.484ns (4.242%)  route 10.924ns (95.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 24.802 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.215    16.680    ulogic/Klgg07_i_2_n_0
    SLICE_X27Y112        FDCE                                         f  ulogic/Yronz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.424    24.802    ulogic/CLK50m_IBUF_BUFG
    SLICE_X27Y112        FDCE                                         r  ulogic/Yronz6_reg/C
                         clock pessimism              0.300    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X27Y112        FDCE (Recov_fdce_C_CLR)     -0.331    24.736    ulogic/Yronz6_reg
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.128ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Mjhzz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.408ns  (logic 0.484ns (4.242%)  route 10.924ns (95.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 24.802 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.215    16.680    ulogic/Klgg07_i_2_n_0
    SLICE_X26Y112        FDCE                                         f  ulogic/Mjhzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.424    24.802    ulogic/CLK50m_IBUF_BUFG
    SLICE_X26Y112        FDCE                                         r  ulogic/Mjhzz6_reg/C
                         clock pessimism              0.300    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X26Y112        FDCE (Recov_fdce_C_CLR)     -0.258    24.809    ulogic/Mjhzz6_reg
  -------------------------------------------------------------------
                         required time                         24.809    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                  8.128    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Kc5nz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.309ns  (logic 0.484ns (4.280%)  route 10.825ns (95.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 24.806 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.115    16.581    ulogic/Klgg07_i_2_n_0
    SLICE_X28Y111        FDCE                                         f  ulogic/Kc5nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.428    24.806    ulogic/CLK50m_IBUF_BUFG
    SLICE_X28Y111        FDCE                                         r  ulogic/Kc5nz6_reg/C
                         clock pessimism              0.300    25.106    
                         clock uncertainty           -0.035    25.071    
    SLICE_X28Y111        FDCE (Recov_fdce_C_CLR)     -0.331    24.740    ulogic/Kc5nz6_reg
  -------------------------------------------------------------------
                         required time                         24.740    
                         arrival time                         -16.581    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.174ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/S89oz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 0.484ns (4.287%)  route 10.805ns (95.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 24.802 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.096    16.561    ulogic/Klgg07_i_2_n_0
    SLICE_X27Y111        FDCE                                         f  ulogic/S89oz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.424    24.802    ulogic/CLK50m_IBUF_BUFG
    SLICE_X27Y111        FDCE                                         r  ulogic/S89oz6_reg/C
                         clock pessimism              0.300    25.102    
                         clock uncertainty           -0.035    25.067    
    SLICE_X27Y111        FDCE (Recov_fdce_C_CLR)     -0.331    24.736    ulogic/S89oz6_reg
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                         -16.561    
  -------------------------------------------------------------------
                         slack                                  8.174    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 ulogic/Vbd917_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Rfboz6_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.246ns  (logic 0.484ns (4.304%)  route 10.762ns (95.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.651 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.621     5.272    ulogic/CLK50m_IBUF_BUFG
    SLICE_X83Y101        FDPE                                         r  ulogic/Vbd917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDPE (Prop_fdpe_C_Q)         0.379     5.651 r  ulogic/Vbd917_reg/Q
                         net (fo=2, routed)           1.710     7.360    ulogic/Vbd917
    SLICE_X58Y70         LUT3 (Prop_lut3_I1_O)        0.105     7.465 f  ulogic/Klgg07_i_2/O
                         net (fo=1730, routed)        9.053    16.518    ulogic/Klgg07_i_2_n_0
    SLICE_X29Y108        FDCE                                         f  ulogic/Rfboz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  CLK50m (IN)
                         net (fo=0)                   0.000    20.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           1.961    23.301    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.378 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        1.430    24.808    ulogic/CLK50m_IBUF_BUFG
    SLICE_X29Y108        FDCE                                         r  ulogic/Rfboz6_reg/C
                         clock pessimism              0.300    25.108    
                         clock uncertainty           -0.035    25.073    
    SLICE_X29Y108        FDCE (Recov_fdce_C_CLR)     -0.331    24.742    ulogic/Rfboz6_reg
  -------------------------------------------------------------------
                         required time                         24.742    
                         arrival time                         -16.518    
  -------------------------------------------------------------------
                         slack                                  8.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb_uart/reg_txd_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.194%)  route 0.228ns (61.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.228     2.049    u_cmsdk_apb_uart/reg_txd_reg_0
    SLICE_X58Y65         FDPE                                         f  u_cmsdk_apb_uart/reg_txd_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.841     2.208    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X58Y65         FDPE                                         r  u_cmsdk_apb_uart/reg_txd_reg/C
                         clock pessimism             -0.510     1.697    
    SLICE_X58Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     1.626    u_cmsdk_apb_uart/reg_txd_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.149%)  route 0.249ns (63.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.249     2.070    ulogic/Zk2nz6_reg_0
    SLICE_X58Y70         FDCE                                         f  ulogic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.836     2.203    ulogic/CLK50m_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  ulogic/Ql2nz6_reg/C
                         clock pessimism             -0.510     1.692    
    SLICE_X58Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.625    ulogic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ulogic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.149%)  route 0.249ns (63.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.249     2.070    ulogic/Zk2nz6_reg_0
    SLICE_X58Y70         FDCE                                         f  ulogic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.836     2.203    ulogic/CLK50m_IBUF_BUFG
    SLICE_X58Y70         FDCE                                         r  ulogic/Zk2nz6_reg/C
                         clock pessimism             -0.510     1.692    
    SLICE_X58Y70         FDCE (Remov_fdce_C_CLR)     -0.067     1.625    ulogic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_button/btn_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.149%)  route 0.249ns (63.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.249     2.070    u_custom_apb_button/btn_reg_reg[0]_0
    SLICE_X58Y70         FDPE                                         f  u_custom_apb_button/btn_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.836     2.203    u_custom_apb_button/CLK50m_IBUF_BUFG
    SLICE_X58Y70         FDPE                                         r  u_custom_apb_button/btn_reg_reg[0]/C
                         clock pessimism             -0.510     1.692    
    SLICE_X58Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     1.621    u_custom_apb_button/btn_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_custom_apb_button/prdata_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.149%)  route 0.249ns (63.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.249     2.070    u_custom_apb_button/btn_reg_reg[0]_0
    SLICE_X58Y70         FDPE                                         f  u_custom_apb_button/prdata_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.836     2.203    u_custom_apb_button/CLK50m_IBUF_BUFG
    SLICE_X58Y70         FDPE                                         r  u_custom_apb_button/prdata_reg[0]/C
                         clock pessimism             -0.510     1.692    
    SLICE_X58Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     1.621    u_custom_apb_button/prdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb_uart/tx_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.786%)  route 0.264ns (65.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.264     2.085    u_cmsdk_apb_uart/rx_shift_buf_reg[6]_0
    SLICE_X58Y64         FDCE                                         f  u_cmsdk_apb_uart/tx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.842     2.209    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X58Y64         FDCE                                         r  u_cmsdk_apb_uart/tx_state_reg[1]/C
                         clock pessimism             -0.510     1.698    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    u_cmsdk_apb_uart/tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb_uart/tx_state_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.786%)  route 0.264ns (65.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.264     2.085    u_cmsdk_apb_uart/rx_shift_buf_reg[6]_0
    SLICE_X58Y64         FDCE                                         f  u_cmsdk_apb_uart/tx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.842     2.209    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X58Y64         FDCE                                         r  u_cmsdk_apb_uart/tx_state_reg[2]/C
                         clock pessimism             -0.510     1.698    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    u_cmsdk_apb_uart/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb_uart/tx_state_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.786%)  route 0.264ns (65.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep__0/Q
                         net (fo=92, routed)          0.264     2.085    u_cmsdk_apb_uart/rx_shift_buf_reg[6]_0
    SLICE_X58Y64         FDCE                                         f  u_cmsdk_apb_uart/tx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.842     2.209    u_cmsdk_apb_uart/CLK50m_IBUF_BUFG
    SLICE_X58Y64         FDCE                                         r  u_cmsdk_apb_uart/tx_state_reg[3]/C
                         clock pessimism             -0.510     1.698    
    SLICE_X58Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    u_cmsdk_apb_uart/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.991%)  route 0.472ns (77.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.472     2.293    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]_0
    SLICE_X47Y62         FDPE                                         f  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.820     2.187    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/CLK50m_IBUF_BUFG
    SLICE_X47Y62         FDPE                                         r  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]/C
                         clock pessimism             -0.261     1.925    
    SLICE_X47Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.830    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 cpuresetn_reg_inv_rep/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.991%)  route 0.472ns (77.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.570     1.680    CLK50m_IBUF_BUFG
    SLICE_X57Y68         FDPE                                         r  cpuresetn_reg_inv_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.821 f  cpuresetn_reg_inv_rep/Q
                         net (fo=6, routed)           0.472     2.293    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[0]_0
    SLICE_X47Y62         FDPE                                         f  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK50m (IN)
                         net (fo=0)                   0.000     0.000    CLK50m
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK50m_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    CLK50m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  CLK50m_IBUF_BUFG_inst/O
                         net (fo=5216, routed)        0.820     2.187    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/CLK50m_IBUF_BUFG
    SLICE_X47Y62         FDPE                                         r  u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[1]/C
                         clock pessimism             -0.261     1.925    
    SLICE_X47Y62         FDPE (Remov_fdpe_C_PRE)     -0.095     1.830    u_cmsdk_apb3_eg_slave_led/u_custom_apb_led/ledNumOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.463    





