{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 17:21:22 2014 " "Info: Processing started: Sun Sep 28 17:21:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2-lista4 -c ex2-lista4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex2-lista4 -c ex2-lista4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2-lista4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex2-lista4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex2-lista4 " "Info: Found entity 1: ex2-lista4" {  } { { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex2-lista4 " "Info: Elaborating entity \"ex2-lista4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JKFF2 JKFF2:inst " "Info: Elaborating entity \"JKFF2\" for hierarchy \"JKFF2:inst\"" {  } { { "ex2-lista4.bdf" "inst" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 112 160 264 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "JKFF2:inst " "Info: Elaborated megafunction instantiation \"JKFF2:inst\"" {  } { { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 112 160 264 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 17:21:25 2014 " "Info: Processing ended: Sun Sep 28 17:21:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 17:21:26 2014 " "Info: Processing started: Sun Sep 28 17:21:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex2-lista4 -c ex2-lista4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ex2-lista4 -c ex2-lista4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex2-lista4 EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design \"ex2-lista4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Info: Device EP1C3T100A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "Critical Warning: No exact pin location assignment(s) for 5 pins of 5 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Info: Pin A not assigned to an exact location on the device" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { A } } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 8 304 480 24 "A" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/" 0 { } { { 0 { 0 ""} 0 7 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { C } } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 24 960 1136 40 "C" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Info: Pin B not assigned to an exact location on the device" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { B } } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { -8 688 864 8 "B" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Info: Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { CLOCK } } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 32 -48 120 48 "CLOCK" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R " "Info: Pin R not assigned to an exact location on the device" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/gustavo/documents/ifsc/altera/quartus/bin/pin_planner.ppl" { R } } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { -48 -88 80 -32 "R" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLOCK Global clock in PIN 10 " "Info: Automatically promoted signal \"CLOCK\" to use Global clock in PIN 10" {  } { { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 32 -48 120 48 "CLOCK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "R Global clock in PIN 66 " "Info: Automatically promoted signal \"R\" to use Global clock in PIN 66" {  } { { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { -48 -88 80 -32 "R" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 16 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.925 ns register register " "Info: Estimated most critical path is register to register delay of 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jkff2:inst1\|2 1 REG LAB_X1_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y4; Fanout = 4; REG Node = 'jkff2:inst1\|2'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst1|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.309 ns) 0.925 ns jkff2:inst\|2 2 REG LAB_X1_Y4 4 " "Info: 2: + IC(0.616 ns) + CELL(0.309 ns) = 0.925 ns; Loc. = LAB_X1_Y4; Fanout = 4; REG Node = 'jkff2:inst\|2'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { jkff2:inst1|2 jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 33.41 % ) " "Info: Total cell delay = 0.309 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.616 ns ( 66.59 % ) " "Info: Total interconnect delay = 0.616 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { jkff2:inst1|2 jkff2:inst|2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 17:21:29 2014 " "Info: Processing ended: Sun Sep 28 17:21:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 17:21:30 2014 " "Info: Processing started: Sun Sep 28 17:21:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex2-lista4 -c ex2-lista4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ex2-lista4 -c ex2-lista4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 17:21:32 2014 " "Info: Processing ended: Sun Sep 28 17:21:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 17:21:33 2014 " "Info: Processing started: Sun Sep 28 17:21:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex2-lista4 -c ex2-lista4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex2-lista4 -c ex2-lista4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 32 -48 120 48 "CLOCK" "" } } } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register jkff2:inst\|2 jkff2:inst\|2 275.03 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 275.03 MHz between source register \"jkff2:inst\|2\" and destination register \"jkff2:inst\|2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.151 ns + Longest register register " "Info: + Longest register to register delay is 1.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jkff2:inst\|2 1 REG LC_X1_Y4_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N5; Fanout = 4; REG Node = 'jkff2:inst\|2'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.607 ns) 1.151 ns jkff2:inst\|2 2 REG LC_X1_Y4_N5 4 " "Info: 2: + IC(0.544 ns) + CELL(0.607 ns) = 1.151 ns; Loc. = LC_X1_Y4_N5; Fanout = 4; REG Node = 'jkff2:inst\|2'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { jkff2:inst|2 jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.607 ns ( 52.74 % ) " "Info: Total cell delay = 0.607 ns ( 52.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.544 ns ( 47.26 % ) " "Info: Total interconnect delay = 0.544 ns ( 47.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { jkff2:inst|2 jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "1.151 ns" { jkff2:inst|2 {} jkff2:inst|2 {} } { 0.000ns 0.544ns } { 0.000ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.730 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'CLOCK'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 32 -48 120 48 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns jkff2:inst\|2 2 REG LC_X1_Y4_N5 4 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X1_Y4_N5; Fanout = 4; REG Node = 'jkff2:inst\|2'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.730 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'CLOCK'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 32 -48 120 48 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns jkff2:inst\|2 2 REG LC_X1_Y4_N5 4 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X1_Y4_N5; Fanout = 4; REG Node = 'jkff2:inst\|2'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { jkff2:inst|2 jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "1.151 ns" { jkff2:inst|2 {} jkff2:inst|2 {} } { 0.000ns 0.544ns } { 0.000ns 0.607ns } "" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { jkff2:inst|2 {} } {  } {  } "" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK A jkff2:inst\|2 6.821 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"A\" through register \"jkff2:inst\|2\" is 6.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.730 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'CLOCK'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 32 -48 120 48 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns jkff2:inst\|2 2 REG LC_X1_Y4_N5 4 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X1_Y4_N5; Fanout = 4; REG Node = 'jkff2:inst\|2'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.867 ns + Longest register pin " "Info: + Longest register to pin delay is 3.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jkff2:inst\|2 1 REG LC_X1_Y4_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N5; Fanout = 4; REG Node = 'jkff2:inst\|2'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { jkff2:inst|2 } "NODE_NAME" } } { "jkff2.bdf" "" { Schematic "c:/users/gustavo/documents/ifsc/altera/quartus/libraries/others/maxplus2/jkff2.bdf" { { 64 336 400 144 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(2.124 ns) 3.867 ns A 2 PIN PIN_5 0 " "Info: 2: + IC(1.743 ns) + CELL(2.124 ns) = 3.867 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'A'" {  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { jkff2:inst|2 A } "NODE_NAME" } } { "ex2-lista4.bdf" "" { Schematic "C:/Users/Gustavo/Documents/IFSC/Eletrônica Digital II/Lista 4/EX2/Quartuscerto/ex2-lista4.bdf" { { 8 304 480 24 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 54.93 % ) " "Info: Total cell delay = 2.124 ns ( 54.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.743 ns ( 45.07 % ) " "Info: Total interconnect delay = 1.743 ns ( 45.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { jkff2:inst|2 A } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.867 ns" { jkff2:inst|2 {} A {} } { 0.000ns 1.743ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLOCK jkff2:inst|2 } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLOCK {} CLOCK~out0 {} jkff2:inst|2 {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/gustavo/documents/ifsc/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.867 ns" { jkff2:inst|2 A } "NODE_NAME" } } { "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/gustavo/documents/ifsc/altera/quartus/bin/Technology_Viewer.qrui" "3.867 ns" { jkff2:inst|2 {} A {} } { 0.000ns 1.743ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 17:21:34 2014 " "Info: Processing ended: Sun Sep 28 17:21:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
