#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jun 19 20:49:36 2021
# Process ID: 3932
# Current directory: C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/design_2_axi_data_mover_0_1_synth_1
# Command line: vivado.exe -log design_2_axi_data_mover_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_axi_data_mover_0_1.tcl
# Log file: C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/design_2_axi_data_mover_0_1_synth_1/design_2_axi_data_mover_0_1.vds
# Journal file: C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/design_2_axi_data_mover_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_axi_data_mover_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/axi_data_mover_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.cache/ip 
Command: synth_design -top design_2_axi_data_mover_0_1 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19688
WARNING: [Synth 8-2507] parameter declaration becomes local in bram_dram_mover_v1_0_M00_AXI_TO_DMA with formal parameter declaration list [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_M00_AXI_TO_DMA.v:100]
WARNING: [Synth 8-6901] identifier 'r_program_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/status_and_control_unit.v:215]
WARNING: [Synth 8-6901] identifier 'r_do_so_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_out_module.v:85]
WARNING: [Synth 8-6901] identifier 'DO_SO_STATE_IDLE' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_out_module.v:85]
WARNING: [Synth 8-6901] identifier 'r_data_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_out_module.v:85]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1551.047 ; gain = 84.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_axi_data_mover_0_1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ip/design_2_axi_data_mover_0_1/synth/design_2_axi_data_mover_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_data_mover_v1_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/axi_data_mover_v1_0.v:4]
	Parameter C_S00_AXI_FROM_PS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_FROM_PS_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_M00_AXI_TO_DMA_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_TO_DMA_TARGET_SLAVE_BASE_ADDR bound to: -1342144512 - type: integer 
	Parameter C_M00_AXI_TO_DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TO_DMA_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TO_DMA_TRANSACTIONS_NUM bound to: 2 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dram_mover_v1_0_S00_AXI_FROM_PS' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_S00_AXI_FROM_PS.v:23]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_dram_mover_v1_0_S00_AXI_FROM_PS' (1#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_S00_AXI_FROM_PS.v:23]
INFO: [Synth 8-6157] synthesizing module 'bram_dram_mover_v1_0_M00_AXI_TO_DMA' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_M00_AXI_TO_DMA.v:3]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: -1342144512 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 2 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 1 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter TRANSACTION_DONE bound to: 2'b10 
	Parameter INIT_READ bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'bram_dram_mover_v1_0_M00_AXI_TO_DMA' (2#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_M00_AXI_TO_DMA.v:3]
WARNING: [Synth 8-689] width (64) of port connection 'I_BRAM_DEBUG_ADDR' does not match port width (32) of module 'bram_dram_mover_v1_0_M00_AXI_TO_DMA' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/axi_data_mover_v1_0.v:262]
WARNING: [Synth 8-689] width (32) of port connection 'O_DATA_LOGGER' does not match port width (64) of module 'bram_dram_mover_v1_0_M00_AXI_TO_DMA' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/axi_data_mover_v1_0.v:263]
INFO: [Synth 8-6157] synthesizing module 'bram_dram_mover_v1_0_S00_AXIS' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_S00_AXIS.v:3]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter STREAM_FIFO bound to: 2'b01 
	Parameter FIFO_FULL bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'stream_queue_in' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_queue_in.v:3]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SIZE bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_tdp' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_tdp.v:21]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_tdp' (3#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_tdp.v:21]
INFO: [Synth 8-6155] done synthesizing module 'stream_queue_in' (4#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_queue_in.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bram_dram_mover_v1_0_S00_AXIS' (5#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_S00_AXIS.v:3]
WARNING: [Synth 8-7071] port 'O_STREAM_FIFO_INPUT_DEBUG' of module 'bram_dram_mover_v1_0_S00_AXIS' is unconnected for instance 'bram_dram_mover_v1_0_S00_AXIS_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/axi_data_mover_v1_0.v:294]
WARNING: [Synth 8-7023] instance 'bram_dram_mover_v1_0_S00_AXIS_unit' of module 'bram_dram_mover_v1_0_S00_AXIS' has 15 connections declared, but only 14 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/axi_data_mover_v1_0.v:294]
INFO: [Synth 8-6157] synthesizing module 'bram_dram_mover_v1_0_M00_AXIS' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_M00_AXIS.v:3]
	Parameter FIFO_ADDR_BIT bound to: 10 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_FIFO bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_M00_AXIS.v:119]
INFO: [Synth 8-6157] synthesizing module 'stream_queue_out' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_queue_out.v:3]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SIZE bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stream_queue_out' (6#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_queue_out.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bram_dram_mover_v1_0_M00_AXIS' (7#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_v1_0_M00_AXIS.v:3]
INFO: [Synth 8-6157] synthesizing module 'bram_dram_mover_main_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_main_unit.v:22]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 1024 - type: integer 
	Parameter DATAADDRWIDTH bound to: 15 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter NOT_USED bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'status_and_control_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/status_and_control_unit.v:22]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 1024 - type: integer 
	Parameter DATAADDRWIDTH bound to: 15 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter SCU_IDLE bound to: 4'b0000 
	Parameter SCU_WAIT_SETUP bound to: 4'b0001 
	Parameter SCU_LOAD_INSTRUCTION bound to: 4'b0010 
	Parameter SCU_RUNNING bound to: 4'b0011 
INFO: [Synth 8-6157] synthesizing module 'scu_bram_bank' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/scu_bram_bank.v:22]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 1024 - type: integer 
	Parameter DATAADDRWIDTH bound to: 15 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_SET bound to: 2'b01 
	Parameter STATE_INCREMENT bound to: 2'b10 
	Parameter STATE_DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'scu_bram_bank' (8#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/scu_bram_bank.v:22]
INFO: [Synth 8-6155] done synthesizing module 'status_and_control_unit' (9#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/status_and_control_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'dma_controller' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/dma_controller.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter TF_MODE_IDLE bound to: 3'b000 
	Parameter TF_MODE_ON bound to: 3'b001 
	Parameter TF_MODE_READ_RAM bound to: 3'b010 
	Parameter TF_MODE_WRITE_RAM bound to: 3'b011 
	Parameter TF_MODE_LOAD_INSTRUCTION bound to: 3'b100 
	Parameter TF_MODE_DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'dma_controller' (10#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/dma_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_ordering' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/data_ordering.v:22]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 1024 - type: integer 
	Parameter DATAADDRWIDTH bound to: 15 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'load_instruction_module' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/load_instruction_module.v:22]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 1024 - type: integer 
	Parameter DATAADDRWIDTH bound to: 15 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter MAXINSTCOUNT bound to: 1024 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'load_instruction_module' (11#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/load_instruction_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'load_input_module' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/load_input_module.v:22]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 1024 - type: integer 
	Parameter DATAADDRWIDTH bound to: 15 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'load_input_module' (12#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/load_input_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'stream_out_module' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_out_module.v:22]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 1024 - type: integer 
	Parameter DATAADDRWIDTH bound to: 15 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter DO_SO_STATE_IDLE bound to: 3'b000 
	Parameter DO_SO_STATE_LOAD_BANK bound to: 3'b001 
	Parameter DO_SO_STATE_LOAD_DONE bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'stream_out_module' (13#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/stream_out_module.v:22]
INFO: [Synth 8-6155] done synthesizing module 'data_ordering' (14#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/data_ordering.v:22]
INFO: [Synth 8-6157] synthesizing module 'bram_bank' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_bank.v:22]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 1024 - type: integer 
	Parameter DATAADDRWIDTH bound to: 15 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_tdp__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_tdp.v:21]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_tdp__parameterized0' (14#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_tdp.v:21]
INFO: [Synth 8-6157] synthesizing module 'bram_tdp__parameterized1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_tdp.v:21]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_tdp__parameterized1' (14#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_tdp.v:21]
INFO: [Synth 8-6155] done synthesizing module 'bram_bank' (15#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_bank.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bram_dram_mover_main_unit' (16#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/bram_dram_mover_main_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_mover_v1_0' (17#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ipshared/fb95/src/axi_data_mover_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_2_axi_data_mover_0_1' (18#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_2/ip/design_2_axi_data_mover_0_1/synth/design_2_axi_data_mover_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1650.012 ; gain = 183.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1669.930 ; gain = 202.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1669.930 ; gain = 202.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1669.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1779.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1802.379 ; gain = 22.812
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1802.379 ; gain = 335.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1802.379 ; gain = 335.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1802.379 ; gain = 335.371
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'bram_dram_mover_v1_0_M00_AXI_TO_DMA'
INFO: [Synth 8-802] inferred FSM for state register 'r_mst_exec_state_reg' in module 'bram_dram_mover_v1_0_S00_AXIS'
INFO: [Synth 8-802] inferred FSM for state register 'r_mst_exec_state_reg' in module 'bram_dram_mover_v1_0_M00_AXIS'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'scu_bram_bank'
INFO: [Synth 8-802] inferred FSM for state register 'r_scu_state_machine_reg' in module 'status_and_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'dma_controller'
INFO: [Synth 8-802] inferred FSM for state register 'r_dma_controller_state_reg' in module 'dma_controller'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'load_instruction_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_load_instruction_state_reg' in module 'load_instruction_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'load_input_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_load_input_state_reg' in module 'load_input_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'stream_out_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_do_so_state_reg' in module 'stream_out_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'bram_dram_mover_v1_0_M00_AXI_TO_DMA'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"bram_tdp:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "bram_tdp:/ram_reg"
INFO: [Synth 8-3971] The signal "bram_tdp:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             STREAM_FIFO |                               01 |                               01
               FIFO_FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_mst_exec_state_reg' using encoding 'sequential' in module 'bram_dram_mover_v1_0_S00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
               WAIT_FIFO |                              010 |                               01
             SEND_STREAM |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_mst_exec_state_reg' using encoding 'one-hot' in module 'bram_dram_mover_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                               00
               STATE_SET |                             1000 |                               01
         STATE_INCREMENT |                             0010 |                               10
                  iSTATE |                             0100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'scu_bram_bank'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SCU_IDLE |                             0010 |                             0000
          SCU_WAIT_SETUP |                             0001 |                             0001
    SCU_LOAD_INSTRUCTION |                             1000 |                             0010
             SCU_RUNNING |                             0100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_scu_state_machine_reg' using encoding 'one-hot' in module 'status_and_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              TF_MODE_ON |                              001 |                              001
        TF_MODE_READ_RAM |                              010 |                              010
       TF_MODE_WRITE_RAM |                              011 |                              011
TF_MODE_LOAD_INSTRUCTION |                              100 |                              100
                  iSTATE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_dma_controller_state_reg' using encoding 'sequential' in module 'dma_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'dma_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 RUNNING |                               01 |                               01
                    DONE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'sequential' in module 'load_instruction_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_load_instruction_state_reg' using encoding 'sequential' in module 'load_instruction_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'load_input_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_load_input_state_reg' using encoding 'sequential' in module 'load_input_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        DO_SO_STATE_IDLE |                               00 |                              000
   DO_SO_STATE_LOAD_BANK |                               01 |                              001
                  iSTATE |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_do_so_state_reg' using encoding 'sequential' in module 'stream_out_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              100 |                               01
                    DONE |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'stream_out_module'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"bram_tdp__parameterized0:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp__parameterized0:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "bram_tdp__parameterized0:/ram_reg"
INFO: [Synth 8-3971] The signal "bram_tdp__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"bram_tdp__parameterized1:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-3971] The signal "bram_tdp__parameterized1:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1802.379 ; gain = 335.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 14    
	   3 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 45    
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 4     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 35    
+---RAMs : 
	             128K Bit	(1024 X 128 bit)          RAMs := 22    
	              64K Bit	(1024 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	  83 Input   32 Bit        Muxes := 10    
	   2 Input   32 Bit        Muxes := 25    
	   4 Input   32 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 65    
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	  21 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 19    
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 75    
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM ("design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg"
RAM ("design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "design_2_axi_data_mover_0_1/inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg"
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/instruction_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/instruction_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/instruction_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/instruction_bram/ram_reg "
INFO: [Synth 8-3971] The signal "\inst/bram_dram_mover_main_unit/bram_bank_unit/instruction_bram/ram_reg " was recognized as a true dual port RAM template.
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg "
RAM ("\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg ") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg "'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "\inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg "
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1802.379 ; gain = 335.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                     | RTL Object                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|design_2_axi_data_mover_0_1                     | inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|design_2_axi_data_mover_0_1                     | inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg          | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | instruction_bram/ram_reg                                                                     | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_0_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_1_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_2_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_3_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_4_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_5_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_6_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_7_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_8_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_9_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_10_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_11_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_12_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_13_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_14_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_15_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_16_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_17_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_18_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_19_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
+------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2343.320 ; gain = 876.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2351.930 ; gain = 884.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                     | RTL Object                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|design_2_axi_data_mover_0_1                     | inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|design_2_axi_data_mover_0_1                     | inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg          | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | instruction_bram/ram_reg                                                                     | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 1,1             | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_0_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_1_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_2_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_3_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_4_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_5_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_6_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_7_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_8_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_9_bram/ram_reg                                                                     | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_10_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_11_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_12_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_13_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_14_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_15_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_16_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_17_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_18_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
|\inst/bram_dram_mover_main_unit/bram_bank_unit  | sort_data_19_bram/ram_reg                                                                    | 1 K x 128(READ_FIRST)  | W | R | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 1,1,1,1         | 
+------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/instruction_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/instruction_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_0_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_1_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_2_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_3_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_4_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_5_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_6_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_7_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_8_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_9_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_10_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_11_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_12_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_13_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_14_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_15_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_16_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_17_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_18_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/bram_dram_mover_main_unit/bram_bank_unit/sort_data_19_bram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2415.742 ; gain = 948.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2421.027 ; gain = 954.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2421.027 ; gain = 954.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2421.027 ; gain = 954.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2421.027 ; gain = 954.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2421.027 ; gain = 954.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2421.027 ; gain = 954.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    86|
|2     |LUT1     |    54|
|3     |LUT2     |   155|
|4     |LUT3     |   481|
|5     |LUT4     |   617|
|6     |LUT5     |   309|
|7     |LUT6     |  1162|
|8     |MUXF7    |   256|
|9     |MUXF8    |   128|
|10    |RAMB36E2 |    90|
|12    |FDRE     |  1419|
|13    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2421.027 ; gain = 954.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 2421.027 ; gain = 821.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 2421.027 ; gain = 954.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2433.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2444.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2444.543 ; gain = 1415.086
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/design_2_axi_data_mover_0_1_synth_1/design_2_axi_data_mover_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_axi_data_mover_0_1, cache-ID = a8c1f2ec2a47ee30
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/design_2_axi_data_mover_0_1_synth_1/design_2_axi_data_mover_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_axi_data_mover_0_1_utilization_synth.rpt -pb design_2_axi_data_mover_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 19 20:50:58 2021...
