root = "cpp_parser"

[cpp_parser]
ParsedProject = "automatic_explorer"

[automatic_explorer]
DesignPoint = "vitis_generator"

[vitis_generator]
DesignPoint = "verilog_parser"

[verilog_parser]
DesignPoint = "verilog_boxer"

[verilog_boxer]
DesignPoint = "vivado_builder"

[vivado_builder]
EvaluatedDesignPoint = "automatic_explorer"
EndExploration = "automatic_explorer"
