<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='eusfs.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: eusfs
    <br/>
    Created: Apr 28, 2008
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     EUS FS is an "open" system board designed for industrial control and data acquisition applications. It is equipped with a 32-bit CPU working @ 200MHz (Etrax FS), Xilinx's gate array (Spartan 3E) and support electronics. A BSP package contains Linux operating system version 2.6, driver for communication with FPGA and peripheral devices. Example FPGA cores are available in source form, along with full board documentation and schematics.
     <br/>
     <img src="//www.opencores.org/?do=svnget&amp;&amp;project=eusfs&amp;file=/web_uploads/EUS_II_topa_tn.jpg" alt="EUS FS - Top side"/>
     <img src="//www.opencores.org/?do=svnget&amp;&amp;project=eusfs&amp;file=/web_uploads/EUSIIa_bottom_tn.jpg" alt="EUS FS - Bottom side"/>
    </p>
   </div>
   <div id="d_Features List">
    <h2>
     
     
     Features List
    </h2>
    <p id="p_Features List">
     - Board dimensions 85 x 55 mm (3.35 x 2.175" )
     <br/>
     - 200MHz, 32bit Etrax FS processor
     <br/>
     - Up to 256MB SDRAM
     <br/>
     - 8 - 64 MB Flash
     <br/>
     - FPGA Spartan 3E - XC3S500-1600E connected directly on the CPU bus
     <br/>
     - Up to 64MB dedicated independent DDR SDRAM
     <br/>
     - Temperature, voltage and current consumption sensors implemented in MSP430 microcontroller
     <br/>
     - Unique board serial number
     <br/>
     - 10/100Mb Ethernet port
     <br/>
     - 1 x USB port
     <br/>
     - 1 x RS232 port (could be extended up to 4 ports)
     <br/>
     - JTAG interface for FPGA (Parallel Cable IV connector)
     <br/>
     - 91 separate input/output signals from FPGA
     <br/>
     - IO processor, peripheral or 72 general IOs from ETRAX processor
     <br/>
     - Single power supply voltage: 5V @ 700mA (depends on configuration and USB device consumption)
     <br/>
     - Boot over Ethernet
     <br/>
     - Opensource bootloader
     <br/>
     - FPGA initialization and communication tools
     <br/>
     - OS Linux 2.6, ftp, web server, telnet
     <br/>
     - All source code licensed under GPL or OHGPL
     <br/>
     - Three basic configurations:
     <br/>
     - Full system: Etrax FS + FPGA
     <br/>
     - Only Etrax processor
     <br/>
     - Only FPGA with Microblaze support
     <br/>
     - Evaluation Board is available
     <br/>
     - Board dimensions 160 x 100 mm (6.3 x 3.94") - Eurocard compatible
     <br/>
     - 2 x IO connector 96 pin, DIN41612 Class 3 compatible, IO signals +5V compatible and protected
     <br/>
     - 1 x 10/100Mb Ethernet connector
     <br/>
     - 2 x RS232 Serial connectors
     <br/>
     - 2 x JTAG interface for FPGA and ETRAX FS (Paralel Cable IV connector)
     <br/>
     - 1 x JTAG interface for MCU MSP430
     <br/>
     - 1 x VGA analog video connector
     <br/>
     - 1 x USB host connector and 1 x USB peripheral connector
     <br/>
     - 1F high capacitance for RTC back-up
     <br/>
     - 8kB FRAM I2C memory
     <br/>
     - Keyboard with 5 buttons inclusive with LEDs + Reset button
     <br/>
     - Single power supply voltage 5V, socket for EIAJ standard power plug
     <br/>
     - SW Tool chain available
     <br/>
     <img src="//www.opencores.org/?do=svnget&amp;&amp;project=eusfs&amp;file=/web_uploads/eusfs-bd.jpg" alt="EUS FS - Block DR"/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Schematic: done
     <br/>
     - PCB Layout: done
     <br/>
     - PCB Assembly &amp; Testing: done
     <br/>
     - U boot loader: done
     <br/>
     - Linux 2.6 kernel: done
     <br/>
     - PTXDist tool chain: done
     <br/>
     - FPGA Boot &amp; Communication utility: done
     <br/>
     - FPGA Codes adn Examples: available
    </p>
   </div>
   <div id="d_Docs">
    <h2>
     
     
     Docs
    </h2>
    <p id="p_Docs">
     
      EUS FS Schematics, rev. 1.0
     
     <br/>
     
      EUS FS Schematics, rev. 1.1
     
     <br/>
     
      Starter Board Schematic
     
     <br/>
    </p>
   </div>
   <div id="d_Reference designs">
    <h2>
     
     
     Reference designs
    </h2>
    <p id="p_Reference designs">
     
      FPGA Registers
     
     <br/>
     
      DDR Memory test based on Microblaze
     
     <br/>
     
      Shows how to make LED blinking
     
     <br/>
     
      Shows using of buttons to control LEDs
     
     <br/>
     
      Shows how to use VGA interface
     
     <br/>
     
      Shows how to connect registers into BUS interface
     
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
