Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto fae172a988974b9cabcc80d01d37ae99 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot all_adder_sim_behav xil_defaultlib.all_adder_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/hdl/all_adder.v" Line 12. Module all_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ip/all_adder_OR1_0_1/sim/all_adder_OR1_0_1.v" Line 55. Module all_adder_OR1_0_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ipshared/8139/src/OR1.v" Line 3. Module OR1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ip/all_adder_half_adder_0_0/sim/all_adder_half_adder_0_0.v" Line 55. Module all_adder_half_adder_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ipshared/9f30/src/half_adder.v" Line 4. Module half_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ip/all_adder_half_adder_1_0/sim/all_adder_half_adder_1_0.v" Line 55. Module all_adder_half_adder_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ipshared/9f30/src/half_adder.v" Line 4. Module half_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/hdl/all_adder.v" Line 12. Module all_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ip/all_adder_OR1_0_1/sim/all_adder_OR1_0_1.v" Line 55. Module all_adder_OR1_0_1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ipshared/8139/src/OR1.v" Line 3. Module OR1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ip/all_adder_half_adder_0_0/sim/all_adder_half_adder_0_0.v" Line 55. Module all_adder_half_adder_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ipshared/9f30/src/half_adder.v" Line 4. Module half_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ip/all_adder_half_adder_1_0/sim/all_adder_half_adder_1_0.v" Line 55. Module all_adder_half_adder_1_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.ip_user_files/bd/all_adder/ipshared/9f30/src/half_adder.v" Line 4. Module half_adder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado/All_adder/All_adder.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.OR1
Compiling module xil_defaultlib.all_adder_OR1_0_1
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.all_adder_half_adder_0_0
Compiling module xil_defaultlib.all_adder_half_adder_1_0
Compiling module xil_defaultlib.all_adder
Compiling module xil_defaultlib.all_adder_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot all_adder_sim_behav
