// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_msn_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxExh2msnTable_upd_req_dout,
        rxExh2msnTable_upd_req_num_data_valid,
        rxExh2msnTable_upd_req_fifo_cap,
        rxExh2msnTable_upd_req_empty_n,
        rxExh2msnTable_upd_req_read,
        txExh2msnTable_req_dout,
        txExh2msnTable_req_num_data_valid,
        txExh2msnTable_req_fifo_cap,
        txExh2msnTable_req_empty_n,
        txExh2msnTable_req_read,
        if2msnTable_init_dout,
        if2msnTable_init_num_data_valid,
        if2msnTable_init_fifo_cap,
        if2msnTable_init_empty_n,
        if2msnTable_init_read,
        msnTable2txExh_rsp_din,
        msnTable2txExh_rsp_num_data_valid,
        msnTable2txExh_rsp_fifo_cap,
        msnTable2txExh_rsp_full_n,
        msnTable2txExh_rsp_write,
        msnTable2rxExh_rsp_din,
        msnTable2rxExh_rsp_num_data_valid,
        msnTable2rxExh_rsp_fifo_cap,
        msnTable2rxExh_rsp_full_n,
        msnTable2rxExh_rsp_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [136:0] rxExh2msnTable_upd_req_dout;
input  [1:0] rxExh2msnTable_upd_req_num_data_valid;
input  [1:0] rxExh2msnTable_upd_req_fifo_cap;
input   rxExh2msnTable_upd_req_empty_n;
output   rxExh2msnTable_upd_req_read;
input  [15:0] txExh2msnTable_req_dout;
input  [1:0] txExh2msnTable_req_num_data_valid;
input  [1:0] txExh2msnTable_req_fifo_cap;
input   txExh2msnTable_req_empty_n;
output   txExh2msnTable_req_read;
input  [47:0] if2msnTable_init_dout;
input  [1:0] if2msnTable_init_num_data_valid;
input  [1:0] if2msnTable_init_fifo_cap;
input   if2msnTable_init_empty_n;
output   if2msnTable_init_read;
output  [55:0] msnTable2txExh_rsp_din;
input  [1:0] msnTable2txExh_rsp_num_data_valid;
input  [1:0] msnTable2txExh_rsp_fifo_cap;
input   msnTable2txExh_rsp_full_n;
output   msnTable2txExh_rsp_write;
output  [151:0] msnTable2rxExh_rsp_din;
input  [1:0] msnTable2rxExh_rsp_num_data_valid;
input  [1:0] msnTable2rxExh_rsp_fifo_cap;
input   msnTable2rxExh_rsp_full_n;
output   msnTable2rxExh_rsp_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxExh2msnTable_upd_req_read;
reg txExh2msnTable_req_read;
reg if2msnTable_init_read;
reg msnTable2txExh_rsp_write;
reg msnTable2rxExh_rsp_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_90_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_364;
wire   [0:0] tmp_i_252_nbreadreq_fu_104_p3;
reg    ap_predicate_op44_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_364_pp0_iter1_reg;
reg   [0:0] tmp_i_252_reg_392;
wire   [0:0] tmp_130_i_nbreadreq_fu_118_p3;
reg    ap_predicate_op47_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_364_pp0_iter2_reg;
reg   [0:0] tmp_i_252_reg_392_pp0_iter2_reg;
reg    ap_predicate_op81_write_state4;
reg   [0:0] rxRequest_write_reg_378;
reg   [0:0] rxRequest_write_reg_378_pp0_iter2_reg;
reg    ap_predicate_op88_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [8:0] msn_table_msn_V_address1;
reg    msn_table_msn_V_ce1;
reg    msn_table_msn_V_we1;
reg   [23:0] msn_table_msn_V_d1;
wire   [23:0] msn_table_msn_V_q1;
reg   [8:0] msn_table_vaddr_V_address1;
reg    msn_table_vaddr_V_ce1;
reg    msn_table_vaddr_V_we1;
reg   [63:0] msn_table_vaddr_V_d1;
wire   [63:0] msn_table_vaddr_V_q1;
reg   [8:0] msn_table_dma_length_V_address1;
reg    msn_table_dma_length_V_ce1;
reg    msn_table_dma_length_V_we1;
reg   [31:0] msn_table_dma_length_V_d1;
wire   [31:0] msn_table_dma_length_V_q1;
reg   [8:0] msn_table_r_key_V_address1;
reg    msn_table_r_key_V_ce1;
reg    msn_table_r_key_V_we1;
wire   [31:0] msn_table_r_key_V_d1;
wire   [31:0] msn_table_r_key_V_q1;
reg    rxExh2msnTable_upd_req_blk_n;
wire    ap_block_pp0_stage0;
reg    msnTable2rxExh_rsp_blk_n;
reg    txExh2msnTable_req_blk_n;
reg    msnTable2txExh_rsp_blk_n;
reg    if2msnTable_init_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] rxRequest_qpn_V_fu_265_p1;
reg   [15:0] rxRequest_qpn_V_reg_368;
reg   [15:0] rxRequest_qpn_V_reg_368_pp0_iter1_reg;
reg   [31:0] rxRequest_dma_length_V_reg_373;
reg   [31:0] rxRequest_dma_length_V_reg_373_pp0_iter1_reg;
reg   [0:0] rxRequest_write_reg_378_pp0_iter1_reg;
reg   [23:0] rxRequest_msn_V_reg_382;
reg   [23:0] rxRequest_msn_V_reg_382_pp0_iter1_reg;
reg   [63:0] rxRequest_vaddr_V_reg_387;
reg   [63:0] rxRequest_vaddr_V_reg_387_pp0_iter1_reg;
reg   [15:0] qpn_V_reg_396;
wire   [63:0] zext_ln72_fu_322_p1;
wire   [63:0] zext_ln541_3_fu_330_p1;
wire   [63:0] zext_ln541_fu_335_p1;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] ifRequest_qpn_V_fu_307_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_87;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
msn_table_msn_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(msn_table_msn_V_address1),
    .ce1(msn_table_msn_V_ce1),
    .we1(msn_table_msn_V_we1),
    .d1(msn_table_msn_V_d1),
    .q1(msn_table_msn_V_q1)
);

rocev2_top_msn_table_msn_table_vaddr_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
msn_table_vaddr_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(msn_table_vaddr_V_address1),
    .ce1(msn_table_vaddr_V_ce1),
    .we1(msn_table_vaddr_V_we1),
    .d1(msn_table_vaddr_V_d1),
    .q1(msn_table_vaddr_V_q1)
);

rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
msn_table_dma_length_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(msn_table_dma_length_V_address1),
    .ce1(msn_table_dma_length_V_ce1),
    .we1(msn_table_dma_length_V_we1),
    .d1(msn_table_dma_length_V_d1),
    .q1(msn_table_dma_length_V_q1)
);

rocev2_top_msn_table_msn_table_dma_length_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
msn_table_r_key_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(msn_table_r_key_V_address1),
    .ce1(msn_table_r_key_V_ce1),
    .we1(msn_table_r_key_V_we1),
    .d1(msn_table_r_key_V_d1),
    .q1(msn_table_r_key_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op44_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        qpn_V_reg_396 <= txExh2msnTable_req_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_90_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxRequest_dma_length_V_reg_373 <= {{rxExh2msnTable_upd_req_dout[135:104]}};
        rxRequest_msn_V_reg_382 <= {{rxExh2msnTable_upd_req_dout[39:16]}};
        rxRequest_qpn_V_reg_368 <= rxRequest_qpn_V_fu_265_p1;
        rxRequest_vaddr_V_reg_387 <= {{rxExh2msnTable_upd_req_dout[103:40]}};
        rxRequest_write_reg_378 <= rxExh2msnTable_upd_req_dout[32'd136];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxRequest_dma_length_V_reg_373_pp0_iter1_reg <= rxRequest_dma_length_V_reg_373;
        rxRequest_msn_V_reg_382_pp0_iter1_reg <= rxRequest_msn_V_reg_382;
        rxRequest_qpn_V_reg_368_pp0_iter1_reg <= rxRequest_qpn_V_reg_368;
        rxRequest_vaddr_V_reg_387_pp0_iter1_reg <= rxRequest_vaddr_V_reg_387;
        rxRequest_write_reg_378_pp0_iter1_reg <= rxRequest_write_reg_378;
        tmp_i_reg_364 <= tmp_i_nbreadreq_fu_90_p3;
        tmp_i_reg_364_pp0_iter1_reg <= tmp_i_reg_364;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        rxRequest_write_reg_378_pp0_iter2_reg <= rxRequest_write_reg_378_pp0_iter1_reg;
        tmp_i_252_reg_392_pp0_iter2_reg <= tmp_i_252_reg_392;
        tmp_i_reg_364_pp0_iter2_reg <= tmp_i_reg_364_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_364 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_252_reg_392 <= tmp_i_252_nbreadreq_fu_104_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op47_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if2msnTable_init_blk_n = if2msnTable_init_empty_n;
    end else begin
        if2msnTable_init_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op47_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if2msnTable_init_read = 1'b1;
    end else begin
        if2msnTable_init_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op88_write_state4 == 1'b1))) begin
        msnTable2rxExh_rsp_blk_n = msnTable2rxExh_rsp_full_n;
    end else begin
        msnTable2rxExh_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op88_write_state4 == 1'b1))) begin
        msnTable2rxExh_rsp_write = 1'b1;
    end else begin
        msnTable2rxExh_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op81_write_state4 == 1'b1))) begin
        msnTable2txExh_rsp_blk_n = msnTable2txExh_rsp_full_n;
    end else begin
        msnTable2txExh_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op81_write_state4 == 1'b1))) begin
        msnTable2txExh_rsp_write = 1'b1;
    end else begin
        msnTable2txExh_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        msn_table_dma_length_V_address1 = zext_ln541_fu_335_p1;
    end else if (((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        msn_table_dma_length_V_address1 = zext_ln72_fu_322_p1;
    end else begin
        msn_table_dma_length_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        msn_table_dma_length_V_ce1 = 1'b1;
    end else begin
        msn_table_dma_length_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1))) begin
            msn_table_dma_length_V_d1 = rxRequest_dma_length_V_reg_373_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_87)) begin
            msn_table_dma_length_V_d1 = 32'd0;
        end else begin
            msn_table_dma_length_V_d1 = 'bx;
        end
    end else begin
        msn_table_dma_length_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        msn_table_dma_length_V_we1 = 1'b1;
    end else begin
        msn_table_dma_length_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        msn_table_msn_V_address1 = zext_ln541_fu_335_p1;
    end else if (((tmp_i_252_reg_392 == 1'd1) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        msn_table_msn_V_address1 = zext_ln541_3_fu_330_p1;
    end else if (((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        msn_table_msn_V_address1 = zext_ln72_fu_322_p1;
    end else begin
        msn_table_msn_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_252_reg_392 == 1'd1) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        msn_table_msn_V_ce1 = 1'b1;
    end else begin
        msn_table_msn_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1))) begin
            msn_table_msn_V_d1 = rxRequest_msn_V_reg_382_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_87)) begin
            msn_table_msn_V_d1 = 24'd0;
        end else begin
            msn_table_msn_V_d1 = 'bx;
        end
    end else begin
        msn_table_msn_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        msn_table_msn_V_we1 = 1'b1;
    end else begin
        msn_table_msn_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd0))) begin
            msn_table_r_key_V_address1 = zext_ln541_fu_335_p1;
        end else if (((tmp_i_252_reg_392 == 1'd1) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0))) begin
            msn_table_r_key_V_address1 = zext_ln541_3_fu_330_p1;
        end else if ((1'b1 == ap_condition_87)) begin
            msn_table_r_key_V_address1 = zext_ln72_fu_322_p1;
        end else begin
            msn_table_r_key_V_address1 = 'bx;
        end
    end else begin
        msn_table_r_key_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_252_reg_392 == 1'd1) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        msn_table_r_key_V_ce1 = 1'b1;
    end else begin
        msn_table_r_key_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        msn_table_r_key_V_we1 = 1'b1;
    end else begin
        msn_table_r_key_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        msn_table_vaddr_V_address1 = zext_ln541_fu_335_p1;
    end else if (((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        msn_table_vaddr_V_address1 = zext_ln72_fu_322_p1;
    end else begin
        msn_table_vaddr_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        msn_table_vaddr_V_ce1 = 1'b1;
    end else begin
        msn_table_vaddr_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1))) begin
            msn_table_vaddr_V_d1 = rxRequest_vaddr_V_reg_387_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_87)) begin
            msn_table_vaddr_V_d1 = 64'd0;
        end else begin
            msn_table_vaddr_V_d1 = 'bx;
        end
    end else begin
        msn_table_vaddr_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_364_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (rxRequest_write_reg_378_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        msn_table_vaddr_V_we1 = 1'b1;
    end else begin
        msn_table_vaddr_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_90_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxExh2msnTable_upd_req_blk_n = rxExh2msnTable_upd_req_empty_n;
    end else begin
        rxExh2msnTable_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_90_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxExh2msnTable_upd_req_read = 1'b1;
    end else begin
        rxExh2msnTable_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txExh2msnTable_req_blk_n = txExh2msnTable_req_empty_n;
    end else begin
        txExh2msnTable_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op44_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txExh2msnTable_req_read = 1'b1;
    end else begin
        txExh2msnTable_req_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op47_read_state3 == 1'b1) & (if2msnTable_init_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op44_read_state2 == 1'b1) & (txExh2msnTable_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_90_p3 == 1'd1) & (rxExh2msnTable_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op88_write_state4 == 1'b1) & (msnTable2rxExh_rsp_full_n == 1'b0)) | ((msnTable2txExh_rsp_full_n == 1'b0) & (ap_predicate_op81_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op47_read_state3 == 1'b1) & (if2msnTable_init_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op44_read_state2 == 1'b1) & (txExh2msnTable_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_90_p3 == 1'd1) & (rxExh2msnTable_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op88_write_state4 == 1'b1) & (msnTable2rxExh_rsp_full_n == 1'b0)) | ((msnTable2txExh_rsp_full_n == 1'b0) & (ap_predicate_op81_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op47_read_state3 == 1'b1) & (if2msnTable_init_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op44_read_state2 == 1'b1) & (txExh2msnTable_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_90_p3 == 1'd1) & (rxExh2msnTable_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op88_write_state4 == 1'b1) & (msnTable2rxExh_rsp_full_n == 1'b0)) | ((msnTable2txExh_rsp_full_n == 1'b0) & (ap_predicate_op81_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_90_p3 == 1'd1) & (rxExh2msnTable_upd_req_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op44_read_state2 == 1'b1) & (txExh2msnTable_req_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op47_read_state3 == 1'b1) & (if2msnTable_init_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op88_write_state4 == 1'b1) & (msnTable2rxExh_rsp_full_n == 1'b0)) | ((msnTable2txExh_rsp_full_n == 1'b0) & (ap_predicate_op81_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_condition_87 = ((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op44_read_state2 = ((tmp_i_252_nbreadreq_fu_104_p3 == 1'd1) & (tmp_i_reg_364 == 1'd0));
end

always @ (*) begin
    ap_predicate_op47_read_state3 = ((tmp_130_i_nbreadreq_fu_118_p3 == 1'd1) & (tmp_i_252_reg_392 == 1'd0) & (tmp_i_reg_364_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op81_write_state4 = ((tmp_i_252_reg_392_pp0_iter2_reg == 1'd1) & (tmp_i_reg_364_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op88_write_state4 = ((rxRequest_write_reg_378_pp0_iter2_reg == 1'd0) & (tmp_i_reg_364_pp0_iter2_reg == 1'd1));
end

assign ifRequest_qpn_V_fu_307_p1 = if2msnTable_init_dout[8:0];

assign msnTable2rxExh_rsp_din = {{{{msn_table_r_key_V_q1}, {msn_table_dma_length_V_q1}}, {msn_table_vaddr_V_q1}}, {msn_table_msn_V_q1}};

assign msnTable2txExh_rsp_din = {{msn_table_r_key_V_q1}, {msn_table_msn_V_q1}};

assign msn_table_r_key_V_d1 = {{if2msnTable_init_dout[47:16]}};

assign rxRequest_qpn_V_fu_265_p1 = rxExh2msnTable_upd_req_dout[15:0];

assign tmp_130_i_nbreadreq_fu_118_p3 = if2msnTable_init_empty_n;

assign tmp_i_252_nbreadreq_fu_104_p3 = txExh2msnTable_req_empty_n;

assign tmp_i_nbreadreq_fu_90_p3 = rxExh2msnTable_upd_req_empty_n;

assign zext_ln541_3_fu_330_p1 = qpn_V_reg_396;

assign zext_ln541_fu_335_p1 = rxRequest_qpn_V_reg_368_pp0_iter1_reg;

assign zext_ln72_fu_322_p1 = ifRequest_qpn_V_fu_307_p1;

endmodule //rocev2_top_msn_table
