## Course Information

**School:** Drexel University

**Course:** ECE-200: Digital Logic Design

**Term:** Spring 2018

**Professor:** Baris Taskin

## Sections Covered
- Combinational Logic I
	- Binary and Counting
	- ASCII and Unicode
	- Transistors
	- Logic Gates
		- For more on logic gates see ../CS-270/BooleanAlgebra
	- Boolean Algebra
- Combinational Logic II
	- Simplifying Equations
		- K Maps
		- DeMorgan's Law
		- Universal Gates
	- Multiplexors
	- Decoders
- Sequential Logic
	- Latches
	- Flip Flops
	- Registers
	- Finite State Machines
- Datapath Components I
	- Binary
	- Components
		- Comparator
		- Subtractor
		- N-bit Muxes
		- Load Registers
- RTL Design
	- High Level State Machines (HLSMs)
	- Datapaths
	- Register Transfer Level (RTL) Design
- Datapath Components II
	- Carry-Lookahead Adders
	- Multipliers
	- Registers

## Liability Notice
The purpose of this repo is to provide help for students taking these classes. 
While there are no homework answers or solutions, 
using the material in this repo and submitting for assignments is considered academic dishonesty. 
This is not for uses of plagiarism and cheating. 
If a student taking the course decides to plagiarize any material in this repo, 
I am not liable for their actions. 
By using the materials in this repository, you agree to this statement.
