$comment
	File created using the following command:
		vcd file class02_activity01.msim.vcd -direction
$end
$date
	Wed Aug 23 11:28:45 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module toplevel_vhd_vec_tst $end
$var wire 1 ! dataIN [9] $end
$var wire 1 " dataIN [8] $end
$var wire 1 # dataIN [7] $end
$var wire 1 $ dataIN [6] $end
$var wire 1 % dataIN [5] $end
$var wire 1 & dataIN [4] $end
$var wire 1 ' dataIN [3] $end
$var wire 1 ( dataIN [2] $end
$var wire 1 ) dataIN [1] $end
$var wire 1 * dataIN [0] $end
$var wire 1 + dataOUT [7] $end
$var wire 1 , dataOUT [6] $end
$var wire 1 - dataOUT [5] $end
$var wire 1 . dataOUT [4] $end
$var wire 1 / dataOUT [3] $end
$var wire 1 0 dataOUT [2] $end
$var wire 1 1 dataOUT [1] $end
$var wire 1 2 dataOUT [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_dataIN [9] $end
$var wire 1 = ww_dataIN [8] $end
$var wire 1 > ww_dataIN [7] $end
$var wire 1 ? ww_dataIN [6] $end
$var wire 1 @ ww_dataIN [5] $end
$var wire 1 A ww_dataIN [4] $end
$var wire 1 B ww_dataIN [3] $end
$var wire 1 C ww_dataIN [2] $end
$var wire 1 D ww_dataIN [1] $end
$var wire 1 E ww_dataIN [0] $end
$var wire 1 F ww_dataOUT [7] $end
$var wire 1 G ww_dataOUT [6] $end
$var wire 1 H ww_dataOUT [5] $end
$var wire 1 I ww_dataOUT [4] $end
$var wire 1 J ww_dataOUT [3] $end
$var wire 1 K ww_dataOUT [2] $end
$var wire 1 L ww_dataOUT [1] $end
$var wire 1 M ww_dataOUT [0] $end
$var wire 1 N \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 O \dataIN[9]~input_o\ $end
$var wire 1 P \dataIN[7]~input_o\ $end
$var wire 1 Q \dataIN[6]~input_o\ $end
$var wire 1 R \dataIN[4]~input_o\ $end
$var wire 1 S \dataIN[5]~input_o\ $end
$var wire 1 T \dataIN[8]~input_o\ $end
$var wire 1 U \MemoriaROM|memROM~0_combout\ $end
$var wire 1 V \dataIN[1]~input_o\ $end
$var wire 1 W \dataIN[2]~input_o\ $end
$var wire 1 X \dataIN[0]~input_o\ $end
$var wire 1 Y \dataIN[3]~input_o\ $end
$var wire 1 Z \MemoriaROM|memROM~7_combout\ $end
$var wire 1 [ \MemoriaROM|memROM~6_combout\ $end
$var wire 1 \ \MemoriaROM|memROM~5_combout\ $end
$var wire 1 ] \MemoriaROM|memROM~4_combout\ $end
$var wire 1 ^ \MemoriaROM|memROM~1_combout\ $end
$var wire 1 _ \MemoriaROM|memROM~3_combout\ $end
$var wire 1 ` \MemoriaROM|memROM~2_combout\ $end
$var wire 1 a \ALT_INV_dataIN[9]~input_o\ $end
$var wire 1 b \ALT_INV_dataIN[8]~input_o\ $end
$var wire 1 c \ALT_INV_dataIN[7]~input_o\ $end
$var wire 1 d \ALT_INV_dataIN[6]~input_o\ $end
$var wire 1 e \ALT_INV_dataIN[5]~input_o\ $end
$var wire 1 f \ALT_INV_dataIN[4]~input_o\ $end
$var wire 1 g \ALT_INV_dataIN[3]~input_o\ $end
$var wire 1 h \ALT_INV_dataIN[2]~input_o\ $end
$var wire 1 i \ALT_INV_dataIN[1]~input_o\ $end
$var wire 1 j \ALT_INV_dataIN[0]~input_o\ $end
$var wire 1 k \MemoriaROM|ALT_INV_memROM~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
14
x5
16
17
18
19
1:
1;
xN
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
1Z
0[
1\
0]
0^
0_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
1j
0k
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
0H
0I
0J
1K
0L
1M
0+
1,
0-
0.
0/
10
01
12
$end
#100000
1*
1E
1X
0j
0Z
1[
1]
1_
1H
1J
1L
0M
02
11
1/
1-
#230000
0*
1)
0E
1D
1V
0X
1j
0i
0\
0]
1^
1I
0J
0K
00
0/
1.
#370000
1*
1E
1X
0j
1Z
0[
1]
0^
0I
1J
0L
1M
12
01
1/
0.
#520000
0*
0)
1(
0E
0D
1C
1W
0V
0X
1j
1i
0h
1[
0]
0J
1L
11
0/
#610000
1*
1E
1X
0j
#710000
0*
1)
0E
1D
1V
0X
1j
0i
1\
1]
1J
1K
10
1/
#1000000
