#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f1ebde32d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f1ebddf5e0 .scope module, "tb_alu_bin" "tb_alu_bin" 3 3;
 .timescale -9 -12;
v000001f1ebeaf0f0_0 .net "ALUFlags", 4 0, v000001f1ebeae1f0_0;  1 drivers
v000001f1ebeaf190_0 .var "a", 15 0;
v000001f1ebeaf550_0 .var "b", 15 0;
v000001f1ebeaf690_0 .var "expected", 15 0;
v000001f1ebeadc50_0 .var "expectedFlags", 4 0;
v000001f1ebeaf730_0 .var "op", 1 0;
v000001f1ebeade30_0 .net "y", 15 0, v000001f1ebeadd90_0;  1 drivers
S_000001f1ebde1bd0 .scope module, "DUT" "alu" 3 12, 4 22 0, S_000001f1ebddf5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 16 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_000001f1ebddea50 .param/l "BS" 1 4 38, +C4<000000000000000000000000000001111>;
P_000001f1ebddea88 .param/l "EBS" 1 4 37, +C4<00000000000000000000000000000100>;
P_000001f1ebddeac0 .param/l "MBS" 1 4 36, +C4<00000000000000000000000000001001>;
P_000001f1ebddeaf8 .param/l "system" 0 4 22, +C4<00000000000000000000000000010000>;
L_000001f1ebf6be20 .functor NOT 1, L_000001f1ebf473b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf65600 .functor AND 1, L_000001f1ebf4eb10, L_000001f1ebf4ec50, C4<1>, C4<1>;
L_000001f1ebf653d0 .functor AND 1, L_000001f1ebf50410, L_000001f1ebf4ff10, C4<1>, C4<1>;
v000001f1ebeae1f0_0 .var "ALUFlags", 4 0;
v000001f1ebeae6f0_0 .net *"_ivl_1", 0 0, L_000001f1ebf473b0;  1 drivers
L_000001f1ebebd430 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebeae790_0 .net/2u *"_ivl_12", 4 0, L_000001f1ebebd430;  1 drivers
v000001f1ebeaf4b0_0 .net *"_ivl_14", 0 0, L_000001f1ebf4eb10;  1 drivers
L_000001f1ebebd478 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebeaf5f0_0 .net/2u *"_ivl_16", 9 0, L_000001f1ebebd478;  1 drivers
v000001f1ebeafb90_0 .net *"_ivl_18", 0 0, L_000001f1ebf4ec50;  1 drivers
v000001f1ebeae330_0 .net *"_ivl_2", 0 0, L_000001f1ebf6be20;  1 drivers
L_000001f1ebebd4c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebead930_0 .net/2u *"_ivl_22", 4 0, L_000001f1ebebd4c0;  1 drivers
v000001f1ebeaf050_0 .net *"_ivl_24", 0 0, L_000001f1ebf50410;  1 drivers
L_000001f1ebebd508 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebeae830_0 .net/2u *"_ivl_26", 9 0, L_000001f1ebebd508;  1 drivers
v000001f1ebeaedd0_0 .net *"_ivl_28", 0 0, L_000001f1ebf4ff10;  1 drivers
v000001f1ebeafa50_0 .net *"_ivl_5", 14 0, L_000001f1ebf48cb0;  1 drivers
v000001f1ebeaea10_0 .net "a", 15 0, v000001f1ebeaf190_0;  1 drivers
v000001f1ebeaeb50_0 .net "add_y", 15 0, L_000001f1ebf3a6b0;  1 drivers
v000001f1ebeaf7d0_0 .net "b", 15 0, v000001f1ebeaf550_0;  1 drivers
v000001f1ebeae650_0 .net "div_y", 15 0, L_000001f1ebf4bff0;  1 drivers
v000001f1ebeae010_0 .net "is_special", 0 0, L_000001f1ebdb16e0;  1 drivers
v000001f1ebeadb10_0 .net "iv_div", 0 0, L_000001f1ebf64e20;  1 drivers
v000001f1ebeaeab0_0 .net "iv_mul", 0 0, L_000001f1ebf65750;  1 drivers
v000001f1ebeafd70_0 .net "ix_add", 0 0, L_000001f1ebf56270;  1 drivers
v000001f1ebeaf910_0 .net "ix_div", 0 0, L_000001f1ebf4d5d0;  1 drivers
v000001f1ebeadbb0_0 .net "ix_mul", 0 0, L_000001f1ebf4abf0;  1 drivers
v000001f1ebeaf870_0 .net "ix_sub", 0 0, L_000001f1ebf6b950;  1 drivers
v000001f1ebeaff50_0 .net "mul_y", 15 0, L_000001f1ebf497f0;  1 drivers
v000001f1ebeae8d0_0 .net "op", 1 0, v000001f1ebeaf730_0;  1 drivers
v000001f1ebeae970_0 .net "ov_add", 0 0, L_000001f1ebf3b790;  1 drivers
v000001f1ebeadcf0_0 .net "ov_div", 0 0, L_000001f1ebf4df30;  1 drivers
v000001f1ebead9d0_0 .net "ov_mul", 0 0, L_000001f1ebf496b0;  1 drivers
v000001f1ebeaebf0_0 .net "ov_sub", 0 0, L_000001f1ebf47810;  1 drivers
v000001f1ebeaf9b0_0 .net "special_div_zero", 0 0, L_000001f1ebdb17c0;  1 drivers
v000001f1ebeae470_0 .net "special_exp", 4 0, L_000001f1ebf4d7b0;  1 drivers
v000001f1ebeae3d0_0 .net "special_invalid", 0 0, L_000001f1ebdb0170;  1 drivers
v000001f1ebeafc30_0 .net "special_is_denorm", 0 0, L_000001f1ebf653d0;  1 drivers
v000001f1ebeafe10_0 .net "special_is_inf", 0 0, L_000001f1ebf65600;  1 drivers
v000001f1ebeae5b0_0 .net "special_man", 9 0, L_000001f1ebf4b870;  1 drivers
v000001f1ebeafeb0_0 .net "special_result", 15 0, v000001f1ebeaf2d0_0;  1 drivers
v000001f1ebeae150_0 .net "sub_y", 15 0, L_000001f1ebf45fb0;  1 drivers
v000001f1ebeaec90_0 .net "un_add", 0 0, L_000001f1ebf574d0;  1 drivers
v000001f1ebeaefb0_0 .net "un_div", 0 0, L_000001f1ebf4dfd0;  1 drivers
v000001f1ebeae510_0 .net "un_mul", 0 0, L_000001f1ebf4b2d0;  1 drivers
v000001f1ebeada70_0 .net "un_sub", 0 0, L_000001f1ebf6b9c0;  1 drivers
v000001f1ebeadd90_0 .var "y", 15 0;
E_000001f1ebd9ea20/0 .event anyedge, v000001f1ebeacdf0_0, v000001f1ebeaf370_0, v000001f1ebeac5d0_0, v000001f1ebeaccb0_0;
E_000001f1ebd9ea20/1 .event anyedge, v000001f1ebeafc30_0, v000001f1ebeafe10_0, v000001f1ebead7f0_0, v000001f1ebe6ec10_0;
E_000001f1ebd9ea20/2 .event anyedge, v000001f1ebe71d70_0, v000001f1ebe6fed0_0, v000001f1ebe717d0_0, v000001f1ebea8390_0;
E_000001f1ebd9ea20/3 .event anyedge, v000001f1ebea9650_0, v000001f1ebeaaa50_0, v000001f1ebea91f0_0, v000001f1ebe6ceb0_0;
E_000001f1ebd9ea20/4 .event anyedge, v000001f1ebe674b0_0, v000001f1ebe7b0c0_0, v000001f1ebe7b200_0, v000001f1ebe7d1e0_0;
E_000001f1ebd9ea20/5 .event anyedge, v000001f1ebe74b10_0, v000001f1ebe729f0_0, v000001f1ebe67050_0, v000001f1ebe66790_0;
E_000001f1ebd9ea20/6 .event anyedge, v000001f1ebe67370_0;
E_000001f1ebd9ea20 .event/or E_000001f1ebd9ea20/0, E_000001f1ebd9ea20/1, E_000001f1ebd9ea20/2, E_000001f1ebd9ea20/3, E_000001f1ebd9ea20/4, E_000001f1ebd9ea20/5, E_000001f1ebd9ea20/6;
L_000001f1ebf473b0 .part v000001f1ebeaf550_0, 15, 1;
L_000001f1ebf48cb0 .part v000001f1ebeaf550_0, 0, 15;
L_000001f1ebf47630 .concat [ 15 1 0 0], L_000001f1ebf48cb0, L_000001f1ebf6be20;
L_000001f1ebf4d7b0 .part v000001f1ebeaf2d0_0, 10, 5;
L_000001f1ebf4b870 .part v000001f1ebeaf2d0_0, 0, 10;
L_000001f1ebf4eb10 .cmp/eq 5, L_000001f1ebf4d7b0, L_000001f1ebebd430;
L_000001f1ebf4ec50 .cmp/eq 10, L_000001f1ebf4b870, L_000001f1ebebd478;
L_000001f1ebf50410 .cmp/eq 5, L_000001f1ebf4d7b0, L_000001f1ebebd4c0;
L_000001f1ebf4ff10 .cmp/ne 10, L_000001f1ebf4b870, L_000001f1ebebd508;
S_000001f1ebddba60 .scope module, "U_ADD" "Suma16Bits" 4 70, 5 219 0, S_000001f1ebde1bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001f1ebddca30 .param/l "BS" 0 5 219, +C4<000000000000000000000000000001111>;
P_000001f1ebddca68 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000100>;
P_000001f1ebddcaa0 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000001001>;
L_000001f1ebf1ebe0 .functor OR 1, L_000001f1ebeb2a70, L_000001f1ebeb3150, C4<0>, C4<0>;
L_000001f1ebf1f3c0 .functor OR 1, L_000001f1ebeb3470, L_000001f1ebeb35b0, C4<0>, C4<0>;
L_000001f1ebf1f6d0 .functor XOR 1, L_000001f1ebeb4550, L_000001f1ebeb2f70, C4<0>, C4<0>;
L_000001f1ebf1e550 .functor AND 1, L_000001f1ebf1f6d0, L_000001f1ebeb2d90, C4<1>, C4<1>;
L_000001f1ebf1f040 .functor AND 1, L_000001f1ebf1e550, L_000001f1ebeb31f0, C4<1>, C4<1>;
L_000001f1ebf1f430 .functor NOT 10, L_000001f1ebeb12b0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf1e860 .functor AND 1, L_000001f1ebeb3d30, L_000001f1ebeb3e70, C4<1>, C4<1>;
L_000001f1ebf1f970 .functor NOT 10, L_000001f1ebeb1030, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf1ec50 .functor AND 1, L_000001f1ebf1e860, L_000001f1ebeb4230, C4<1>, C4<1>;
L_000001f1ebf1eb70 .functor NOT 5, L_000001f1ebeafff0, C4<00000>, C4<00000>, C4<00000>;
L_000001f1ebf1f890 .functor AND 1, L_000001f1ebf1ec50, L_000001f1ebeb4370, C4<1>, C4<1>;
L_000001f1ebf1f7b0 .functor NOT 5, L_000001f1ebeb0950, C4<00000>, C4<00000>, C4<00000>;
L_000001f1ebf1e8d0 .functor AND 1, L_000001f1ebf1f890, L_000001f1ebeb4410, C4<1>, C4<1>;
L_000001f1ebf1f820 .functor OR 1, L_000001f1ebf1f040, L_000001f1ebf1e8d0, C4<0>, C4<0>;
L_000001f1ebf577e0 .functor AND 1, L_000001f1ebf1f6d0, L_000001f1ebf1f820, C4<1>, C4<1>;
L_000001f1ebf56190 .functor BUFZ 5, L_000001f1ebf3b010, C4<00000>, C4<00000>, C4<00000>;
L_000001f1ebf56c80 .functor BUFZ 10, L_000001f1ebf3af70, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf56270 .functor BUFZ 1, L_000001f1ebf1f3c0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf574d0 .functor AND 1, L_000001f1ebf3b650, L_000001f1ebf56270, C4<1>, C4<1>;
v000001f1ebe6ec10_0 .net "F", 15 0, L_000001f1ebf3a6b0;  alias, 1 drivers
v000001f1ebe6e490_0 .net "R", 15 0, v000001f1ebeaf550_0;  alias, 1 drivers
v000001f1ebe6ef30_0 .net "S", 15 0, v000001f1ebeaf190_0;  alias, 1 drivers
v000001f1ebe6f110_0 .net *"_ivl_109", 0 0, L_000001f1ebf577e0;  1 drivers
L_000001f1ebebb6a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6f1b0_0 .net/2u *"_ivl_110", 0 0, L_000001f1ebebb6a8;  1 drivers
v000001f1ebe6f430_0 .net *"_ivl_112", 0 0, L_000001f1ebf3a250;  1 drivers
v000001f1ebe6e710_0 .net *"_ivl_117", 4 0, L_000001f1ebf56190;  1 drivers
v000001f1ebe6ea30_0 .net *"_ivl_122", 9 0, L_000001f1ebf56c80;  1 drivers
L_000001f1ebebb6f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6d270_0 .net/2u *"_ivl_125", 4 0, L_000001f1ebebb6f0;  1 drivers
L_000001f1ebebb738 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6e7b0_0 .net/2u *"_ivl_129", 4 0, L_000001f1ebebb738;  1 drivers
v000001f1ebe6ed50_0 .net *"_ivl_131", 0 0, L_000001f1ebf3b650;  1 drivers
L_000001f1ebebb0c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6f4d0_0 .net/2u *"_ivl_16", 0 0, L_000001f1ebebb0c0;  1 drivers
v000001f1ebe6def0_0 .net *"_ivl_18", 10 0, L_000001f1ebeb2b10;  1 drivers
L_000001f1ebebb108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6f6b0_0 .net/2u *"_ivl_22", 0 0, L_000001f1ebebb108;  1 drivers
v000001f1ebe6e0d0_0 .net *"_ivl_24", 10 0, L_000001f1ebeb36f0;  1 drivers
L_000001f1ebebb150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6db30_0 .net/2u *"_ivl_28", 0 0, L_000001f1ebebb150;  1 drivers
L_000001f1ebebb198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6edf0_0 .net/2u *"_ivl_32", 0 0, L_000001f1ebebb198;  1 drivers
v000001f1ebe6da90_0 .net *"_ivl_41", 9 0, L_000001f1ebeb2cf0;  1 drivers
v000001f1ebe6cf50_0 .net *"_ivl_45", 9 0, L_000001f1ebeb40f0;  1 drivers
v000001f1ebe6e850_0 .net *"_ivl_52", 0 0, L_000001f1ebeb3b50;  1 drivers
v000001f1ebe6e210_0 .net *"_ivl_54", 0 0, L_000001f1ebeb3010;  1 drivers
v000001f1ebe6f2f0_0 .net *"_ivl_56", 0 0, L_000001f1ebeb2bb0;  1 drivers
v000001f1ebe6e990_0 .net *"_ivl_58", 0 0, L_000001f1ebeb2ed0;  1 drivers
v000001f1ebe6d810_0 .net *"_ivl_60", 0 0, L_000001f1ebeb3bf0;  1 drivers
v000001f1ebe6ecb0_0 .net *"_ivl_62", 0 0, L_000001f1ebeb2c50;  1 drivers
v000001f1ebe6d6d0_0 .net *"_ivl_66", 0 0, L_000001f1ebeb2d90;  1 drivers
v000001f1ebe6e8f0_0 .net *"_ivl_69", 0 0, L_000001f1ebf1e550;  1 drivers
v000001f1ebe6ddb0_0 .net *"_ivl_70", 0 0, L_000001f1ebeb31f0;  1 drivers
v000001f1ebe6d770_0 .net *"_ivl_73", 0 0, L_000001f1ebf1f040;  1 drivers
v000001f1ebe6f390_0 .net *"_ivl_75", 0 0, L_000001f1ebeb3d30;  1 drivers
v000001f1ebe6e350_0 .net *"_ivl_76", 9 0, L_000001f1ebf1f430;  1 drivers
v000001f1ebe6f570_0 .net *"_ivl_79", 0 0, L_000001f1ebeb3e70;  1 drivers
v000001f1ebe6f250_0 .net *"_ivl_81", 0 0, L_000001f1ebf1e860;  1 drivers
v000001f1ebe6d310_0 .net *"_ivl_82", 9 0, L_000001f1ebf1f970;  1 drivers
v000001f1ebe6d9f0_0 .net *"_ivl_85", 0 0, L_000001f1ebeb4230;  1 drivers
v000001f1ebe6d3b0_0 .net *"_ivl_87", 0 0, L_000001f1ebf1ec50;  1 drivers
v000001f1ebe6df90_0 .net *"_ivl_88", 4 0, L_000001f1ebf1eb70;  1 drivers
v000001f1ebe6e170_0 .net *"_ivl_91", 0 0, L_000001f1ebeb4370;  1 drivers
v000001f1ebe6d450_0 .net *"_ivl_93", 0 0, L_000001f1ebf1f890;  1 drivers
v000001f1ebe6d090_0 .net *"_ivl_94", 4 0, L_000001f1ebf1f7b0;  1 drivers
v000001f1ebe6efd0_0 .net *"_ivl_97", 0 0, L_000001f1ebeb4410;  1 drivers
v000001f1ebe6ead0_0 .net *"_ivl_99", 0 0, L_000001f1ebf1e8d0;  1 drivers
v000001f1ebe6d130_0 .net "boolean1", 0 0, L_000001f1ebeb45f0;  1 drivers
v000001f1ebe6dbd0_0 .net "boolean2", 0 0, L_000001f1ebf1f6d0;  1 drivers
v000001f1ebe6d8b0_0 .net "diff_exp1", 4 0, L_000001f1ebeb22f0;  1 drivers
v000001f1ebe6d4f0_0 .net "diff_exp2", 4 0, L_000001f1ebeb3330;  1 drivers
v000001f1ebe6d630_0 .net "e1", 4 0, L_000001f1ebeafff0;  1 drivers
v000001f1ebe6eb70_0 .net "e2", 4 0, L_000001f1ebeb0950;  1 drivers
v000001f1ebe6d950_0 .net "exp_aux", 4 0, L_000001f1ebeb3a10;  1 drivers
v000001f1ebe6dc70_0 .net "exp_sum_add", 4 0, L_000001f1ebf1fc10;  1 drivers
v000001f1ebe6dd10_0 .net "exp_sum_sub", 4 0, L_000001f1ebf57770;  1 drivers
v000001f1ebe6e3f0_0 .net "final_exp", 4 0, L_000001f1ebf3b010;  1 drivers
v000001f1ebe6e530_0 .net "g1", 0 0, L_000001f1ebeb38d0;  1 drivers
v000001f1ebe71550_0 .net "g1_shift", 0 0, L_000001f1ebeb3650;  1 drivers
v000001f1ebe70510_0 .net "g2", 0 0, L_000001f1ebeb3970;  1 drivers
v000001f1ebe712d0_0 .net "g2_shift", 0 0, L_000001f1ebeb3510;  1 drivers
v000001f1ebe717d0_0 .net "inexact", 0 0, L_000001f1ebf56270;  alias, 1 drivers
v000001f1ebe70330_0 .net "inexact_m1", 0 0, L_000001f1ebeb3470;  1 drivers
v000001f1ebe70fb0_0 .net "inexact_m2", 0 0, L_000001f1ebeb35b0;  1 drivers
v000001f1ebe70bf0_0 .net "is_same_exp", 0 0, L_000001f1ebeb3290;  1 drivers
v000001f1ebe70e70_0 .net "is_zero_result", 0 0, L_000001f1ebf1f820;  1 drivers
v000001f1ebe71230_0 .net "lost_align", 0 0, L_000001f1ebf1f3c0;  1 drivers
v000001f1ebe708d0_0 .net "m1_10", 9 0, L_000001f1ebeb3fb0;  1 drivers
v000001f1ebe6fc50_0 .net "m1_11", 10 0, L_000001f1ebeb33d0;  1 drivers
v000001f1ebe715f0_0 .net "m1_init", 9 0, L_000001f1ebeb12b0;  1 drivers
v000001f1ebe719b0_0 .net "m1_shift", 10 0, L_000001f1ebeb2e30;  1 drivers
v000001f1ebe70010_0 .net "m2_10", 9 0, L_000001f1ebeb4190;  1 drivers
v000001f1ebe70830_0 .net "m2_11", 10 0, L_000001f1ebeb3790;  1 drivers
v000001f1ebe6fbb0_0 .net "m2_init", 9 0, L_000001f1ebeb1030;  1 drivers
v000001f1ebe70470_0 .net "m2_shift", 10 0, L_000001f1ebeb30b0;  1 drivers
v000001f1ebe71370_0 .net "op_sum", 9 0, L_000001f1ebf3af70;  1 drivers
v000001f1ebe710f0_0 .net "op_sum_add", 9 0, L_000001f1ebf20ee0;  1 drivers
v000001f1ebe71730_0 .net "op_sum_sub", 9 0, L_000001f1ebf57460;  1 drivers
v000001f1ebe71d70_0 .net "overflow", 0 0, L_000001f1ebf3b790;  alias, 1 drivers
v000001f1ebe705b0_0 .net "s1", 0 0, L_000001f1ebeb4550;  1 drivers
v000001f1ebe71190_0 .net "s2", 0 0, L_000001f1ebeb2f70;  1 drivers
v000001f1ebe6f7f0_0 .net "sign", 0 0, L_000001f1ebeb3c90;  1 drivers
v000001f1ebe71a50_0 .net "sticky_for_round", 0 0, L_000001f1ebf1ebe0;  1 drivers
v000001f1ebe71af0_0 .net "sticky_m1", 0 0, L_000001f1ebeb2a70;  1 drivers
v000001f1ebe70c90_0 .net "sticky_m2", 0 0, L_000001f1ebeb3150;  1 drivers
v000001f1ebe6fed0_0 .net "underflow", 0 0, L_000001f1ebf574d0;  alias, 1 drivers
L_000001f1ebeb12b0 .part v000001f1ebeaf190_0, 0, 10;
L_000001f1ebeb1030 .part v000001f1ebeaf550_0, 0, 10;
L_000001f1ebeafff0 .part v000001f1ebeaf190_0, 10, 5;
L_000001f1ebeb0950 .part v000001f1ebeaf550_0, 10, 5;
L_000001f1ebeb4550 .part v000001f1ebeaf190_0, 15, 1;
L_000001f1ebeb2f70 .part v000001f1ebeaf550_0, 15, 1;
L_000001f1ebeb45f0 .cmp/gt 5, L_000001f1ebeafff0, L_000001f1ebeb0950;
L_000001f1ebeb3290 .cmp/eq 5, L_000001f1ebeafff0, L_000001f1ebeb0950;
L_000001f1ebeb2b10 .concat [ 10 1 0 0], L_000001f1ebeb12b0, L_000001f1ebebb0c0;
L_000001f1ebeb33d0 .functor MUXZ 11, L_000001f1ebeb2e30, L_000001f1ebeb2b10, L_000001f1ebeb45f0, C4<>;
L_000001f1ebeb36f0 .concat [ 10 1 0 0], L_000001f1ebeb1030, L_000001f1ebebb108;
L_000001f1ebeb3790 .functor MUXZ 11, L_000001f1ebeb36f0, L_000001f1ebeb30b0, L_000001f1ebeb45f0, C4<>;
L_000001f1ebeb38d0 .functor MUXZ 1, L_000001f1ebeb3650, L_000001f1ebebb150, L_000001f1ebeb45f0, C4<>;
L_000001f1ebeb3970 .functor MUXZ 1, L_000001f1ebebb198, L_000001f1ebeb3510, L_000001f1ebeb45f0, C4<>;
L_000001f1ebeb2cf0 .part L_000001f1ebeb2e30, 0, 10;
L_000001f1ebeb3fb0 .functor MUXZ 10, L_000001f1ebeb2cf0, L_000001f1ebeb12b0, L_000001f1ebeb45f0, C4<>;
L_000001f1ebeb40f0 .part L_000001f1ebeb30b0, 0, 10;
L_000001f1ebeb4190 .functor MUXZ 10, L_000001f1ebeb1030, L_000001f1ebeb40f0, L_000001f1ebeb45f0, C4<>;
L_000001f1ebeb3a10 .functor MUXZ 5, L_000001f1ebeb0950, L_000001f1ebeafff0, L_000001f1ebeb45f0, C4<>;
L_000001f1ebeb3b50 .cmp/gt 5, L_000001f1ebeafff0, L_000001f1ebeb0950;
L_000001f1ebeb3010 .cmp/gt 5, L_000001f1ebeb0950, L_000001f1ebeafff0;
L_000001f1ebeb2bb0 .cmp/ge 10, L_000001f1ebeb12b0, L_000001f1ebeb1030;
L_000001f1ebeb2ed0 .functor MUXZ 1, L_000001f1ebeb2f70, L_000001f1ebeb4550, L_000001f1ebeb2bb0, C4<>;
L_000001f1ebeb3bf0 .functor MUXZ 1, L_000001f1ebeb2ed0, L_000001f1ebeb2f70, L_000001f1ebeb3010, C4<>;
L_000001f1ebeb2c50 .functor MUXZ 1, L_000001f1ebeb3bf0, L_000001f1ebeb4550, L_000001f1ebeb3b50, C4<>;
L_000001f1ebeb3c90 .functor MUXZ 1, L_000001f1ebeb4550, L_000001f1ebeb2c50, L_000001f1ebf1f6d0, C4<>;
L_000001f1ebeb2d90 .cmp/eq 10, L_000001f1ebeb12b0, L_000001f1ebeb1030;
L_000001f1ebeb31f0 .cmp/eq 5, L_000001f1ebeafff0, L_000001f1ebeb0950;
L_000001f1ebeb3d30 .reduce/nor L_000001f1ebf1f6d0;
L_000001f1ebeb3e70 .reduce/and L_000001f1ebf1f430;
L_000001f1ebeb4230 .reduce/and L_000001f1ebf1f970;
L_000001f1ebeb4370 .reduce/and L_000001f1ebf1eb70;
L_000001f1ebeb4410 .reduce/and L_000001f1ebf1f7b0;
L_000001f1ebf3af70 .functor MUXZ 10, L_000001f1ebf20ee0, L_000001f1ebf57460, L_000001f1ebf1f6d0, C4<>;
L_000001f1ebf3b010 .functor MUXZ 5, L_000001f1ebf1fc10, L_000001f1ebf57770, L_000001f1ebf1f6d0, C4<>;
L_000001f1ebf3a250 .functor MUXZ 1, L_000001f1ebeb3c90, L_000001f1ebebb6a8, L_000001f1ebf577e0, C4<>;
L_000001f1ebf3a6b0 .concat8 [ 10 5 1 0], L_000001f1ebf56c80, L_000001f1ebf56190, L_000001f1ebf3a250;
L_000001f1ebf3b790 .cmp/eq 5, L_000001f1ebf3b010, L_000001f1ebebb6f0;
L_000001f1ebf3b650 .cmp/eq 5, L_000001f1ebf3b010, L_000001f1ebebb738;
S_000001f1ebdf57c0 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000001f1ebddba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001f1ebde4ad0 .param/l "BS" 0 5 61, +C4<000000000000000000000000000001111>;
P_000001f1ebde4b08 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001f1ebde4b40 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001f1ebd89c50_0 .net "F", 10 0, L_000001f1ebeb2e30;  alias, 1 drivers
L_000001f1ebebafa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebd90870_0 .net/2u *"_ivl_0", 0 0, L_000001f1ebebafa0;  1 drivers
v000001f1ebd90690_0 .net *"_ivl_13", 8 0, L_000001f1ebeb4690;  1 drivers
v000001f1ebd905f0_0 .net *"_ivl_17", 9 0, L_000001f1ebeb27f0;  1 drivers
L_000001f1ebebafe8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebd8e9d0_0 .net/2u *"_ivl_2", 9 0, L_000001f1ebebafe8;  1 drivers
v000001f1ebd90e10_0 .net "full_value", 20 0, L_000001f1ebeb2890;  1 drivers
v000001f1ebd90eb0_0 .net "guard_bit", 0 0, L_000001f1ebeb3650;  alias, 1 drivers
v000001f1ebd8ee30_0 .net "inexact_flag", 0 0, L_000001f1ebeb3470;  alias, 1 drivers
v000001f1ebd8f8d0_0 .net "mantisa", 9 0, L_000001f1ebeb12b0;  alias, 1 drivers
v000001f1ebd8ea70_0 .net "shifted", 20 0, L_000001f1ebeb4050;  1 drivers
v000001f1ebd90cd0_0 .net "shifts", 4 0, L_000001f1ebeb3330;  alias, 1 drivers
v000001f1ebd8ffb0_0 .net "sticky_bits", 0 0, L_000001f1ebeb2a70;  alias, 1 drivers
L_000001f1ebeb2890 .concat [ 10 10 1 0], L_000001f1ebebafe8, L_000001f1ebeb12b0, L_000001f1ebebafa0;
L_000001f1ebeb4050 .shift/r 21, L_000001f1ebeb2890, L_000001f1ebeb3330;
L_000001f1ebeb2e30 .part L_000001f1ebeb4050, 10, 11;
L_000001f1ebeb3650 .part L_000001f1ebeb4050, 9, 1;
L_000001f1ebeb4690 .part L_000001f1ebeb4050, 0, 9;
L_000001f1ebeb2a70 .reduce/or L_000001f1ebeb4690;
L_000001f1ebeb27f0 .part L_000001f1ebeb4050, 0, 10;
L_000001f1ebeb3470 .reduce/or L_000001f1ebeb27f0;
S_000001f1ebdf5950 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000001f1ebddba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001f1eba38bb0 .param/l "BS" 0 5 61, +C4<000000000000000000000000000001111>;
P_000001f1eba38be8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001f1eba38c20 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001f1ebd909b0_0 .net "F", 10 0, L_000001f1ebeb30b0;  alias, 1 drivers
L_000001f1ebebb030 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebd90c30_0 .net/2u *"_ivl_0", 0 0, L_000001f1ebebb030;  1 drivers
v000001f1ebd90ff0_0 .net *"_ivl_13", 8 0, L_000001f1ebeb2930;  1 drivers
v000001f1ebd90370_0 .net *"_ivl_17", 9 0, L_000001f1ebeb29d0;  1 drivers
L_000001f1ebebb078 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebd8eb10_0 .net/2u *"_ivl_2", 9 0, L_000001f1ebebb078;  1 drivers
v000001f1ebd90050_0 .net "full_value", 20 0, L_000001f1ebeb42d0;  1 drivers
v000001f1ebd90730_0 .net "guard_bit", 0 0, L_000001f1ebeb3510;  alias, 1 drivers
v000001f1ebd90d70_0 .net "inexact_flag", 0 0, L_000001f1ebeb35b0;  alias, 1 drivers
v000001f1ebd90230_0 .net "mantisa", 9 0, L_000001f1ebeb1030;  alias, 1 drivers
v000001f1ebd8e930_0 .net "shifted", 20 0, L_000001f1ebeb3ab0;  1 drivers
v000001f1ebd8f970_0 .net "shifts", 4 0, L_000001f1ebeb22f0;  alias, 1 drivers
v000001f1ebd8f470_0 .net "sticky_bits", 0 0, L_000001f1ebeb3150;  alias, 1 drivers
L_000001f1ebeb42d0 .concat [ 10 10 1 0], L_000001f1ebebb078, L_000001f1ebeb1030, L_000001f1ebebb030;
L_000001f1ebeb3ab0 .shift/r 21, L_000001f1ebeb42d0, L_000001f1ebeb22f0;
L_000001f1ebeb30b0 .part L_000001f1ebeb3ab0, 10, 11;
L_000001f1ebeb3510 .part L_000001f1ebeb3ab0, 9, 1;
L_000001f1ebeb2930 .part L_000001f1ebeb3ab0, 0, 9;
L_000001f1ebeb3150 .reduce/or L_000001f1ebeb2930;
L_000001f1ebeb29d0 .part L_000001f1ebeb3ab0, 0, 10;
L_000001f1ebeb35b0 .reduce/or L_000001f1ebeb29d0;
S_000001f1eba33ab0 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000001f1ebddba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_000001f1ebddbbf0 .param/l "BS" 0 5 130, +C4<000000000000000000000000000001111>;
P_000001f1ebddbc28 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_000001f1ebddbc60 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_000001f1ebf1c8e0 .functor AND 1, L_000001f1ebf3c4b0, L_000001f1ebf3bbf0, C4<1>, C4<1>;
L_000001f1ebf1c9c0 .functor AND 1, L_000001f1ebeb3290, L_000001f1ebf3abb0, C4<1>, C4<1>;
L_000001f1ebf1cd40 .functor OR 1, L_000001f1ebf1c8e0, L_000001f1ebf1c9c0, C4<0>, C4<0>;
L_000001f1ebdb3ac0 .functor AND 1, L_000001f1ebf3b510, L_000001f1ebf3bc90, C4<1>, C4<1>;
L_000001f1ebf57bd0 .functor OR 1, L_000001f1ebdb3ac0, L_000001f1ebeb3290, C4<0>, C4<0>;
L_000001f1ebf56890 .functor AND 1, L_000001f1ebeb45f0, L_000001f1ebf3c5f0, C4<1>, C4<1>;
L_000001f1ebf57930 .functor OR 1, L_000001f1ebf57bd0, L_000001f1ebf56890, C4<0>, C4<0>;
L_000001f1ebf57770 .functor BUFZ 5, L_000001f1ebf3c190, C4<00000>, C4<00000>, C4<00000>;
L_000001f1ebf57460 .functor BUFZ 10, L_000001f1ebf3a430, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001f1ebe4c480_0 .net "Debe", 10 0, L_000001f1ebe98850;  1 drivers
v000001f1ebe4b8a0_0 .net "Debe_e", 10 0, L_000001f1ebe98990;  1 drivers
v000001f1ebe4a180_0 .net "ExpAux", 4 0, L_000001f1ebf3b0b0;  1 drivers
v000001f1ebe4bee0_0 .net "ExpFinal", 4 0, L_000001f1ebf3c190;  1 drivers
v000001f1ebe4c520_0 .net "ExpIn", 4 0, L_000001f1ebeb3a10;  alias, 1 drivers
v000001f1ebe4a680_0 .net "ExpOut", 4 0, L_000001f1ebf57770;  alias, 1 drivers
v000001f1ebe4a400_0 .net "ExpOutTemp", 4 0, L_000001f1ebf3bd30;  1 drivers
v000001f1ebe4c0c0_0 .net "F", 9 0, L_000001f1ebf57460;  alias, 1 drivers
v000001f1ebe4b800_0 .net "FFinal", 9 0, L_000001f1ebf3a430;  1 drivers
v000001f1ebe4aea0_0 .net "FTemp", 9 0, L_000001f1ebf3a610;  1 drivers
v000001f1ebe4b120_0 .net "FToRound", 14 0, L_000001f1ebf3ad90;  1 drivers
v000001f1ebe4c660_0 .net "F_aux", 9 0, L_000001f1ebe980d0;  1 drivers
v000001f1ebe4c160_0 .net "F_aux_e", 9 0, L_000001f1ebe98530;  1 drivers
v000001f1ebe4bda0_0 .net "F_to_use", 9 0, L_000001f1ebf3b5b0;  1 drivers
v000001f1ebe4b9e0_0 .net "R", 9 0, L_000001f1ebeb4190;  alias, 1 drivers
v000001f1ebe4bf80_0 .net "S", 9 0, L_000001f1ebeb3fb0;  alias, 1 drivers
L_000001f1ebebb420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe4aae0_0 .net/2u *"_ivl_145", 0 0, L_000001f1ebebb420;  1 drivers
L_000001f1ebebb468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe4a720_0 .net/2u *"_ivl_150", 0 0, L_000001f1ebebb468;  1 drivers
v000001f1ebe4ba80_0 .net *"_ivl_157", 0 0, L_000001f1ebf3c4b0;  1 drivers
v000001f1ebe4b080_0 .net *"_ivl_159", 0 0, L_000001f1ebf3bbf0;  1 drivers
v000001f1ebe4aa40_0 .net *"_ivl_161", 0 0, L_000001f1ebf1c8e0;  1 drivers
v000001f1ebe4b260_0 .net *"_ivl_163", 0 0, L_000001f1ebf3abb0;  1 drivers
v000001f1ebe4c5c0_0 .net *"_ivl_165", 0 0, L_000001f1ebf1c9c0;  1 drivers
v000001f1ebe4c200_0 .net *"_ivl_169", 0 0, L_000001f1ebf3b510;  1 drivers
v000001f1ebe4b1c0_0 .net *"_ivl_171", 0 0, L_000001f1ebf3bc90;  1 drivers
v000001f1ebe4a360_0 .net *"_ivl_173", 0 0, L_000001f1ebdb3ac0;  1 drivers
v000001f1ebe4c2a0_0 .net *"_ivl_175", 0 0, L_000001f1ebf57bd0;  1 drivers
v000001f1ebe4a4a0_0 .net *"_ivl_177", 0 0, L_000001f1ebf3c5f0;  1 drivers
v000001f1ebe4ac20_0 .net *"_ivl_179", 0 0, L_000001f1ebf56890;  1 drivers
v000001f1ebe4a0e0_0 .net *"_ivl_185", 0 0, L_000001f1ebf3b470;  1 drivers
v000001f1ebe4c340_0 .net *"_ivl_190", 9 0, L_000001f1ebf3b150;  1 drivers
L_000001f1ebebb4f8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001f1ebe4a220_0 .net/2u *"_ivl_194", 31 0, L_000001f1ebebb4f8;  1 drivers
v000001f1ebe4bbc0_0 .net *"_ivl_196", 31 0, L_000001f1ebf3bb50;  1 drivers
L_000001f1ebebb540 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe4a540_0 .net *"_ivl_199", 26 0, L_000001f1ebebb540;  1 drivers
v000001f1ebe4bc60_0 .net *"_ivl_200", 31 0, L_000001f1ebf3bab0;  1 drivers
v000001f1ebe4be40_0 .net *"_ivl_205", 4 0, L_000001f1ebf3a7f0;  1 drivers
v000001f1ebe49f00_0 .net "cond_F_shift", 0 0, L_000001f1ebf57930;  1 drivers
v000001f1ebe4b3a0_0 .net "cond_idx", 0 0, L_000001f1ebf1cd40;  1 drivers
v000001f1ebe4a7c0_0 .net "idx", 4 0, L_000001f1ebf3c550;  1 drivers
v000001f1ebe4b440_0 .net "idx_e", 4 0, L_000001f1ebf3b830;  1 drivers
v000001f1ebe4a040_0 .net "idx_to_use", 4 0, L_000001f1ebf3c410;  1 drivers
v000001f1ebe4a2c0_0 .net "is_mayus_exp", 0 0, L_000001f1ebeb45f0;  alias, 1 drivers
v000001f1ebe4a860_0 .net "is_same_exp", 0 0, L_000001f1ebeb3290;  alias, 1 drivers
v000001f1ebe4a900_0 .net "lost_bits", 9 0, L_000001f1ebf3a070;  1 drivers
L_000001f1ebe98fd0 .part L_000001f1ebeb3fb0, 0, 1;
L_000001f1ebe97450 .part L_000001f1ebeb4190, 0, 1;
L_000001f1ebe98350 .part L_000001f1ebe98850, 0, 1;
L_000001f1ebe985d0 .part L_000001f1ebeb4190, 0, 1;
L_000001f1ebe97bd0 .part L_000001f1ebeb3fb0, 0, 1;
L_000001f1ebe98d50 .part L_000001f1ebe98990, 0, 1;
L_000001f1ebe99610 .part L_000001f1ebeb3fb0, 1, 1;
L_000001f1ebe98df0 .part L_000001f1ebeb4190, 1, 1;
L_000001f1ebe97310 .part L_000001f1ebe98850, 1, 1;
L_000001f1ebe99070 .part L_000001f1ebeb4190, 1, 1;
L_000001f1ebe97950 .part L_000001f1ebeb3fb0, 1, 1;
L_000001f1ebe98210 .part L_000001f1ebe98990, 1, 1;
L_000001f1ebe974f0 .part L_000001f1ebeb3fb0, 2, 1;
L_000001f1ebe97d10 .part L_000001f1ebeb4190, 2, 1;
L_000001f1ebe98c10 .part L_000001f1ebe98850, 2, 1;
L_000001f1ebe99750 .part L_000001f1ebeb4190, 2, 1;
L_000001f1ebe99110 .part L_000001f1ebeb3fb0, 2, 1;
L_000001f1ebe98e90 .part L_000001f1ebe98990, 2, 1;
L_000001f1ebe97770 .part L_000001f1ebeb3fb0, 3, 1;
L_000001f1ebe97b30 .part L_000001f1ebeb4190, 3, 1;
L_000001f1ebe98cb0 .part L_000001f1ebe98850, 3, 1;
L_000001f1ebe98670 .part L_000001f1ebeb4190, 3, 1;
L_000001f1ebe97590 .part L_000001f1ebeb3fb0, 3, 1;
L_000001f1ebe96ff0 .part L_000001f1ebe98990, 3, 1;
L_000001f1ebe98f30 .part L_000001f1ebeb3fb0, 4, 1;
L_000001f1ebe979f0 .part L_000001f1ebeb4190, 4, 1;
L_000001f1ebe991b0 .part L_000001f1ebe98850, 4, 1;
L_000001f1ebe97c70 .part L_000001f1ebeb4190, 4, 1;
L_000001f1ebe97130 .part L_000001f1ebeb3fb0, 4, 1;
L_000001f1ebe973b0 .part L_000001f1ebe98990, 4, 1;
L_000001f1ebe98a30 .part L_000001f1ebeb3fb0, 5, 1;
L_000001f1ebe983f0 .part L_000001f1ebeb4190, 5, 1;
L_000001f1ebe987b0 .part L_000001f1ebe98850, 5, 1;
L_000001f1ebe98ad0 .part L_000001f1ebeb4190, 5, 1;
L_000001f1ebe97090 .part L_000001f1ebeb3fb0, 5, 1;
L_000001f1ebe99250 .part L_000001f1ebe98990, 5, 1;
L_000001f1ebe97db0 .part L_000001f1ebeb3fb0, 6, 1;
L_000001f1ebe992f0 .part L_000001f1ebeb4190, 6, 1;
L_000001f1ebe97a90 .part L_000001f1ebe98850, 6, 1;
L_000001f1ebe98710 .part L_000001f1ebeb4190, 6, 1;
L_000001f1ebe99390 .part L_000001f1ebeb3fb0, 6, 1;
L_000001f1ebe988f0 .part L_000001f1ebe98990, 6, 1;
L_000001f1ebe99430 .part L_000001f1ebeb3fb0, 7, 1;
L_000001f1ebe97e50 .part L_000001f1ebeb4190, 7, 1;
L_000001f1ebe98b70 .part L_000001f1ebe98850, 7, 1;
L_000001f1ebe97ef0 .part L_000001f1ebeb4190, 7, 1;
L_000001f1ebe97f90 .part L_000001f1ebeb3fb0, 7, 1;
L_000001f1ebe98030 .part L_000001f1ebe98990, 7, 1;
L_000001f1ebe994d0 .part L_000001f1ebeb3fb0, 8, 1;
L_000001f1ebe99570 .part L_000001f1ebeb4190, 8, 1;
L_000001f1ebe97630 .part L_000001f1ebe98850, 8, 1;
L_000001f1ebe996b0 .part L_000001f1ebeb4190, 8, 1;
L_000001f1ebe971d0 .part L_000001f1ebeb3fb0, 8, 1;
L_000001f1ebe97270 .part L_000001f1ebe98990, 8, 1;
L_000001f1ebe976d0 .part L_000001f1ebeb3fb0, 9, 1;
L_000001f1ebe97810 .part L_000001f1ebeb4190, 9, 1;
L_000001f1ebe978b0 .part L_000001f1ebe98850, 9, 1;
LS_000001f1ebe980d0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf1fe40, L_000001f1ebf21a40, L_000001f1ebf22220, L_000001f1ebf1c1e0;
LS_000001f1ebe980d0_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf1b530, L_000001f1ebf1a8f0, L_000001f1ebf1ace0, L_000001f1ebf1d910;
LS_000001f1ebe980d0_0_8 .concat8 [ 1 1 0 0], L_000001f1ebf1d590, L_000001f1ebf1ce20;
L_000001f1ebe980d0 .concat8 [ 4 4 2 0], LS_000001f1ebe980d0_0_0, LS_000001f1ebe980d0_0_4, LS_000001f1ebe980d0_0_8;
L_000001f1ebe98170 .part L_000001f1ebeb4190, 9, 1;
L_000001f1ebe98490 .part L_000001f1ebeb3fb0, 9, 1;
L_000001f1ebe982b0 .part L_000001f1ebe98990, 9, 1;
LS_000001f1ebe98530_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf20070, L_000001f1ebf22300, L_000001f1ebf21960, L_000001f1ebf1b060;
LS_000001f1ebe98530_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf1b450, L_000001f1ebf1c100, L_000001f1ebf1d360, L_000001f1ebf1dde0;
LS_000001f1ebe98530_0_8 .concat8 [ 1 1 0 0], L_000001f1ebf1d9f0, L_000001f1ebf1c870;
L_000001f1ebe98530 .concat8 [ 4 4 2 0], LS_000001f1ebe98530_0_0, LS_000001f1ebe98530_0_4, LS_000001f1ebe98530_0_8;
LS_000001f1ebe98850_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebb420, L_000001f1ebf20d20, L_000001f1ebf21810, L_000001f1ebf22370;
LS_000001f1ebe98850_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf1b5a0, L_000001f1ebf1c250, L_000001f1ebf1a880, L_000001f1ebf1ac00;
LS_000001f1ebe98850_0_8 .concat8 [ 1 1 1 0], L_000001f1ebf1d750, L_000001f1ebf1cf00, L_000001f1ebf1d670;
L_000001f1ebe98850 .concat8 [ 4 4 3 0], LS_000001f1ebe98850_0_0, LS_000001f1ebe98850_0_4, LS_000001f1ebe98850_0_8;
LS_000001f1ebe98990_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebb468, L_000001f1ebf20000, L_000001f1ebf21b20, L_000001f1ebf22450;
LS_000001f1ebe98990_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf1bd80, L_000001f1ebf1bca0, L_000001f1ebf1b990, L_000001f1ebf1d520;
LS_000001f1ebe98990_0_8 .concat8 [ 1 1 1 0], L_000001f1ebf1db40, L_000001f1ebf1cfe0, L_000001f1ebf1c5d0;
L_000001f1ebe98990 .concat8 [ 4 4 3 0], LS_000001f1ebe98990_0_0, LS_000001f1ebe98990_0_4, LS_000001f1ebe98990_0_8;
L_000001f1ebf3c550 .ufunc/vec4 TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits, 5, L_000001f1ebe980d0 (v000001f1ebd8f830_0) S_000001f1eba33c40;
L_000001f1ebf3b830 .ufunc/vec4 TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits, 5, L_000001f1ebe98530 (v000001f1ebd8f830_0) S_000001f1eba33c40;
L_000001f1ebf3c4b0 .reduce/nor L_000001f1ebeb45f0;
L_000001f1ebf3bbf0 .reduce/nor L_000001f1ebeb3290;
L_000001f1ebf3abb0 .part L_000001f1ebe98850, 10, 1;
L_000001f1ebf3b510 .reduce/nor L_000001f1ebeb45f0;
L_000001f1ebf3bc90 .part L_000001f1ebe98990, 10, 1;
L_000001f1ebf3c5f0 .part L_000001f1ebe98850, 10, 1;
L_000001f1ebf3c410 .functor MUXZ 5, L_000001f1ebf3c550, L_000001f1ebf3b830, L_000001f1ebf1cd40, C4<>;
L_000001f1ebf3b470 .reduce/nor L_000001f1ebeb45f0;
L_000001f1ebf3b5b0 .functor MUXZ 10, L_000001f1ebe980d0, L_000001f1ebe98530, L_000001f1ebf3b470, C4<>;
L_000001f1ebf3bd30 .functor MUXZ 5, L_000001f1ebeb3a10, L_000001f1ebf3b0b0, L_000001f1ebf57930, C4<>;
L_000001f1ebf3b150 .shift/l 10, L_000001f1ebf3b5b0, L_000001f1ebf3c410;
L_000001f1ebf3a610 .functor MUXZ 10, L_000001f1ebf3b5b0, L_000001f1ebf3b150, L_000001f1ebf57930, C4<>;
L_000001f1ebf3bb50 .concat [ 5 27 0 0], L_000001f1ebf3c410, L_000001f1ebebb540;
L_000001f1ebf3bab0 .arith/sub 32, L_000001f1ebebb4f8, L_000001f1ebf3bb50;
L_000001f1ebf3a070 .shift/r 10, L_000001f1ebf3b5b0, L_000001f1ebf3bab0;
L_000001f1ebf3a7f0 .part L_000001f1ebf3a070, 0, 5;
L_000001f1ebf3ad90 .concat [ 5 10 0 0], L_000001f1ebf3a7f0, L_000001f1ebf3a610;
S_000001f1eba33c40 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001f1eba33ab0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001f1eba33c40
v000001f1ebd8f010_0 .var "found", 0 0;
v000001f1ebd8f790_0 .var/i "idx", 31 0;
v000001f1ebd8f830_0 .var "val", 9 0;
TD_tb_alu_bin.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1ebd8f010_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001f1ebd8f790_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f1ebd8f790_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001f1ebd8f830_0;
    %load/vec4 v000001f1ebd8f790_0;
    %part/s 1;
    %load/vec4 v000001f1ebd8f010_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001f1ebd8f790_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebd8f010_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001f1ebd8f790_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f1ebd8f790_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001f1eba33dd0 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9e160 .param/l "i" 0 5 168, +C4<00>;
S_000001f1eba47380 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1eba33dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1fc80 .functor NOT 1, L_000001f1ebe98fd0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf21260 .functor AND 1, L_000001f1ebf1fc80, L_000001f1ebe97450, C4<1>, C4<1>;
L_000001f1ebf1fcf0 .functor NOT 1, L_000001f1ebe98fd0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf209a0 .functor AND 1, L_000001f1ebf1fcf0, L_000001f1ebe98350, C4<1>, C4<1>;
L_000001f1ebf20a10 .functor OR 1, L_000001f1ebf21260, L_000001f1ebf209a0, C4<0>, C4<0>;
L_000001f1ebf20cb0 .functor AND 1, L_000001f1ebe97450, L_000001f1ebe98350, C4<1>, C4<1>;
L_000001f1ebf20d20 .functor OR 1, L_000001f1ebf20a10, L_000001f1ebf20cb0, C4<0>, C4<0>;
L_000001f1ebf20d90 .functor XOR 1, L_000001f1ebe98fd0, L_000001f1ebe97450, C4<0>, C4<0>;
L_000001f1ebf1fe40 .functor XOR 1, L_000001f1ebf20d90, L_000001f1ebe98350, C4<0>, C4<0>;
v000001f1ebd8ebb0_0 .net "Debe", 0 0, L_000001f1ebf20d20;  1 drivers
v000001f1ebd8fa10_0 .net "Din", 0 0, L_000001f1ebe98350;  1 drivers
v000001f1ebd902d0_0 .net "Dout", 0 0, L_000001f1ebf1fe40;  1 drivers
v000001f1ebd900f0_0 .net "Ri", 0 0, L_000001f1ebe97450;  1 drivers
v000001f1ebd8ecf0_0 .net "Si", 0 0, L_000001f1ebe98fd0;  1 drivers
v000001f1ebd90a50_0 .net *"_ivl_0", 0 0, L_000001f1ebf1fc80;  1 drivers
v000001f1ebd8eed0_0 .net *"_ivl_10", 0 0, L_000001f1ebf20cb0;  1 drivers
v000001f1ebd8f1f0_0 .net *"_ivl_14", 0 0, L_000001f1ebf20d90;  1 drivers
v000001f1ebd90190_0 .net *"_ivl_2", 0 0, L_000001f1ebf21260;  1 drivers
v000001f1ebd8fc90_0 .net *"_ivl_4", 0 0, L_000001f1ebf1fcf0;  1 drivers
v000001f1ebd90410_0 .net *"_ivl_6", 0 0, L_000001f1ebf209a0;  1 drivers
v000001f1ebd90af0_0 .net *"_ivl_8", 0 0, L_000001f1ebf20a10;  1 drivers
S_000001f1eba47510 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1eba33dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1ff90 .functor NOT 1, L_000001f1ebe985d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1feb0 .functor AND 1, L_000001f1ebf1ff90, L_000001f1ebe97bd0, C4<1>, C4<1>;
L_000001f1ebf20460 .functor NOT 1, L_000001f1ebe985d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf20f50 .functor AND 1, L_000001f1ebf20460, L_000001f1ebe98d50, C4<1>, C4<1>;
L_000001f1ebf205b0 .functor OR 1, L_000001f1ebf1feb0, L_000001f1ebf20f50, C4<0>, C4<0>;
L_000001f1ebf21030 .functor AND 1, L_000001f1ebe97bd0, L_000001f1ebe98d50, C4<1>, C4<1>;
L_000001f1ebf20000 .functor OR 1, L_000001f1ebf205b0, L_000001f1ebf21030, C4<0>, C4<0>;
L_000001f1ebf1ff20 .functor XOR 1, L_000001f1ebe985d0, L_000001f1ebe97bd0, C4<0>, C4<0>;
L_000001f1ebf20070 .functor XOR 1, L_000001f1ebf1ff20, L_000001f1ebe98d50, C4<0>, C4<0>;
v000001f1ebd907d0_0 .net "Debe", 0 0, L_000001f1ebf20000;  1 drivers
v000001f1ebd904b0_0 .net "Din", 0 0, L_000001f1ebe98d50;  1 drivers
v000001f1ebd90b90_0 .net "Dout", 0 0, L_000001f1ebf20070;  1 drivers
v000001f1ebd8f510_0 .net "Ri", 0 0, L_000001f1ebe97bd0;  1 drivers
v000001f1ebd8fe70_0 .net "Si", 0 0, L_000001f1ebe985d0;  1 drivers
v000001f1ebd90550_0 .net *"_ivl_0", 0 0, L_000001f1ebf1ff90;  1 drivers
v000001f1ebd8f0b0_0 .net *"_ivl_10", 0 0, L_000001f1ebf21030;  1 drivers
v000001f1ebd8f3d0_0 .net *"_ivl_14", 0 0, L_000001f1ebf1ff20;  1 drivers
v000001f1ebd8f150_0 .net *"_ivl_2", 0 0, L_000001f1ebf1feb0;  1 drivers
v000001f1ebd8f290_0 .net *"_ivl_4", 0 0, L_000001f1ebf20460;  1 drivers
v000001f1ebd8fdd0_0 .net *"_ivl_6", 0 0, L_000001f1ebf20f50;  1 drivers
v000001f1ebd8f5b0_0 .net *"_ivl_8", 0 0, L_000001f1ebf205b0;  1 drivers
S_000001f1eba476a0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9eb20 .param/l "i" 0 5 168, +C4<01>;
S_000001f1eba48860 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1eba476a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf20540 .functor NOT 1, L_000001f1ebe99610, C4<0>, C4<0>, C4<0>;
L_000001f1ebf20380 .functor AND 1, L_000001f1ebf20540, L_000001f1ebe98df0, C4<1>, C4<1>;
L_000001f1ebf202a0 .functor NOT 1, L_000001f1ebe99610, C4<0>, C4<0>, C4<0>;
L_000001f1ebf20310 .functor AND 1, L_000001f1ebf202a0, L_000001f1ebe97310, C4<1>, C4<1>;
L_000001f1ebf221b0 .functor OR 1, L_000001f1ebf20380, L_000001f1ebf20310, C4<0>, C4<0>;
L_000001f1ebf21e30 .functor AND 1, L_000001f1ebe98df0, L_000001f1ebe97310, C4<1>, C4<1>;
L_000001f1ebf21810 .functor OR 1, L_000001f1ebf221b0, L_000001f1ebf21e30, C4<0>, C4<0>;
L_000001f1ebf21ce0 .functor XOR 1, L_000001f1ebe99610, L_000001f1ebe98df0, C4<0>, C4<0>;
L_000001f1ebf21a40 .functor XOR 1, L_000001f1ebf21ce0, L_000001f1ebe97310, C4<0>, C4<0>;
v000001f1ebd8f650_0 .net "Debe", 0 0, L_000001f1ebf21810;  1 drivers
v000001f1ebd916d0_0 .net "Din", 0 0, L_000001f1ebe97310;  1 drivers
v000001f1ebd91d10_0 .net "Dout", 0 0, L_000001f1ebf21a40;  1 drivers
v000001f1ebd91450_0 .net "Ri", 0 0, L_000001f1ebe98df0;  1 drivers
v000001f1ebd91770_0 .net "Si", 0 0, L_000001f1ebe99610;  1 drivers
v000001f1ebd91db0_0 .net *"_ivl_0", 0 0, L_000001f1ebf20540;  1 drivers
v000001f1ebd91c70_0 .net *"_ivl_10", 0 0, L_000001f1ebf21e30;  1 drivers
v000001f1ebd91e50_0 .net *"_ivl_14", 0 0, L_000001f1ebf21ce0;  1 drivers
v000001f1ebd91b30_0 .net *"_ivl_2", 0 0, L_000001f1ebf20380;  1 drivers
v000001f1ebd91590_0 .net *"_ivl_4", 0 0, L_000001f1ebf202a0;  1 drivers
v000001f1ebd91ef0_0 .net *"_ivl_6", 0 0, L_000001f1ebf20310;  1 drivers
v000001f1ebd91090_0 .net *"_ivl_8", 0 0, L_000001f1ebf221b0;  1 drivers
S_000001f1ebe449d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1eba476a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf21c70 .functor NOT 1, L_000001f1ebe99070, C4<0>, C4<0>, C4<0>;
L_000001f1ebf21ff0 .functor AND 1, L_000001f1ebf21c70, L_000001f1ebe97950, C4<1>, C4<1>;
L_000001f1ebf21ab0 .functor NOT 1, L_000001f1ebe99070, C4<0>, C4<0>, C4<0>;
L_000001f1ebf21f80 .functor AND 1, L_000001f1ebf21ab0, L_000001f1ebe98210, C4<1>, C4<1>;
L_000001f1ebf219d0 .functor OR 1, L_000001f1ebf21ff0, L_000001f1ebf21f80, C4<0>, C4<0>;
L_000001f1ebf226f0 .functor AND 1, L_000001f1ebe97950, L_000001f1ebe98210, C4<1>, C4<1>;
L_000001f1ebf21b20 .functor OR 1, L_000001f1ebf219d0, L_000001f1ebf226f0, C4<0>, C4<0>;
L_000001f1ebf224c0 .functor XOR 1, L_000001f1ebe99070, L_000001f1ebe97950, C4<0>, C4<0>;
L_000001f1ebf22300 .functor XOR 1, L_000001f1ebf224c0, L_000001f1ebe98210, C4<0>, C4<0>;
v000001f1ebd91a90_0 .net "Debe", 0 0, L_000001f1ebf21b20;  1 drivers
v000001f1ebd91810_0 .net "Din", 0 0, L_000001f1ebe98210;  1 drivers
v000001f1ebd91bd0_0 .net "Dout", 0 0, L_000001f1ebf22300;  1 drivers
v000001f1ebd91130_0 .net "Ri", 0 0, L_000001f1ebe97950;  1 drivers
v000001f1ebd918b0_0 .net "Si", 0 0, L_000001f1ebe99070;  1 drivers
v000001f1ebd911d0_0 .net *"_ivl_0", 0 0, L_000001f1ebf21c70;  1 drivers
v000001f1ebd91270_0 .net *"_ivl_10", 0 0, L_000001f1ebf226f0;  1 drivers
v000001f1ebd91310_0 .net *"_ivl_14", 0 0, L_000001f1ebf224c0;  1 drivers
v000001f1ebd913b0_0 .net *"_ivl_2", 0 0, L_000001f1ebf21ff0;  1 drivers
v000001f1ebd914f0_0 .net *"_ivl_4", 0 0, L_000001f1ebf21ab0;  1 drivers
v000001f1ebd91630_0 .net *"_ivl_6", 0 0, L_000001f1ebf21f80;  1 drivers
v000001f1ebd91950_0 .net *"_ivl_8", 0 0, L_000001f1ebf219d0;  1 drivers
S_000001f1ebe451a0 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9efa0 .param/l "i" 0 5 168, +C4<010>;
S_000001f1ebe45330 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe451a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf220d0 .functor NOT 1, L_000001f1ebe974f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf21d50 .functor AND 1, L_000001f1ebf220d0, L_000001f1ebe97d10, C4<1>, C4<1>;
L_000001f1ebf22140 .functor NOT 1, L_000001f1ebe974f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf21b90 .functor AND 1, L_000001f1ebf22140, L_000001f1ebe98c10, C4<1>, C4<1>;
L_000001f1ebf21dc0 .functor OR 1, L_000001f1ebf21d50, L_000001f1ebf21b90, C4<0>, C4<0>;
L_000001f1ebf21ea0 .functor AND 1, L_000001f1ebe97d10, L_000001f1ebe98c10, C4<1>, C4<1>;
L_000001f1ebf22370 .functor OR 1, L_000001f1ebf21dc0, L_000001f1ebf21ea0, C4<0>, C4<0>;
L_000001f1ebf225a0 .functor XOR 1, L_000001f1ebe974f0, L_000001f1ebe97d10, C4<0>, C4<0>;
L_000001f1ebf22220 .functor XOR 1, L_000001f1ebf225a0, L_000001f1ebe98c10, C4<0>, C4<0>;
v000001f1ebd919f0_0 .net "Debe", 0 0, L_000001f1ebf22370;  1 drivers
v000001f1ebd82c70_0 .net "Din", 0 0, L_000001f1ebe98c10;  1 drivers
v000001f1ebd83e90_0 .net "Dout", 0 0, L_000001f1ebf22220;  1 drivers
v000001f1ebd84250_0 .net "Ri", 0 0, L_000001f1ebe97d10;  1 drivers
v000001f1ebd82810_0 .net "Si", 0 0, L_000001f1ebe974f0;  1 drivers
v000001f1ebd83170_0 .net *"_ivl_0", 0 0, L_000001f1ebf220d0;  1 drivers
v000001f1ebd83850_0 .net *"_ivl_10", 0 0, L_000001f1ebf21ea0;  1 drivers
v000001f1ebd84430_0 .net *"_ivl_14", 0 0, L_000001f1ebf225a0;  1 drivers
v000001f1ebd847f0_0 .net *"_ivl_2", 0 0, L_000001f1ebf21d50;  1 drivers
v000001f1ebd832b0_0 .net *"_ivl_4", 0 0, L_000001f1ebf22140;  1 drivers
v000001f1ebd84390_0 .net *"_ivl_6", 0 0, L_000001f1ebf21b90;  1 drivers
v000001f1ebd83710_0 .net *"_ivl_8", 0 0, L_000001f1ebf21dc0;  1 drivers
S_000001f1ebe44cf0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe451a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf22290 .functor NOT 1, L_000001f1ebe99750, C4<0>, C4<0>, C4<0>;
L_000001f1ebf223e0 .functor AND 1, L_000001f1ebf22290, L_000001f1ebe99110, C4<1>, C4<1>;
L_000001f1ebf21f10 .functor NOT 1, L_000001f1ebe99750, C4<0>, C4<0>, C4<0>;
L_000001f1ebf22610 .functor AND 1, L_000001f1ebf21f10, L_000001f1ebe98e90, C4<1>, C4<1>;
L_000001f1ebf21c00 .functor OR 1, L_000001f1ebf223e0, L_000001f1ebf22610, C4<0>, C4<0>;
L_000001f1ebf22060 .functor AND 1, L_000001f1ebe99110, L_000001f1ebe98e90, C4<1>, C4<1>;
L_000001f1ebf22450 .functor OR 1, L_000001f1ebf21c00, L_000001f1ebf22060, C4<0>, C4<0>;
L_000001f1ebf22530 .functor XOR 1, L_000001f1ebe99750, L_000001f1ebe99110, C4<0>, C4<0>;
L_000001f1ebf21960 .functor XOR 1, L_000001f1ebf22530, L_000001f1ebe98e90, C4<0>, C4<0>;
v000001f1ebd82450_0 .net "Debe", 0 0, L_000001f1ebf22450;  1 drivers
v000001f1ebd84070_0 .net "Din", 0 0, L_000001f1ebe98e90;  1 drivers
v000001f1ebd824f0_0 .net "Dout", 0 0, L_000001f1ebf21960;  1 drivers
v000001f1ebd833f0_0 .net "Ri", 0 0, L_000001f1ebe99110;  1 drivers
v000001f1ebd83a30_0 .net "Si", 0 0, L_000001f1ebe99750;  1 drivers
v000001f1ebd837b0_0 .net *"_ivl_0", 0 0, L_000001f1ebf22290;  1 drivers
v000001f1ebd82630_0 .net *"_ivl_10", 0 0, L_000001f1ebf22060;  1 drivers
v000001f1ebd838f0_0 .net *"_ivl_14", 0 0, L_000001f1ebf22530;  1 drivers
v000001f1ebd83cb0_0 .net *"_ivl_2", 0 0, L_000001f1ebf223e0;  1 drivers
v000001f1ebd83c10_0 .net *"_ivl_4", 0 0, L_000001f1ebf21f10;  1 drivers
v000001f1ebd82130_0 .net *"_ivl_6", 0 0, L_000001f1ebf22610;  1 drivers
v000001f1ebd83ad0_0 .net *"_ivl_8", 0 0, L_000001f1ebf21c00;  1 drivers
S_000001f1ebe44e80 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9e360 .param/l "i" 0 5 168, +C4<011>;
S_000001f1ebe45010 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe44e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf22680 .functor NOT 1, L_000001f1ebe97770, C4<0>, C4<0>, C4<0>;
L_000001f1ebf21880 .functor AND 1, L_000001f1ebf22680, L_000001f1ebe97b30, C4<1>, C4<1>;
L_000001f1ebf218f0 .functor NOT 1, L_000001f1ebe97770, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1be60 .functor AND 1, L_000001f1ebf218f0, L_000001f1ebe98cb0, C4<1>, C4<1>;
L_000001f1ebf1bf40 .functor OR 1, L_000001f1ebf21880, L_000001f1ebf1be60, C4<0>, C4<0>;
L_000001f1ebf1c2c0 .functor AND 1, L_000001f1ebe97b30, L_000001f1ebe98cb0, C4<1>, C4<1>;
L_000001f1ebf1b5a0 .functor OR 1, L_000001f1ebf1bf40, L_000001f1ebf1c2c0, C4<0>, C4<0>;
L_000001f1ebf1bb50 .functor XOR 1, L_000001f1ebe97770, L_000001f1ebe97b30, C4<0>, C4<0>;
L_000001f1ebf1c1e0 .functor XOR 1, L_000001f1ebf1bb50, L_000001f1ebe98cb0, C4<0>, C4<0>;
v000001f1ebd83d50_0 .net "Debe", 0 0, L_000001f1ebf1b5a0;  1 drivers
v000001f1ebd835d0_0 .net "Din", 0 0, L_000001f1ebe98cb0;  1 drivers
v000001f1ebd83990_0 .net "Dout", 0 0, L_000001f1ebf1c1e0;  1 drivers
v000001f1ebd828b0_0 .net "Ri", 0 0, L_000001f1ebe97b30;  1 drivers
v000001f1ebd82b30_0 .net "Si", 0 0, L_000001f1ebe97770;  1 drivers
v000001f1ebd83210_0 .net *"_ivl_0", 0 0, L_000001f1ebf22680;  1 drivers
v000001f1ebd82590_0 .net *"_ivl_10", 0 0, L_000001f1ebf1c2c0;  1 drivers
v000001f1ebd844d0_0 .net *"_ivl_14", 0 0, L_000001f1ebf1bb50;  1 drivers
v000001f1ebd842f0_0 .net *"_ivl_2", 0 0, L_000001f1ebf21880;  1 drivers
v000001f1ebd83350_0 .net *"_ivl_4", 0 0, L_000001f1ebf218f0;  1 drivers
v000001f1ebd84110_0 .net *"_ivl_6", 0 0, L_000001f1ebf1be60;  1 drivers
v000001f1ebd83df0_0 .net *"_ivl_8", 0 0, L_000001f1ebf1bf40;  1 drivers
S_000001f1ebe446b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe44e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1bd10 .functor NOT 1, L_000001f1ebe98670, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1b4c0 .functor AND 1, L_000001f1ebf1bd10, L_000001f1ebe97590, C4<1>, C4<1>;
L_000001f1ebf1b3e0 .functor NOT 1, L_000001f1ebe98670, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1b6f0 .functor AND 1, L_000001f1ebf1b3e0, L_000001f1ebe96ff0, C4<1>, C4<1>;
L_000001f1ebf1bc30 .functor OR 1, L_000001f1ebf1b4c0, L_000001f1ebf1b6f0, C4<0>, C4<0>;
L_000001f1ebf1b220 .functor AND 1, L_000001f1ebe97590, L_000001f1ebe96ff0, C4<1>, C4<1>;
L_000001f1ebf1bd80 .functor OR 1, L_000001f1ebf1bc30, L_000001f1ebf1b220, C4<0>, C4<0>;
L_000001f1ebf1aa40 .functor XOR 1, L_000001f1ebe98670, L_000001f1ebe97590, C4<0>, C4<0>;
L_000001f1ebf1b060 .functor XOR 1, L_000001f1ebf1aa40, L_000001f1ebe96ff0, C4<0>, C4<0>;
v000001f1ebd846b0_0 .net "Debe", 0 0, L_000001f1ebf1bd80;  1 drivers
v000001f1ebd83b70_0 .net "Din", 0 0, L_000001f1ebe96ff0;  1 drivers
v000001f1ebd821d0_0 .net "Dout", 0 0, L_000001f1ebf1b060;  1 drivers
v000001f1ebd82bd0_0 .net "Ri", 0 0, L_000001f1ebe97590;  1 drivers
v000001f1ebd82d10_0 .net "Si", 0 0, L_000001f1ebe98670;  1 drivers
v000001f1ebd83670_0 .net *"_ivl_0", 0 0, L_000001f1ebf1bd10;  1 drivers
v000001f1ebd841b0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1b220;  1 drivers
v000001f1ebd84570_0 .net *"_ivl_14", 0 0, L_000001f1ebf1aa40;  1 drivers
v000001f1ebd83490_0 .net *"_ivl_2", 0 0, L_000001f1ebf1b4c0;  1 drivers
v000001f1ebd82090_0 .net *"_ivl_4", 0 0, L_000001f1ebf1b3e0;  1 drivers
v000001f1ebd84610_0 .net *"_ivl_6", 0 0, L_000001f1ebf1b6f0;  1 drivers
v000001f1ebd83f30_0 .net *"_ivl_8", 0 0, L_000001f1ebf1bc30;  1 drivers
S_000001f1ebe454c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9ec20 .param/l "i" 0 5 168, +C4<0100>;
S_000001f1ebe44840 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe454c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1c330 .functor NOT 1, L_000001f1ebe98f30, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1bdf0 .functor AND 1, L_000001f1ebf1c330, L_000001f1ebe979f0, C4<1>, C4<1>;
L_000001f1ebf1bbc0 .functor NOT 1, L_000001f1ebe98f30, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1b290 .functor AND 1, L_000001f1ebf1bbc0, L_000001f1ebe991b0, C4<1>, C4<1>;
L_000001f1ebf1b680 .functor OR 1, L_000001f1ebf1bdf0, L_000001f1ebf1b290, C4<0>, C4<0>;
L_000001f1ebf1bfb0 .functor AND 1, L_000001f1ebe979f0, L_000001f1ebe991b0, C4<1>, C4<1>;
L_000001f1ebf1c250 .functor OR 1, L_000001f1ebf1b680, L_000001f1ebf1bfb0, C4<0>, C4<0>;
L_000001f1ebf1ad50 .functor XOR 1, L_000001f1ebe98f30, L_000001f1ebe979f0, C4<0>, C4<0>;
L_000001f1ebf1b530 .functor XOR 1, L_000001f1ebf1ad50, L_000001f1ebe991b0, C4<0>, C4<0>;
v000001f1ebd826d0_0 .net "Debe", 0 0, L_000001f1ebf1c250;  1 drivers
v000001f1ebd84750_0 .net "Din", 0 0, L_000001f1ebe991b0;  1 drivers
v000001f1ebd82270_0 .net "Dout", 0 0, L_000001f1ebf1b530;  1 drivers
v000001f1ebd83530_0 .net "Ri", 0 0, L_000001f1ebe979f0;  1 drivers
v000001f1ebd82770_0 .net "Si", 0 0, L_000001f1ebe98f30;  1 drivers
v000001f1ebd83fd0_0 .net *"_ivl_0", 0 0, L_000001f1ebf1c330;  1 drivers
v000001f1ebd82310_0 .net *"_ivl_10", 0 0, L_000001f1ebf1bfb0;  1 drivers
v000001f1ebd823b0_0 .net *"_ivl_14", 0 0, L_000001f1ebf1ad50;  1 drivers
v000001f1ebd82950_0 .net *"_ivl_2", 0 0, L_000001f1ebf1bdf0;  1 drivers
v000001f1ebd829f0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1bbc0;  1 drivers
v000001f1ebd82a90_0 .net *"_ivl_6", 0 0, L_000001f1ebf1b290;  1 drivers
v000001f1ebd82db0_0 .net *"_ivl_8", 0 0, L_000001f1ebf1b680;  1 drivers
S_000001f1ebe44b60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe454c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1b300 .functor NOT 1, L_000001f1ebe97c70, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1aff0 .functor AND 1, L_000001f1ebf1b300, L_000001f1ebe97130, C4<1>, C4<1>;
L_000001f1ebf1a810 .functor NOT 1, L_000001f1ebe97c70, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1b0d0 .functor AND 1, L_000001f1ebf1a810, L_000001f1ebe973b0, C4<1>, C4<1>;
L_000001f1ebf1b920 .functor OR 1, L_000001f1ebf1aff0, L_000001f1ebf1b0d0, C4<0>, C4<0>;
L_000001f1ebf1b760 .functor AND 1, L_000001f1ebe97130, L_000001f1ebe973b0, C4<1>, C4<1>;
L_000001f1ebf1bca0 .functor OR 1, L_000001f1ebf1b920, L_000001f1ebf1b760, C4<0>, C4<0>;
L_000001f1ebf1b370 .functor XOR 1, L_000001f1ebe97c70, L_000001f1ebe97130, C4<0>, C4<0>;
L_000001f1ebf1b450 .functor XOR 1, L_000001f1ebf1b370, L_000001f1ebe973b0, C4<0>, C4<0>;
v000001f1ebd82e50_0 .net "Debe", 0 0, L_000001f1ebf1bca0;  1 drivers
v000001f1ebd82ef0_0 .net "Din", 0 0, L_000001f1ebe973b0;  1 drivers
v000001f1ebd82f90_0 .net "Dout", 0 0, L_000001f1ebf1b450;  1 drivers
v000001f1ebd83030_0 .net "Ri", 0 0, L_000001f1ebe97130;  1 drivers
v000001f1ebd830d0_0 .net "Si", 0 0, L_000001f1ebe97c70;  1 drivers
v000001f1ebd849d0_0 .net *"_ivl_0", 0 0, L_000001f1ebf1b300;  1 drivers
v000001f1ebd84930_0 .net *"_ivl_10", 0 0, L_000001f1ebf1b760;  1 drivers
v000001f1ebd84a70_0 .net *"_ivl_14", 0 0, L_000001f1ebf1b370;  1 drivers
v000001f1ebd84e30_0 .net *"_ivl_2", 0 0, L_000001f1ebf1aff0;  1 drivers
v000001f1ebd84bb0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1a810;  1 drivers
v000001f1ebd86910_0 .net *"_ivl_6", 0 0, L_000001f1ebf1b0d0;  1 drivers
v000001f1ebd85a10_0 .net *"_ivl_8", 0 0, L_000001f1ebf1b920;  1 drivers
S_000001f1ebe456c0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9ec60 .param/l "i" 0 5 168, +C4<0101>;
S_000001f1ebe467f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe456c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1c020 .functor NOT 1, L_000001f1ebe98a30, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1c3a0 .functor AND 1, L_000001f1ebf1c020, L_000001f1ebe983f0, C4<1>, C4<1>;
L_000001f1ebf1ab90 .functor NOT 1, L_000001f1ebe98a30, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1bed0 .functor AND 1, L_000001f1ebf1ab90, L_000001f1ebe987b0, C4<1>, C4<1>;
L_000001f1ebf1b140 .functor OR 1, L_000001f1ebf1c3a0, L_000001f1ebf1bed0, C4<0>, C4<0>;
L_000001f1ebf1b1b0 .functor AND 1, L_000001f1ebe983f0, L_000001f1ebe987b0, C4<1>, C4<1>;
L_000001f1ebf1a880 .functor OR 1, L_000001f1ebf1b140, L_000001f1ebf1b1b0, C4<0>, C4<0>;
L_000001f1ebf1b610 .functor XOR 1, L_000001f1ebe98a30, L_000001f1ebe983f0, C4<0>, C4<0>;
L_000001f1ebf1a8f0 .functor XOR 1, L_000001f1ebf1b610, L_000001f1ebe987b0, C4<0>, C4<0>;
v000001f1ebd86370_0 .net "Debe", 0 0, L_000001f1ebf1a880;  1 drivers
v000001f1ebd86b90_0 .net "Din", 0 0, L_000001f1ebe987b0;  1 drivers
v000001f1ebd86c30_0 .net "Dout", 0 0, L_000001f1ebf1a8f0;  1 drivers
v000001f1ebd86e10_0 .net "Ri", 0 0, L_000001f1ebe983f0;  1 drivers
v000001f1ebd85f10_0 .net "Si", 0 0, L_000001f1ebe98a30;  1 drivers
v000001f1ebd86410_0 .net *"_ivl_0", 0 0, L_000001f1ebf1c020;  1 drivers
v000001f1ebd84b10_0 .net *"_ivl_10", 0 0, L_000001f1ebf1b1b0;  1 drivers
v000001f1ebd85d30_0 .net *"_ivl_14", 0 0, L_000001f1ebf1b610;  1 drivers
v000001f1ebd86690_0 .net *"_ivl_2", 0 0, L_000001f1ebf1c3a0;  1 drivers
v000001f1ebd86a50_0 .net *"_ivl_4", 0 0, L_000001f1ebf1ab90;  1 drivers
v000001f1ebd86550_0 .net *"_ivl_6", 0 0, L_000001f1ebf1bed0;  1 drivers
v000001f1ebd85830_0 .net *"_ivl_8", 0 0, L_000001f1ebf1b140;  1 drivers
S_000001f1ebe46660 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe456c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1b7d0 .functor NOT 1, L_000001f1ebe98ad0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1b840 .functor AND 1, L_000001f1ebf1b7d0, L_000001f1ebe97090, C4<1>, C4<1>;
L_000001f1ebf1ba00 .functor NOT 1, L_000001f1ebe98ad0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1b8b0 .functor AND 1, L_000001f1ebf1ba00, L_000001f1ebe99250, C4<1>, C4<1>;
L_000001f1ebf1af80 .functor OR 1, L_000001f1ebf1b840, L_000001f1ebf1b8b0, C4<0>, C4<0>;
L_000001f1ebf1c090 .functor AND 1, L_000001f1ebe97090, L_000001f1ebe99250, C4<1>, C4<1>;
L_000001f1ebf1b990 .functor OR 1, L_000001f1ebf1af80, L_000001f1ebf1c090, C4<0>, C4<0>;
L_000001f1ebf1aab0 .functor XOR 1, L_000001f1ebe98ad0, L_000001f1ebe97090, C4<0>, C4<0>;
L_000001f1ebf1c100 .functor XOR 1, L_000001f1ebf1aab0, L_000001f1ebe99250, C4<0>, C4<0>;
v000001f1ebd86ff0_0 .net "Debe", 0 0, L_000001f1ebf1b990;  1 drivers
v000001f1ebd85ab0_0 .net "Din", 0 0, L_000001f1ebe99250;  1 drivers
v000001f1ebd85b50_0 .net "Dout", 0 0, L_000001f1ebf1c100;  1 drivers
v000001f1ebd85bf0_0 .net "Ri", 0 0, L_000001f1ebe97090;  1 drivers
v000001f1ebd84890_0 .net "Si", 0 0, L_000001f1ebe98ad0;  1 drivers
v000001f1ebd84c50_0 .net *"_ivl_0", 0 0, L_000001f1ebf1b7d0;  1 drivers
v000001f1ebd85c90_0 .net *"_ivl_10", 0 0, L_000001f1ebf1c090;  1 drivers
v000001f1ebd86870_0 .net *"_ivl_14", 0 0, L_000001f1ebf1aab0;  1 drivers
v000001f1ebd856f0_0 .net *"_ivl_2", 0 0, L_000001f1ebf1b840;  1 drivers
v000001f1ebd86cd0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1ba00;  1 drivers
v000001f1ebd85dd0_0 .net *"_ivl_6", 0 0, L_000001f1ebf1b8b0;  1 drivers
v000001f1ebd84cf0_0 .net *"_ivl_8", 0 0, L_000001f1ebf1af80;  1 drivers
S_000001f1ebe47470 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9e520 .param/l "i" 0 5 168, +C4<0110>;
S_000001f1ebe46980 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe47470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1c170 .functor NOT 1, L_000001f1ebe97db0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1ac70 .functor AND 1, L_000001f1ebf1c170, L_000001f1ebe992f0, C4<1>, C4<1>;
L_000001f1ebf1a960 .functor NOT 1, L_000001f1ebe97db0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1ba70 .functor AND 1, L_000001f1ebf1a960, L_000001f1ebe97a90, C4<1>, C4<1>;
L_000001f1ebf1bae0 .functor OR 1, L_000001f1ebf1ac70, L_000001f1ebf1ba70, C4<0>, C4<0>;
L_000001f1ebf1ab20 .functor AND 1, L_000001f1ebe992f0, L_000001f1ebe97a90, C4<1>, C4<1>;
L_000001f1ebf1ac00 .functor OR 1, L_000001f1ebf1bae0, L_000001f1ebf1ab20, C4<0>, C4<0>;
L_000001f1ebf1a9d0 .functor XOR 1, L_000001f1ebe97db0, L_000001f1ebe992f0, C4<0>, C4<0>;
L_000001f1ebf1ace0 .functor XOR 1, L_000001f1ebf1a9d0, L_000001f1ebe97a90, C4<0>, C4<0>;
v000001f1ebd869b0_0 .net "Debe", 0 0, L_000001f1ebf1ac00;  1 drivers
v000001f1ebd86d70_0 .net "Din", 0 0, L_000001f1ebe97a90;  1 drivers
v000001f1ebd851f0_0 .net "Dout", 0 0, L_000001f1ebf1ace0;  1 drivers
v000001f1ebd860f0_0 .net "Ri", 0 0, L_000001f1ebe992f0;  1 drivers
v000001f1ebd84d90_0 .net "Si", 0 0, L_000001f1ebe97db0;  1 drivers
v000001f1ebd862d0_0 .net *"_ivl_0", 0 0, L_000001f1ebf1c170;  1 drivers
v000001f1ebd85290_0 .net *"_ivl_10", 0 0, L_000001f1ebf1ab20;  1 drivers
v000001f1ebd858d0_0 .net *"_ivl_14", 0 0, L_000001f1ebf1a9d0;  1 drivers
v000001f1ebd86eb0_0 .net *"_ivl_2", 0 0, L_000001f1ebf1ac70;  1 drivers
v000001f1ebd85790_0 .net *"_ivl_4", 0 0, L_000001f1ebf1a960;  1 drivers
v000001f1ebd850b0_0 .net *"_ivl_6", 0 0, L_000001f1ebf1ba70;  1 drivers
v000001f1ebd84ed0_0 .net *"_ivl_8", 0 0, L_000001f1ebf1bae0;  1 drivers
S_000001f1ebe472e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe47470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1af10 .functor NOT 1, L_000001f1ebe98710, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1adc0 .functor AND 1, L_000001f1ebf1af10, L_000001f1ebe99390, C4<1>, C4<1>;
L_000001f1ebf1ae30 .functor NOT 1, L_000001f1ebe98710, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1aea0 .functor AND 1, L_000001f1ebf1ae30, L_000001f1ebe988f0, C4<1>, C4<1>;
L_000001f1ebf1d210 .functor OR 1, L_000001f1ebf1adc0, L_000001f1ebf1aea0, C4<0>, C4<0>;
L_000001f1ebf1d4b0 .functor AND 1, L_000001f1ebe99390, L_000001f1ebe988f0, C4<1>, C4<1>;
L_000001f1ebf1d520 .functor OR 1, L_000001f1ebf1d210, L_000001f1ebf1d4b0, C4<0>, C4<0>;
L_000001f1ebf1cdb0 .functor XOR 1, L_000001f1ebe98710, L_000001f1ebe99390, C4<0>, C4<0>;
L_000001f1ebf1d360 .functor XOR 1, L_000001f1ebf1cdb0, L_000001f1ebe988f0, C4<0>, C4<0>;
v000001f1ebd86f50_0 .net "Debe", 0 0, L_000001f1ebf1d520;  1 drivers
v000001f1ebd85e70_0 .net "Din", 0 0, L_000001f1ebe988f0;  1 drivers
v000001f1ebd85970_0 .net "Dout", 0 0, L_000001f1ebf1d360;  1 drivers
v000001f1ebd84f70_0 .net "Ri", 0 0, L_000001f1ebe99390;  1 drivers
v000001f1ebd86730_0 .net "Si", 0 0, L_000001f1ebe98710;  1 drivers
v000001f1ebd85510_0 .net *"_ivl_0", 0 0, L_000001f1ebf1af10;  1 drivers
v000001f1ebd853d0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1d4b0;  1 drivers
v000001f1ebd864b0_0 .net *"_ivl_14", 0 0, L_000001f1ebf1cdb0;  1 drivers
v000001f1ebd85010_0 .net *"_ivl_2", 0 0, L_000001f1ebf1adc0;  1 drivers
v000001f1ebd85150_0 .net *"_ivl_4", 0 0, L_000001f1ebf1ae30;  1 drivers
v000001f1ebd85330_0 .net *"_ivl_6", 0 0, L_000001f1ebf1aea0;  1 drivers
v000001f1ebd85470_0 .net *"_ivl_8", 0 0, L_000001f1ebf1d210;  1 drivers
S_000001f1ebe46b10 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9e660 .param/l "i" 0 5 168, +C4<0111>;
S_000001f1ebe47150 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe46b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1d130 .functor NOT 1, L_000001f1ebe99430, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1c720 .functor AND 1, L_000001f1ebf1d130, L_000001f1ebe97e50, C4<1>, C4<1>;
L_000001f1ebf1d7c0 .functor NOT 1, L_000001f1ebe99430, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1cc60 .functor AND 1, L_000001f1ebf1d7c0, L_000001f1ebe98b70, C4<1>, C4<1>;
L_000001f1ebf1c790 .functor OR 1, L_000001f1ebf1c720, L_000001f1ebf1cc60, C4<0>, C4<0>;
L_000001f1ebf1dc20 .functor AND 1, L_000001f1ebe97e50, L_000001f1ebe98b70, C4<1>, C4<1>;
L_000001f1ebf1d750 .functor OR 1, L_000001f1ebf1c790, L_000001f1ebf1dc20, C4<0>, C4<0>;
L_000001f1ebf1da60 .functor XOR 1, L_000001f1ebe99430, L_000001f1ebe97e50, C4<0>, C4<0>;
L_000001f1ebf1d910 .functor XOR 1, L_000001f1ebf1da60, L_000001f1ebe98b70, C4<0>, C4<0>;
v000001f1ebd85fb0_0 .net "Debe", 0 0, L_000001f1ebf1d750;  1 drivers
v000001f1ebd86050_0 .net "Din", 0 0, L_000001f1ebe98b70;  1 drivers
v000001f1ebd855b0_0 .net "Dout", 0 0, L_000001f1ebf1d910;  1 drivers
v000001f1ebd85650_0 .net "Ri", 0 0, L_000001f1ebe97e50;  1 drivers
v000001f1ebd86190_0 .net "Si", 0 0, L_000001f1ebe99430;  1 drivers
v000001f1ebd86230_0 .net *"_ivl_0", 0 0, L_000001f1ebf1d130;  1 drivers
v000001f1ebd865f0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1dc20;  1 drivers
v000001f1ebd867d0_0 .net *"_ivl_14", 0 0, L_000001f1ebf1da60;  1 drivers
v000001f1ebd86af0_0 .net *"_ivl_2", 0 0, L_000001f1ebf1c720;  1 drivers
v000001f1ebd88850_0 .net *"_ivl_4", 0 0, L_000001f1ebf1d7c0;  1 drivers
v000001f1ebd87270_0 .net *"_ivl_6", 0 0, L_000001f1ebf1cc60;  1 drivers
v000001f1ebd88490_0 .net *"_ivl_8", 0 0, L_000001f1ebf1c790;  1 drivers
S_000001f1ebe46340 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe46b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1d1a0 .functor NOT 1, L_000001f1ebe97ef0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1c800 .functor AND 1, L_000001f1ebf1d1a0, L_000001f1ebe97f90, C4<1>, C4<1>;
L_000001f1ebf1dad0 .functor NOT 1, L_000001f1ebe97ef0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1d3d0 .functor AND 1, L_000001f1ebf1dad0, L_000001f1ebe98030, C4<1>, C4<1>;
L_000001f1ebf1d0c0 .functor OR 1, L_000001f1ebf1c800, L_000001f1ebf1d3d0, C4<0>, C4<0>;
L_000001f1ebf1d280 .functor AND 1, L_000001f1ebe97f90, L_000001f1ebe98030, C4<1>, C4<1>;
L_000001f1ebf1db40 .functor OR 1, L_000001f1ebf1d0c0, L_000001f1ebf1d280, C4<0>, C4<0>;
L_000001f1ebf1dbb0 .functor XOR 1, L_000001f1ebe97ef0, L_000001f1ebe97f90, C4<0>, C4<0>;
L_000001f1ebf1dde0 .functor XOR 1, L_000001f1ebf1dbb0, L_000001f1ebe98030, C4<0>, C4<0>;
v000001f1ebd88990_0 .net "Debe", 0 0, L_000001f1ebf1db40;  1 drivers
v000001f1ebd89390_0 .net "Din", 0 0, L_000001f1ebe98030;  1 drivers
v000001f1ebd883f0_0 .net "Dout", 0 0, L_000001f1ebf1dde0;  1 drivers
v000001f1ebd892f0_0 .net "Ri", 0 0, L_000001f1ebe97f90;  1 drivers
v000001f1ebd891b0_0 .net "Si", 0 0, L_000001f1ebe97ef0;  1 drivers
v000001f1ebd896b0_0 .net *"_ivl_0", 0 0, L_000001f1ebf1d1a0;  1 drivers
v000001f1ebd88e90_0 .net *"_ivl_10", 0 0, L_000001f1ebf1d280;  1 drivers
v000001f1ebd873b0_0 .net *"_ivl_14", 0 0, L_000001f1ebf1dbb0;  1 drivers
v000001f1ebd87ef0_0 .net *"_ivl_2", 0 0, L_000001f1ebf1c800;  1 drivers
v000001f1ebd87130_0 .net *"_ivl_4", 0 0, L_000001f1ebf1dad0;  1 drivers
v000001f1ebd87310_0 .net *"_ivl_6", 0 0, L_000001f1ebf1d3d0;  1 drivers
v000001f1ebd87630_0 .net *"_ivl_8", 0 0, L_000001f1ebf1d0c0;  1 drivers
S_000001f1ebe459e0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9e560 .param/l "i" 0 5 168, +C4<01000>;
S_000001f1ebe46ca0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe459e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1d2f0 .functor NOT 1, L_000001f1ebe994d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1cb10 .functor AND 1, L_000001f1ebf1d2f0, L_000001f1ebe99570, C4<1>, C4<1>;
L_000001f1ebf1c950 .functor NOT 1, L_000001f1ebe994d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1de50 .functor AND 1, L_000001f1ebf1c950, L_000001f1ebe97630, C4<1>, C4<1>;
L_000001f1ebf1d440 .functor OR 1, L_000001f1ebf1cb10, L_000001f1ebf1de50, C4<0>, C4<0>;
L_000001f1ebf1c410 .functor AND 1, L_000001f1ebe99570, L_000001f1ebe97630, C4<1>, C4<1>;
L_000001f1ebf1cf00 .functor OR 1, L_000001f1ebf1d440, L_000001f1ebf1c410, C4<0>, C4<0>;
L_000001f1ebf1ca30 .functor XOR 1, L_000001f1ebe994d0, L_000001f1ebe99570, C4<0>, C4<0>;
L_000001f1ebf1d590 .functor XOR 1, L_000001f1ebf1ca30, L_000001f1ebe97630, C4<0>, C4<0>;
v000001f1ebd88170_0 .net "Debe", 0 0, L_000001f1ebf1cf00;  1 drivers
v000001f1ebd88f30_0 .net "Din", 0 0, L_000001f1ebe97630;  1 drivers
v000001f1ebd88530_0 .net "Dout", 0 0, L_000001f1ebf1d590;  1 drivers
v000001f1ebd89070_0 .net "Ri", 0 0, L_000001f1ebe99570;  1 drivers
v000001f1ebd88b70_0 .net "Si", 0 0, L_000001f1ebe994d0;  1 drivers
v000001f1ebd89430_0 .net *"_ivl_0", 0 0, L_000001f1ebf1d2f0;  1 drivers
v000001f1ebd894d0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1c410;  1 drivers
v000001f1ebd89610_0 .net *"_ivl_14", 0 0, L_000001f1ebf1ca30;  1 drivers
v000001f1ebd87e50_0 .net *"_ivl_2", 0 0, L_000001f1ebf1cb10;  1 drivers
v000001f1ebd88ad0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1c950;  1 drivers
v000001f1ebd871d0_0 .net *"_ivl_6", 0 0, L_000001f1ebf1de50;  1 drivers
v000001f1ebd88c10_0 .net *"_ivl_8", 0 0, L_000001f1ebf1d440;  1 drivers
S_000001f1ebe45d00 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe459e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1dc90 .functor NOT 1, L_000001f1ebe996b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1ccd0 .functor AND 1, L_000001f1ebf1dc90, L_000001f1ebe971d0, C4<1>, C4<1>;
L_000001f1ebf1cf70 .functor NOT 1, L_000001f1ebe996b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1c640 .functor AND 1, L_000001f1ebf1cf70, L_000001f1ebe97270, C4<1>, C4<1>;
L_000001f1ebf1d980 .functor OR 1, L_000001f1ebf1ccd0, L_000001f1ebf1c640, C4<0>, C4<0>;
L_000001f1ebf1d830 .functor AND 1, L_000001f1ebe971d0, L_000001f1ebe97270, C4<1>, C4<1>;
L_000001f1ebf1cfe0 .functor OR 1, L_000001f1ebf1d980, L_000001f1ebf1d830, C4<0>, C4<0>;
L_000001f1ebf1c480 .functor XOR 1, L_000001f1ebe996b0, L_000001f1ebe971d0, C4<0>, C4<0>;
L_000001f1ebf1d9f0 .functor XOR 1, L_000001f1ebf1c480, L_000001f1ebe97270, C4<0>, C4<0>;
v000001f1ebd89750_0 .net "Debe", 0 0, L_000001f1ebf1cfe0;  1 drivers
v000001f1ebd88fd0_0 .net "Din", 0 0, L_000001f1ebe97270;  1 drivers
v000001f1ebd882b0_0 .net "Dout", 0 0, L_000001f1ebf1d9f0;  1 drivers
v000001f1ebd87450_0 .net "Ri", 0 0, L_000001f1ebe971d0;  1 drivers
v000001f1ebd897f0_0 .net "Si", 0 0, L_000001f1ebe996b0;  1 drivers
v000001f1ebd88350_0 .net *"_ivl_0", 0 0, L_000001f1ebf1dc90;  1 drivers
v000001f1ebd885d0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1d830;  1 drivers
v000001f1ebd88210_0 .net *"_ivl_14", 0 0, L_000001f1ebf1c480;  1 drivers
v000001f1ebd87bd0_0 .net *"_ivl_2", 0 0, L_000001f1ebf1ccd0;  1 drivers
v000001f1ebd88d50_0 .net *"_ivl_4", 0 0, L_000001f1ebf1cf70;  1 drivers
v000001f1ebd87f90_0 .net *"_ivl_6", 0 0, L_000001f1ebf1c640;  1 drivers
v000001f1ebd87090_0 .net *"_ivl_8", 0 0, L_000001f1ebf1d980;  1 drivers
S_000001f1ebe46fc0 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001f1eba33ab0;
 .timescale -9 -12;
P_000001f1ebd9e5e0 .param/l "i" 0 5 168, +C4<01001>;
S_000001f1ebe45850 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe46fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1dd00 .functor NOT 1, L_000001f1ebe976d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1cb80 .functor AND 1, L_000001f1ebf1dd00, L_000001f1ebe97810, C4<1>, C4<1>;
L_000001f1ebf1dd70 .functor NOT 1, L_000001f1ebe976d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1d600 .functor AND 1, L_000001f1ebf1dd70, L_000001f1ebe978b0, C4<1>, C4<1>;
L_000001f1ebf1cbf0 .functor OR 1, L_000001f1ebf1cb80, L_000001f1ebf1d600, C4<0>, C4<0>;
L_000001f1ebf1c4f0 .functor AND 1, L_000001f1ebe97810, L_000001f1ebe978b0, C4<1>, C4<1>;
L_000001f1ebf1d670 .functor OR 1, L_000001f1ebf1cbf0, L_000001f1ebf1c4f0, C4<0>, C4<0>;
L_000001f1ebf1d050 .functor XOR 1, L_000001f1ebe976d0, L_000001f1ebe97810, C4<0>, C4<0>;
L_000001f1ebf1ce20 .functor XOR 1, L_000001f1ebf1d050, L_000001f1ebe978b0, C4<0>, C4<0>;
v000001f1ebd88670_0 .net "Debe", 0 0, L_000001f1ebf1d670;  1 drivers
v000001f1ebd88710_0 .net "Din", 0 0, L_000001f1ebe978b0;  1 drivers
v000001f1ebd87c70_0 .net "Dout", 0 0, L_000001f1ebf1ce20;  1 drivers
v000001f1ebd887b0_0 .net "Ri", 0 0, L_000001f1ebe97810;  1 drivers
v000001f1ebd888f0_0 .net "Si", 0 0, L_000001f1ebe976d0;  1 drivers
v000001f1ebd89110_0 .net *"_ivl_0", 0 0, L_000001f1ebf1dd00;  1 drivers
v000001f1ebd88030_0 .net *"_ivl_10", 0 0, L_000001f1ebf1c4f0;  1 drivers
v000001f1ebd880d0_0 .net *"_ivl_14", 0 0, L_000001f1ebf1d050;  1 drivers
v000001f1ebd88a30_0 .net *"_ivl_2", 0 0, L_000001f1ebf1cb80;  1 drivers
v000001f1ebd874f0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1dd70;  1 drivers
v000001f1ebd87590_0 .net *"_ivl_6", 0 0, L_000001f1ebf1d600;  1 drivers
v000001f1ebd87b30_0 .net *"_ivl_8", 0 0, L_000001f1ebf1cbf0;  1 drivers
S_000001f1ebe46e30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe46fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1c560 .functor NOT 1, L_000001f1ebe98170, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1dec0 .functor AND 1, L_000001f1ebf1c560, L_000001f1ebe98490, C4<1>, C4<1>;
L_000001f1ebf1d6e0 .functor NOT 1, L_000001f1ebe98170, C4<0>, C4<0>, C4<0>;
L_000001f1ebf1df30 .functor AND 1, L_000001f1ebf1d6e0, L_000001f1ebe982b0, C4<1>, C4<1>;
L_000001f1ebf1d8a0 .functor OR 1, L_000001f1ebf1dec0, L_000001f1ebf1df30, C4<0>, C4<0>;
L_000001f1ebf1dfa0 .functor AND 1, L_000001f1ebe98490, L_000001f1ebe982b0, C4<1>, C4<1>;
L_000001f1ebf1c5d0 .functor OR 1, L_000001f1ebf1d8a0, L_000001f1ebf1dfa0, C4<0>, C4<0>;
L_000001f1ebf1c6b0 .functor XOR 1, L_000001f1ebe98170, L_000001f1ebe98490, C4<0>, C4<0>;
L_000001f1ebf1c870 .functor XOR 1, L_000001f1ebf1c6b0, L_000001f1ebe982b0, C4<0>, C4<0>;
v000001f1ebd89250_0 .net "Debe", 0 0, L_000001f1ebf1c5d0;  1 drivers
v000001f1ebd87d10_0 .net "Din", 0 0, L_000001f1ebe982b0;  1 drivers
v000001f1ebd87db0_0 .net "Dout", 0 0, L_000001f1ebf1c870;  1 drivers
v000001f1ebd88cb0_0 .net "Ri", 0 0, L_000001f1ebe98490;  1 drivers
v000001f1ebd88df0_0 .net "Si", 0 0, L_000001f1ebe98170;  1 drivers
v000001f1ebd89570_0 .net *"_ivl_0", 0 0, L_000001f1ebf1c560;  1 drivers
v000001f1ebd876d0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1dfa0;  1 drivers
v000001f1ebd87770_0 .net *"_ivl_14", 0 0, L_000001f1ebf1c6b0;  1 drivers
v000001f1ebd87810_0 .net *"_ivl_2", 0 0, L_000001f1ebf1dec0;  1 drivers
v000001f1ebd878b0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1d6e0;  1 drivers
v000001f1ebd87950_0 .net *"_ivl_6", 0 0, L_000001f1ebf1df30;  1 drivers
v000001f1ebd879f0_0 .net *"_ivl_8", 0 0, L_000001f1ebf1d8a0;  1 drivers
S_000001f1ebe464d0 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000001f1eba33ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f1ebddb350 .param/l "BS" 0 6 22, +C4<000000000000000000000000000001111>;
P_000001f1ebddb388 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f1ebddb3c0 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001f1ebddb3f8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f1ebf56040 .functor NOT 1, L_000001f1ebf3be70, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56f20 .functor OR 1, L_000001f1ebf3ba10, L_000001f1ebf3b8d0, C4<0>, C4<0>;
L_000001f1ebf56120 .functor AND 1, L_000001f1ebf3bdd0, L_000001f1ebf56f20, C4<1>, C4<1>;
v000001f1ebd87a90_0 .net *"_ivl_11", 9 0, L_000001f1ebf3bf10;  1 drivers
v000001f1ebb0bb70_0 .net *"_ivl_12", 10 0, L_000001f1ebf3a110;  1 drivers
L_000001f1ebebb588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebb0bcb0_0 .net *"_ivl_15", 0 0, L_000001f1ebebb588;  1 drivers
v000001f1ebb0adb0_0 .net *"_ivl_17", 0 0, L_000001f1ebf3b8d0;  1 drivers
v000001f1ebb0b170_0 .net *"_ivl_19", 0 0, L_000001f1ebf56f20;  1 drivers
v000001f1ebb0b2b0_0 .net *"_ivl_21", 0 0, L_000001f1ebf56120;  1 drivers
L_000001f1ebebb5d0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebb0b990_0 .net/2u *"_ivl_22", 10 0, L_000001f1ebebb5d0;  1 drivers
L_000001f1ebebb618 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebbca4e0_0 .net/2u *"_ivl_24", 10 0, L_000001f1ebebb618;  1 drivers
v000001f1ebbc8aa0_0 .net *"_ivl_26", 10 0, L_000001f1ebf3aed0;  1 drivers
v000001f1ebbc9900_0 .net *"_ivl_3", 3 0, L_000001f1ebf3aa70;  1 drivers
v000001f1ebbc86e0_0 .net *"_ivl_33", 0 0, L_000001f1ebf3ae30;  1 drivers
v000001f1ebbc9e00_0 .net *"_ivl_34", 4 0, L_000001f1ebf3a1b0;  1 drivers
L_000001f1ebebb660 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f1ebbc9fe0_0 .net *"_ivl_37", 3 0, L_000001f1ebebb660;  1 drivers
v000001f1ebe498c0_0 .net *"_ivl_7", 0 0, L_000001f1ebf3be70;  1 drivers
v000001f1ebe48060_0 .net "boolean", 0 0, L_000001f1ebf3ba10;  1 drivers
v000001f1ebe49d20_0 .net "exp", 4 0, L_000001f1ebf3bd30;  alias, 1 drivers
v000001f1ebe49500_0 .net "exp_round", 4 0, L_000001f1ebf3c190;  alias, 1 drivers
v000001f1ebe49460_0 .net "guard", 0 0, L_000001f1ebf3bdd0;  1 drivers
v000001f1ebe48560_0 .net "is_even", 0 0, L_000001f1ebf56040;  1 drivers
v000001f1ebe48600_0 .net "ms", 14 0, L_000001f1ebf3ad90;  alias, 1 drivers
v000001f1ebe49c80_0 .net "ms_round", 9 0, L_000001f1ebf3a430;  alias, 1 drivers
v000001f1ebe49dc0_0 .net "temp", 10 0, L_000001f1ebf3b330;  1 drivers
L_000001f1ebf3bdd0 .part L_000001f1ebf3ad90, 4, 1;
L_000001f1ebf3aa70 .part L_000001f1ebf3ad90, 0, 4;
L_000001f1ebf3ba10 .reduce/or L_000001f1ebf3aa70;
L_000001f1ebf3be70 .part L_000001f1ebf3ad90, 5, 1;
L_000001f1ebf3bf10 .part L_000001f1ebf3ad90, 5, 10;
L_000001f1ebf3a110 .concat [ 10 1 0 0], L_000001f1ebf3bf10, L_000001f1ebebb588;
L_000001f1ebf3b8d0 .reduce/nor L_000001f1ebf56040;
L_000001f1ebf3aed0 .functor MUXZ 11, L_000001f1ebebb618, L_000001f1ebebb5d0, L_000001f1ebf56120, C4<>;
L_000001f1ebf3b330 .arith/sum 11, L_000001f1ebf3a110, L_000001f1ebf3aed0;
L_000001f1ebf3a430 .part L_000001f1ebf3b330, 0, 10;
L_000001f1ebf3ae30 .part L_000001f1ebf3b330, 10, 1;
L_000001f1ebf3a1b0 .concat [ 1 4 0 0], L_000001f1ebf3ae30, L_000001f1ebebb660;
L_000001f1ebf3c190 .arith/sum 5, L_000001f1ebf3bd30, L_000001f1ebf3a1b0;
S_000001f1ebe45b70 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000001f1eba33ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f1ebdf6570 .param/l "BS" 0 5 19, +C4<000000000000000000000000000001111>;
P_000001f1ebdf65a8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f1ebdf65e0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f1ebe4c020_0 .net "Debe", 5 0, L_000001f1ebf3a390;  1 drivers
v000001f1ebe4c3e0_0 .net "F", 4 0, L_000001f1ebf3b0b0;  alias, 1 drivers
v000001f1ebe4acc0_0 .net "R", 4 0, L_000001f1ebf3c410;  alias, 1 drivers
v000001f1ebe4b940_0 .net "S", 4 0, L_000001f1ebeb3a10;  alias, 1 drivers
L_000001f1ebebb4b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe49fa0_0 .net/2u *"_ivl_39", 0 0, L_000001f1ebebb4b0;  1 drivers
L_000001f1ebf3c0f0 .part L_000001f1ebeb3a10, 0, 1;
L_000001f1ebf3a9d0 .part L_000001f1ebf3c410, 0, 1;
L_000001f1ebf3b290 .part L_000001f1ebf3a390, 0, 1;
L_000001f1ebf3a4d0 .part L_000001f1ebeb3a10, 1, 1;
L_000001f1ebf3a570 .part L_000001f1ebf3c410, 1, 1;
L_000001f1ebf3c690 .part L_000001f1ebf3a390, 1, 1;
L_000001f1ebf3c730 .part L_000001f1ebeb3a10, 2, 1;
L_000001f1ebf3a2f0 .part L_000001f1ebf3c410, 2, 1;
L_000001f1ebf3b6f0 .part L_000001f1ebf3a390, 2, 1;
L_000001f1ebf3acf0 .part L_000001f1ebeb3a10, 3, 1;
L_000001f1ebf3b1f0 .part L_000001f1ebf3c410, 3, 1;
L_000001f1ebf3b970 .part L_000001f1ebf3a390, 3, 1;
L_000001f1ebf3ab10 .part L_000001f1ebeb3a10, 4, 1;
L_000001f1ebf3ac50 .part L_000001f1ebf3c410, 4, 1;
L_000001f1ebf3c7d0 .part L_000001f1ebf3a390, 4, 1;
LS_000001f1ebf3b0b0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf573f0, L_000001f1ebf56d60, L_000001f1ebf56430, L_000001f1ebf564a0;
LS_000001f1ebf3b0b0_0_4 .concat8 [ 1 0 0 0], L_000001f1ebf56200;
L_000001f1ebf3b0b0 .concat8 [ 4 1 0 0], LS_000001f1ebf3b0b0_0_0, LS_000001f1ebf3b0b0_0_4;
LS_000001f1ebf3a390_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebb4b0, L_000001f1ebf563c0, L_000001f1ebf57380, L_000001f1ebf567b0;
LS_000001f1ebf3a390_0_4 .concat8 [ 1 1 0 0], L_000001f1ebf56a50, L_000001f1ebf56b30;
L_000001f1ebf3a390 .concat8 [ 4 2 0 0], LS_000001f1ebf3a390_0_0, LS_000001f1ebf3a390_0_4;
S_000001f1ebe45e90 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f1ebe45b70;
 .timescale -9 -12;
P_000001f1ebd9fba0 .param/l "i" 0 5 28, +C4<00>;
S_000001f1ebe46020 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe45e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf560b0 .functor NOT 1, L_000001f1ebf3c0f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56580 .functor AND 1, L_000001f1ebf560b0, L_000001f1ebf3a9d0, C4<1>, C4<1>;
L_000001f1ebf565f0 .functor NOT 1, L_000001f1ebf3c0f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56cf0 .functor AND 1, L_000001f1ebf565f0, L_000001f1ebf3b290, C4<1>, C4<1>;
L_000001f1ebf562e0 .functor OR 1, L_000001f1ebf56580, L_000001f1ebf56cf0, C4<0>, C4<0>;
L_000001f1ebf57a80 .functor AND 1, L_000001f1ebf3a9d0, L_000001f1ebf3b290, C4<1>, C4<1>;
L_000001f1ebf563c0 .functor OR 1, L_000001f1ebf562e0, L_000001f1ebf57a80, C4<0>, C4<0>;
L_000001f1ebf57690 .functor XOR 1, L_000001f1ebf3c0f0, L_000001f1ebf3a9d0, C4<0>, C4<0>;
L_000001f1ebf573f0 .functor XOR 1, L_000001f1ebf57690, L_000001f1ebf3b290, C4<0>, C4<0>;
v000001f1ebe491e0_0 .net "Debe", 0 0, L_000001f1ebf563c0;  1 drivers
v000001f1ebe49a00_0 .net "Din", 0 0, L_000001f1ebf3b290;  1 drivers
v000001f1ebe49aa0_0 .net "Dout", 0 0, L_000001f1ebf573f0;  1 drivers
v000001f1ebe49e60_0 .net "Ri", 0 0, L_000001f1ebf3a9d0;  1 drivers
v000001f1ebe48d80_0 .net "Si", 0 0, L_000001f1ebf3c0f0;  1 drivers
v000001f1ebe49280_0 .net *"_ivl_0", 0 0, L_000001f1ebf560b0;  1 drivers
v000001f1ebe47980_0 .net *"_ivl_10", 0 0, L_000001f1ebf57a80;  1 drivers
v000001f1ebe48ba0_0 .net *"_ivl_14", 0 0, L_000001f1ebf57690;  1 drivers
v000001f1ebe495a0_0 .net *"_ivl_2", 0 0, L_000001f1ebf56580;  1 drivers
v000001f1ebe49640_0 .net *"_ivl_4", 0 0, L_000001f1ebf565f0;  1 drivers
v000001f1ebe49960_0 .net *"_ivl_6", 0 0, L_000001f1ebf56cf0;  1 drivers
v000001f1ebe493c0_0 .net *"_ivl_8", 0 0, L_000001f1ebf562e0;  1 drivers
S_000001f1ebe461b0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f1ebe45b70;
 .timescale -9 -12;
P_000001f1ebda0020 .param/l "i" 0 5 28, +C4<01>;
S_000001f1ebe576e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe461b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf56e40 .functor NOT 1, L_000001f1ebf3a4d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56900 .functor AND 1, L_000001f1ebf56e40, L_000001f1ebf3a570, C4<1>, C4<1>;
L_000001f1ebf56eb0 .functor NOT 1, L_000001f1ebf3a4d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56660 .functor AND 1, L_000001f1ebf56eb0, L_000001f1ebf3c690, C4<1>, C4<1>;
L_000001f1ebf56970 .functor OR 1, L_000001f1ebf56900, L_000001f1ebf56660, C4<0>, C4<0>;
L_000001f1ebf569e0 .functor AND 1, L_000001f1ebf3a570, L_000001f1ebf3c690, C4<1>, C4<1>;
L_000001f1ebf57380 .functor OR 1, L_000001f1ebf56970, L_000001f1ebf569e0, C4<0>, C4<0>;
L_000001f1ebf57850 .functor XOR 1, L_000001f1ebf3a4d0, L_000001f1ebf3a570, C4<0>, C4<0>;
L_000001f1ebf56d60 .functor XOR 1, L_000001f1ebf57850, L_000001f1ebf3c690, C4<0>, C4<0>;
v000001f1ebe489c0_0 .net "Debe", 0 0, L_000001f1ebf57380;  1 drivers
v000001f1ebe48880_0 .net "Din", 0 0, L_000001f1ebf3c690;  1 drivers
v000001f1ebe48240_0 .net "Dout", 0 0, L_000001f1ebf56d60;  1 drivers
v000001f1ebe48920_0 .net "Ri", 0 0, L_000001f1ebf3a570;  1 drivers
v000001f1ebe48a60_0 .net "Si", 0 0, L_000001f1ebf3a4d0;  1 drivers
v000001f1ebe496e0_0 .net *"_ivl_0", 0 0, L_000001f1ebf56e40;  1 drivers
v000001f1ebe486a0_0 .net *"_ivl_10", 0 0, L_000001f1ebf569e0;  1 drivers
v000001f1ebe48740_0 .net *"_ivl_14", 0 0, L_000001f1ebf57850;  1 drivers
v000001f1ebe48b00_0 .net *"_ivl_2", 0 0, L_000001f1ebf56900;  1 drivers
v000001f1ebe47840_0 .net *"_ivl_4", 0 0, L_000001f1ebf56eb0;  1 drivers
v000001f1ebe47ac0_0 .net *"_ivl_6", 0 0, L_000001f1ebf56660;  1 drivers
v000001f1ebe481a0_0 .net *"_ivl_8", 0 0, L_000001f1ebf56970;  1 drivers
S_000001f1ebe58360 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f1ebe45b70;
 .timescale -9 -12;
P_000001f1ebd9f360 .param/l "i" 0 5 28, +C4<010>;
S_000001f1ebe581d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe58360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf570e0 .functor NOT 1, L_000001f1ebf3c730, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56350 .functor AND 1, L_000001f1ebf570e0, L_000001f1ebf3a2f0, C4<1>, C4<1>;
L_000001f1ebf578c0 .functor NOT 1, L_000001f1ebf3c730, C4<0>, C4<0>, C4<0>;
L_000001f1ebf57700 .functor AND 1, L_000001f1ebf578c0, L_000001f1ebf3b6f0, C4<1>, C4<1>;
L_000001f1ebf566d0 .functor OR 1, L_000001f1ebf56350, L_000001f1ebf57700, C4<0>, C4<0>;
L_000001f1ebf579a0 .functor AND 1, L_000001f1ebf3a2f0, L_000001f1ebf3b6f0, C4<1>, C4<1>;
L_000001f1ebf567b0 .functor OR 1, L_000001f1ebf566d0, L_000001f1ebf579a0, C4<0>, C4<0>;
L_000001f1ebf57af0 .functor XOR 1, L_000001f1ebf3c730, L_000001f1ebf3a2f0, C4<0>, C4<0>;
L_000001f1ebf56430 .functor XOR 1, L_000001f1ebf57af0, L_000001f1ebf3b6f0, C4<0>, C4<0>;
v000001f1ebe48c40_0 .net "Debe", 0 0, L_000001f1ebf567b0;  1 drivers
v000001f1ebe48f60_0 .net "Din", 0 0, L_000001f1ebf3b6f0;  1 drivers
v000001f1ebe47700_0 .net "Dout", 0 0, L_000001f1ebf56430;  1 drivers
v000001f1ebe48100_0 .net "Ri", 0 0, L_000001f1ebf3a2f0;  1 drivers
v000001f1ebe49b40_0 .net "Si", 0 0, L_000001f1ebf3c730;  1 drivers
v000001f1ebe48ce0_0 .net *"_ivl_0", 0 0, L_000001f1ebf570e0;  1 drivers
v000001f1ebe48420_0 .net *"_ivl_10", 0 0, L_000001f1ebf579a0;  1 drivers
v000001f1ebe47c00_0 .net *"_ivl_14", 0 0, L_000001f1ebf57af0;  1 drivers
v000001f1ebe487e0_0 .net *"_ivl_2", 0 0, L_000001f1ebf56350;  1 drivers
v000001f1ebe490a0_0 .net *"_ivl_4", 0 0, L_000001f1ebf578c0;  1 drivers
v000001f1ebe49780_0 .net *"_ivl_6", 0 0, L_000001f1ebf57700;  1 drivers
v000001f1ebe482e0_0 .net *"_ivl_8", 0 0, L_000001f1ebf566d0;  1 drivers
S_000001f1ebe584f0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f1ebe45b70;
 .timescale -9 -12;
P_000001f1ebd9f820 .param/l "i" 0 5 28, +C4<011>;
S_000001f1ebe57870 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe584f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf56740 .functor NOT 1, L_000001f1ebf3acf0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf57070 .functor AND 1, L_000001f1ebf56740, L_000001f1ebf3b1f0, C4<1>, C4<1>;
L_000001f1ebf57150 .functor NOT 1, L_000001f1ebf3acf0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56510 .functor AND 1, L_000001f1ebf57150, L_000001f1ebf3b970, C4<1>, C4<1>;
L_000001f1ebf572a0 .functor OR 1, L_000001f1ebf57070, L_000001f1ebf56510, C4<0>, C4<0>;
L_000001f1ebf57000 .functor AND 1, L_000001f1ebf3b1f0, L_000001f1ebf3b970, C4<1>, C4<1>;
L_000001f1ebf56a50 .functor OR 1, L_000001f1ebf572a0, L_000001f1ebf57000, C4<0>, C4<0>;
L_000001f1ebf571c0 .functor XOR 1, L_000001f1ebf3acf0, L_000001f1ebf3b1f0, C4<0>, C4<0>;
L_000001f1ebf564a0 .functor XOR 1, L_000001f1ebf571c0, L_000001f1ebf3b970, C4<0>, C4<0>;
v000001f1ebe48e20_0 .net "Debe", 0 0, L_000001f1ebf56a50;  1 drivers
v000001f1ebe48ec0_0 .net "Din", 0 0, L_000001f1ebf3b970;  1 drivers
v000001f1ebe47b60_0 .net "Dout", 0 0, L_000001f1ebf564a0;  1 drivers
v000001f1ebe484c0_0 .net "Ri", 0 0, L_000001f1ebf3b1f0;  1 drivers
v000001f1ebe478e0_0 .net "Si", 0 0, L_000001f1ebf3acf0;  1 drivers
v000001f1ebe49000_0 .net *"_ivl_0", 0 0, L_000001f1ebf56740;  1 drivers
v000001f1ebe49be0_0 .net *"_ivl_10", 0 0, L_000001f1ebf57000;  1 drivers
v000001f1ebe47ca0_0 .net *"_ivl_14", 0 0, L_000001f1ebf571c0;  1 drivers
v000001f1ebe49140_0 .net *"_ivl_2", 0 0, L_000001f1ebf57070;  1 drivers
v000001f1ebe477a0_0 .net *"_ivl_4", 0 0, L_000001f1ebf57150;  1 drivers
v000001f1ebe48380_0 .net *"_ivl_6", 0 0, L_000001f1ebf56510;  1 drivers
v000001f1ebe49320_0 .net *"_ivl_8", 0 0, L_000001f1ebf572a0;  1 drivers
S_000001f1ebe57a00 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f1ebe45b70;
 .timescale -9 -12;
P_000001f1ebd9fbe0 .param/l "i" 0 5 28, +C4<0100>;
S_000001f1ebe57b90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe57a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf56c10 .functor NOT 1, L_000001f1ebf3ab10, C4<0>, C4<0>, C4<0>;
L_000001f1ebf57230 .functor AND 1, L_000001f1ebf56c10, L_000001f1ebf3ac50, C4<1>, C4<1>;
L_000001f1ebf57a10 .functor NOT 1, L_000001f1ebf3ab10, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56ac0 .functor AND 1, L_000001f1ebf57a10, L_000001f1ebf3c7d0, C4<1>, C4<1>;
L_000001f1ebf57310 .functor OR 1, L_000001f1ebf57230, L_000001f1ebf56ac0, C4<0>, C4<0>;
L_000001f1ebf57b60 .functor AND 1, L_000001f1ebf3ac50, L_000001f1ebf3c7d0, C4<1>, C4<1>;
L_000001f1ebf56b30 .functor OR 1, L_000001f1ebf57310, L_000001f1ebf57b60, C4<0>, C4<0>;
L_000001f1ebf56ba0 .functor XOR 1, L_000001f1ebf3ab10, L_000001f1ebf3ac50, C4<0>, C4<0>;
L_000001f1ebf56200 .functor XOR 1, L_000001f1ebf56ba0, L_000001f1ebf3c7d0, C4<0>, C4<0>;
v000001f1ebe47a20_0 .net "Debe", 0 0, L_000001f1ebf56b30;  1 drivers
v000001f1ebe47d40_0 .net "Din", 0 0, L_000001f1ebf3c7d0;  1 drivers
v000001f1ebe47de0_0 .net "Dout", 0 0, L_000001f1ebf56200;  1 drivers
v000001f1ebe47e80_0 .net "Ri", 0 0, L_000001f1ebf3ac50;  1 drivers
v000001f1ebe47f20_0 .net "Si", 0 0, L_000001f1ebf3ab10;  1 drivers
v000001f1ebe49820_0 .net *"_ivl_0", 0 0, L_000001f1ebf56c10;  1 drivers
v000001f1ebe47fc0_0 .net *"_ivl_10", 0 0, L_000001f1ebf57b60;  1 drivers
v000001f1ebe4a5e0_0 .net *"_ivl_14", 0 0, L_000001f1ebf56ba0;  1 drivers
v000001f1ebe4bb20_0 .net *"_ivl_2", 0 0, L_000001f1ebf57230;  1 drivers
v000001f1ebe4afe0_0 .net *"_ivl_4", 0 0, L_000001f1ebf57a10;  1 drivers
v000001f1ebe4bd00_0 .net *"_ivl_6", 0 0, L_000001f1ebf56ac0;  1 drivers
v000001f1ebe4b300_0 .net *"_ivl_8", 0 0, L_000001f1ebf57310;  1 drivers
S_000001f1ebe57d20 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000001f1ebddba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001f1ebdf6620 .param/l "BS" 0 5 81, +C4<000000000000000000000000000001111>;
P_000001f1ebdf6658 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_000001f1ebdf6690 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_000001f1ebf20ee0 .functor BUFZ 10, L_000001f1ebe94ed0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf1fc10 .functor BUFZ 5, L_000001f1ebe950b0, C4<00000>, C4<00000>, C4<00000>;
v000001f1ebe52ec0_0 .net "A", 11 0, L_000001f1ebe94bb0;  1 drivers
v000001f1ebe53320_0 .net "B", 11 0, L_000001f1ebe967d0;  1 drivers
v000001f1ebe51a20_0 .net "C", 12 0, L_000001f1ebe94890;  1 drivers
v000001f1ebe51c00_0 .net "ExpIn", 4 0, L_000001f1ebeb3a10;  alias, 1 drivers
v000001f1ebe52560_0 .net "ExpOut", 4 0, L_000001f1ebf1fc10;  alias, 1 drivers
v000001f1ebe517a0_0 .net "F", 9 0, L_000001f1ebf20ee0;  alias, 1 drivers
v000001f1ebe52240_0 .net "R", 10 0, L_000001f1ebeb3790;  alias, 1 drivers
v000001f1ebe52c40_0 .net "S", 10 0, L_000001f1ebeb33d0;  alias, 1 drivers
v000001f1ebe531e0_0 .net *"_ivl_101", 0 0, L_000001f1ebe96b90;  1 drivers
L_000001f1ebebb228 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f1ebe52060_0 .net/2u *"_ivl_102", 1 0, L_000001f1ebebb228;  1 drivers
v000001f1ebe51ca0_0 .net *"_ivl_104", 14 0, L_000001f1ebe96d70;  1 drivers
v000001f1ebe53a00_0 .net *"_ivl_107", 9 0, L_000001f1ebe955b0;  1 drivers
v000001f1ebe53460_0 .net *"_ivl_109", 0 0, L_000001f1ebe95bf0;  1 drivers
L_000001f1ebebb270 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe51840_0 .net/2u *"_ivl_110", 2 0, L_000001f1ebebb270;  1 drivers
v000001f1ebe518e0_0 .net *"_ivl_112", 14 0, L_000001f1ebe94930;  1 drivers
L_000001f1ebebb2b8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe51980_0 .net/2u *"_ivl_116", 4 0, L_000001f1ebebb2b8;  1 drivers
v000001f1ebe51d40_0 .net *"_ivl_118", 4 0, L_000001f1ebe95650;  1 drivers
L_000001f1ebebb1e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe51ac0_0 .net/2u *"_ivl_92", 0 0, L_000001f1ebebb1e0;  1 drivers
v000001f1ebe53780_0 .net *"_ivl_97", 9 0, L_000001f1ebe96690;  1 drivers
v000001f1ebe52880_0 .net *"_ivl_99", 0 0, L_000001f1ebe96a50;  1 drivers
v000001f1ebe53140_0 .net "carry", 0 0, L_000001f1ebe95510;  1 drivers
v000001f1ebe51e80_0 .net "exp_for_round", 4 0, L_000001f1ebe95d30;  1 drivers
v000001f1ebe52920_0 .net "exp_rounded", 4 0, L_000001f1ebe950b0;  1 drivers
v000001f1ebe527e0_0 .net "frac_rounded", 9 0, L_000001f1ebe94ed0;  1 drivers
v000001f1ebe53500_0 .net "guard_R", 0 0, L_000001f1ebeb3970;  alias, 1 drivers
v000001f1ebe52ce0_0 .net "guard_S", 0 0, L_000001f1ebeb38d0;  alias, 1 drivers
v000001f1ebe52d80_0 .net "ms_for_round", 14 0, L_000001f1ebe96730;  1 drivers
v000001f1ebe51de0_0 .net "sticky_for_round", 0 0, L_000001f1ebf1ebe0;  alias, 1 drivers
v000001f1ebe53640_0 .net "sum_bits", 11 0, L_000001f1ebe96050;  1 drivers
L_000001f1ebe94cf0 .part L_000001f1ebe94bb0, 0, 1;
L_000001f1ebe96230 .part L_000001f1ebe967d0, 0, 1;
L_000001f1ebe95fb0 .part L_000001f1ebe94890, 0, 1;
L_000001f1ebe953d0 .part L_000001f1ebe94bb0, 1, 1;
L_000001f1ebe95830 .part L_000001f1ebe967d0, 1, 1;
L_000001f1ebe962d0 .part L_000001f1ebe94890, 1, 1;
L_000001f1ebe96870 .part L_000001f1ebe94bb0, 2, 1;
L_000001f1ebe95970 .part L_000001f1ebe967d0, 2, 1;
L_000001f1ebe96370 .part L_000001f1ebe94890, 2, 1;
L_000001f1ebe94a70 .part L_000001f1ebe94bb0, 3, 1;
L_000001f1ebe94e30 .part L_000001f1ebe967d0, 3, 1;
L_000001f1ebe96eb0 .part L_000001f1ebe94890, 3, 1;
L_000001f1ebe95290 .part L_000001f1ebe94bb0, 4, 1;
L_000001f1ebe95c90 .part L_000001f1ebe967d0, 4, 1;
L_000001f1ebe965f0 .part L_000001f1ebe94890, 4, 1;
L_000001f1ebe96af0 .part L_000001f1ebe94bb0, 5, 1;
L_000001f1ebe95e70 .part L_000001f1ebe967d0, 5, 1;
L_000001f1ebe969b0 .part L_000001f1ebe94890, 5, 1;
L_000001f1ebe95150 .part L_000001f1ebe94bb0, 6, 1;
L_000001f1ebe96f50 .part L_000001f1ebe967d0, 6, 1;
L_000001f1ebe96c30 .part L_000001f1ebe94890, 6, 1;
L_000001f1ebe95330 .part L_000001f1ebe94bb0, 7, 1;
L_000001f1ebe95ab0 .part L_000001f1ebe967d0, 7, 1;
L_000001f1ebe96910 .part L_000001f1ebe94890, 7, 1;
L_000001f1ebe96410 .part L_000001f1ebe94bb0, 8, 1;
L_000001f1ebe96cd0 .part L_000001f1ebe967d0, 8, 1;
L_000001f1ebe964b0 .part L_000001f1ebe94890, 8, 1;
L_000001f1ebe94b10 .part L_000001f1ebe94bb0, 9, 1;
L_000001f1ebe947f0 .part L_000001f1ebe967d0, 9, 1;
L_000001f1ebe951f0 .part L_000001f1ebe94890, 9, 1;
L_000001f1ebe95470 .part L_000001f1ebe94bb0, 10, 1;
L_000001f1ebe96550 .part L_000001f1ebe967d0, 10, 1;
L_000001f1ebe95f10 .part L_000001f1ebe94890, 10, 1;
L_000001f1ebe95a10 .part L_000001f1ebe94bb0, 11, 1;
L_000001f1ebe95b50 .part L_000001f1ebe967d0, 11, 1;
L_000001f1ebe94f70 .part L_000001f1ebe94890, 11, 1;
LS_000001f1ebe96050_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf1ecc0, L_000001f1ebf1f4a0, L_000001f1ebf1e470, L_000001f1ebf1f2e0;
LS_000001f1ebe96050_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf1e160, L_000001f1ebf1e630, L_000001f1ebf1f5f0, L_000001f1ebf204d0;
LS_000001f1ebe96050_0_8 .concat8 [ 1 1 1 1], L_000001f1ebf20e00, L_000001f1ebf20bd0, L_000001f1ebf21420, L_000001f1ebf20b60;
L_000001f1ebe96050 .concat8 [ 4 4 4 0], LS_000001f1ebe96050_0_0, LS_000001f1ebe96050_0_4, LS_000001f1ebe96050_0_8;
L_000001f1ebe94bb0 .concat [ 1 11 0 0], L_000001f1ebeb38d0, L_000001f1ebeb33d0;
L_000001f1ebe967d0 .concat [ 1 11 0 0], L_000001f1ebeb3970, L_000001f1ebeb3790;
LS_000001f1ebe94890_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebb1e0, L_000001f1ebf1f9e0, L_000001f1ebf1e320, L_000001f1ebf1fb30;
LS_000001f1ebe94890_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf1fba0, L_000001f1ebf1e080, L_000001f1ebf1e6a0, L_000001f1ebf1f580;
LS_000001f1ebe94890_0_8 .concat8 [ 1 1 1 1], L_000001f1ebf20150, L_000001f1ebf21500, L_000001f1ebf213b0, L_000001f1ebf21340;
LS_000001f1ebe94890_0_12 .concat8 [ 1 0 0 0], L_000001f1ebf216c0;
L_000001f1ebe94890 .concat8 [ 4 4 4 1], LS_000001f1ebe94890_0_0, LS_000001f1ebe94890_0_4, LS_000001f1ebe94890_0_8, LS_000001f1ebe94890_0_12;
L_000001f1ebe95510 .part L_000001f1ebe94890, 12, 1;
L_000001f1ebe96690 .part L_000001f1ebe96050, 2, 10;
L_000001f1ebe96a50 .part L_000001f1ebe96050, 1, 1;
L_000001f1ebe96b90 .part L_000001f1ebe96050, 0, 1;
LS_000001f1ebe96d70_0_0 .concat [ 1 2 1 1], L_000001f1ebf1ebe0, L_000001f1ebebb228, L_000001f1ebe96b90, L_000001f1ebe96a50;
LS_000001f1ebe96d70_0_4 .concat [ 10 0 0 0], L_000001f1ebe96690;
L_000001f1ebe96d70 .concat [ 5 10 0 0], LS_000001f1ebe96d70_0_0, LS_000001f1ebe96d70_0_4;
L_000001f1ebe955b0 .part L_000001f1ebe96050, 1, 10;
L_000001f1ebe95bf0 .part L_000001f1ebe96050, 0, 1;
L_000001f1ebe94930 .concat [ 1 3 1 10], L_000001f1ebf1ebe0, L_000001f1ebebb270, L_000001f1ebe95bf0, L_000001f1ebe955b0;
L_000001f1ebe96730 .functor MUXZ 15, L_000001f1ebe94930, L_000001f1ebe96d70, L_000001f1ebe95510, C4<>;
L_000001f1ebe95650 .arith/sum 5, L_000001f1ebeb3a10, L_000001f1ebebb2b8;
L_000001f1ebe95d30 .functor MUXZ 5, L_000001f1ebeb3a10, L_000001f1ebe95650, L_000001f1ebe95510, C4<>;
S_000001f1ebe57eb0 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebd9f0a0 .param/l "i" 0 5 102, +C4<00>;
S_000001f1ebe58040 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe57eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1ea20 .functor AND 1, L_000001f1ebe94cf0, L_000001f1ebe96230, C4<1>, C4<1>;
L_000001f1ebf1f740 .functor AND 1, L_000001f1ebe96230, L_000001f1ebe95fb0, C4<1>, C4<1>;
L_000001f1ebf1efd0 .functor OR 1, L_000001f1ebf1ea20, L_000001f1ebf1f740, C4<0>, C4<0>;
L_000001f1ebf1f660 .functor AND 1, L_000001f1ebe94cf0, L_000001f1ebe95fb0, C4<1>, C4<1>;
L_000001f1ebf1f9e0 .functor OR 1, L_000001f1ebf1efd0, L_000001f1ebf1f660, C4<0>, C4<0>;
L_000001f1ebf1f900 .functor XOR 1, L_000001f1ebe94cf0, L_000001f1ebe96230, C4<0>, C4<0>;
L_000001f1ebf1ecc0 .functor XOR 1, L_000001f1ebf1f900, L_000001f1ebe95fb0, C4<0>, C4<0>;
v000001f1ebe4a9a0_0 .net "Debe", 0 0, L_000001f1ebf1f9e0;  1 drivers
v000001f1ebe4b4e0_0 .net "Din", 0 0, L_000001f1ebe95fb0;  1 drivers
v000001f1ebe4ab80_0 .net "Dout", 0 0, L_000001f1ebf1ecc0;  1 drivers
v000001f1ebe4ad60_0 .net "Ri", 0 0, L_000001f1ebe96230;  1 drivers
v000001f1ebe4ae00_0 .net "Si", 0 0, L_000001f1ebe94cf0;  1 drivers
v000001f1ebe4af40_0 .net *"_ivl_0", 0 0, L_000001f1ebf1ea20;  1 drivers
v000001f1ebe4b580_0 .net *"_ivl_10", 0 0, L_000001f1ebf1f900;  1 drivers
v000001f1ebe4b620_0 .net *"_ivl_2", 0 0, L_000001f1ebf1f740;  1 drivers
v000001f1ebe4b6c0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1efd0;  1 drivers
v000001f1ebe4b760_0 .net *"_ivl_6", 0 0, L_000001f1ebf1f660;  1 drivers
S_000001f1ebe58680 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebd9fd20 .param/l "i" 0 5 102, +C4<01>;
S_000001f1ebe58810 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe58680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1e9b0 .functor AND 1, L_000001f1ebe953d0, L_000001f1ebe95830, C4<1>, C4<1>;
L_000001f1ebf1f0b0 .functor AND 1, L_000001f1ebe95830, L_000001f1ebe962d0, C4<1>, C4<1>;
L_000001f1ebf1ef60 .functor OR 1, L_000001f1ebf1e9b0, L_000001f1ebf1f0b0, C4<0>, C4<0>;
L_000001f1ebf1ed30 .functor AND 1, L_000001f1ebe953d0, L_000001f1ebe962d0, C4<1>, C4<1>;
L_000001f1ebf1e320 .functor OR 1, L_000001f1ebf1ef60, L_000001f1ebf1ed30, C4<0>, C4<0>;
L_000001f1ebf1f120 .functor XOR 1, L_000001f1ebe953d0, L_000001f1ebe95830, C4<0>, C4<0>;
L_000001f1ebf1f4a0 .functor XOR 1, L_000001f1ebf1f120, L_000001f1ebe962d0, C4<0>, C4<0>;
v000001f1ebe4e500_0 .net "Debe", 0 0, L_000001f1ebf1e320;  1 drivers
v000001f1ebe4eb40_0 .net "Din", 0 0, L_000001f1ebe962d0;  1 drivers
v000001f1ebe4ec80_0 .net "Dout", 0 0, L_000001f1ebf1f4a0;  1 drivers
v000001f1ebe4d060_0 .net "Ri", 0 0, L_000001f1ebe95830;  1 drivers
v000001f1ebe4dec0_0 .net "Si", 0 0, L_000001f1ebe953d0;  1 drivers
v000001f1ebe4eaa0_0 .net *"_ivl_0", 0 0, L_000001f1ebf1e9b0;  1 drivers
v000001f1ebe4ee60_0 .net *"_ivl_10", 0 0, L_000001f1ebf1f120;  1 drivers
v000001f1ebe4c7a0_0 .net *"_ivl_2", 0 0, L_000001f1ebf1f0b0;  1 drivers
v000001f1ebe4da60_0 .net *"_ivl_4", 0 0, L_000001f1ebf1ef60;  1 drivers
v000001f1ebe4dd80_0 .net *"_ivl_6", 0 0, L_000001f1ebf1ed30;  1 drivers
S_000001f1ebe589a0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebd9fde0 .param/l "i" 0 5 102, +C4<010>;
S_000001f1ebe58b30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe589a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1fa50 .functor AND 1, L_000001f1ebe96870, L_000001f1ebe95970, C4<1>, C4<1>;
L_000001f1ebf1f350 .functor AND 1, L_000001f1ebe95970, L_000001f1ebe96370, C4<1>, C4<1>;
L_000001f1ebf1fac0 .functor OR 1, L_000001f1ebf1fa50, L_000001f1ebf1f350, C4<0>, C4<0>;
L_000001f1ebf1e1d0 .functor AND 1, L_000001f1ebe96870, L_000001f1ebe96370, C4<1>, C4<1>;
L_000001f1ebf1fb30 .functor OR 1, L_000001f1ebf1fac0, L_000001f1ebf1e1d0, C4<0>, C4<0>;
L_000001f1ebf1e240 .functor XOR 1, L_000001f1ebe96870, L_000001f1ebe95970, C4<0>, C4<0>;
L_000001f1ebf1e470 .functor XOR 1, L_000001f1ebf1e240, L_000001f1ebe96370, C4<0>, C4<0>;
v000001f1ebe4d920_0 .net "Debe", 0 0, L_000001f1ebf1fb30;  1 drivers
v000001f1ebe4df60_0 .net "Din", 0 0, L_000001f1ebe96370;  1 drivers
v000001f1ebe4c8e0_0 .net "Dout", 0 0, L_000001f1ebf1e470;  1 drivers
v000001f1ebe4db00_0 .net "Ri", 0 0, L_000001f1ebe95970;  1 drivers
v000001f1ebe4ca20_0 .net "Si", 0 0, L_000001f1ebe96870;  1 drivers
v000001f1ebe4e0a0_0 .net *"_ivl_0", 0 0, L_000001f1ebf1fa50;  1 drivers
v000001f1ebe4cd40_0 .net *"_ivl_10", 0 0, L_000001f1ebf1e240;  1 drivers
v000001f1ebe4e140_0 .net *"_ivl_2", 0 0, L_000001f1ebf1f350;  1 drivers
v000001f1ebe4e000_0 .net *"_ivl_4", 0 0, L_000001f1ebf1fac0;  1 drivers
v000001f1ebe4d240_0 .net *"_ivl_6", 0 0, L_000001f1ebf1e1d0;  1 drivers
S_000001f1ebe58cc0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda0e20 .param/l "i" 0 5 102, +C4<011>;
S_000001f1ebe58fe0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe58cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1eda0 .functor AND 1, L_000001f1ebe94a70, L_000001f1ebe94e30, C4<1>, C4<1>;
L_000001f1ebf1ea90 .functor AND 1, L_000001f1ebe94e30, L_000001f1ebe96eb0, C4<1>, C4<1>;
L_000001f1ebf1ee80 .functor OR 1, L_000001f1ebf1eda0, L_000001f1ebf1ea90, C4<0>, C4<0>;
L_000001f1ebf1e4e0 .functor AND 1, L_000001f1ebe94a70, L_000001f1ebe96eb0, C4<1>, C4<1>;
L_000001f1ebf1fba0 .functor OR 1, L_000001f1ebf1ee80, L_000001f1ebf1e4e0, C4<0>, C4<0>;
L_000001f1ebf1e010 .functor XOR 1, L_000001f1ebe94a70, L_000001f1ebe94e30, C4<0>, C4<0>;
L_000001f1ebf1f2e0 .functor XOR 1, L_000001f1ebf1e010, L_000001f1ebe96eb0, C4<0>, C4<0>;
v000001f1ebe4d560_0 .net "Debe", 0 0, L_000001f1ebf1fba0;  1 drivers
v000001f1ebe4ed20_0 .net "Din", 0 0, L_000001f1ebe96eb0;  1 drivers
v000001f1ebe4edc0_0 .net "Dout", 0 0, L_000001f1ebf1f2e0;  1 drivers
v000001f1ebe4c700_0 .net "Ri", 0 0, L_000001f1ebe94e30;  1 drivers
v000001f1ebe4c980_0 .net "Si", 0 0, L_000001f1ebe94a70;  1 drivers
v000001f1ebe4c840_0 .net *"_ivl_0", 0 0, L_000001f1ebf1eda0;  1 drivers
v000001f1ebe4cac0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1e010;  1 drivers
v000001f1ebe4de20_0 .net *"_ivl_2", 0 0, L_000001f1ebf1ea90;  1 drivers
v000001f1ebe4ce80_0 .net *"_ivl_4", 0 0, L_000001f1ebf1ee80;  1 drivers
v000001f1ebe4e3c0_0 .net *"_ivl_6", 0 0, L_000001f1ebf1e4e0;  1 drivers
S_000001f1ebe58e50 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda0ca0 .param/l "i" 0 5 102, +C4<0100>;
S_000001f1ebe59170 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe58e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1ee10 .functor AND 1, L_000001f1ebe95290, L_000001f1ebe95c90, C4<1>, C4<1>;
L_000001f1ebf1eef0 .functor AND 1, L_000001f1ebe95c90, L_000001f1ebe965f0, C4<1>, C4<1>;
L_000001f1ebf1eb00 .functor OR 1, L_000001f1ebf1ee10, L_000001f1ebf1eef0, C4<0>, C4<0>;
L_000001f1ebf1f190 .functor AND 1, L_000001f1ebe95290, L_000001f1ebe965f0, C4<1>, C4<1>;
L_000001f1ebf1e080 .functor OR 1, L_000001f1ebf1eb00, L_000001f1ebf1f190, C4<0>, C4<0>;
L_000001f1ebf1e0f0 .functor XOR 1, L_000001f1ebe95290, L_000001f1ebe95c90, C4<0>, C4<0>;
L_000001f1ebf1e160 .functor XOR 1, L_000001f1ebf1e0f0, L_000001f1ebe965f0, C4<0>, C4<0>;
v000001f1ebe4cb60_0 .net "Debe", 0 0, L_000001f1ebf1e080;  1 drivers
v000001f1ebe4d4c0_0 .net "Din", 0 0, L_000001f1ebe965f0;  1 drivers
v000001f1ebe4cde0_0 .net "Dout", 0 0, L_000001f1ebf1e160;  1 drivers
v000001f1ebe4e1e0_0 .net "Ri", 0 0, L_000001f1ebe95c90;  1 drivers
v000001f1ebe4dba0_0 .net "Si", 0 0, L_000001f1ebe95290;  1 drivers
v000001f1ebe4e5a0_0 .net *"_ivl_0", 0 0, L_000001f1ebf1ee10;  1 drivers
v000001f1ebe4ebe0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1e0f0;  1 drivers
v000001f1ebe4d600_0 .net *"_ivl_2", 0 0, L_000001f1ebf1eef0;  1 drivers
v000001f1ebe4cc00_0 .net *"_ivl_4", 0 0, L_000001f1ebf1eb00;  1 drivers
v000001f1ebe4cca0_0 .net *"_ivl_6", 0 0, L_000001f1ebf1f190;  1 drivers
S_000001f1ebe59300 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda0160 .param/l "i" 0 5 102, +C4<0101>;
S_000001f1ebe59490 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe59300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1e2b0 .functor AND 1, L_000001f1ebe96af0, L_000001f1ebe95e70, C4<1>, C4<1>;
L_000001f1ebf1e390 .functor AND 1, L_000001f1ebe95e70, L_000001f1ebe969b0, C4<1>, C4<1>;
L_000001f1ebf1f200 .functor OR 1, L_000001f1ebf1e2b0, L_000001f1ebf1e390, C4<0>, C4<0>;
L_000001f1ebf1e400 .functor AND 1, L_000001f1ebe96af0, L_000001f1ebe969b0, C4<1>, C4<1>;
L_000001f1ebf1e6a0 .functor OR 1, L_000001f1ebf1f200, L_000001f1ebf1e400, C4<0>, C4<0>;
L_000001f1ebf1f270 .functor XOR 1, L_000001f1ebe96af0, L_000001f1ebe95e70, C4<0>, C4<0>;
L_000001f1ebf1e630 .functor XOR 1, L_000001f1ebf1f270, L_000001f1ebe969b0, C4<0>, C4<0>;
v000001f1ebe4e280_0 .net "Debe", 0 0, L_000001f1ebf1e6a0;  1 drivers
v000001f1ebe4cfc0_0 .net "Din", 0 0, L_000001f1ebe969b0;  1 drivers
v000001f1ebe4e460_0 .net "Dout", 0 0, L_000001f1ebf1e630;  1 drivers
v000001f1ebe4cf20_0 .net "Ri", 0 0, L_000001f1ebe95e70;  1 drivers
v000001f1ebe4e320_0 .net "Si", 0 0, L_000001f1ebe96af0;  1 drivers
v000001f1ebe4e8c0_0 .net *"_ivl_0", 0 0, L_000001f1ebf1e2b0;  1 drivers
v000001f1ebe4d100_0 .net *"_ivl_10", 0 0, L_000001f1ebf1f270;  1 drivers
v000001f1ebe4d9c0_0 .net *"_ivl_2", 0 0, L_000001f1ebf1e390;  1 drivers
v000001f1ebe4d1a0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1f200;  1 drivers
v000001f1ebe4e960_0 .net *"_ivl_6", 0 0, L_000001f1ebf1e400;  1 drivers
S_000001f1ebe62380 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda0220 .param/l "i" 0 5 102, +C4<0110>;
S_000001f1ebe63000 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe62380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf1e5c0 .functor AND 1, L_000001f1ebe95150, L_000001f1ebe96f50, C4<1>, C4<1>;
L_000001f1ebf1e710 .functor AND 1, L_000001f1ebe96f50, L_000001f1ebe96c30, C4<1>, C4<1>;
L_000001f1ebf1e780 .functor OR 1, L_000001f1ebf1e5c0, L_000001f1ebf1e710, C4<0>, C4<0>;
L_000001f1ebf1f510 .functor AND 1, L_000001f1ebe95150, L_000001f1ebe96c30, C4<1>, C4<1>;
L_000001f1ebf1f580 .functor OR 1, L_000001f1ebf1e780, L_000001f1ebf1f510, C4<0>, C4<0>;
L_000001f1ebf1e7f0 .functor XOR 1, L_000001f1ebe95150, L_000001f1ebe96f50, C4<0>, C4<0>;
L_000001f1ebf1f5f0 .functor XOR 1, L_000001f1ebf1e7f0, L_000001f1ebe96c30, C4<0>, C4<0>;
v000001f1ebe4d2e0_0 .net "Debe", 0 0, L_000001f1ebf1f580;  1 drivers
v000001f1ebe4e640_0 .net "Din", 0 0, L_000001f1ebe96c30;  1 drivers
v000001f1ebe4e6e0_0 .net "Dout", 0 0, L_000001f1ebf1f5f0;  1 drivers
v000001f1ebe4d380_0 .net "Ri", 0 0, L_000001f1ebe96f50;  1 drivers
v000001f1ebe4e780_0 .net "Si", 0 0, L_000001f1ebe95150;  1 drivers
v000001f1ebe4ea00_0 .net *"_ivl_0", 0 0, L_000001f1ebf1e5c0;  1 drivers
v000001f1ebe4dc40_0 .net *"_ivl_10", 0 0, L_000001f1ebf1e7f0;  1 drivers
v000001f1ebe4d420_0 .net *"_ivl_2", 0 0, L_000001f1ebf1e710;  1 drivers
v000001f1ebe4d6a0_0 .net *"_ivl_4", 0 0, L_000001f1ebf1e780;  1 drivers
v000001f1ebe4e820_0 .net *"_ivl_6", 0 0, L_000001f1ebf1f510;  1 drivers
S_000001f1ebe62060 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda09a0 .param/l "i" 0 5 102, +C4<0111>;
S_000001f1ebe62b50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe62060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf21650 .functor AND 1, L_000001f1ebe95330, L_000001f1ebe95ab0, C4<1>, C4<1>;
L_000001f1ebf217a0 .functor AND 1, L_000001f1ebe95ab0, L_000001f1ebe96910, C4<1>, C4<1>;
L_000001f1ebf21180 .functor OR 1, L_000001f1ebf21650, L_000001f1ebf217a0, C4<0>, C4<0>;
L_000001f1ebf20af0 .functor AND 1, L_000001f1ebe95330, L_000001f1ebe96910, C4<1>, C4<1>;
L_000001f1ebf20150 .functor OR 1, L_000001f1ebf21180, L_000001f1ebf20af0, C4<0>, C4<0>;
L_000001f1ebf210a0 .functor XOR 1, L_000001f1ebe95330, L_000001f1ebe95ab0, C4<0>, C4<0>;
L_000001f1ebf204d0 .functor XOR 1, L_000001f1ebf210a0, L_000001f1ebe96910, C4<0>, C4<0>;
v000001f1ebe4d740_0 .net "Debe", 0 0, L_000001f1ebf20150;  1 drivers
v000001f1ebe4d7e0_0 .net "Din", 0 0, L_000001f1ebe96910;  1 drivers
v000001f1ebe4d880_0 .net "Dout", 0 0, L_000001f1ebf204d0;  1 drivers
v000001f1ebe4dce0_0 .net "Ri", 0 0, L_000001f1ebe95ab0;  1 drivers
v000001f1ebe4fae0_0 .net "Si", 0 0, L_000001f1ebe95330;  1 drivers
v000001f1ebe50d00_0 .net *"_ivl_0", 0 0, L_000001f1ebf21650;  1 drivers
v000001f1ebe51340_0 .net *"_ivl_10", 0 0, L_000001f1ebf210a0;  1 drivers
v000001f1ebe51480_0 .net *"_ivl_2", 0 0, L_000001f1ebf217a0;  1 drivers
v000001f1ebe4f860_0 .net *"_ivl_4", 0 0, L_000001f1ebf21180;  1 drivers
v000001f1ebe4f400_0 .net *"_ivl_6", 0 0, L_000001f1ebf20af0;  1 drivers
S_000001f1ebe62ce0 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda02e0 .param/l "i" 0 5 102, +C4<01000>;
S_000001f1ebe63190 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe62ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf20fc0 .functor AND 1, L_000001f1ebe96410, L_000001f1ebe96cd0, C4<1>, C4<1>;
L_000001f1ebf21490 .functor AND 1, L_000001f1ebe96cd0, L_000001f1ebe964b0, C4<1>, C4<1>;
L_000001f1ebf20620 .functor OR 1, L_000001f1ebf20fc0, L_000001f1ebf21490, C4<0>, C4<0>;
L_000001f1ebf20e70 .functor AND 1, L_000001f1ebe96410, L_000001f1ebe964b0, C4<1>, C4<1>;
L_000001f1ebf21500 .functor OR 1, L_000001f1ebf20620, L_000001f1ebf20e70, C4<0>, C4<0>;
L_000001f1ebf1fd60 .functor XOR 1, L_000001f1ebe96410, L_000001f1ebe96cd0, C4<0>, C4<0>;
L_000001f1ebf20e00 .functor XOR 1, L_000001f1ebf1fd60, L_000001f1ebe964b0, C4<0>, C4<0>;
v000001f1ebe501c0_0 .net "Debe", 0 0, L_000001f1ebf21500;  1 drivers
v000001f1ebe51520_0 .net "Din", 0 0, L_000001f1ebe964b0;  1 drivers
v000001f1ebe4f2c0_0 .net "Dout", 0 0, L_000001f1ebf20e00;  1 drivers
v000001f1ebe50ee0_0 .net "Ri", 0 0, L_000001f1ebe96cd0;  1 drivers
v000001f1ebe51660_0 .net "Si", 0 0, L_000001f1ebe96410;  1 drivers
v000001f1ebe4fd60_0 .net *"_ivl_0", 0 0, L_000001f1ebf20fc0;  1 drivers
v000001f1ebe4fea0_0 .net *"_ivl_10", 0 0, L_000001f1ebf1fd60;  1 drivers
v000001f1ebe51020_0 .net *"_ivl_2", 0 0, L_000001f1ebf21490;  1 drivers
v000001f1ebe50080_0 .net *"_ivl_4", 0 0, L_000001f1ebf20620;  1 drivers
v000001f1ebe4fb80_0 .net *"_ivl_6", 0 0, L_000001f1ebf20e70;  1 drivers
S_000001f1ebe62e70 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda0520 .param/l "i" 0 5 102, +C4<01001>;
S_000001f1ebe63320 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe62e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf20850 .functor AND 1, L_000001f1ebe94b10, L_000001f1ebe947f0, C4<1>, C4<1>;
L_000001f1ebf203f0 .functor AND 1, L_000001f1ebe947f0, L_000001f1ebe951f0, C4<1>, C4<1>;
L_000001f1ebf200e0 .functor OR 1, L_000001f1ebf20850, L_000001f1ebf203f0, C4<0>, C4<0>;
L_000001f1ebf212d0 .functor AND 1, L_000001f1ebe94b10, L_000001f1ebe951f0, C4<1>, C4<1>;
L_000001f1ebf213b0 .functor OR 1, L_000001f1ebf200e0, L_000001f1ebf212d0, C4<0>, C4<0>;
L_000001f1ebf1fdd0 .functor XOR 1, L_000001f1ebe94b10, L_000001f1ebe947f0, C4<0>, C4<0>;
L_000001f1ebf20bd0 .functor XOR 1, L_000001f1ebf1fdd0, L_000001f1ebe951f0, C4<0>, C4<0>;
v000001f1ebe50120_0 .net "Debe", 0 0, L_000001f1ebf213b0;  1 drivers
v000001f1ebe4ef00_0 .net "Din", 0 0, L_000001f1ebe951f0;  1 drivers
v000001f1ebe510c0_0 .net "Dout", 0 0, L_000001f1ebf20bd0;  1 drivers
v000001f1ebe50da0_0 .net "Ri", 0 0, L_000001f1ebe947f0;  1 drivers
v000001f1ebe4fcc0_0 .net "Si", 0 0, L_000001f1ebe94b10;  1 drivers
v000001f1ebe508a0_0 .net *"_ivl_0", 0 0, L_000001f1ebf20850;  1 drivers
v000001f1ebe4fc20_0 .net *"_ivl_10", 0 0, L_000001f1ebf1fdd0;  1 drivers
v000001f1ebe504e0_0 .net *"_ivl_2", 0 0, L_000001f1ebf203f0;  1 drivers
v000001f1ebe50620_0 .net *"_ivl_4", 0 0, L_000001f1ebf200e0;  1 drivers
v000001f1ebe50260_0 .net *"_ivl_6", 0 0, L_000001f1ebf212d0;  1 drivers
S_000001f1ebe634b0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda0b60 .param/l "i" 0 5 102, +C4<01010>;
S_000001f1ebe61700 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe634b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf208c0 .functor AND 1, L_000001f1ebe95470, L_000001f1ebe96550, C4<1>, C4<1>;
L_000001f1ebf20930 .functor AND 1, L_000001f1ebe96550, L_000001f1ebe95f10, C4<1>, C4<1>;
L_000001f1ebf20690 .functor OR 1, L_000001f1ebf208c0, L_000001f1ebf20930, C4<0>, C4<0>;
L_000001f1ebf20a80 .functor AND 1, L_000001f1ebe95470, L_000001f1ebe95f10, C4<1>, C4<1>;
L_000001f1ebf21340 .functor OR 1, L_000001f1ebf20690, L_000001f1ebf20a80, C4<0>, C4<0>;
L_000001f1ebf215e0 .functor XOR 1, L_000001f1ebe95470, L_000001f1ebe96550, C4<0>, C4<0>;
L_000001f1ebf21420 .functor XOR 1, L_000001f1ebf215e0, L_000001f1ebe95f10, C4<0>, C4<0>;
v000001f1ebe4fe00_0 .net "Debe", 0 0, L_000001f1ebf21340;  1 drivers
v000001f1ebe50b20_0 .net "Din", 0 0, L_000001f1ebe95f10;  1 drivers
v000001f1ebe50940_0 .net "Dout", 0 0, L_000001f1ebf21420;  1 drivers
v000001f1ebe50f80_0 .net "Ri", 0 0, L_000001f1ebe96550;  1 drivers
v000001f1ebe4f4a0_0 .net "Si", 0 0, L_000001f1ebe95470;  1 drivers
v000001f1ebe4ff40_0 .net *"_ivl_0", 0 0, L_000001f1ebf208c0;  1 drivers
v000001f1ebe50300_0 .net *"_ivl_10", 0 0, L_000001f1ebf215e0;  1 drivers
v000001f1ebe51160_0 .net *"_ivl_2", 0 0, L_000001f1ebf20930;  1 drivers
v000001f1ebe4fa40_0 .net *"_ivl_4", 0 0, L_000001f1ebf20690;  1 drivers
v000001f1ebe509e0_0 .net *"_ivl_6", 0 0, L_000001f1ebf20a80;  1 drivers
S_000001f1ebe61890 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001f1ebe57d20;
 .timescale -9 -12;
P_000001f1ebda05e0 .param/l "i" 0 5 102, +C4<01011>;
S_000001f1ebe61a20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe61890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf21110 .functor AND 1, L_000001f1ebe95a10, L_000001f1ebe95b50, C4<1>, C4<1>;
L_000001f1ebf20700 .functor AND 1, L_000001f1ebe95b50, L_000001f1ebe94f70, C4<1>, C4<1>;
L_000001f1ebf207e0 .functor OR 1, L_000001f1ebf21110, L_000001f1ebf20700, C4<0>, C4<0>;
L_000001f1ebf211f0 .functor AND 1, L_000001f1ebe95a10, L_000001f1ebe94f70, C4<1>, C4<1>;
L_000001f1ebf216c0 .functor OR 1, L_000001f1ebf207e0, L_000001f1ebf211f0, C4<0>, C4<0>;
L_000001f1ebf21730 .functor XOR 1, L_000001f1ebe95a10, L_000001f1ebe95b50, C4<0>, C4<0>;
L_000001f1ebf20b60 .functor XOR 1, L_000001f1ebf21730, L_000001f1ebe94f70, C4<0>, C4<0>;
v000001f1ebe4f900_0 .net "Debe", 0 0, L_000001f1ebf216c0;  1 drivers
v000001f1ebe503a0_0 .net "Din", 0 0, L_000001f1ebe94f70;  1 drivers
v000001f1ebe4ffe0_0 .net "Dout", 0 0, L_000001f1ebf20b60;  1 drivers
v000001f1ebe4f220_0 .net "Ri", 0 0, L_000001f1ebe95b50;  1 drivers
v000001f1ebe51200_0 .net "Si", 0 0, L_000001f1ebe95a10;  1 drivers
v000001f1ebe50440_0 .net *"_ivl_0", 0 0, L_000001f1ebf21110;  1 drivers
v000001f1ebe50a80_0 .net *"_ivl_10", 0 0, L_000001f1ebf21730;  1 drivers
v000001f1ebe50580_0 .net *"_ivl_2", 0 0, L_000001f1ebf20700;  1 drivers
v000001f1ebe50bc0_0 .net *"_ivl_4", 0 0, L_000001f1ebf207e0;  1 drivers
v000001f1ebe506c0_0 .net *"_ivl_6", 0 0, L_000001f1ebf211f0;  1 drivers
S_000001f1ebe61bb0 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001f1ebe57d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f1eba48c00 .param/l "BS" 0 6 22, +C4<000000000000000000000000000001111>;
P_000001f1eba48c38 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f1eba48c70 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001f1eba48ca8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f1ebf20230 .functor NOT 1, L_000001f1ebe949d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf201c0 .functor OR 1, L_000001f1ebe95790, L_000001f1ebe96190, C4<0>, C4<0>;
L_000001f1ebf20c40 .functor AND 1, L_000001f1ebe956f0, L_000001f1ebf201c0, C4<1>, C4<1>;
v000001f1ebe50c60_0 .net *"_ivl_11", 9 0, L_000001f1ebe95dd0;  1 drivers
v000001f1ebe50760_0 .net *"_ivl_12", 10 0, L_000001f1ebe960f0;  1 drivers
L_000001f1ebebb300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe50e40_0 .net *"_ivl_15", 0 0, L_000001f1ebebb300;  1 drivers
v000001f1ebe512a0_0 .net *"_ivl_17", 0 0, L_000001f1ebe96190;  1 drivers
v000001f1ebe513e0_0 .net *"_ivl_19", 0 0, L_000001f1ebf201c0;  1 drivers
v000001f1ebe50800_0 .net *"_ivl_21", 0 0, L_000001f1ebf20c40;  1 drivers
L_000001f1ebebb348 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe515c0_0 .net/2u *"_ivl_22", 10 0, L_000001f1ebebb348;  1 drivers
L_000001f1ebebb390 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe4efa0_0 .net/2u *"_ivl_24", 10 0, L_000001f1ebebb390;  1 drivers
v000001f1ebe4f040_0 .net *"_ivl_26", 10 0, L_000001f1ebe94c50;  1 drivers
v000001f1ebe4f540_0 .net *"_ivl_3", 3 0, L_000001f1ebe96e10;  1 drivers
v000001f1ebe4f0e0_0 .net *"_ivl_33", 0 0, L_000001f1ebe958d0;  1 drivers
v000001f1ebe4f180_0 .net *"_ivl_34", 4 0, L_000001f1ebe95010;  1 drivers
L_000001f1ebebb3d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe4f360_0 .net *"_ivl_37", 3 0, L_000001f1ebebb3d8;  1 drivers
v000001f1ebe4f5e0_0 .net *"_ivl_7", 0 0, L_000001f1ebe949d0;  1 drivers
v000001f1ebe4f680_0 .net "boolean", 0 0, L_000001f1ebe95790;  1 drivers
v000001f1ebe4f720_0 .net "exp", 4 0, L_000001f1ebe95d30;  alias, 1 drivers
v000001f1ebe4f7c0_0 .net "exp_round", 4 0, L_000001f1ebe950b0;  alias, 1 drivers
v000001f1ebe4f9a0_0 .net "guard", 0 0, L_000001f1ebe956f0;  1 drivers
v000001f1ebe52a60_0 .net "is_even", 0 0, L_000001f1ebf20230;  1 drivers
v000001f1ebe53aa0_0 .net "ms", 14 0, L_000001f1ebe96730;  alias, 1 drivers
v000001f1ebe538c0_0 .net "ms_round", 9 0, L_000001f1ebe94ed0;  alias, 1 drivers
v000001f1ebe52ba0_0 .net "temp", 10 0, L_000001f1ebe94d90;  1 drivers
L_000001f1ebe956f0 .part L_000001f1ebe96730, 4, 1;
L_000001f1ebe96e10 .part L_000001f1ebe96730, 0, 4;
L_000001f1ebe95790 .reduce/or L_000001f1ebe96e10;
L_000001f1ebe949d0 .part L_000001f1ebe96730, 5, 1;
L_000001f1ebe95dd0 .part L_000001f1ebe96730, 5, 10;
L_000001f1ebe960f0 .concat [ 10 1 0 0], L_000001f1ebe95dd0, L_000001f1ebebb300;
L_000001f1ebe96190 .reduce/nor L_000001f1ebf20230;
L_000001f1ebe94c50 .functor MUXZ 11, L_000001f1ebebb390, L_000001f1ebebb348, L_000001f1ebf20c40, C4<>;
L_000001f1ebe94d90 .arith/sum 11, L_000001f1ebe960f0, L_000001f1ebe94c50;
L_000001f1ebe94ed0 .part L_000001f1ebe94d90, 0, 10;
L_000001f1ebe958d0 .part L_000001f1ebe94d90, 10, 1;
L_000001f1ebe95010 .concat [ 1 4 0 0], L_000001f1ebe958d0, L_000001f1ebebb3d8;
L_000001f1ebe950b0 .arith/sum 5, L_000001f1ebe95d30, L_000001f1ebe95010;
S_000001f1ebe626a0 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000001f1ebddba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f1ebdf5ae0 .param/l "BS" 0 5 19, +C4<000000000000000000000000000001111>;
P_000001f1ebdf5b18 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f1ebdf5b50 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f1ebe54720_0 .net "Debe", 5 0, L_000001f1ebeb2430;  1 drivers
v000001f1ebe53fa0_0 .net "F", 4 0, L_000001f1ebeb22f0;  alias, 1 drivers
v000001f1ebe55d00_0 .net "R", 4 0, L_000001f1ebeb0950;  alias, 1 drivers
v000001f1ebe56160_0 .net "S", 4 0, L_000001f1ebeafff0;  alias, 1 drivers
L_000001f1ebebaf10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe55e40_0 .net/2u *"_ivl_39", 0 0, L_000001f1ebebaf10;  1 drivers
L_000001f1ebeb1f30 .part L_000001f1ebeafff0, 0, 1;
L_000001f1ebeb0310 .part L_000001f1ebeb0950, 0, 1;
L_000001f1ebeb1fd0 .part L_000001f1ebeb2430, 0, 1;
L_000001f1ebeb17b0 .part L_000001f1ebeafff0, 1, 1;
L_000001f1ebeb0770 .part L_000001f1ebeb0950, 1, 1;
L_000001f1ebeb1530 .part L_000001f1ebeb2430, 1, 1;
L_000001f1ebeb0090 .part L_000001f1ebeafff0, 2, 1;
L_000001f1ebeb2390 .part L_000001f1ebeb0950, 2, 1;
L_000001f1ebeb15d0 .part L_000001f1ebeb2430, 2, 1;
L_000001f1ebeb1850 .part L_000001f1ebeafff0, 3, 1;
L_000001f1ebeb21b0 .part L_000001f1ebeb0950, 3, 1;
L_000001f1ebeb24d0 .part L_000001f1ebeb2430, 3, 1;
L_000001f1ebeb2250 .part L_000001f1ebeafff0, 4, 1;
L_000001f1ebeb18f0 .part L_000001f1ebeb0950, 4, 1;
L_000001f1ebeb1990 .part L_000001f1ebeb2430, 4, 1;
LS_000001f1ebeb22f0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebdb3040, L_000001f1ebdb3350, L_000001f1ebdb28d0, L_000001f1ebdb27f0;
LS_000001f1ebeb22f0_0_4 .concat8 [ 1 0 0 0], L_000001f1ebdb3120;
L_000001f1ebeb22f0 .concat8 [ 4 1 0 0], LS_000001f1ebeb22f0_0_0, LS_000001f1ebeb22f0_0_4;
LS_000001f1ebeb2430_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebaf10, L_000001f1ebdb1130, L_000001f1ebdb3740, L_000001f1ebdb2390;
LS_000001f1ebeb2430_0_4 .concat8 [ 1 1 0 0], L_000001f1ebdb1f30, L_000001f1ebdb2630;
L_000001f1ebeb2430 .concat8 [ 4 2 0 0], LS_000001f1ebeb2430_0_0, LS_000001f1ebeb2430_0_4;
S_000001f1ebe61d40 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f1ebe626a0;
 .timescale -9 -12;
P_000001f1ebda0d60 .param/l "i" 0 5 28, +C4<00>;
S_000001f1ebe61ed0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe61d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb0d40 .functor NOT 1, L_000001f1ebeb1f30, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb0fe0 .functor AND 1, L_000001f1ebdb0d40, L_000001f1ebeb0310, C4<1>, C4<1>;
L_000001f1ebdb01e0 .functor NOT 1, L_000001f1ebeb1f30, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb1050 .functor AND 1, L_000001f1ebdb01e0, L_000001f1ebeb1fd0, C4<1>, C4<1>;
L_000001f1ebdb0db0 .functor OR 1, L_000001f1ebdb0fe0, L_000001f1ebdb1050, C4<0>, C4<0>;
L_000001f1ebdb0e20 .functor AND 1, L_000001f1ebeb0310, L_000001f1ebeb1fd0, C4<1>, C4<1>;
L_000001f1ebdb1130 .functor OR 1, L_000001f1ebdb0db0, L_000001f1ebdb0e20, C4<0>, C4<0>;
L_000001f1ebdb11a0 .functor XOR 1, L_000001f1ebeb1f30, L_000001f1ebeb0310, C4<0>, C4<0>;
L_000001f1ebdb3040 .functor XOR 1, L_000001f1ebdb11a0, L_000001f1ebeb1fd0, C4<0>, C4<0>;
v000001f1ebe51700_0 .net "Debe", 0 0, L_000001f1ebdb1130;  1 drivers
v000001f1ebe53b40_0 .net "Din", 0 0, L_000001f1ebeb1fd0;  1 drivers
v000001f1ebe529c0_0 .net "Dout", 0 0, L_000001f1ebdb3040;  1 drivers
v000001f1ebe53be0_0 .net "Ri", 0 0, L_000001f1ebeb0310;  1 drivers
v000001f1ebe52f60_0 .net "Si", 0 0, L_000001f1ebeb1f30;  1 drivers
v000001f1ebe51f20_0 .net *"_ivl_0", 0 0, L_000001f1ebdb0d40;  1 drivers
v000001f1ebe53280_0 .net *"_ivl_10", 0 0, L_000001f1ebdb0e20;  1 drivers
v000001f1ebe51fc0_0 .net *"_ivl_14", 0 0, L_000001f1ebdb11a0;  1 drivers
v000001f1ebe533c0_0 .net *"_ivl_2", 0 0, L_000001f1ebdb0fe0;  1 drivers
v000001f1ebe536e0_0 .net *"_ivl_4", 0 0, L_000001f1ebdb01e0;  1 drivers
v000001f1ebe52600_0 .net *"_ivl_6", 0 0, L_000001f1ebdb1050;  1 drivers
v000001f1ebe526a0_0 .net *"_ivl_8", 0 0, L_000001f1ebdb0db0;  1 drivers
S_000001f1ebe62510 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f1ebe626a0;
 .timescale -9 -12;
P_000001f1ebda1520 .param/l "i" 0 5 28, +C4<01>;
S_000001f1ebe621f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe62510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb2fd0 .functor NOT 1, L_000001f1ebeb17b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb34a0 .functor AND 1, L_000001f1ebdb2fd0, L_000001f1ebeb0770, C4<1>, C4<1>;
L_000001f1ebdb30b0 .functor NOT 1, L_000001f1ebeb17b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb2240 .functor AND 1, L_000001f1ebdb30b0, L_000001f1ebeb1530, C4<1>, C4<1>;
L_000001f1ebdb3510 .functor OR 1, L_000001f1ebdb34a0, L_000001f1ebdb2240, C4<0>, C4<0>;
L_000001f1ebdb2400 .functor AND 1, L_000001f1ebeb0770, L_000001f1ebeb1530, C4<1>, C4<1>;
L_000001f1ebdb3740 .functor OR 1, L_000001f1ebdb3510, L_000001f1ebdb2400, C4<0>, C4<0>;
L_000001f1ebdb3820 .functor XOR 1, L_000001f1ebeb17b0, L_000001f1ebeb0770, C4<0>, C4<0>;
L_000001f1ebdb3350 .functor XOR 1, L_000001f1ebdb3820, L_000001f1ebeb1530, C4<0>, C4<0>;
v000001f1ebe52100_0 .net "Debe", 0 0, L_000001f1ebdb3740;  1 drivers
v000001f1ebe52e20_0 .net "Din", 0 0, L_000001f1ebeb1530;  1 drivers
v000001f1ebe53820_0 .net "Dout", 0 0, L_000001f1ebdb3350;  1 drivers
v000001f1ebe53c80_0 .net "Ri", 0 0, L_000001f1ebeb0770;  1 drivers
v000001f1ebe522e0_0 .net "Si", 0 0, L_000001f1ebeb17b0;  1 drivers
v000001f1ebe53000_0 .net *"_ivl_0", 0 0, L_000001f1ebdb2fd0;  1 drivers
v000001f1ebe535a0_0 .net *"_ivl_10", 0 0, L_000001f1ebdb2400;  1 drivers
v000001f1ebe51b60_0 .net *"_ivl_14", 0 0, L_000001f1ebdb3820;  1 drivers
v000001f1ebe521a0_0 .net *"_ivl_2", 0 0, L_000001f1ebdb34a0;  1 drivers
v000001f1ebe52b00_0 .net *"_ivl_4", 0 0, L_000001f1ebdb30b0;  1 drivers
v000001f1ebe530a0_0 .net *"_ivl_6", 0 0, L_000001f1ebdb2240;  1 drivers
v000001f1ebe52380_0 .net *"_ivl_8", 0 0, L_000001f1ebdb3510;  1 drivers
S_000001f1ebe62830 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f1ebe626a0;
 .timescale -9 -12;
P_000001f1ebda1ee0 .param/l "i" 0 5 28, +C4<010>;
S_000001f1ebe629c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe62830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb2860 .functor NOT 1, L_000001f1ebeb0090, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb2b00 .functor AND 1, L_000001f1ebdb2860, L_000001f1ebeb2390, C4<1>, C4<1>;
L_000001f1ebdb33c0 .functor NOT 1, L_000001f1ebeb0090, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb25c0 .functor AND 1, L_000001f1ebdb33c0, L_000001f1ebeb15d0, C4<1>, C4<1>;
L_000001f1ebdb2550 .functor OR 1, L_000001f1ebdb2b00, L_000001f1ebdb25c0, C4<0>, C4<0>;
L_000001f1ebdb1d00 .functor AND 1, L_000001f1ebeb2390, L_000001f1ebeb15d0, C4<1>, C4<1>;
L_000001f1ebdb2390 .functor OR 1, L_000001f1ebdb2550, L_000001f1ebdb1d00, C4<0>, C4<0>;
L_000001f1ebdb21d0 .functor XOR 1, L_000001f1ebeb0090, L_000001f1ebeb2390, C4<0>, C4<0>;
L_000001f1ebdb28d0 .functor XOR 1, L_000001f1ebdb21d0, L_000001f1ebeb15d0, C4<0>, C4<0>;
v000001f1ebe53d20_0 .net "Debe", 0 0, L_000001f1ebdb2390;  1 drivers
v000001f1ebe53dc0_0 .net "Din", 0 0, L_000001f1ebeb15d0;  1 drivers
v000001f1ebe52420_0 .net "Dout", 0 0, L_000001f1ebdb28d0;  1 drivers
v000001f1ebe53e60_0 .net "Ri", 0 0, L_000001f1ebeb2390;  1 drivers
v000001f1ebe53960_0 .net "Si", 0 0, L_000001f1ebeb0090;  1 drivers
v000001f1ebe524c0_0 .net *"_ivl_0", 0 0, L_000001f1ebdb2860;  1 drivers
v000001f1ebe52740_0 .net *"_ivl_10", 0 0, L_000001f1ebdb1d00;  1 drivers
v000001f1ebe55f80_0 .net *"_ivl_14", 0 0, L_000001f1ebdb21d0;  1 drivers
v000001f1ebe54ae0_0 .net *"_ivl_2", 0 0, L_000001f1ebdb2b00;  1 drivers
v000001f1ebe54680_0 .net *"_ivl_4", 0 0, L_000001f1ebdb33c0;  1 drivers
v000001f1ebe559e0_0 .net *"_ivl_6", 0 0, L_000001f1ebdb25c0;  1 drivers
v000001f1ebe55940_0 .net *"_ivl_8", 0 0, L_000001f1ebdb2550;  1 drivers
S_000001f1ebe649d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f1ebe626a0;
 .timescale -9 -12;
P_000001f1ebda12e0 .param/l "i" 0 5 28, +C4<011>;
S_000001f1ebe63a30 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe649d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb3580 .functor NOT 1, L_000001f1ebeb1850, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb2780 .functor AND 1, L_000001f1ebdb3580, L_000001f1ebeb21b0, C4<1>, C4<1>;
L_000001f1ebdb22b0 .functor NOT 1, L_000001f1ebeb1850, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb35f0 .functor AND 1, L_000001f1ebdb22b0, L_000001f1ebeb24d0, C4<1>, C4<1>;
L_000001f1ebdb3430 .functor OR 1, L_000001f1ebdb2780, L_000001f1ebdb35f0, C4<0>, C4<0>;
L_000001f1ebdb2940 .functor AND 1, L_000001f1ebeb21b0, L_000001f1ebeb24d0, C4<1>, C4<1>;
L_000001f1ebdb1f30 .functor OR 1, L_000001f1ebdb3430, L_000001f1ebdb2940, C4<0>, C4<0>;
L_000001f1ebdb36d0 .functor XOR 1, L_000001f1ebeb1850, L_000001f1ebeb21b0, C4<0>, C4<0>;
L_000001f1ebdb27f0 .functor XOR 1, L_000001f1ebdb36d0, L_000001f1ebeb24d0, C4<0>, C4<0>;
v000001f1ebe540e0_0 .net "Debe", 0 0, L_000001f1ebdb1f30;  1 drivers
v000001f1ebe55300_0 .net "Din", 0 0, L_000001f1ebeb24d0;  1 drivers
v000001f1ebe560c0_0 .net "Dout", 0 0, L_000001f1ebdb27f0;  1 drivers
v000001f1ebe54400_0 .net "Ri", 0 0, L_000001f1ebeb21b0;  1 drivers
v000001f1ebe54540_0 .net "Si", 0 0, L_000001f1ebeb1850;  1 drivers
v000001f1ebe55a80_0 .net *"_ivl_0", 0 0, L_000001f1ebdb3580;  1 drivers
v000001f1ebe55800_0 .net *"_ivl_10", 0 0, L_000001f1ebdb2940;  1 drivers
v000001f1ebe56200_0 .net *"_ivl_14", 0 0, L_000001f1ebdb36d0;  1 drivers
v000001f1ebe563e0_0 .net *"_ivl_2", 0 0, L_000001f1ebdb2780;  1 drivers
v000001f1ebe55080_0 .net *"_ivl_4", 0 0, L_000001f1ebdb22b0;  1 drivers
v000001f1ebe55ee0_0 .net *"_ivl_6", 0 0, L_000001f1ebdb35f0;  1 drivers
v000001f1ebe56020_0 .net *"_ivl_8", 0 0, L_000001f1ebdb3430;  1 drivers
S_000001f1ebe64200 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f1ebe626a0;
 .timescale -9 -12;
P_000001f1ebda15a0 .param/l "i" 0 5 28, +C4<0100>;
S_000001f1ebe63bc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe64200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb32e0 .functor NOT 1, L_000001f1ebeb2250, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb2470 .functor AND 1, L_000001f1ebdb32e0, L_000001f1ebeb18f0, C4<1>, C4<1>;
L_000001f1ebdb3660 .functor NOT 1, L_000001f1ebeb2250, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb29b0 .functor AND 1, L_000001f1ebdb3660, L_000001f1ebeb1990, C4<1>, C4<1>;
L_000001f1ebdb37b0 .functor OR 1, L_000001f1ebdb2470, L_000001f1ebdb29b0, C4<0>, C4<0>;
L_000001f1ebdb24e0 .functor AND 1, L_000001f1ebeb18f0, L_000001f1ebeb1990, C4<1>, C4<1>;
L_000001f1ebdb2630 .functor OR 1, L_000001f1ebdb37b0, L_000001f1ebdb24e0, C4<0>, C4<0>;
L_000001f1ebdb26a0 .functor XOR 1, L_000001f1ebeb2250, L_000001f1ebeb18f0, C4<0>, C4<0>;
L_000001f1ebdb3120 .functor XOR 1, L_000001f1ebdb26a0, L_000001f1ebeb1990, C4<0>, C4<0>;
v000001f1ebe54220_0 .net "Debe", 0 0, L_000001f1ebdb2630;  1 drivers
v000001f1ebe54900_0 .net "Din", 0 0, L_000001f1ebeb1990;  1 drivers
v000001f1ebe55da0_0 .net "Dout", 0 0, L_000001f1ebdb3120;  1 drivers
v000001f1ebe545e0_0 .net "Ri", 0 0, L_000001f1ebeb18f0;  1 drivers
v000001f1ebe55120_0 .net "Si", 0 0, L_000001f1ebeb2250;  1 drivers
v000001f1ebe55bc0_0 .net *"_ivl_0", 0 0, L_000001f1ebdb32e0;  1 drivers
v000001f1ebe55c60_0 .net *"_ivl_10", 0 0, L_000001f1ebdb24e0;  1 drivers
v000001f1ebe54e00_0 .net *"_ivl_14", 0 0, L_000001f1ebdb26a0;  1 drivers
v000001f1ebe553a0_0 .net *"_ivl_2", 0 0, L_000001f1ebdb2470;  1 drivers
v000001f1ebe55b20_0 .net *"_ivl_4", 0 0, L_000001f1ebdb3660;  1 drivers
v000001f1ebe562a0_0 .net *"_ivl_6", 0 0, L_000001f1ebdb29b0;  1 drivers
v000001f1ebe56340_0 .net *"_ivl_8", 0 0, L_000001f1ebdb37b0;  1 drivers
S_000001f1ebe63ee0 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000001f1ebddba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f1ebdf5b90 .param/l "BS" 0 5 19, +C4<000000000000000000000000000001111>;
P_000001f1ebdf5bc8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f1ebdf5c00 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f1ebe6e030_0 .net "Debe", 5 0, L_000001f1ebeb3dd0;  1 drivers
v000001f1ebe6de50_0 .net "F", 4 0, L_000001f1ebeb3330;  alias, 1 drivers
v000001f1ebe6cff0_0 .net "R", 4 0, L_000001f1ebeafff0;  alias, 1 drivers
v000001f1ebe6ee90_0 .net "S", 4 0, L_000001f1ebeb0950;  alias, 1 drivers
L_000001f1ebebaf58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6f070_0 .net/2u *"_ivl_39", 0 0, L_000001f1ebebaf58;  1 drivers
L_000001f1ebeb08b0 .part L_000001f1ebeb0950, 0, 1;
L_000001f1ebeb2610 .part L_000001f1ebeafff0, 0, 1;
L_000001f1ebeb0810 .part L_000001f1ebeb3dd0, 0, 1;
L_000001f1ebeb26b0 .part L_000001f1ebeb0950, 1, 1;
L_000001f1ebeb0130 .part L_000001f1ebeafff0, 1, 1;
L_000001f1ebeb01d0 .part L_000001f1ebeb3dd0, 1, 1;
L_000001f1ebeb0270 .part L_000001f1ebeb0950, 2, 1;
L_000001f1ebeb03b0 .part L_000001f1ebeafff0, 2, 1;
L_000001f1ebeb0590 .part L_000001f1ebeb3dd0, 2, 1;
L_000001f1ebeb0630 .part L_000001f1ebeb0950, 3, 1;
L_000001f1ebeb09f0 .part L_000001f1ebeafff0, 3, 1;
L_000001f1ebeb0a90 .part L_000001f1ebeb3dd0, 3, 1;
L_000001f1ebeb3830 .part L_000001f1ebeb0950, 4, 1;
L_000001f1ebeb3f10 .part L_000001f1ebeafff0, 4, 1;
L_000001f1ebeb44b0 .part L_000001f1ebeb3dd0, 4, 1;
LS_000001f1ebeb3330_0_0 .concat8 [ 1 1 1 1], L_000001f1ebdb2a90, L_000001f1ebdb1fa0, L_000001f1ebdb2f60, L_000001f1ebdb3900;
LS_000001f1ebeb3330_0_4 .concat8 [ 1 0 0 0], L_000001f1ebf1e940;
L_000001f1ebeb3330 .concat8 [ 4 1 0 0], LS_000001f1ebeb3330_0_0, LS_000001f1ebeb3330_0_4;
LS_000001f1ebeb3dd0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebaf58, L_000001f1ebdb2710, L_000001f1ebdb1de0, L_000001f1ebdb2320;
LS_000001f1ebeb3dd0_0_4 .concat8 [ 1 1 0 0], L_000001f1ebdb3f90, L_000001f1ebdb3e40;
L_000001f1ebeb3dd0 .concat8 [ 4 2 0 0], LS_000001f1ebeb3dd0_0_0, LS_000001f1ebeb3dd0_0_4;
S_000001f1ebe64b60 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f1ebe63ee0;
 .timescale -9 -12;
P_000001f1ebda1fe0 .param/l "i" 0 5 28, +C4<00>;
S_000001f1ebe64070 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe64b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb2c50 .functor NOT 1, L_000001f1ebeb08b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb2ef0 .functor AND 1, L_000001f1ebdb2c50, L_000001f1ebeb2610, C4<1>, C4<1>;
L_000001f1ebdb3190 .functor NOT 1, L_000001f1ebeb08b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb1c90 .functor AND 1, L_000001f1ebdb3190, L_000001f1ebeb0810, C4<1>, C4<1>;
L_000001f1ebdb2a20 .functor OR 1, L_000001f1ebdb2ef0, L_000001f1ebdb1c90, C4<0>, C4<0>;
L_000001f1ebdb3200 .functor AND 1, L_000001f1ebeb2610, L_000001f1ebeb0810, C4<1>, C4<1>;
L_000001f1ebdb2710 .functor OR 1, L_000001f1ebdb2a20, L_000001f1ebdb3200, C4<0>, C4<0>;
L_000001f1ebdb2da0 .functor XOR 1, L_000001f1ebeb08b0, L_000001f1ebeb2610, C4<0>, C4<0>;
L_000001f1ebdb2a90 .functor XOR 1, L_000001f1ebdb2da0, L_000001f1ebeb0810, C4<0>, C4<0>;
v000001f1ebe55260_0 .net "Debe", 0 0, L_000001f1ebdb2710;  1 drivers
v000001f1ebe56480_0 .net "Din", 0 0, L_000001f1ebeb0810;  1 drivers
v000001f1ebe54d60_0 .net "Dout", 0 0, L_000001f1ebdb2a90;  1 drivers
v000001f1ebe54ea0_0 .net "Ri", 0 0, L_000001f1ebeb2610;  1 drivers
v000001f1ebe542c0_0 .net "Si", 0 0, L_000001f1ebeb08b0;  1 drivers
v000001f1ebe54b80_0 .net *"_ivl_0", 0 0, L_000001f1ebdb2c50;  1 drivers
v000001f1ebe56520_0 .net *"_ivl_10", 0 0, L_000001f1ebdb3200;  1 drivers
v000001f1ebe565c0_0 .net *"_ivl_14", 0 0, L_000001f1ebdb2da0;  1 drivers
v000001f1ebe56660_0 .net *"_ivl_2", 0 0, L_000001f1ebdb2ef0;  1 drivers
v000001f1ebe53f00_0 .net *"_ivl_4", 0 0, L_000001f1ebdb3190;  1 drivers
v000001f1ebe54c20_0 .net *"_ivl_6", 0 0, L_000001f1ebdb1c90;  1 drivers
v000001f1ebe54040_0 .net *"_ivl_8", 0 0, L_000001f1ebdb2a20;  1 drivers
S_000001f1ebe64390 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f1ebe63ee0;
 .timescale -9 -12;
P_000001f1ebda17e0 .param/l "i" 0 5 28, +C4<01>;
S_000001f1ebe64520 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe64390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb2b70 .functor NOT 1, L_000001f1ebeb26b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb1ec0 .functor AND 1, L_000001f1ebdb2b70, L_000001f1ebeb0130, C4<1>, C4<1>;
L_000001f1ebdb1d70 .functor NOT 1, L_000001f1ebeb26b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb2be0 .functor AND 1, L_000001f1ebdb1d70, L_000001f1ebeb01d0, C4<1>, C4<1>;
L_000001f1ebdb2cc0 .functor OR 1, L_000001f1ebdb1ec0, L_000001f1ebdb2be0, C4<0>, C4<0>;
L_000001f1ebdb2d30 .functor AND 1, L_000001f1ebeb0130, L_000001f1ebeb01d0, C4<1>, C4<1>;
L_000001f1ebdb1de0 .functor OR 1, L_000001f1ebdb2cc0, L_000001f1ebdb2d30, C4<0>, C4<0>;
L_000001f1ebdb1e50 .functor XOR 1, L_000001f1ebeb26b0, L_000001f1ebeb0130, C4<0>, C4<0>;
L_000001f1ebdb1fa0 .functor XOR 1, L_000001f1ebdb1e50, L_000001f1ebeb01d0, C4<0>, C4<0>;
v000001f1ebe54cc0_0 .net "Debe", 0 0, L_000001f1ebdb1de0;  1 drivers
v000001f1ebe54180_0 .net "Din", 0 0, L_000001f1ebeb01d0;  1 drivers
v000001f1ebe54360_0 .net "Dout", 0 0, L_000001f1ebdb1fa0;  1 drivers
v000001f1ebe544a0_0 .net "Ri", 0 0, L_000001f1ebeb0130;  1 drivers
v000001f1ebe547c0_0 .net "Si", 0 0, L_000001f1ebeb26b0;  1 drivers
v000001f1ebe556c0_0 .net *"_ivl_0", 0 0, L_000001f1ebdb2b70;  1 drivers
v000001f1ebe54860_0 .net *"_ivl_10", 0 0, L_000001f1ebdb2d30;  1 drivers
v000001f1ebe549a0_0 .net *"_ivl_14", 0 0, L_000001f1ebdb1e50;  1 drivers
v000001f1ebe54a40_0 .net *"_ivl_2", 0 0, L_000001f1ebdb1ec0;  1 drivers
v000001f1ebe54f40_0 .net *"_ivl_4", 0 0, L_000001f1ebdb1d70;  1 drivers
v000001f1ebe55580_0 .net *"_ivl_6", 0 0, L_000001f1ebdb2be0;  1 drivers
v000001f1ebe54fe0_0 .net *"_ivl_8", 0 0, L_000001f1ebdb2cc0;  1 drivers
S_000001f1ebe63710 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f1ebe63ee0;
 .timescale -9 -12;
P_000001f1ebda20a0 .param/l "i" 0 5 28, +C4<010>;
S_000001f1ebe63d50 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe63710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb2010 .functor NOT 1, L_000001f1ebeb0270, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb3270 .functor AND 1, L_000001f1ebdb2010, L_000001f1ebeb03b0, C4<1>, C4<1>;
L_000001f1ebdb2e10 .functor NOT 1, L_000001f1ebeb0270, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb2e80 .functor AND 1, L_000001f1ebdb2e10, L_000001f1ebeb0590, C4<1>, C4<1>;
L_000001f1ebdb2080 .functor OR 1, L_000001f1ebdb3270, L_000001f1ebdb2e80, C4<0>, C4<0>;
L_000001f1ebdb20f0 .functor AND 1, L_000001f1ebeb03b0, L_000001f1ebeb0590, C4<1>, C4<1>;
L_000001f1ebdb2320 .functor OR 1, L_000001f1ebdb2080, L_000001f1ebdb20f0, C4<0>, C4<0>;
L_000001f1ebdb2160 .functor XOR 1, L_000001f1ebeb0270, L_000001f1ebeb03b0, C4<0>, C4<0>;
L_000001f1ebdb2f60 .functor XOR 1, L_000001f1ebdb2160, L_000001f1ebeb0590, C4<0>, C4<0>;
v000001f1ebe551c0_0 .net "Debe", 0 0, L_000001f1ebdb2320;  1 drivers
v000001f1ebe55440_0 .net "Din", 0 0, L_000001f1ebeb0590;  1 drivers
v000001f1ebe554e0_0 .net "Dout", 0 0, L_000001f1ebdb2f60;  1 drivers
v000001f1ebe55620_0 .net "Ri", 0 0, L_000001f1ebeb03b0;  1 drivers
v000001f1ebe55760_0 .net "Si", 0 0, L_000001f1ebeb0270;  1 drivers
v000001f1ebe558a0_0 .net *"_ivl_0", 0 0, L_000001f1ebdb2010;  1 drivers
v000001f1ebe57420_0 .net *"_ivl_10", 0 0, L_000001f1ebdb20f0;  1 drivers
v000001f1ebe56ca0_0 .net *"_ivl_14", 0 0, L_000001f1ebdb2160;  1 drivers
v000001f1ebe57560_0 .net *"_ivl_2", 0 0, L_000001f1ebdb3270;  1 drivers
v000001f1ebe57380_0 .net *"_ivl_4", 0 0, L_000001f1ebdb2e10;  1 drivers
v000001f1ebe56de0_0 .net *"_ivl_6", 0 0, L_000001f1ebdb2e80;  1 drivers
v000001f1ebe56c00_0 .net *"_ivl_8", 0 0, L_000001f1ebdb2080;  1 drivers
S_000001f1ebe646b0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f1ebe63ee0;
 .timescale -9 -12;
P_000001f1ebda1b60 .param/l "i" 0 5 28, +C4<011>;
S_000001f1ebe64840 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe646b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb3d60 .functor NOT 1, L_000001f1ebeb0630, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb3eb0 .functor AND 1, L_000001f1ebdb3d60, L_000001f1ebeb09f0, C4<1>, C4<1>;
L_000001f1ebdb3dd0 .functor NOT 1, L_000001f1ebeb0630, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb39e0 .functor AND 1, L_000001f1ebdb3dd0, L_000001f1ebeb0a90, C4<1>, C4<1>;
L_000001f1ebdb3f20 .functor OR 1, L_000001f1ebdb3eb0, L_000001f1ebdb39e0, C4<0>, C4<0>;
L_000001f1ebdb3a50 .functor AND 1, L_000001f1ebeb09f0, L_000001f1ebeb0a90, C4<1>, C4<1>;
L_000001f1ebdb3f90 .functor OR 1, L_000001f1ebdb3f20, L_000001f1ebdb3a50, C4<0>, C4<0>;
L_000001f1ebdb3890 .functor XOR 1, L_000001f1ebeb0630, L_000001f1ebeb09f0, C4<0>, C4<0>;
L_000001f1ebdb3900 .functor XOR 1, L_000001f1ebdb3890, L_000001f1ebeb0a90, C4<0>, C4<0>;
v000001f1ebe56fc0_0 .net "Debe", 0 0, L_000001f1ebdb3f90;  1 drivers
v000001f1ebe56980_0 .net "Din", 0 0, L_000001f1ebeb0a90;  1 drivers
v000001f1ebe56b60_0 .net "Dout", 0 0, L_000001f1ebdb3900;  1 drivers
v000001f1ebe56d40_0 .net "Ri", 0 0, L_000001f1ebeb09f0;  1 drivers
v000001f1ebe57060_0 .net "Si", 0 0, L_000001f1ebeb0630;  1 drivers
v000001f1ebe56ac0_0 .net *"_ivl_0", 0 0, L_000001f1ebdb3d60;  1 drivers
v000001f1ebe56e80_0 .net *"_ivl_10", 0 0, L_000001f1ebdb3a50;  1 drivers
v000001f1ebe572e0_0 .net *"_ivl_14", 0 0, L_000001f1ebdb3890;  1 drivers
v000001f1ebe571a0_0 .net *"_ivl_2", 0 0, L_000001f1ebdb3eb0;  1 drivers
v000001f1ebe567a0_0 .net *"_ivl_4", 0 0, L_000001f1ebdb3dd0;  1 drivers
v000001f1ebe56f20_0 .net *"_ivl_6", 0 0, L_000001f1ebdb39e0;  1 drivers
v000001f1ebe574c0_0 .net *"_ivl_8", 0 0, L_000001f1ebdb3f20;  1 drivers
S_000001f1ebe64cf0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f1ebe63ee0;
 .timescale -9 -12;
P_000001f1ebda1ae0 .param/l "i" 0 5 28, +C4<0100>;
S_000001f1ebe654c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe64cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebdb3b30 .functor NOT 1, L_000001f1ebeb3830, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb3970 .functor AND 1, L_000001f1ebdb3b30, L_000001f1ebeb3f10, C4<1>, C4<1>;
L_000001f1ebdb3ba0 .functor NOT 1, L_000001f1ebeb3830, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb3c10 .functor AND 1, L_000001f1ebdb3ba0, L_000001f1ebeb44b0, C4<1>, C4<1>;
L_000001f1ebdb3c80 .functor OR 1, L_000001f1ebdb3970, L_000001f1ebdb3c10, C4<0>, C4<0>;
L_000001f1ebdb3cf0 .functor AND 1, L_000001f1ebeb3f10, L_000001f1ebeb44b0, C4<1>, C4<1>;
L_000001f1ebdb3e40 .functor OR 1, L_000001f1ebdb3c80, L_000001f1ebdb3cf0, C4<0>, C4<0>;
L_000001f1ebd5b660 .functor XOR 1, L_000001f1ebeb3830, L_000001f1ebeb3f10, C4<0>, C4<0>;
L_000001f1ebf1e940 .functor XOR 1, L_000001f1ebd5b660, L_000001f1ebeb44b0, C4<0>, C4<0>;
v000001f1ebe56a20_0 .net "Debe", 0 0, L_000001f1ebdb3e40;  1 drivers
v000001f1ebe56700_0 .net "Din", 0 0, L_000001f1ebeb44b0;  1 drivers
v000001f1ebe56840_0 .net "Dout", 0 0, L_000001f1ebf1e940;  1 drivers
v000001f1ebe57100_0 .net "Ri", 0 0, L_000001f1ebeb3f10;  1 drivers
v000001f1ebe568e0_0 .net "Si", 0 0, L_000001f1ebeb3830;  1 drivers
v000001f1ebe57240_0 .net *"_ivl_0", 0 0, L_000001f1ebdb3b30;  1 drivers
v000001f1ebe6e2b0_0 .net *"_ivl_10", 0 0, L_000001f1ebdb3cf0;  1 drivers
v000001f1ebe6e5d0_0 .net *"_ivl_14", 0 0, L_000001f1ebd5b660;  1 drivers
v000001f1ebe6d590_0 .net *"_ivl_2", 0 0, L_000001f1ebdb3970;  1 drivers
v000001f1ebe6f610_0 .net *"_ivl_4", 0 0, L_000001f1ebdb3ba0;  1 drivers
v000001f1ebe6d1d0_0 .net *"_ivl_6", 0 0, L_000001f1ebdb3c10;  1 drivers
v000001f1ebe6e670_0 .net *"_ivl_8", 0 0, L_000001f1ebdb3c80;  1 drivers
S_000001f1ebe651a0 .scope module, "U_DIV" "DivHP" 4 89, 7 74 0, S_000001f1ebde1bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001f1eba8c970 .param/l "BS" 0 7 74, +C4<000000000000000000000000000001111>;
P_000001f1eba8c9a8 .param/l "EBS" 0 7 74, +C4<00000000000000000000000000000100>;
P_000001f1eba8c9e0 .param/l "MBS" 0 7 74, +C4<00000000000000000000000000001001>;
L_000001f1ebf66320 .functor XOR 1, L_000001f1ebf49b10, L_000001f1ebf4a1f0, C4<0>, C4<0>;
L_000001f1ebf659f0 .functor AND 1, L_000001f1ebf49390, L_000001f1ebf492f0, C4<1>, C4<1>;
L_000001f1ebf648e0 .functor AND 1, L_000001f1ebf4ac90, L_000001f1ebf4a5b0, C4<1>, C4<1>;
L_000001f1ebf65d70 .functor AND 1, L_000001f1ebf659f0, L_000001f1ebf4ce50, C4<1>, C4<1>;
L_000001f1ebf654b0 .functor AND 1, L_000001f1ebf659f0, L_000001f1ebf4be10, C4<1>, C4<1>;
L_000001f1ebf64c60 .functor AND 1, L_000001f1ebf659f0, L_000001f1ebf4d710, C4<1>, C4<1>;
L_000001f1ebf652f0 .functor AND 1, L_000001f1ebf659f0, L_000001f1ebf4de90, C4<1>, C4<1>;
L_000001f1ebf66240 .functor AND 1, L_000001f1ebf659f0, L_000001f1ebf4d3f0, C4<1>, C4<1>;
L_000001f1ebf64db0 .functor AND 1, L_000001f1ebf659f0, L_000001f1ebf4d530, C4<1>, C4<1>;
v000001f1ebe74b10_0 .net "F", 15 0, L_000001f1ebf4bff0;  alias, 1 drivers
v000001f1ebe75470_0 .net "R", 15 0, v000001f1ebeaf550_0;  alias, 1 drivers
v000001f1ebe74e30_0 .net "S", 15 0, v000001f1ebeaf190_0;  alias, 1 drivers
v000001f1ebe75330_0 .net *"_ivl_100", 0 0, L_000001f1ebf66240;  1 drivers
L_000001f1ebebd3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe74bb0_0 .net/2u *"_ivl_101", 0 0, L_000001f1ebebd3a0;  1 drivers
v000001f1ebe753d0_0 .net *"_ivl_106", 0 0, L_000001f1ebf4d530;  1 drivers
v000001f1ebe74750_0 .net *"_ivl_108", 0 0, L_000001f1ebf64db0;  1 drivers
L_000001f1ebebd3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe747f0_0 .net/2u *"_ivl_109", 0 0, L_000001f1ebebd3e8;  1 drivers
L_000001f1ebebcb30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe74ed0_0 .net/2u *"_ivl_14", 4 0, L_000001f1ebebcb30;  1 drivers
v000001f1ebe74890_0 .net *"_ivl_16", 0 0, L_000001f1ebf49390;  1 drivers
L_000001f1ebebcb78 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe75010_0 .net/2u *"_ivl_18", 9 0, L_000001f1ebebcb78;  1 drivers
v000001f1ebe74930_0 .net *"_ivl_20", 0 0, L_000001f1ebf492f0;  1 drivers
L_000001f1ebebcbc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe749d0_0 .net/2u *"_ivl_24", 4 0, L_000001f1ebebcbc0;  1 drivers
v000001f1ebe74a70_0 .net *"_ivl_26", 0 0, L_000001f1ebf4ac90;  1 drivers
L_000001f1ebebcc08 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe74c50_0 .net/2u *"_ivl_28", 9 0, L_000001f1ebebcc08;  1 drivers
v000001f1ebe74cf0_0 .net *"_ivl_30", 0 0, L_000001f1ebf4a5b0;  1 drivers
v000001f1ebe66ab0_0 .net *"_ivl_36", 7 0, L_000001f1ebf4ad30;  1 drivers
L_000001f1ebebcc98 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe65c50_0 .net *"_ivl_39", 2 0, L_000001f1ebebcc98;  1 drivers
v000001f1ebe66e70_0 .net *"_ivl_40", 7 0, L_000001f1ebf4add0;  1 drivers
L_000001f1ebebcce0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe67730_0 .net *"_ivl_43", 2 0, L_000001f1ebebcce0;  1 drivers
v000001f1ebe67c30_0 .net *"_ivl_44", 7 0, L_000001f1ebf4a290;  1 drivers
v000001f1ebe660b0_0 .net *"_ivl_46", 7 0, L_000001f1ebf4b5f0;  1 drivers
L_000001f1ebebcd28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebe67a50_0 .net/2u *"_ivl_50", 0 0, L_000001f1ebebcd28;  1 drivers
L_000001f1ebebcd70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebe66650_0 .net/2u *"_ivl_54", 0 0, L_000001f1ebebcd70;  1 drivers
v000001f1ebe67eb0_0 .net *"_ivl_61", 0 0, L_000001f1ebf4ce50;  1 drivers
v000001f1ebe66150_0 .net *"_ivl_63", 0 0, L_000001f1ebf65d70;  1 drivers
L_000001f1ebebd280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe679b0_0 .net/2u *"_ivl_64", 0 0, L_000001f1ebebd280;  1 drivers
v000001f1ebe66b50_0 .net *"_ivl_66", 0 0, L_000001f1ebf4d210;  1 drivers
v000001f1ebe66470_0 .net *"_ivl_71", 0 0, L_000001f1ebf4be10;  1 drivers
v000001f1ebe65750_0 .net *"_ivl_73", 0 0, L_000001f1ebf654b0;  1 drivers
L_000001f1ebebd2c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe67910_0 .net/2u *"_ivl_74", 4 0, L_000001f1ebebd2c8;  1 drivers
v000001f1ebe67550_0 .net *"_ivl_76", 4 0, L_000001f1ebf4c3b0;  1 drivers
v000001f1ebe670f0_0 .net *"_ivl_82", 0 0, L_000001f1ebf4d710;  1 drivers
v000001f1ebe67190_0 .net *"_ivl_84", 0 0, L_000001f1ebf64c60;  1 drivers
L_000001f1ebebd310 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe66c90_0 .net/2u *"_ivl_85", 9 0, L_000001f1ebebd310;  1 drivers
v000001f1ebe66fb0_0 .net *"_ivl_87", 9 0, L_000001f1ebf4beb0;  1 drivers
v000001f1ebe65ed0_0 .net *"_ivl_90", 0 0, L_000001f1ebf4de90;  1 drivers
v000001f1ebe661f0_0 .net *"_ivl_92", 0 0, L_000001f1ebf652f0;  1 drivers
L_000001f1ebebd358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe65e30_0 .net/2u *"_ivl_93", 0 0, L_000001f1ebebd358;  1 drivers
v000001f1ebe66290_0 .net *"_ivl_98", 0 0, L_000001f1ebf4d3f0;  1 drivers
L_000001f1ebebcc50 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v000001f1ebe66bf0_0 .net "bias", 7 0, L_000001f1ebebcc50;  1 drivers
v000001f1ebe66f10_0 .net "e1", 4 0, L_000001f1ebf4b370;  1 drivers
v000001f1ebe66330_0 .net "e2", 4 0, L_000001f1ebf49a70;  1 drivers
v000001f1ebe66a10_0 .net "exp_final", 4 0, L_000001f1ebf4d170;  1 drivers
v000001f1ebe677d0_0 .net "exp_to_use", 4 0, L_000001f1ebf49430;  1 drivers
v000001f1ebe67370_0 .net "inexact", 0 0, L_000001f1ebf4d5d0;  alias, 1 drivers
v000001f1ebe66510_0 .net "inv_op", 0 0, L_000001f1ebf64e20;  alias, 1 drivers
v000001f1ebe65930_0 .net "is_zero_dividend", 0 0, L_000001f1ebf659f0;  1 drivers
v000001f1ebe67af0_0 .net "is_zero_divisor", 0 0, L_000001f1ebf648e0;  1 drivers
v000001f1ebe67230_0 .net "ix_core", 0 0, L_000001f1ebf651a0;  1 drivers
v000001f1ebe67b90_0 .net "m1", 9 0, L_000001f1ebf49890;  1 drivers
v000001f1ebe65cf0_0 .net "m2", 9 0, L_000001f1ebf49930;  1 drivers
v000001f1ebe665b0_0 .net "m_final", 9 0, L_000001f1ebf4c590;  1 drivers
v000001f1ebe668d0_0 .net "of_core", 0 0, L_000001f1ebf4cdb0;  1 drivers
v000001f1ebe67050_0 .net "overflow", 0 0, L_000001f1ebf4df30;  alias, 1 drivers
v000001f1ebe663d0_0 .net "param_m1", 10 0, L_000001f1ebf4a330;  1 drivers
v000001f1ebe66d30_0 .net "param_m2", 10 0, L_000001f1ebf49250;  1 drivers
v000001f1ebe672d0_0 .net "s1", 0 0, L_000001f1ebf49b10;  1 drivers
v000001f1ebe666f0_0 .net "s2", 0 0, L_000001f1ebf4a1f0;  1 drivers
v000001f1ebe67410_0 .net "sign", 0 0, L_000001f1ebf66320;  1 drivers
v000001f1ebe67870_0 .net "uf_core", 0 0, L_000001f1ebf64e90;  1 drivers
v000001f1ebe66790_0 .net "underflow", 0 0, L_000001f1ebf4dfd0;  alias, 1 drivers
L_000001f1ebf49890 .part v000001f1ebeaf190_0, 0, 10;
L_000001f1ebf49930 .part v000001f1ebeaf550_0, 0, 10;
L_000001f1ebf4b370 .part v000001f1ebeaf190_0, 10, 5;
L_000001f1ebf49a70 .part v000001f1ebeaf550_0, 10, 5;
L_000001f1ebf49b10 .part v000001f1ebeaf190_0, 15, 1;
L_000001f1ebf4a1f0 .part v000001f1ebeaf550_0, 15, 1;
L_000001f1ebf49390 .cmp/eq 5, L_000001f1ebf4b370, L_000001f1ebebcb30;
L_000001f1ebf492f0 .cmp/eq 10, L_000001f1ebf49890, L_000001f1ebebcb78;
L_000001f1ebf4ac90 .cmp/eq 5, L_000001f1ebf49a70, L_000001f1ebebcbc0;
L_000001f1ebf4a5b0 .cmp/eq 10, L_000001f1ebf49930, L_000001f1ebebcc08;
L_000001f1ebf4ad30 .concat [ 5 3 0 0], L_000001f1ebf4b370, L_000001f1ebebcc98;
L_000001f1ebf4add0 .concat [ 5 3 0 0], L_000001f1ebf49a70, L_000001f1ebebcce0;
L_000001f1ebf4a290 .arith/sub 8, L_000001f1ebf4ad30, L_000001f1ebf4add0;
L_000001f1ebf4b5f0 .arith/sum 8, L_000001f1ebf4a290, L_000001f1ebebcc50;
L_000001f1ebf49430 .part L_000001f1ebf4b5f0, 0, 5;
L_000001f1ebf4a330 .concat [ 10 1 0 0], L_000001f1ebf49890, L_000001f1ebebcd28;
L_000001f1ebf49250 .concat [ 10 1 0 0], L_000001f1ebf49930, L_000001f1ebebcd70;
L_000001f1ebf4ce50 .reduce/nor L_000001f1ebf648e0;
L_000001f1ebf4d210 .functor MUXZ 1, L_000001f1ebf66320, L_000001f1ebebd280, L_000001f1ebf65d70, C4<>;
L_000001f1ebf4be10 .reduce/nor L_000001f1ebf648e0;
L_000001f1ebf4c3b0 .functor MUXZ 5, L_000001f1ebf4d170, L_000001f1ebebd2c8, L_000001f1ebf654b0, C4<>;
L_000001f1ebf4bff0 .concat8 [ 10 5 1 0], L_000001f1ebf4beb0, L_000001f1ebf4c3b0, L_000001f1ebf4d210;
L_000001f1ebf4d710 .reduce/nor L_000001f1ebf648e0;
L_000001f1ebf4beb0 .functor MUXZ 10, L_000001f1ebf4c590, L_000001f1ebebd310, L_000001f1ebf64c60, C4<>;
L_000001f1ebf4de90 .reduce/nor L_000001f1ebf648e0;
L_000001f1ebf4df30 .functor MUXZ 1, L_000001f1ebf4cdb0, L_000001f1ebebd358, L_000001f1ebf652f0, C4<>;
L_000001f1ebf4d3f0 .reduce/nor L_000001f1ebf648e0;
L_000001f1ebf4dfd0 .functor MUXZ 1, L_000001f1ebf64e90, L_000001f1ebebd3a0, L_000001f1ebf66240, C4<>;
L_000001f1ebf4d530 .reduce/nor L_000001f1ebf648e0;
L_000001f1ebf4d5d0 .functor MUXZ 1, L_000001f1ebf651a0, L_000001f1ebebd3e8, L_000001f1ebf64db0, C4<>;
S_000001f1ebe638a0 .scope module, "div" "Division" 7 109, 7 3 0, S_000001f1ebe651a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "underflow";
    .port_info 7 /OUTPUT 1 "inexact";
P_000001f1eba3c650 .param/l "BS" 0 7 3, +C4<000000000000000000000000000001111>;
P_000001f1eba3c688 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000100>;
P_000001f1eba3c6c0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000001110>;
P_000001f1eba3c6f8 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000001001>;
L_000001f1ebf65280 .functor AND 1, L_000001f1ebf4b690, L_000001f1ebf491b0, C4<1>, C4<1>;
L_000001f1ebf65de0 .functor AND 1, L_000001f1ebf4d490, L_000001f1ebf4d990, C4<1>, C4<1>;
L_000001f1ebf65050 .functor AND 17, L_000001f1ebf4b410, L_000001f1ebf4cb30, C4<11111111111111111>, C4<11111111111111111>;
L_000001f1ebf66160 .functor OR 1, L_000001f1ebf4cd10, L_000001f1ebf4dad0, C4<0>, C4<0>;
L_000001f1ebf649c0 .functor OR 1, L_000001f1ebf66160, L_000001f1ebf4c310, C4<0>, C4<0>;
L_000001f1ebf65130 .functor OR 1, L_000001f1ebf649c0, L_000001f1ebf4cc70, C4<0>, C4<0>;
L_000001f1ebf651a0 .functor OR 1, L_000001f1ebf65130, L_000001f1ebf4c770, C4<0>, C4<0>;
L_000001f1ebf64e90 .functor AND 1, L_000001f1ebf4dd50, L_000001f1ebf651a0, C4<1>, C4<1>;
v000001f1ebe706f0_0 .net "Debe", 0 0, L_000001f1ebf4b4b0;  1 drivers
v000001f1ebe6f9d0_0 .net "ExpIn", 4 0, L_000001f1ebf49430;  alias, 1 drivers
v000001f1ebe6fa70_0 .net "ExpOut", 4 0, L_000001f1ebf4d170;  alias, 1 drivers
v000001f1ebe6fe30_0 .net "ExpOut_temp", 4 0, L_000001f1ebf4c450;  1 drivers
v000001f1ebe6fb10_0 .net "Faux", 16 0, L_000001f1ebf4b410;  1 drivers
v000001f1ebe70150_0 .net "FauxWithoutRound", 14 0, L_000001f1ebf4bb90;  1 drivers
v000001f1ebe701f0_0 .net "Fm", 9 0, L_000001f1ebf4c590;  alias, 1 drivers
v000001f1ebe70290_0 .net "Fm_out", 14 0, L_000001f1ebf4d8f0;  1 drivers
v000001f1ebe703d0_0 .net "Result", 24 0, L_000001f1ebf4b230;  1 drivers
v000001f1ebe70790_0 .net "Rm", 10 0, L_000001f1ebf49250;  alias, 1 drivers
v000001f1ebe73d50_0 .net "ShiftCondition", 0 0, L_000001f1ebf65280;  1 drivers
v000001f1ebe73490_0 .net "Sm", 10 0, L_000001f1ebf4a330;  alias, 1 drivers
L_000001f1ebebcdb8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe71ff0_0 .net/2u *"_ivl_0", 14 0, L_000001f1ebebcdb8;  1 drivers
v000001f1ebe73a30_0 .net *"_ivl_100", 0 0, L_000001f1ebf649c0;  1 drivers
v000001f1ebe74250_0 .net *"_ivl_102", 0 0, L_000001f1ebf65130;  1 drivers
L_000001f1ebebd1f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebe742f0_0 .net/2u *"_ivl_106", 4 0, L_000001f1ebebd1f0;  1 drivers
L_000001f1ebebd238 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe744d0_0 .net/2u *"_ivl_110", 4 0, L_000001f1ebebd238;  1 drivers
v000001f1ebe72bd0_0 .net *"_ivl_112", 0 0, L_000001f1ebf4dd50;  1 drivers
v000001f1ebe72630_0 .net *"_ivl_17", 0 0, L_000001f1ebf4b690;  1 drivers
v000001f1ebe721d0_0 .net *"_ivl_19", 0 0, L_000001f1ebf4b730;  1 drivers
v000001f1ebe733f0_0 .net *"_ivl_2", 25 0, L_000001f1ebf4af10;  1 drivers
v000001f1ebe73df0_0 .net *"_ivl_21", 0 0, L_000001f1ebf491b0;  1 drivers
v000001f1ebe72950_0 .net *"_ivl_25", 4 0, L_000001f1ebf4d2b0;  1 drivers
L_000001f1ebebce48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe738f0_0 .net/2u *"_ivl_26", 4 0, L_000001f1ebebce48;  1 drivers
v000001f1ebe726d0_0 .net *"_ivl_31", 14 0, L_000001f1ebf4bf50;  1 drivers
v000001f1ebe72a90_0 .net *"_ivl_33", 14 0, L_000001f1ebf4d850;  1 drivers
v000001f1ebe73b70_0 .net *"_ivl_36", 4 0, L_000001f1ebf4da30;  1 drivers
v000001f1ebe71f50_0 .net *"_ivl_4", 25 0, L_000001f1ebf4afb0;  1 drivers
v000001f1ebe74390_0 .net *"_ivl_40", 14 0, L_000001f1ebf4bcd0;  1 drivers
L_000001f1ebebcfb0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe73170_0 .net/2u *"_ivl_44", 14 0, L_000001f1ebebcfb0;  1 drivers
v000001f1ebe74430_0 .net *"_ivl_46", 25 0, L_000001f1ebf4c630;  1 drivers
v000001f1ebe73710_0 .net *"_ivl_48", 25 0, L_000001f1ebf4ca90;  1 drivers
L_000001f1ebebcff8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe74570_0 .net *"_ivl_51", 14 0, L_000001f1ebebcff8;  1 drivers
v000001f1ebe746b0_0 .net *"_ivl_52", 25 0, L_000001f1ebf4c6d0;  1 drivers
v000001f1ebe72090_0 .net *"_ivl_59", 0 0, L_000001f1ebf4bd70;  1 drivers
L_000001f1ebebd040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe732b0_0 .net/2u *"_ivl_60", 0 0, L_000001f1ebebd040;  1 drivers
L_000001f1ebebd088 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe73f30_0 .net/2s *"_ivl_64", 16 0, L_000001f1ebebd088;  1 drivers
v000001f1ebe72db0_0 .net *"_ivl_66", 16 0, L_000001f1ebf4c810;  1 drivers
L_000001f1ebebd0d0 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe72e50_0 .net/2s *"_ivl_68", 16 0, L_000001f1ebebd0d0;  1 drivers
L_000001f1ebebce00 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe73210_0 .net *"_ivl_7", 14 0, L_000001f1ebebce00;  1 drivers
v000001f1ebe74610_0 .net *"_ivl_73", 0 0, L_000001f1ebf4d490;  1 drivers
v000001f1ebe74070_0 .net *"_ivl_74", 31 0, L_000001f1ebf4c1d0;  1 drivers
L_000001f1ebebd118 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe741b0_0 .net *"_ivl_77", 26 0, L_000001f1ebebd118;  1 drivers
L_000001f1ebebd160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe72130_0 .net/2u *"_ivl_78", 31 0, L_000001f1ebebd160;  1 drivers
v000001f1ebe72ef0_0 .net *"_ivl_8", 25 0, L_000001f1ebf4b050;  1 drivers
v000001f1ebe72f90_0 .net *"_ivl_80", 0 0, L_000001f1ebf4d990;  1 drivers
v000001f1ebe72450_0 .net *"_ivl_83", 0 0, L_000001f1ebf65de0;  1 drivers
v000001f1ebe72270_0 .net *"_ivl_84", 16 0, L_000001f1ebf65050;  1 drivers
v000001f1ebe73e90_0 .net *"_ivl_87", 0 0, L_000001f1ebf4cbd0;  1 drivers
L_000001f1ebebd1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe735d0_0 .net/2u *"_ivl_88", 0 0, L_000001f1ebebd1a8;  1 drivers
v000001f1ebe73c10_0 .net *"_ivl_95", 3 0, L_000001f1ebf4baf0;  1 drivers
v000001f1ebe72770_0 .net *"_ivl_98", 0 0, L_000001f1ebf66160;  1 drivers
v000001f1ebe724f0_0 .net "guard_bit", 0 0, L_000001f1ebf4cd10;  1 drivers
v000001f1ebe73030_0 .net "inexact", 0 0, L_000001f1ebf651a0;  alias, 1 drivers
v000001f1ebe730d0_0 .net "lost_pre_bit", 0 0, L_000001f1ebf4c310;  1 drivers
v000001f1ebe728b0_0 .net "lost_shift_bits", 0 0, L_000001f1ebf4cc70;  1 drivers
v000001f1ebe72310_0 .net "low_mask", 16 0, L_000001f1ebf4cb30;  1 drivers
v000001f1ebe73fd0_0 .net "overflow", 0 0, L_000001f1ebf4cdb0;  alias, 1 drivers
v000001f1ebe723b0_0 .net "rem_nz", 0 0, L_000001f1ebf4c770;  1 drivers
v000001f1ebe73cb0_0 .net "remainder", 10 0, L_000001f1ebf4dc10;  1 drivers
v000001f1ebe72590_0 .net "shifts", 4 0, L_000001f1ebf4db70;  1 drivers
v000001f1ebe72810_0 .net "tail_bits_nz", 0 0, L_000001f1ebf4dad0;  1 drivers
v000001f1ebe73350_0 .net "underflow", 0 0, L_000001f1ebf64e90;  alias, 1 drivers
L_000001f1ebf4af10 .concat [ 15 11 0 0], L_000001f1ebebcdb8, L_000001f1ebf4a330;
L_000001f1ebf4afb0 .concat [ 11 15 0 0], L_000001f1ebf49250, L_000001f1ebebce00;
L_000001f1ebf4b050 .arith/div 26, L_000001f1ebf4af10, L_000001f1ebf4afb0;
L_000001f1ebf4b230 .part L_000001f1ebf4b050, 0, 25;
L_000001f1ebf4b410 .part L_000001f1ebf4b230, 0, 17;
L_000001f1ebf4b4b0 .part L_000001f1ebf4b410, 16, 1;
L_000001f1ebf4b690 .reduce/nor L_000001f1ebf4b4b0;
L_000001f1ebf4b730 .part L_000001f1ebf4b410, 15, 1;
L_000001f1ebf491b0 .reduce/nor L_000001f1ebf4b730;
L_000001f1ebf4d2b0 .ufunc/vec4 TD_tb_alu_bin.DUT.U_DIV.div.first_one_div, 5, L_000001f1ebf4b410 (v000001f1ebe71410_0) S_000001f1ebe65330;
L_000001f1ebf4db70 .functor MUXZ 5, L_000001f1ebebce48, L_000001f1ebf4d2b0, L_000001f1ebf65280, C4<>;
L_000001f1ebf4bf50 .part L_000001f1ebf4b410, 1, 15;
L_000001f1ebf4d850 .part L_000001f1ebf4b410, 0, 15;
L_000001f1ebf4d8f0 .functor MUXZ 15, L_000001f1ebf4d850, L_000001f1ebf4bf50, L_000001f1ebf4b4b0, C4<>;
L_000001f1ebf4da30 .arith/sub 5, L_000001f1ebf49430, L_000001f1ebf4db70;
L_000001f1ebf4c450 .functor MUXZ 5, L_000001f1ebf4da30, L_000001f1ebf49430, L_000001f1ebf4b4b0, C4<>;
L_000001f1ebf4bcd0 .shift/r 15, L_000001f1ebf4d8f0, L_000001f1ebf4db70;
L_000001f1ebf4bb90 .functor MUXZ 15, L_000001f1ebf4bcd0, L_000001f1ebf4d8f0, L_000001f1ebf4b4b0, C4<>;
L_000001f1ebf4c630 .concat [ 15 11 0 0], L_000001f1ebebcfb0, L_000001f1ebf4a330;
L_000001f1ebf4ca90 .concat [ 11 15 0 0], L_000001f1ebf49250, L_000001f1ebebcff8;
L_000001f1ebf4c6d0 .arith/mod 26, L_000001f1ebf4c630, L_000001f1ebf4ca90;
L_000001f1ebf4dc10 .part L_000001f1ebf4c6d0, 0, 11;
L_000001f1ebf4c770 .reduce/or L_000001f1ebf4dc10;
L_000001f1ebf4bd70 .part L_000001f1ebf4b410, 0, 1;
L_000001f1ebf4c310 .functor MUXZ 1, L_000001f1ebebd040, L_000001f1ebf4bd70, L_000001f1ebf4b4b0, C4<>;
L_000001f1ebf4c810 .shift/l 17, L_000001f1ebebd088, L_000001f1ebf4db70;
L_000001f1ebf4cb30 .arith/sub 17, L_000001f1ebf4c810, L_000001f1ebebd0d0;
L_000001f1ebf4d490 .reduce/nor L_000001f1ebf4b4b0;
L_000001f1ebf4c1d0 .concat [ 5 27 0 0], L_000001f1ebf4db70, L_000001f1ebebd118;
L_000001f1ebf4d990 .cmp/ne 32, L_000001f1ebf4c1d0, L_000001f1ebebd160;
L_000001f1ebf4cbd0 .reduce/or L_000001f1ebf65050;
L_000001f1ebf4cc70 .functor MUXZ 1, L_000001f1ebebd1a8, L_000001f1ebf4cbd0, L_000001f1ebf65de0, C4<>;
L_000001f1ebf4cd10 .part L_000001f1ebf4bb90, 4, 1;
L_000001f1ebf4baf0 .part L_000001f1ebf4bb90, 0, 4;
L_000001f1ebf4dad0 .reduce/or L_000001f1ebf4baf0;
L_000001f1ebf4cdb0 .cmp/eq 5, L_000001f1ebf4d170, L_000001f1ebebd1f0;
L_000001f1ebf4dd50 .cmp/eq 5, L_000001f1ebf4d170, L_000001f1ebebd238;
S_000001f1ebe65330 .scope function.vec4.s5, "first_one_div" "first_one_div" 7 15, 7 15 0, S_000001f1ebe638a0;
 .timescale -9 -12;
v000001f1ebe71410_0 .var "bits", 16 0;
; Variable first_one_div is vec4 return value of scope S_000001f1ebe65330
v000001f1ebe71b90_0 .var "found", 0 0;
v000001f1ebe70ab0_0 .var/i "idx", 31 0;
TD_tb_alu_bin.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1ebe71b90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001f1ebe70ab0_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001f1ebe70ab0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001f1ebe71b90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v000001f1ebe71410_0;
    %load/vec4 v000001f1ebe70ab0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 15, 0, 33;
    %load/vec4 v000001f1ebe70ab0_0;
    %pad/s 33;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebe71b90_0, 0, 1;
T_1.6 ;
    %load/vec4 v000001f1ebe70ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f1ebe70ab0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001f1ebe64e80 .scope module, "rounder" "RoundNearestEven" 7 48, 6 22 0, S_000001f1ebe638a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f1eba3c740 .param/l "BS" 0 6 22, +C4<000000000000000000000000000001111>;
P_000001f1eba3c778 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f1eba3c7b0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001f1eba3c7e8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f1ebf65590 .functor NOT 1, L_000001f1ebf4c4f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf65c20 .functor OR 1, L_000001f1ebf4ba50, L_000001f1ebf4c950, C4<0>, C4<0>;
L_000001f1ebf64fe0 .functor AND 1, L_000001f1ebf4c9f0, L_000001f1ebf65c20, C4<1>, C4<1>;
v000001f1ebe71050_0 .net *"_ivl_11", 9 0, L_000001f1ebf4b910;  1 drivers
v000001f1ebe70f10_0 .net *"_ivl_12", 10 0, L_000001f1ebf4d350;  1 drivers
L_000001f1ebebce90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe70970_0 .net *"_ivl_15", 0 0, L_000001f1ebebce90;  1 drivers
v000001f1ebe70b50_0 .net *"_ivl_17", 0 0, L_000001f1ebf4c950;  1 drivers
v000001f1ebe71690_0 .net *"_ivl_19", 0 0, L_000001f1ebf65c20;  1 drivers
v000001f1ebe71c30_0 .net *"_ivl_21", 0 0, L_000001f1ebf64fe0;  1 drivers
L_000001f1ebebced8 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe714b0_0 .net/2u *"_ivl_22", 10 0, L_000001f1ebebced8;  1 drivers
L_000001f1ebebcf20 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6fcf0_0 .net/2u *"_ivl_24", 10 0, L_000001f1ebebcf20;  1 drivers
v000001f1ebe70a10_0 .net *"_ivl_26", 10 0, L_000001f1ebf4c8b0;  1 drivers
v000001f1ebe70650_0 .net *"_ivl_3", 3 0, L_000001f1ebf4d0d0;  1 drivers
v000001f1ebe71870_0 .net *"_ivl_33", 0 0, L_000001f1ebf4d670;  1 drivers
v000001f1ebe71910_0 .net *"_ivl_34", 4 0, L_000001f1ebf4dcb0;  1 drivers
L_000001f1ebebcf68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe71cd0_0 .net *"_ivl_37", 3 0, L_000001f1ebebcf68;  1 drivers
v000001f1ebe71e10_0 .net *"_ivl_7", 0 0, L_000001f1ebf4c4f0;  1 drivers
v000001f1ebe6f750_0 .net "boolean", 0 0, L_000001f1ebf4ba50;  1 drivers
v000001f1ebe70d30_0 .net "exp", 4 0, L_000001f1ebf4c450;  alias, 1 drivers
v000001f1ebe6f890_0 .net "exp_round", 4 0, L_000001f1ebf4d170;  alias, 1 drivers
v000001f1ebe70dd0_0 .net "guard", 0 0, L_000001f1ebf4c9f0;  1 drivers
v000001f1ebe6ff70_0 .net "is_even", 0 0, L_000001f1ebf65590;  1 drivers
v000001f1ebe6f930_0 .net "ms", 14 0, L_000001f1ebf4bb90;  alias, 1 drivers
v000001f1ebe700b0_0 .net "ms_round", 9 0, L_000001f1ebf4c590;  alias, 1 drivers
v000001f1ebe6fd90_0 .net "temp", 10 0, L_000001f1ebf4bc30;  1 drivers
L_000001f1ebf4c9f0 .part L_000001f1ebf4bb90, 4, 1;
L_000001f1ebf4d0d0 .part L_000001f1ebf4bb90, 0, 4;
L_000001f1ebf4ba50 .reduce/or L_000001f1ebf4d0d0;
L_000001f1ebf4c4f0 .part L_000001f1ebf4bb90, 5, 1;
L_000001f1ebf4b910 .part L_000001f1ebf4bb90, 5, 10;
L_000001f1ebf4d350 .concat [ 10 1 0 0], L_000001f1ebf4b910, L_000001f1ebebce90;
L_000001f1ebf4c950 .reduce/nor L_000001f1ebf65590;
L_000001f1ebf4c8b0 .functor MUXZ 11, L_000001f1ebebcf20, L_000001f1ebebced8, L_000001f1ebf64fe0, C4<>;
L_000001f1ebf4bc30 .arith/sum 11, L_000001f1ebf4d350, L_000001f1ebf4c8b0;
L_000001f1ebf4c590 .part L_000001f1ebf4bc30, 0, 10;
L_000001f1ebf4d670 .part L_000001f1ebf4bc30, 10, 1;
L_000001f1ebf4dcb0 .concat [ 1 4 0 0], L_000001f1ebf4d670, L_000001f1ebebcf68;
L_000001f1ebf4d170 .arith/sum 5, L_000001f1ebf4c450, L_000001f1ebf4dcb0;
S_000001f1ebe65010 .scope module, "flag4" "is_invalid_op" 7 117, 8 34 0, S_000001f1ebe651a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001f1eba3ca40 .param/l "BS" 0 8 34, +C4<000000000000000000000000000001111>;
P_000001f1eba3ca78 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_000001f1eba3cab0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_000001f1ebf64f70 .functor AND 1, L_000001f1ebf4c090, L_000001f1ebf4c130, C4<1>, C4<1>;
L_000001f1ebf658a0 .functor AND 1, L_000001f1ebf4ddf0, L_000001f1ebf4c270, C4<1>, C4<1>;
L_000001f1ebf65b40 .functor AND 1, L_000001f1ebf4cf90, L_000001f1ebf4b9b0, C4<1>, C4<1>;
L_000001f1ebf65fa0 .functor AND 1, L_000001f1ebf4cef0, L_000001f1ebf4d030, C4<1>, C4<1>;
L_000001f1ebf65520 .functor OR 1, L_000001f1ebf64f70, L_000001f1ebf658a0, C4<0>, C4<0>;
L_000001f1ebf65210 .functor OR 1, L_000001f1ebf65520, L_000001f1ebf65b40, C4<0>, C4<0>;
L_000001f1ebf64e20 .functor OR 1, L_000001f1ebf65210, L_000001f1ebf65fa0, C4<0>, C4<0>;
v000001f1ebe73530_0 .net "Exp1", 4 0, L_000001f1ebf4b370;  alias, 1 drivers
v000001f1ebe73670_0 .net "Exp2", 4 0, L_000001f1ebf49a70;  alias, 1 drivers
v000001f1ebe729f0_0 .net "InvalidOp", 0 0, L_000001f1ebf64e20;  alias, 1 drivers
v000001f1ebe73ad0_0 .net "Man1", 9 0, L_000001f1ebf49890;  alias, 1 drivers
v000001f1ebe72b30_0 .net "Man2", 9 0, L_000001f1ebf49930;  alias, 1 drivers
v000001f1ebe72c70_0 .net *"_ivl_1", 0 0, L_000001f1ebf4c090;  1 drivers
v000001f1ebe72d10_0 .net *"_ivl_13", 0 0, L_000001f1ebf4cf90;  1 drivers
v000001f1ebe737b0_0 .net *"_ivl_15", 0 0, L_000001f1ebf4b9b0;  1 drivers
v000001f1ebe73850_0 .net *"_ivl_19", 0 0, L_000001f1ebf4cef0;  1 drivers
v000001f1ebe73990_0 .net *"_ivl_21", 0 0, L_000001f1ebf4d030;  1 drivers
v000001f1ebe74110_0 .net *"_ivl_24", 0 0, L_000001f1ebf65520;  1 drivers
v000001f1ebe74f70_0 .net *"_ivl_26", 0 0, L_000001f1ebf65210;  1 drivers
v000001f1ebe75290_0 .net *"_ivl_3", 0 0, L_000001f1ebf4c130;  1 drivers
v000001f1ebe75510_0 .net *"_ivl_7", 0 0, L_000001f1ebf4ddf0;  1 drivers
v000001f1ebe750b0_0 .net *"_ivl_9", 0 0, L_000001f1ebf4c270;  1 drivers
v000001f1ebe751f0_0 .net "is_inf_Val1", 0 0, L_000001f1ebf64f70;  1 drivers
v000001f1ebe755b0_0 .net "is_inf_Val2", 0 0, L_000001f1ebf658a0;  1 drivers
v000001f1ebe74d90_0 .net "is_invalid_Val1", 0 0, L_000001f1ebf65b40;  1 drivers
v000001f1ebe75150_0 .net "is_invalid_Val2", 0 0, L_000001f1ebf65fa0;  1 drivers
L_000001f1ebf4c090 .reduce/and L_000001f1ebf4b370;
L_000001f1ebf4c130 .reduce/nor L_000001f1ebf49890;
L_000001f1ebf4ddf0 .reduce/and L_000001f1ebf49a70;
L_000001f1ebf4c270 .reduce/nor L_000001f1ebf49930;
L_000001f1ebf4cf90 .reduce/and L_000001f1ebf4b370;
L_000001f1ebf4b9b0 .reduce/or L_000001f1ebf49890;
L_000001f1ebf4cef0 .reduce/and L_000001f1ebf49a70;
L_000001f1ebf4d030 .reduce/or L_000001f1ebf49930;
S_000001f1ebe769f0 .scope module, "U_MUL" "ProductHP" 4 82, 9 90 0, S_000001f1ebde1bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001f1eba74570 .param/l "BS" 0 9 90, +C4<000000000000000000000000000001111>;
P_000001f1eba745a8 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000100>;
P_000001f1eba745e0 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000001001>;
L_000001f1ebf6be90 .functor XOR 1, L_000001f1ebf48710, L_000001f1ebf482b0, C4<0>, C4<0>;
L_000001f1ebf6ba30 .functor AND 1, L_000001f1ebf47450, L_000001f1ebf47e50, C4<1>, C4<1>;
L_000001f1ebf6c3d0 .functor AND 1, L_000001f1ebf47b30, L_000001f1ebf46cd0, C4<1>, C4<1>;
L_000001f1ebf6c440 .functor OR 1, L_000001f1ebf6ba30, L_000001f1ebf6c3d0, C4<0>, C4<0>;
L_000001f1ebf66080 .functor AND 1, L_000001f1ebf49610, L_000001f1ebf4a0b0, C4<1>, C4<1>;
L_000001f1ebf657c0 .functor OR 1, L_000001f1ebf66080, L_000001f1ebf49070, C4<0>, C4<0>;
L_000001f1ebf650c0 .functor OR 1, L_000001f1ebf657c0, L_000001f1ebf65750, C4<0>, C4<0>;
v000001f1ebe6ceb0_0 .net "F", 15 0, L_000001f1ebf497f0;  alias, 1 drivers
v000001f1ebe6b830_0 .net "R", 15 0, v000001f1ebeaf550_0;  alias, 1 drivers
v000001f1ebe6c0f0_0 .net "S", 15 0, v000001f1ebeaf190_0;  alias, 1 drivers
v000001f1ebe6bc90_0 .net *"_ivl_101", 9 0, L_000001f1ebf49f70;  1 drivers
v000001f1ebe6bfb0_0 .net *"_ivl_103", 7 0, L_000001f1ebf4a510;  1 drivers
L_000001f1ebebc980 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6be70_0 .net *"_ivl_106", 1 0, L_000001f1ebebc980;  1 drivers
v000001f1ebe6c2d0_0 .net *"_ivl_107", 0 0, L_000001f1ebf49610;  1 drivers
L_000001f1ebebc9c8 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6c190_0 .net/2u *"_ivl_109", 5 0, L_000001f1ebebc9c8;  1 drivers
v000001f1ebe6ad90_0 .net *"_ivl_111", 0 0, L_000001f1ebf4a0b0;  1 drivers
v000001f1ebe6bf10_0 .net *"_ivl_115", 7 0, L_000001f1ebf4a150;  1 drivers
L_000001f1ebebca10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6b650_0 .net *"_ivl_118", 1 0, L_000001f1ebebca10;  1 drivers
L_000001f1ebebca58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6bab0_0 .net/2u *"_ivl_121", 0 0, L_000001f1ebebca58;  1 drivers
v000001f1ebe6c230_0 .net *"_ivl_123", 0 0, L_000001f1ebf657c0;  1 drivers
v000001f1ebe6cd70_0 .net *"_ivl_125", 0 0, L_000001f1ebf650c0;  1 drivers
L_000001f1ebebcaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6ce10_0 .net/2u *"_ivl_129", 0 0, L_000001f1ebebcaa0;  1 drivers
L_000001f1ebebcae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6bb50_0 .net/2u *"_ivl_133", 0 0, L_000001f1ebebcae8;  1 drivers
L_000001f1ebebbff0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6a9d0_0 .net/2u *"_ivl_14", 4 0, L_000001f1ebebbff0;  1 drivers
v000001f1ebe6a750_0 .net *"_ivl_16", 0 0, L_000001f1ebf47450;  1 drivers
L_000001f1ebebc038 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6b6f0_0 .net/2u *"_ivl_18", 9 0, L_000001f1ebebc038;  1 drivers
v000001f1ebe6a7f0_0 .net *"_ivl_20", 0 0, L_000001f1ebf47e50;  1 drivers
L_000001f1ebebc080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6bbf0_0 .net/2u *"_ivl_24", 4 0, L_000001f1ebebc080;  1 drivers
v000001f1ebe6b8d0_0 .net *"_ivl_26", 0 0, L_000001f1ebf47b30;  1 drivers
L_000001f1ebebc0c8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6aa70_0 .net/2u *"_ivl_28", 9 0, L_000001f1ebebc0c8;  1 drivers
v000001f1ebe6bd30_0 .net *"_ivl_30", 0 0, L_000001f1ebf46cd0;  1 drivers
v000001f1ebe6c730_0 .net *"_ivl_38", 7 0, L_000001f1ebf46d70;  1 drivers
L_000001f1ebebc158 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6ae30_0 .net *"_ivl_41", 2 0, L_000001f1ebebc158;  1 drivers
v000001f1ebe6b150_0 .net *"_ivl_42", 7 0, L_000001f1ebf474f0;  1 drivers
L_000001f1ebebc1a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6af70_0 .net *"_ivl_45", 2 0, L_000001f1ebebc1a0;  1 drivers
v000001f1ebe6b790_0 .net *"_ivl_46", 7 0, L_000001f1ebf46e10;  1 drivers
v000001f1ebe6b010_0 .net *"_ivl_48", 7 0, L_000001f1ebf46eb0;  1 drivers
v000001f1ebe6c370_0 .net *"_ivl_52", 5 0, L_000001f1ebf47310;  1 drivers
L_000001f1ebebc1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6c410_0 .net *"_ivl_55", 0 0, L_000001f1ebebc1e8;  1 drivers
v000001f1ebe6c4b0_0 .net *"_ivl_56", 5 0, L_000001f1ebf48e90;  1 drivers
L_000001f1ebebc230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6c690_0 .net *"_ivl_59", 0 0, L_000001f1ebebc230;  1 drivers
v000001f1ebe6c7d0_0 .net *"_ivl_62", 7 0, L_000001f1ebf46af0;  1 drivers
L_000001f1ebebc278 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7c2e0_0 .net *"_ivl_65", 2 0, L_000001f1ebebc278;  1 drivers
v000001f1ebe7bb60_0 .net *"_ivl_66", 7 0, L_000001f1ebf46b90;  1 drivers
L_000001f1ebebc2c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7bc00_0 .net *"_ivl_69", 2 0, L_000001f1ebebc2c0;  1 drivers
v000001f1ebe7c560_0 .net *"_ivl_70", 7 0, L_000001f1ebf47590;  1 drivers
v000001f1ebe7c6a0_0 .net *"_ivl_72", 7 0, L_000001f1ebf46ff0;  1 drivers
L_000001f1ebebc308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7cb00_0 .net/2u *"_ivl_76", 0 0, L_000001f1ebebc308;  1 drivers
L_000001f1ebebc350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7b8e0_0 .net/2u *"_ivl_80", 0 0, L_000001f1ebebc350;  1 drivers
L_000001f1ebebc8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7bca0_0 .net/2u *"_ivl_86", 0 0, L_000001f1ebebc8a8;  1 drivers
v000001f1ebe7c100_0 .net *"_ivl_88", 0 0, L_000001f1ebf4b550;  1 drivers
L_000001f1ebebc8f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7c880_0 .net/2u *"_ivl_92", 4 0, L_000001f1ebebc8f0;  1 drivers
v000001f1ebe7b3e0_0 .net *"_ivl_94", 4 0, L_000001f1ebf49110;  1 drivers
L_000001f1ebebc938 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7c1a0_0 .net/2u *"_ivl_99", 9 0, L_000001f1ebebc938;  1 drivers
L_000001f1ebebc110 .functor BUFT 1, C4<00001111>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7c740_0 .net "bias", 7 0, L_000001f1ebebc110;  1 drivers
v000001f1ebe7b160_0 .net "despues_la_borro", 5 0, L_000001f1ebf48350;  1 drivers
v000001f1ebe7c380_0 .net "e1", 4 0, L_000001f1ebf47090;  1 drivers
v000001f1ebe7d140_0 .net "e2", 4 0, L_000001f1ebf47130;  1 drivers
v000001f1ebe7b480_0 .net "evaluate_flags", 5 0, L_000001f1ebf48fd0;  1 drivers
v000001f1ebe7bde0_0 .net "exp_final", 4 0, L_000001f1ebf6bb80;  1 drivers
v000001f1ebe7c240_0 .net "exp_to_use", 4 0, L_000001f1ebf46f50;  1 drivers
v000001f1ebe7d1e0_0 .net "inexact", 0 0, L_000001f1ebf4abf0;  alias, 1 drivers
v000001f1ebe7d280_0 .net "inexact_core", 0 0, L_000001f1ebf6bfe0;  1 drivers
v000001f1ebe7c420_0 .net "inv_op", 0 0, L_000001f1ebf65750;  alias, 1 drivers
v000001f1ebe7b700_0 .net "is_zero_r", 0 0, L_000001f1ebf6c3d0;  1 drivers
v000001f1ebe7d320_0 .net "is_zero_s", 0 0, L_000001f1ebf6ba30;  1 drivers
v000001f1ebe7b7a0_0 .net "m1", 9 0, L_000001f1ebf47bd0;  1 drivers
v000001f1ebe7d5a0_0 .net "m2", 9 0, L_000001f1ebf483f0;  1 drivers
v000001f1ebe7cd80_0 .net "m_final", 9 0, L_000001f1ebf6bf70;  1 drivers
v000001f1ebe7b2a0_0 .net "over_t1", 0 0, L_000001f1ebf66080;  1 drivers
v000001f1ebe7d500_0 .net "over_t2", 0 0, L_000001f1ebf49070;  1 drivers
v000001f1ebe7b0c0_0 .net "overflow", 0 0, L_000001f1ebf496b0;  alias, 1 drivers
v000001f1ebe7c4c0_0 .net "param_m1", 10 0, L_000001f1ebf48530;  1 drivers
v000001f1ebe7c600_0 .net "param_m2", 10 0, L_000001f1ebf476d0;  1 drivers
v000001f1ebe7c7e0_0 .net "result_is_zero", 0 0, L_000001f1ebf6c440;  1 drivers
v000001f1ebe7b520_0 .net "s1", 0 0, L_000001f1ebf48710;  1 drivers
v000001f1ebe7d6e0_0 .net "s2", 0 0, L_000001f1ebf482b0;  1 drivers
v000001f1ebe7b340_0 .net "sign", 0 0, L_000001f1ebf6be90;  1 drivers
v000001f1ebe7d000_0 .net "under_t1", 0 0, L_000001f1ebf4ab50;  1 drivers
v000001f1ebe7b200_0 .net "underflow", 0 0, L_000001f1ebf4b2d0;  alias, 1 drivers
L_000001f1ebf47bd0 .part v000001f1ebeaf190_0, 0, 10;
L_000001f1ebf483f0 .part v000001f1ebeaf550_0, 0, 10;
L_000001f1ebf47090 .part v000001f1ebeaf190_0, 10, 5;
L_000001f1ebf47130 .part v000001f1ebeaf550_0, 10, 5;
L_000001f1ebf48710 .part v000001f1ebeaf190_0, 15, 1;
L_000001f1ebf482b0 .part v000001f1ebeaf550_0, 15, 1;
L_000001f1ebf47450 .cmp/eq 5, L_000001f1ebf47090, L_000001f1ebebbff0;
L_000001f1ebf47e50 .cmp/eq 10, L_000001f1ebf47bd0, L_000001f1ebebc038;
L_000001f1ebf47b30 .cmp/eq 5, L_000001f1ebf47130, L_000001f1ebebc080;
L_000001f1ebf46cd0 .cmp/eq 10, L_000001f1ebf483f0, L_000001f1ebebc0c8;
L_000001f1ebf46d70 .concat [ 5 3 0 0], L_000001f1ebf47090, L_000001f1ebebc158;
L_000001f1ebf474f0 .concat [ 5 3 0 0], L_000001f1ebf47130, L_000001f1ebebc1a0;
L_000001f1ebf46e10 .arith/sum 8, L_000001f1ebf46d70, L_000001f1ebf474f0;
L_000001f1ebf46eb0 .arith/sub 8, L_000001f1ebf46e10, L_000001f1ebebc110;
L_000001f1ebf46f50 .part L_000001f1ebf46eb0, 0, 5;
L_000001f1ebf47310 .concat [ 5 1 0 0], L_000001f1ebf47090, L_000001f1ebebc1e8;
L_000001f1ebf48e90 .concat [ 5 1 0 0], L_000001f1ebf47130, L_000001f1ebebc230;
L_000001f1ebf48fd0 .arith/sum 6, L_000001f1ebf47310, L_000001f1ebf48e90;
L_000001f1ebf46af0 .concat [ 5 3 0 0], L_000001f1ebf47090, L_000001f1ebebc278;
L_000001f1ebf46b90 .concat [ 5 3 0 0], L_000001f1ebf47130, L_000001f1ebebc2c0;
L_000001f1ebf47590 .arith/sum 8, L_000001f1ebf46af0, L_000001f1ebf46b90;
L_000001f1ebf46ff0 .arith/sub 8, L_000001f1ebf47590, L_000001f1ebebc110;
L_000001f1ebf48350 .part L_000001f1ebf46ff0, 0, 6;
L_000001f1ebf48530 .concat [ 10 1 0 0], L_000001f1ebf47bd0, L_000001f1ebebc308;
L_000001f1ebf476d0 .concat [ 10 1 0 0], L_000001f1ebf483f0, L_000001f1ebebc350;
L_000001f1ebf4b550 .functor MUXZ 1, L_000001f1ebf6be90, L_000001f1ebebc8a8, L_000001f1ebf6c440, C4<>;
L_000001f1ebf49110 .functor MUXZ 5, L_000001f1ebf6bb80, L_000001f1ebebc8f0, L_000001f1ebf6c440, C4<>;
L_000001f1ebf497f0 .concat8 [ 10 5 1 0], L_000001f1ebf49f70, L_000001f1ebf49110, L_000001f1ebf4b550;
L_000001f1ebf49f70 .functor MUXZ 10, L_000001f1ebf6bf70, L_000001f1ebebc938, L_000001f1ebf6c440, C4<>;
L_000001f1ebf4a510 .concat [ 6 2 0 0], L_000001f1ebf48fd0, L_000001f1ebebc980;
L_000001f1ebf49610 .cmp/ge 8, L_000001f1ebf4a510, L_000001f1ebebc110;
L_000001f1ebf4a0b0 .cmp/ge 6, L_000001f1ebf48350, L_000001f1ebebc9c8;
L_000001f1ebf4a150 .concat [ 6 2 0 0], L_000001f1ebf48fd0, L_000001f1ebebca10;
L_000001f1ebf4ab50 .cmp/gt 8, L_000001f1ebebc110, L_000001f1ebf4a150;
L_000001f1ebf496b0 .functor MUXZ 1, L_000001f1ebf650c0, L_000001f1ebebca58, L_000001f1ebf6c440, C4<>;
L_000001f1ebf4b2d0 .functor MUXZ 1, L_000001f1ebf4ab50, L_000001f1ebebcaa0, L_000001f1ebf6c440, C4<>;
L_000001f1ebf4abf0 .functor MUXZ 1, L_000001f1ebf6bfe0, L_000001f1ebebcae8, L_000001f1ebf6c440, C4<>;
S_000001f1ebe763b0 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_000001f1ebe769f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp1";
    .port_info 1 /INPUT 5 "Exp2";
    .port_info 2 /INPUT 10 "Man1";
    .port_info 3 /INPUT 10 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001f1eba74620 .param/l "BS" 0 8 34, +C4<000000000000000000000000000001111>;
P_000001f1eba74658 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000100>;
P_000001f1eba74690 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000001001>;
L_000001f1ebf6c050 .functor AND 1, L_000001f1ebf49d90, L_000001f1ebf4b190, C4<1>, C4<1>;
L_000001f1ebf6c210 .functor AND 1, L_000001f1ebf49ed0, L_000001f1ebf4a010, C4<1>, C4<1>;
L_000001f1ebf6c280 .functor AND 1, L_000001f1ebf4aa10, L_000001f1ebf49e30, C4<1>, C4<1>;
L_000001f1ebf6c360 .functor AND 1, L_000001f1ebf4b0f0, L_000001f1ebf4a470, C4<1>, C4<1>;
L_000001f1ebf65910 .functor OR 1, L_000001f1ebf6c050, L_000001f1ebf6c210, C4<0>, C4<0>;
L_000001f1ebf65980 .functor OR 1, L_000001f1ebf65910, L_000001f1ebf6c280, C4<0>, C4<0>;
L_000001f1ebf65750 .functor OR 1, L_000001f1ebf65980, L_000001f1ebf6c360, C4<0>, C4<0>;
v000001f1ebe67cd0_0 .net "Exp1", 4 0, L_000001f1ebf47090;  alias, 1 drivers
v000001f1ebe67d70_0 .net "Exp2", 4 0, L_000001f1ebf47130;  alias, 1 drivers
v000001f1ebe674b0_0 .net "InvalidOp", 0 0, L_000001f1ebf65750;  alias, 1 drivers
v000001f1ebe675f0_0 .net "Man1", 9 0, L_000001f1ebf47bd0;  alias, 1 drivers
v000001f1ebe67e10_0 .net "Man2", 9 0, L_000001f1ebf483f0;  alias, 1 drivers
v000001f1ebe65f70_0 .net *"_ivl_1", 0 0, L_000001f1ebf49d90;  1 drivers
v000001f1ebe657f0_0 .net *"_ivl_13", 0 0, L_000001f1ebf4aa10;  1 drivers
v000001f1ebe66010_0 .net *"_ivl_15", 0 0, L_000001f1ebf49e30;  1 drivers
v000001f1ebe65890_0 .net *"_ivl_19", 0 0, L_000001f1ebf4b0f0;  1 drivers
v000001f1ebe659d0_0 .net *"_ivl_21", 0 0, L_000001f1ebf4a470;  1 drivers
v000001f1ebe65a70_0 .net *"_ivl_24", 0 0, L_000001f1ebf65910;  1 drivers
v000001f1ebe67690_0 .net *"_ivl_26", 0 0, L_000001f1ebf65980;  1 drivers
v000001f1ebe65b10_0 .net *"_ivl_3", 0 0, L_000001f1ebf4b190;  1 drivers
v000001f1ebe66dd0_0 .net *"_ivl_7", 0 0, L_000001f1ebf49ed0;  1 drivers
v000001f1ebe65bb0_0 .net *"_ivl_9", 0 0, L_000001f1ebf4a010;  1 drivers
v000001f1ebe65d90_0 .net "is_inf_Val1", 0 0, L_000001f1ebf6c050;  1 drivers
v000001f1ebe66830_0 .net "is_inf_Val2", 0 0, L_000001f1ebf6c210;  1 drivers
v000001f1ebe66970_0 .net "is_invalid_Val1", 0 0, L_000001f1ebf6c280;  1 drivers
v000001f1ebe68270_0 .net "is_invalid_Val2", 0 0, L_000001f1ebf6c360;  1 drivers
L_000001f1ebf49d90 .reduce/and L_000001f1ebf47090;
L_000001f1ebf4b190 .reduce/nor L_000001f1ebf47bd0;
L_000001f1ebf49ed0 .reduce/and L_000001f1ebf47130;
L_000001f1ebf4a010 .reduce/nor L_000001f1ebf483f0;
L_000001f1ebf4aa10 .reduce/and L_000001f1ebf47090;
L_000001f1ebf49e30 .reduce/or L_000001f1ebf47bd0;
L_000001f1ebf4b0f0 .reduce/and L_000001f1ebf47130;
L_000001f1ebf4a470 .reduce/or L_000001f1ebf483f0;
S_000001f1ebe76860 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_000001f1ebe769f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "Sm";
    .port_info 1 /INPUT 11 "Rm";
    .port_info 2 /INPUT 5 "ExpIn";
    .port_info 3 /OUTPUT 10 "Fm";
    .port_info 4 /OUTPUT 5 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001f1eba746d0 .param/l "BS" 0 9 3, +C4<000000000000000000000000000001111>;
P_000001f1eba74708 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000100>;
P_000001f1eba74740 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000001110>;
P_000001f1eba74778 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000001001>;
P_000001f1eba747b0 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000010101>;
P_000001f1eba747e8 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000011011>;
L_000001f1ebf6bb10 .functor AND 1, L_000001f1ebf478b0, L_000001f1ebf47270, C4<1>, C4<1>;
L_000001f1ebf6bf70 .functor BUFZ 10, L_000001f1ebf4a6f0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf6bb80 .functor BUFZ 5, L_000001f1ebf4a790, C4<00000>, C4<00000>, C4<00000>;
v000001f1ebe693f0_0 .net "Debe", 0 0, L_000001f1ebf48170;  1 drivers
v000001f1ebe69490_0 .net "ExpIn", 4 0, L_000001f1ebf46f50;  alias, 1 drivers
v000001f1ebe68f90_0 .net "ExpOut", 4 0, L_000001f1ebf6bb80;  alias, 1 drivers
v000001f1ebe684f0_0 .net "Fm", 9 0, L_000001f1ebf6bf70;  alias, 1 drivers
v000001f1ebe68090_0 .net "Result", 21 0, L_000001f1ebf471d0;  1 drivers
v000001f1ebe69e90_0 .net "Rm", 10 0, L_000001f1ebf476d0;  alias, 1 drivers
v000001f1ebe68630_0 .net "ShiftCondition", 0 0, L_000001f1ebf6bb10;  1 drivers
v000001f1ebe69210_0 .net "Sm", 10 0, L_000001f1ebf48530;  alias, 1 drivers
v000001f1ebe69cb0_0 .net *"_ivl_0", 21 0, L_000001f1ebf47ef0;  1 drivers
v000001f1ebe69670_0 .net *"_ivl_13", 0 0, L_000001f1ebf478b0;  1 drivers
v000001f1ebe68e50_0 .net *"_ivl_15", 0 0, L_000001f1ebf485d0;  1 drivers
v000001f1ebe69530_0 .net *"_ivl_17", 0 0, L_000001f1ebf47270;  1 drivers
v000001f1ebe68130_0 .net *"_ivl_21", 4 0, L_000001f1ebf46c30;  1 drivers
v000001f1ebe68590_0 .net *"_ivl_23", 20 0, L_000001f1ebf48b70;  1 drivers
v000001f1ebe686d0_0 .net *"_ivl_24", 9 0, L_000001f1ebf47c70;  1 drivers
L_000001f1ebebc428 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe68d10_0 .net *"_ivl_27", 4 0, L_000001f1ebebc428;  1 drivers
L_000001f1ebebc470 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe68770_0 .net/2u *"_ivl_28", 9 0, L_000001f1ebebc470;  1 drivers
L_000001f1ebebc398 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe68810_0 .net *"_ivl_3", 10 0, L_000001f1ebebc398;  1 drivers
v000001f1ebe689f0_0 .net *"_ivl_32", 9 0, L_000001f1ebf487b0;  1 drivers
L_000001f1ebebc4b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe695d0_0 .net *"_ivl_35", 4 0, L_000001f1ebebc4b8;  1 drivers
L_000001f1ebebc500 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe68db0_0 .net/2u *"_ivl_36", 9 0, L_000001f1ebebc500;  1 drivers
v000001f1ebe68ef0_0 .net *"_ivl_38", 9 0, L_000001f1ebf46870;  1 drivers
v000001f1ebe69030_0 .net *"_ivl_4", 21 0, L_000001f1ebf47770;  1 drivers
v000001f1ebe69850_0 .net *"_ivl_40", 9 0, L_000001f1ebf47db0;  1 drivers
L_000001f1ebebc548 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe69990_0 .net *"_ivl_43", 4 0, L_000001f1ebebc548;  1 drivers
v000001f1ebe6b330_0 .net *"_ivl_44", 9 0, L_000001f1ebf479f0;  1 drivers
v000001f1ebe6c550_0 .net *"_ivl_46", 9 0, L_000001f1ebf47a90;  1 drivers
L_000001f1ebebc590 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6cb90_0 .net/2u *"_ivl_50", 5 0, L_000001f1ebebc590;  1 drivers
v000001f1ebe6ccd0_0 .net *"_ivl_54", 27 0, L_000001f1ebf48df0;  1 drivers
v000001f1ebe6b0b0_0 .net *"_ivl_56", 16 0, L_000001f1ebf48ad0;  1 drivers
L_000001f1ebebc5d8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6cc30_0 .net *"_ivl_58", 10 0, L_000001f1ebebc5d8;  1 drivers
v000001f1ebe6b510_0 .net *"_ivl_60", 27 0, L_000001f1ebf48850;  1 drivers
v000001f1ebe6c9b0_0 .net *"_ivl_62", 17 0, L_000001f1ebf48670;  1 drivers
L_000001f1ebebc620 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6b970_0 .net *"_ivl_64", 9 0, L_000001f1ebebc620;  1 drivers
v000001f1ebe6ca50_0 .net *"_ivl_68", 27 0, L_000001f1ebf48d50;  1 drivers
L_000001f1ebebc3e0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6bdd0_0 .net *"_ivl_7", 10 0, L_000001f1ebebc3e0;  1 drivers
v000001f1ebe6c910_0 .net *"_ivl_79", 1 0, L_000001f1ebf480d0;  1 drivers
L_000001f1ebebc860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6caf0_0 .net/2u *"_ivl_94", 0 0, L_000001f1ebebc860;  1 drivers
v000001f1ebe6ba10_0 .net "exp_pre", 4 0, L_000001f1ebf48990;  1 drivers
v000001f1ebe6a890_0 .net "exp_rnd", 4 0, L_000001f1ebf4a790;  1 drivers
v000001f1ebe6ab10_0 .net "frac_rnd", 9 0, L_000001f1ebf4a6f0;  1 drivers
v000001f1ebe6b1f0_0 .net "guard", 0 0, L_000001f1ebf48030;  1 drivers
v000001f1ebe6abb0_0 .net "h_overflow", 0 0, L_000001f1ebf4ae70;  1 drivers
v000001f1ebe6b5b0_0 .net "inexact", 0 0, L_000001f1ebf6bfe0;  alias, 1 drivers
v000001f1ebe6b3d0_0 .net "ms15", 14 0, L_000001f1ebf48a30;  1 drivers
v000001f1ebe6ac50_0 .net "overflow", 0 0, L_000001f1ebf49070;  alias, 1 drivers
v000001f1ebe6a930_0 .net "rest3", 2 0, L_000001f1ebf46910;  1 drivers
v000001f1ebe6c5f0_0 .net "rest4", 3 0, L_000001f1ebf488f0;  1 drivers
v000001f1ebe6b470_0 .net "shifts", 9 0, L_000001f1ebf47950;  1 drivers
v000001f1ebe6b290_0 .net "sticky", 0 0, L_000001f1ebf48210;  1 drivers
v000001f1ebe6aed0_0 .net "stream0", 27 0, L_000001f1ebf47d10;  1 drivers
v000001f1ebe6acf0_0 .net "stream1", 27 0, L_000001f1ebf48c10;  1 drivers
v000001f1ebe6c870_0 .net "stream2", 27 0, L_000001f1ebf48f30;  1 drivers
v000001f1ebe6c050_0 .net "top10", 9 0, L_000001f1ebf47f90;  1 drivers
L_000001f1ebf47ef0 .concat [ 11 11 0 0], L_000001f1ebf48530, L_000001f1ebebc398;
L_000001f1ebf47770 .concat [ 11 11 0 0], L_000001f1ebf476d0, L_000001f1ebebc3e0;
L_000001f1ebf471d0 .arith/mult 22, L_000001f1ebf47ef0, L_000001f1ebf47770;
L_000001f1ebf48170 .part L_000001f1ebf471d0, 21, 1;
L_000001f1ebf478b0 .reduce/nor L_000001f1ebf48170;
L_000001f1ebf485d0 .part L_000001f1ebf471d0, 20, 1;
L_000001f1ebf47270 .reduce/nor L_000001f1ebf485d0;
L_000001f1ebf46c30 .ufunc/vec4 TD_tb_alu_bin.DUT.U_MUL.product_mantisa.first_one, 5, L_000001f1ebf48b70 (v000001f1ebe6a2f0_0) S_000001f1ebe771c0;
L_000001f1ebf48b70 .part L_000001f1ebf471d0, 0, 21;
L_000001f1ebf47c70 .concat [ 5 5 0 0], L_000001f1ebf46c30, L_000001f1ebebc428;
L_000001f1ebf47950 .functor MUXZ 10, L_000001f1ebebc470, L_000001f1ebf47c70, L_000001f1ebf6bb10, C4<>;
L_000001f1ebf487b0 .concat [ 5 5 0 0], L_000001f1ebf46f50, L_000001f1ebebc4b8;
L_000001f1ebf46870 .arith/sum 10, L_000001f1ebf487b0, L_000001f1ebebc500;
L_000001f1ebf47db0 .concat [ 5 5 0 0], L_000001f1ebf46f50, L_000001f1ebebc548;
L_000001f1ebf479f0 .arith/sub 10, L_000001f1ebf47db0, L_000001f1ebf47950;
L_000001f1ebf47a90 .functor MUXZ 10, L_000001f1ebf479f0, L_000001f1ebf46870, L_000001f1ebf48170, C4<>;
L_000001f1ebf48990 .part L_000001f1ebf47a90, 0, 5;
L_000001f1ebf47d10 .concat [ 6 22 0 0], L_000001f1ebebc590, L_000001f1ebf471d0;
L_000001f1ebf48ad0 .part L_000001f1ebf47d10, 11, 17;
L_000001f1ebf48df0 .concat [ 17 11 0 0], L_000001f1ebf48ad0, L_000001f1ebebc5d8;
L_000001f1ebf48670 .part L_000001f1ebf47d10, 10, 18;
L_000001f1ebf48850 .concat [ 18 10 0 0], L_000001f1ebf48670, L_000001f1ebebc620;
L_000001f1ebf48c10 .functor MUXZ 28, L_000001f1ebf48850, L_000001f1ebf48df0, L_000001f1ebf48170, C4<>;
L_000001f1ebf48d50 .shift/l 28, L_000001f1ebf48c10, L_000001f1ebf47950;
L_000001f1ebf48f30 .functor MUXZ 28, L_000001f1ebf48c10, L_000001f1ebf48d50, L_000001f1ebf6bb10, C4<>;
L_000001f1ebf47f90 .part L_000001f1ebf48f30, 6, 10;
L_000001f1ebf48030 .part L_000001f1ebf48f30, 5, 1;
L_000001f1ebf46910 .part L_000001f1ebf48f30, 2, 3;
L_000001f1ebf480d0 .part L_000001f1ebf48f30, 0, 2;
L_000001f1ebf48210 .reduce/or L_000001f1ebf480d0;
L_000001f1ebf488f0 .concat [ 1 3 0 0], L_000001f1ebf48210, L_000001f1ebf46910;
L_000001f1ebf48a30 .concat [ 4 1 10 0], L_000001f1ebf488f0, L_000001f1ebf48030, L_000001f1ebf47f90;
L_000001f1ebf4a8d0 .part L_000001f1ebf471d0, 10, 10;
L_000001f1ebf49070 .functor MUXZ 1, L_000001f1ebebc860, L_000001f1ebf4ae70, L_000001f1ebf48170, C4<>;
S_000001f1ebe771c0 .scope function.vec4.s5, "first_one" "first_one" 9 17, 9 17 0, S_000001f1ebe76860;
 .timescale -9 -12;
v000001f1ebe6a2f0_0 .var "bits", 20 0;
; Variable first_one is vec4 return value of scope S_000001f1ebe771c0
v000001f1ebe69a30_0 .var "found", 0 0;
v000001f1ebe681d0_0 .var/i "idx", 31 0;
TD_tb_alu_bin.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1ebe69a30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000001f1ebe681d0_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000001f1ebe681d0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001f1ebe69a30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v000001f1ebe6a2f0_0;
    %load/vec4 v000001f1ebe681d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v000001f1ebe681d0_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebe69a30_0, 0, 1;
T_2.10 ;
    %load/vec4 v000001f1ebe681d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f1ebe681d0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000001f1ebe766d0 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_000001f1ebe76860;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_000001f1eba67340 .param/l "BS" 0 8 24, +C4<000000000000000000000000000001111>;
P_000001f1eba67378 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000100>;
P_000001f1eba673b0 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000001001>;
L_000001f1ebf6bfe0 .functor AND 1, L_000001f1ebf4a830, L_000001f1ebf48170, C4<1>, C4<1>;
v000001f1ebe68a90_0 .net "CarryOut", 0 0, L_000001f1ebf48170;  alias, 1 drivers
v000001f1ebe69b70_0 .net "Man", 9 0, L_000001f1ebf4a8d0;  1 drivers
v000001f1ebe69d50_0 .net *"_ivl_1", 0 0, L_000001f1ebf4a830;  1 drivers
v000001f1ebe68b30_0 .net "inexact", 0 0, L_000001f1ebf6bfe0;  alias, 1 drivers
L_000001f1ebf4a830 .part L_000001f1ebf4a8d0, 0, 1;
S_000001f1ebe76b80 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_000001f1ebe76860;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "Exp";
    .port_info 1 /INPUT 5 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_000001f1ebe77ed0 .param/l "BS" 0 8 1, +C4<000000000000000000000000000001111>;
P_000001f1ebe77f08 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000100>;
P_000001f1ebe77f40 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000001001>;
L_000001f1ebebc818 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe69f30_0 .net "AddExp", 4 0, L_000001f1ebebc818;  1 drivers
v000001f1ebe6a110_0 .net "Exp", 4 0, L_000001f1ebf46f50;  alias, 1 drivers
v000001f1ebe68310_0 .net "NewExp", 5 0, L_000001f1ebf49750;  1 drivers
v000001f1ebe6a4d0_0 .net "OverFlow", 0 0, L_000001f1ebf4ae70;  alias, 1 drivers
v000001f1ebe6a070_0 .net *"_ivl_0", 5 0, L_000001f1ebf4a970;  1 drivers
L_000001f1ebebc7d0 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v000001f1ebe69fd0_0 .net/2u *"_ivl_10", 5 0, L_000001f1ebebc7d0;  1 drivers
L_000001f1ebebc788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe683b0_0 .net *"_ivl_3", 0 0, L_000001f1ebebc788;  1 drivers
L_000001f1ebebd550 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe692b0_0 .net *"_ivl_4", 5 0, L_000001f1ebebd550;  1 drivers
L_000001f1ebf4a970 .concat [ 5 1 0 0], L_000001f1ebf46f50, L_000001f1ebebc788;
L_000001f1ebf49750 .arith/sum 6, L_000001f1ebf4a970, L_000001f1ebebd550;
L_000001f1ebf4ae70 .cmp/ge 6, L_000001f1ebf49750, L_000001f1ebebc7d0;
S_000001f1ebe76d10 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_000001f1ebe76860;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f1eba673f0 .param/l "BS" 0 6 22, +C4<000000000000000000000000000001111>;
P_000001f1eba67428 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f1eba67460 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001f1eba67498 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f1ebf6c4b0 .functor NOT 1, L_000001f1ebf49570, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6c130 .functor OR 1, L_000001f1ebf4a3d0, L_000001f1ebf499d0, C4<0>, C4<0>;
L_000001f1ebf6c2f0 .functor AND 1, L_000001f1ebf46a50, L_000001f1ebf6c130, C4<1>, C4<1>;
v000001f1ebe6a1b0_0 .net *"_ivl_11", 9 0, L_000001f1ebf49cf0;  1 drivers
v000001f1ebe688b0_0 .net *"_ivl_12", 10 0, L_000001f1ebf49bb0;  1 drivers
L_000001f1ebebc668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe6a610_0 .net *"_ivl_15", 0 0, L_000001f1ebebc668;  1 drivers
v000001f1ebe68c70_0 .net *"_ivl_17", 0 0, L_000001f1ebf499d0;  1 drivers
v000001f1ebe6a6b0_0 .net *"_ivl_19", 0 0, L_000001f1ebf6c130;  1 drivers
v000001f1ebe69350_0 .net *"_ivl_21", 0 0, L_000001f1ebf6c2f0;  1 drivers
L_000001f1ebebc6b0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe69df0_0 .net/2u *"_ivl_22", 10 0, L_000001f1ebebc6b0;  1 drivers
L_000001f1ebebc6f8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe69170_0 .net/2u *"_ivl_24", 10 0, L_000001f1ebebc6f8;  1 drivers
v000001f1ebe69710_0 .net *"_ivl_26", 10 0, L_000001f1ebf4a650;  1 drivers
v000001f1ebe69c10_0 .net *"_ivl_3", 3 0, L_000001f1ebf4b7d0;  1 drivers
v000001f1ebe698f0_0 .net *"_ivl_33", 0 0, L_000001f1ebf49c50;  1 drivers
v000001f1ebe6a250_0 .net *"_ivl_34", 4 0, L_000001f1ebf494d0;  1 drivers
L_000001f1ebebc740 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe67f50_0 .net *"_ivl_37", 3 0, L_000001f1ebebc740;  1 drivers
v000001f1ebe697b0_0 .net *"_ivl_7", 0 0, L_000001f1ebf49570;  1 drivers
v000001f1ebe67ff0_0 .net "boolean", 0 0, L_000001f1ebf4a3d0;  1 drivers
v000001f1ebe6a390_0 .net "exp", 4 0, L_000001f1ebf48990;  alias, 1 drivers
v000001f1ebe68bd0_0 .net "exp_round", 4 0, L_000001f1ebf4a790;  alias, 1 drivers
v000001f1ebe69ad0_0 .net "guard", 0 0, L_000001f1ebf46a50;  1 drivers
v000001f1ebe690d0_0 .net "is_even", 0 0, L_000001f1ebf6c4b0;  1 drivers
v000001f1ebe68950_0 .net "ms", 14 0, L_000001f1ebf48a30;  alias, 1 drivers
v000001f1ebe68450_0 .net "ms_round", 9 0, L_000001f1ebf4a6f0;  alias, 1 drivers
v000001f1ebe6a430_0 .net "temp", 10 0, L_000001f1ebf4aab0;  1 drivers
L_000001f1ebf46a50 .part L_000001f1ebf48a30, 4, 1;
L_000001f1ebf4b7d0 .part L_000001f1ebf48a30, 0, 4;
L_000001f1ebf4a3d0 .reduce/or L_000001f1ebf4b7d0;
L_000001f1ebf49570 .part L_000001f1ebf48a30, 5, 1;
L_000001f1ebf49cf0 .part L_000001f1ebf48a30, 5, 10;
L_000001f1ebf49bb0 .concat [ 10 1 0 0], L_000001f1ebf49cf0, L_000001f1ebebc668;
L_000001f1ebf499d0 .reduce/nor L_000001f1ebf6c4b0;
L_000001f1ebf4a650 .functor MUXZ 11, L_000001f1ebebc6f8, L_000001f1ebebc6b0, L_000001f1ebf6c2f0, C4<>;
L_000001f1ebf4aab0 .arith/sum 11, L_000001f1ebf49bb0, L_000001f1ebf4a650;
L_000001f1ebf4a6f0 .part L_000001f1ebf4aab0, 0, 10;
L_000001f1ebf49c50 .part L_000001f1ebf4aab0, 10, 1;
L_000001f1ebf494d0 .concat [ 1 4 0 0], L_000001f1ebf49c50, L_000001f1ebebc740;
L_000001f1ebf4a790 .arith/sum 5, L_000001f1ebf48990, L_000001f1ebf494d0;
S_000001f1ebe76ea0 .scope module, "U_SUB" "Suma16Bits" 4 76, 5 219 0, S_000001f1ebde1bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "S";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001f1ebe77d70 .param/l "BS" 0 5 219, +C4<000000000000000000000000000001111>;
P_000001f1ebe77da8 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000100>;
P_000001f1ebe77de0 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000001001>;
L_000001f1ebf5a250 .functor OR 1, L_000001f1ebf3e710, L_000001f1ebf3d130, C4<0>, C4<0>;
L_000001f1ebf5a6b0 .functor OR 1, L_000001f1ebf3de50, L_000001f1ebf3e210, C4<0>, C4<0>;
L_000001f1ebf5a090 .functor XOR 1, L_000001f1ebf3ceb0, L_000001f1ebf3cf50, C4<0>, C4<0>;
L_000001f1ebf5a1e0 .functor AND 1, L_000001f1ebf5a090, L_000001f1ebf41230, C4<1>, C4<1>;
L_000001f1ebf59840 .functor AND 1, L_000001f1ebf5a1e0, L_000001f1ebf3f750, C4<1>, C4<1>;
L_000001f1ebf59df0 .functor NOT 10, L_000001f1ebf3c050, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf59a00 .functor AND 1, L_000001f1ebf40290, L_000001f1ebf3f9d0, C4<1>, C4<1>;
L_000001f1ebf59a70 .functor NOT 10, L_000001f1ebf3c230, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf59ae0 .functor AND 1, L_000001f1ebf59a00, L_000001f1ebf40470, C4<1>, C4<1>;
L_000001f1ebf5a330 .functor NOT 5, L_000001f1ebf3c2d0, C4<00000>, C4<00000>, C4<00000>;
L_000001f1ebf59ed0 .functor AND 1, L_000001f1ebf59ae0, L_000001f1ebf40330, C4<1>, C4<1>;
L_000001f1ebf5a560 .functor NOT 5, L_000001f1ebf3c370, C4<00000>, C4<00000>, C4<00000>;
L_000001f1ebf5a5d0 .functor AND 1, L_000001f1ebf59ed0, L_000001f1ebf3fed0, C4<1>, C4<1>;
L_000001f1ebf59b50 .functor OR 1, L_000001f1ebf59840, L_000001f1ebf5a5d0, C4<0>, C4<0>;
L_000001f1ebf6b870 .functor AND 1, L_000001f1ebf5a090, L_000001f1ebf59b50, C4<1>, C4<1>;
L_000001f1ebf6b8e0 .functor BUFZ 5, L_000001f1ebf45f10, C4<00000>, C4<00000>, C4<00000>;
L_000001f1ebf6baa0 .functor BUFZ 10, L_000001f1ebf46550, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf6b950 .functor BUFZ 1, L_000001f1ebf5a6b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6b9c0 .functor AND 1, L_000001f1ebf469b0, L_000001f1ebf6b950, C4<1>, C4<1>;
v000001f1ebea8390_0 .net "F", 15 0, L_000001f1ebf45fb0;  alias, 1 drivers
v000001f1ebea8610_0 .net "R", 15 0, L_000001f1ebf47630;  1 drivers
v000001f1ebea7b70_0 .net "S", 15 0, v000001f1ebeaf190_0;  alias, 1 drivers
v000001f1ebea6270_0 .net *"_ivl_109", 0 0, L_000001f1ebf6b870;  1 drivers
L_000001f1ebebbf18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebea6090_0 .net/2u *"_ivl_110", 0 0, L_000001f1ebebbf18;  1 drivers
v000001f1ebea7df0_0 .net *"_ivl_112", 0 0, L_000001f1ebf464b0;  1 drivers
v000001f1ebea84d0_0 .net *"_ivl_117", 4 0, L_000001f1ebf6b8e0;  1 drivers
v000001f1ebea6ef0_0 .net *"_ivl_122", 9 0, L_000001f1ebf6baa0;  1 drivers
L_000001f1ebebbf60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebea5ff0_0 .net/2u *"_ivl_125", 4 0, L_000001f1ebebbf60;  1 drivers
L_000001f1ebebbfa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea8570_0 .net/2u *"_ivl_129", 4 0, L_000001f1ebebbfa8;  1 drivers
v000001f1ebea70d0_0 .net *"_ivl_131", 0 0, L_000001f1ebf469b0;  1 drivers
L_000001f1ebebb930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebea7210_0 .net/2u *"_ivl_16", 0 0, L_000001f1ebebb930;  1 drivers
v000001f1ebea77b0_0 .net *"_ivl_18", 10 0, L_000001f1ebf3cd70;  1 drivers
L_000001f1ebebb978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebea61d0_0 .net/2u *"_ivl_22", 0 0, L_000001f1ebebb978;  1 drivers
v000001f1ebea7490_0 .net *"_ivl_24", 10 0, L_000001f1ebf3d4f0;  1 drivers
L_000001f1ebebb9c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebea6bd0_0 .net/2u *"_ivl_28", 0 0, L_000001f1ebebb9c0;  1 drivers
L_000001f1ebebba08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebea7c10_0 .net/2u *"_ivl_32", 0 0, L_000001f1ebebba08;  1 drivers
v000001f1ebea7d50_0 .net *"_ivl_41", 9 0, L_000001f1ebf3d6d0;  1 drivers
v000001f1ebea6130_0 .net *"_ivl_45", 9 0, L_000001f1ebf3e350;  1 drivers
v000001f1ebea6b30_0 .net *"_ivl_52", 0 0, L_000001f1ebf3e3f0;  1 drivers
v000001f1ebea6c70_0 .net *"_ivl_54", 0 0, L_000001f1ebf3e7b0;  1 drivers
v000001f1ebea8070_0 .net *"_ivl_56", 0 0, L_000001f1ebf3e5d0;  1 drivers
v000001f1ebea6630_0 .net *"_ivl_58", 0 0, L_000001f1ebf41410;  1 drivers
v000001f1ebea66d0_0 .net *"_ivl_60", 0 0, L_000001f1ebf41690;  1 drivers
v000001f1ebea6310_0 .net *"_ivl_62", 0 0, L_000001f1ebf403d0;  1 drivers
v000001f1ebea7e90_0 .net *"_ivl_66", 0 0, L_000001f1ebf41230;  1 drivers
v000001f1ebea63b0_0 .net *"_ivl_69", 0 0, L_000001f1ebf5a1e0;  1 drivers
v000001f1ebea6590_0 .net *"_ivl_70", 0 0, L_000001f1ebf3f750;  1 drivers
v000001f1ebea6450_0 .net *"_ivl_73", 0 0, L_000001f1ebf59840;  1 drivers
v000001f1ebea82f0_0 .net *"_ivl_75", 0 0, L_000001f1ebf40290;  1 drivers
v000001f1ebea6d10_0 .net *"_ivl_76", 9 0, L_000001f1ebf59df0;  1 drivers
v000001f1ebea64f0_0 .net *"_ivl_79", 0 0, L_000001f1ebf3f9d0;  1 drivers
v000001f1ebea7670_0 .net *"_ivl_81", 0 0, L_000001f1ebf59a00;  1 drivers
v000001f1ebea6810_0 .net *"_ivl_82", 9 0, L_000001f1ebf59a70;  1 drivers
v000001f1ebea68b0_0 .net *"_ivl_85", 0 0, L_000001f1ebf40470;  1 drivers
v000001f1ebea6950_0 .net *"_ivl_87", 0 0, L_000001f1ebf59ae0;  1 drivers
v000001f1ebea69f0_0 .net *"_ivl_88", 4 0, L_000001f1ebf5a330;  1 drivers
v000001f1ebea7f30_0 .net *"_ivl_91", 0 0, L_000001f1ebf40330;  1 drivers
v000001f1ebea7a30_0 .net *"_ivl_93", 0 0, L_000001f1ebf59ed0;  1 drivers
v000001f1ebea6a90_0 .net *"_ivl_94", 4 0, L_000001f1ebf5a560;  1 drivers
v000001f1ebea72b0_0 .net *"_ivl_97", 0 0, L_000001f1ebf3fed0;  1 drivers
v000001f1ebea6db0_0 .net *"_ivl_99", 0 0, L_000001f1ebf5a5d0;  1 drivers
v000001f1ebea8110_0 .net "boolean1", 0 0, L_000001f1ebf3ef30;  1 drivers
v000001f1ebea81b0_0 .net "boolean2", 0 0, L_000001f1ebf5a090;  1 drivers
v000001f1ebea7530_0 .net "diff_exp1", 4 0, L_000001f1ebf3d9f0;  1 drivers
v000001f1ebea6e50_0 .net "diff_exp2", 4 0, L_000001f1ebf3e030;  1 drivers
v000001f1ebea8250_0 .net "e1", 4 0, L_000001f1ebf3c2d0;  1 drivers
v000001f1ebea8430_0 .net "e2", 4 0, L_000001f1ebf3c370;  1 drivers
v000001f1ebea6f90_0 .net "exp_aux", 4 0, L_000001f1ebf3e530;  1 drivers
v000001f1ebea7170_0 .net "exp_sum_add", 4 0, L_000001f1ebf54c90;  1 drivers
v000001f1ebea7850_0 .net "exp_sum_sub", 4 0, L_000001f1ebf6bcd0;  1 drivers
v000001f1ebea75d0_0 .net "final_exp", 4 0, L_000001f1ebf45f10;  1 drivers
v000001f1ebea78f0_0 .net "g1", 0 0, L_000001f1ebf3e2b0;  1 drivers
v000001f1ebea7990_0 .net "g1_shift", 0 0, L_000001f1ebf3cc30;  1 drivers
v000001f1ebea9f10_0 .net "g2", 0 0, L_000001f1ebf3d630;  1 drivers
v000001f1ebeaa5f0_0 .net "g2_shift", 0 0, L_000001f1ebf3d590;  1 drivers
v000001f1ebea91f0_0 .net "inexact", 0 0, L_000001f1ebf6b950;  alias, 1 drivers
v000001f1ebeaa9b0_0 .net "inexact_m1", 0 0, L_000001f1ebf3de50;  1 drivers
v000001f1ebea96f0_0 .net "inexact_m2", 0 0, L_000001f1ebf3e210;  1 drivers
v000001f1ebea8f70_0 .net "is_same_exp", 0 0, L_000001f1ebf3e670;  1 drivers
v000001f1ebea9790_0 .net "is_zero_result", 0 0, L_000001f1ebf59b50;  1 drivers
v000001f1ebea98d0_0 .net "lost_align", 0 0, L_000001f1ebf5a6b0;  1 drivers
v000001f1ebeaa410_0 .net "m1_10", 9 0, L_000001f1ebf3d770;  1 drivers
v000001f1ebea87f0_0 .net "m1_11", 10 0, L_000001f1ebf3ce10;  1 drivers
v000001f1ebeaab90_0 .net "m1_init", 9 0, L_000001f1ebf3c050;  1 drivers
v000001f1ebea9a10_0 .net "m1_shift", 10 0, L_000001f1ebf3d950;  1 drivers
v000001f1ebeaac30_0 .net "m2_10", 9 0, L_000001f1ebf3d810;  1 drivers
v000001f1ebea9970_0 .net "m2_11", 10 0, L_000001f1ebf3d310;  1 drivers
v000001f1ebea9bf0_0 .net "m2_init", 9 0, L_000001f1ebf3c230;  1 drivers
v000001f1ebea9830_0 .net "m2_shift", 10 0, L_000001f1ebf3ca50;  1 drivers
v000001f1ebea8890_0 .net "op_sum", 9 0, L_000001f1ebf46550;  1 drivers
v000001f1ebea9b50_0 .net "op_sum_add", 9 0, L_000001f1ebf552b0;  1 drivers
v000001f1ebeaa7d0_0 .net "op_sum_sub", 9 0, L_000001f1ebf6c750;  1 drivers
v000001f1ebea9650_0 .net "overflow", 0 0, L_000001f1ebf47810;  alias, 1 drivers
v000001f1ebea9010_0 .net "s1", 0 0, L_000001f1ebf3ceb0;  1 drivers
v000001f1ebeaacd0_0 .net "s2", 0 0, L_000001f1ebf3cf50;  1 drivers
v000001f1ebea9ab0_0 .net "sign", 0 0, L_000001f1ebf40bf0;  1 drivers
v000001f1ebea9470_0 .net "sticky_for_round", 0 0, L_000001f1ebf5a250;  1 drivers
v000001f1ebea8930_0 .net "sticky_m1", 0 0, L_000001f1ebf3e710;  1 drivers
v000001f1ebea8bb0_0 .net "sticky_m2", 0 0, L_000001f1ebf3d130;  1 drivers
v000001f1ebeaaa50_0 .net "underflow", 0 0, L_000001f1ebf6b9c0;  alias, 1 drivers
L_000001f1ebf3c050 .part v000001f1ebeaf190_0, 0, 10;
L_000001f1ebf3c230 .part L_000001f1ebf47630, 0, 10;
L_000001f1ebf3c2d0 .part v000001f1ebeaf190_0, 10, 5;
L_000001f1ebf3c370 .part L_000001f1ebf47630, 10, 5;
L_000001f1ebf3ceb0 .part v000001f1ebeaf190_0, 15, 1;
L_000001f1ebf3cf50 .part L_000001f1ebf47630, 15, 1;
L_000001f1ebf3ef30 .cmp/gt 5, L_000001f1ebf3c2d0, L_000001f1ebf3c370;
L_000001f1ebf3e670 .cmp/eq 5, L_000001f1ebf3c2d0, L_000001f1ebf3c370;
L_000001f1ebf3cd70 .concat [ 10 1 0 0], L_000001f1ebf3c050, L_000001f1ebebb930;
L_000001f1ebf3ce10 .functor MUXZ 11, L_000001f1ebf3d950, L_000001f1ebf3cd70, L_000001f1ebf3ef30, C4<>;
L_000001f1ebf3d4f0 .concat [ 10 1 0 0], L_000001f1ebf3c230, L_000001f1ebebb978;
L_000001f1ebf3d310 .functor MUXZ 11, L_000001f1ebf3d4f0, L_000001f1ebf3ca50, L_000001f1ebf3ef30, C4<>;
L_000001f1ebf3e2b0 .functor MUXZ 1, L_000001f1ebf3cc30, L_000001f1ebebb9c0, L_000001f1ebf3ef30, C4<>;
L_000001f1ebf3d630 .functor MUXZ 1, L_000001f1ebebba08, L_000001f1ebf3d590, L_000001f1ebf3ef30, C4<>;
L_000001f1ebf3d6d0 .part L_000001f1ebf3d950, 0, 10;
L_000001f1ebf3d770 .functor MUXZ 10, L_000001f1ebf3d6d0, L_000001f1ebf3c050, L_000001f1ebf3ef30, C4<>;
L_000001f1ebf3e350 .part L_000001f1ebf3ca50, 0, 10;
L_000001f1ebf3d810 .functor MUXZ 10, L_000001f1ebf3c230, L_000001f1ebf3e350, L_000001f1ebf3ef30, C4<>;
L_000001f1ebf3e530 .functor MUXZ 5, L_000001f1ebf3c370, L_000001f1ebf3c2d0, L_000001f1ebf3ef30, C4<>;
L_000001f1ebf3e3f0 .cmp/gt 5, L_000001f1ebf3c2d0, L_000001f1ebf3c370;
L_000001f1ebf3e7b0 .cmp/gt 5, L_000001f1ebf3c370, L_000001f1ebf3c2d0;
L_000001f1ebf3e5d0 .cmp/ge 10, L_000001f1ebf3c050, L_000001f1ebf3c230;
L_000001f1ebf41410 .functor MUXZ 1, L_000001f1ebf3cf50, L_000001f1ebf3ceb0, L_000001f1ebf3e5d0, C4<>;
L_000001f1ebf41690 .functor MUXZ 1, L_000001f1ebf41410, L_000001f1ebf3cf50, L_000001f1ebf3e7b0, C4<>;
L_000001f1ebf403d0 .functor MUXZ 1, L_000001f1ebf41690, L_000001f1ebf3ceb0, L_000001f1ebf3e3f0, C4<>;
L_000001f1ebf40bf0 .functor MUXZ 1, L_000001f1ebf3ceb0, L_000001f1ebf403d0, L_000001f1ebf5a090, C4<>;
L_000001f1ebf41230 .cmp/eq 10, L_000001f1ebf3c050, L_000001f1ebf3c230;
L_000001f1ebf3f750 .cmp/eq 5, L_000001f1ebf3c2d0, L_000001f1ebf3c370;
L_000001f1ebf40290 .reduce/nor L_000001f1ebf5a090;
L_000001f1ebf3f9d0 .reduce/and L_000001f1ebf59df0;
L_000001f1ebf40470 .reduce/and L_000001f1ebf59a70;
L_000001f1ebf40330 .reduce/and L_000001f1ebf5a330;
L_000001f1ebf3fed0 .reduce/and L_000001f1ebf5a560;
L_000001f1ebf46550 .functor MUXZ 10, L_000001f1ebf552b0, L_000001f1ebf6c750, L_000001f1ebf5a090, C4<>;
L_000001f1ebf45f10 .functor MUXZ 5, L_000001f1ebf54c90, L_000001f1ebf6bcd0, L_000001f1ebf5a090, C4<>;
L_000001f1ebf464b0 .functor MUXZ 1, L_000001f1ebf40bf0, L_000001f1ebebbf18, L_000001f1ebf6b870, C4<>;
L_000001f1ebf45fb0 .concat8 [ 10 5 1 0], L_000001f1ebf6baa0, L_000001f1ebf6b8e0, L_000001f1ebf464b0;
L_000001f1ebf47810 .cmp/eq 5, L_000001f1ebf45f10, L_000001f1ebebbf60;
L_000001f1ebf469b0 .cmp/eq 5, L_000001f1ebf45f10, L_000001f1ebebbfa8;
S_000001f1ebe77030 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000001f1ebe76ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001f1ebe783a0 .param/l "BS" 0 5 61, +C4<000000000000000000000000000001111>;
P_000001f1ebe783d8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001f1ebe78410 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001f1ebe7c9c0_0 .net "F", 10 0, L_000001f1ebf3d950;  alias, 1 drivers
L_000001f1ebebb810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7c920_0 .net/2u *"_ivl_0", 0 0, L_000001f1ebebb810;  1 drivers
v000001f1ebe7ce20_0 .net *"_ivl_13", 8 0, L_000001f1ebf3eb70;  1 drivers
v000001f1ebe7ca60_0 .net *"_ivl_17", 9 0, L_000001f1ebf3d090;  1 drivers
L_000001f1ebebb858 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7b840_0 .net/2u *"_ivl_2", 9 0, L_000001f1ebebb858;  1 drivers
v000001f1ebe7c060_0 .net "full_value", 20 0, L_000001f1ebf3ead0;  1 drivers
v000001f1ebe7bd40_0 .net "guard_bit", 0 0, L_000001f1ebf3cc30;  alias, 1 drivers
v000001f1ebe7af80_0 .net "inexact_flag", 0 0, L_000001f1ebf3de50;  alias, 1 drivers
v000001f1ebe7cba0_0 .net "mantisa", 9 0, L_000001f1ebf3c050;  alias, 1 drivers
v000001f1ebe7cc40_0 .net "shifted", 20 0, L_000001f1ebf3cb90;  1 drivers
v000001f1ebe7d3c0_0 .net "shifts", 4 0, L_000001f1ebf3e030;  alias, 1 drivers
v000001f1ebe7cce0_0 .net "sticky_bits", 0 0, L_000001f1ebf3e710;  alias, 1 drivers
L_000001f1ebf3ead0 .concat [ 10 10 1 0], L_000001f1ebebb858, L_000001f1ebf3c050, L_000001f1ebebb810;
L_000001f1ebf3cb90 .shift/r 21, L_000001f1ebf3ead0, L_000001f1ebf3e030;
L_000001f1ebf3d950 .part L_000001f1ebf3cb90, 10, 11;
L_000001f1ebf3cc30 .part L_000001f1ebf3cb90, 9, 1;
L_000001f1ebf3eb70 .part L_000001f1ebf3cb90, 0, 9;
L_000001f1ebf3e710 .reduce/or L_000001f1ebf3eb70;
L_000001f1ebf3d090 .part L_000001f1ebf3cb90, 0, 10;
L_000001f1ebf3de50 .reduce/or L_000001f1ebf3d090;
S_000001f1ebe75730 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000001f1ebe76ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "mantisa";
    .port_info 1 /INPUT 5 "shifts";
    .port_info 2 /OUTPUT 11 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001f1ebe77e20 .param/l "BS" 0 5 61, +C4<000000000000000000000000000001111>;
P_000001f1ebe77e58 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000100>;
P_000001f1ebe77e90 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000001001>;
v000001f1ebe7b980_0 .net "F", 10 0, L_000001f1ebf3ca50;  alias, 1 drivers
L_000001f1ebebb8a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7cec0_0 .net/2u *"_ivl_0", 0 0, L_000001f1ebebb8a0;  1 drivers
v000001f1ebe7b020_0 .net *"_ivl_13", 8 0, L_000001f1ebf3ccd0;  1 drivers
v000001f1ebe7d460_0 .net *"_ivl_17", 9 0, L_000001f1ebf3e170;  1 drivers
L_000001f1ebebb8e8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7cf60_0 .net/2u *"_ivl_2", 9 0, L_000001f1ebebb8e8;  1 drivers
v000001f1ebe7b5c0_0 .net "full_value", 20 0, L_000001f1ebf3df90;  1 drivers
v000001f1ebe7d640_0 .net "guard_bit", 0 0, L_000001f1ebf3d590;  alias, 1 drivers
v000001f1ebe7b660_0 .net "inexact_flag", 0 0, L_000001f1ebf3e210;  alias, 1 drivers
v000001f1ebe7d0a0_0 .net "mantisa", 9 0, L_000001f1ebf3c230;  alias, 1 drivers
v000001f1ebe7be80_0 .net "shifted", 20 0, L_000001f1ebf3ec10;  1 drivers
v000001f1ebe7bf20_0 .net "shifts", 4 0, L_000001f1ebf3d9f0;  alias, 1 drivers
v000001f1ebe7ba20_0 .net "sticky_bits", 0 0, L_000001f1ebf3d130;  alias, 1 drivers
L_000001f1ebf3df90 .concat [ 10 10 1 0], L_000001f1ebebb8e8, L_000001f1ebf3c230, L_000001f1ebebb8a0;
L_000001f1ebf3ec10 .shift/r 21, L_000001f1ebf3df90, L_000001f1ebf3d9f0;
L_000001f1ebf3ca50 .part L_000001f1ebf3ec10, 10, 11;
L_000001f1ebf3d590 .part L_000001f1ebf3ec10, 9, 1;
L_000001f1ebf3ccd0 .part L_000001f1ebf3ec10, 0, 9;
L_000001f1ebf3d130 .reduce/or L_000001f1ebf3ccd0;
L_000001f1ebf3e170 .part L_000001f1ebf3ec10, 0, 10;
L_000001f1ebf3e210 .reduce/or L_000001f1ebf3e170;
S_000001f1ebe75f00 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000001f1ebe76ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "S";
    .port_info 1 /INPUT 10 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
P_000001f1ebe77b60 .param/l "BS" 0 5 130, +C4<000000000000000000000000000001111>;
P_000001f1ebe77b98 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000100>;
P_000001f1ebe77bd0 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000001001>;
L_000001f1ebf6b020 .functor AND 1, L_000001f1ebf45b50, L_000001f1ebf46730, C4<1>, C4<1>;
L_000001f1ebf6a530 .functor AND 1, L_000001f1ebf3e670, L_000001f1ebf46410, C4<1>, C4<1>;
L_000001f1ebf6ad80 .functor OR 1, L_000001f1ebf6b020, L_000001f1ebf6a530, C4<0>, C4<0>;
L_000001f1ebf69d50 .functor AND 1, L_000001f1ebf455b0, L_000001f1ebf462d0, C4<1>, C4<1>;
L_000001f1ebf6b2c0 .functor OR 1, L_000001f1ebf69d50, L_000001f1ebf3e670, C4<0>, C4<0>;
L_000001f1ebf6b560 .functor AND 1, L_000001f1ebf3ef30, L_000001f1ebf44890, C4<1>, C4<1>;
L_000001f1ebf6b6b0 .functor OR 1, L_000001f1ebf6b2c0, L_000001f1ebf6b560, C4<0>, C4<0>;
L_000001f1ebf6bcd0 .functor BUFZ 5, L_000001f1ebf45d30, C4<00000>, C4<00000>, C4<00000>;
L_000001f1ebf6c750 .functor BUFZ 10, L_000001f1ebf45a10, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000001f1ebe78e60_0 .net "Debe", 10 0, L_000001f1ebf45510;  1 drivers
v000001f1ebe79180_0 .net "Debe_e", 10 0, L_000001f1ebf46690;  1 drivers
v000001f1ebe79220_0 .net "ExpAux", 4 0, L_000001f1ebf44cf0;  1 drivers
v000001f1ebe7a4e0_0 .net "ExpFinal", 4 0, L_000001f1ebf45d30;  1 drivers
v000001f1ebe79a40_0 .net "ExpIn", 4 0, L_000001f1ebf3e530;  alias, 1 drivers
v000001f1ebe79900_0 .net "ExpOut", 4 0, L_000001f1ebf6bcd0;  alias, 1 drivers
v000001f1ebe79ea0_0 .net "ExpOutTemp", 4 0, L_000001f1ebf44ed0;  1 drivers
v000001f1ebe79d60_0 .net "F", 9 0, L_000001f1ebf6c750;  alias, 1 drivers
v000001f1ebe79c20_0 .net "FFinal", 9 0, L_000001f1ebf45a10;  1 drivers
v000001f1ebe7a6c0_0 .net "FTemp", 9 0, L_000001f1ebf45470;  1 drivers
v000001f1ebe7a080_0 .net "FToRound", 14 0, L_000001f1ebf44d90;  1 drivers
v000001f1ebe7a620_0 .net "F_aux", 9 0, L_000001f1ebf44390;  1 drivers
v000001f1ebe7a120_0 .net "F_aux_e", 9 0, L_000001f1ebf44070;  1 drivers
v000001f1ebe7a760_0 .net "F_to_use", 9 0, L_000001f1ebf45010;  1 drivers
v000001f1ebe7a800_0 .net "R", 9 0, L_000001f1ebf3d810;  alias, 1 drivers
v000001f1ebe99cf0_0 .net "S", 9 0, L_000001f1ebf3d770;  alias, 1 drivers
L_000001f1ebebbc90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe9a010_0 .net/2u *"_ivl_145", 0 0, L_000001f1ebebbc90;  1 drivers
L_000001f1ebebbcd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe9b870_0 .net/2u *"_ivl_150", 0 0, L_000001f1ebebbcd8;  1 drivers
v000001f1ebe99a70_0 .net *"_ivl_157", 0 0, L_000001f1ebf45b50;  1 drivers
v000001f1ebe99d90_0 .net *"_ivl_159", 0 0, L_000001f1ebf46730;  1 drivers
v000001f1ebe99b10_0 .net *"_ivl_161", 0 0, L_000001f1ebf6b020;  1 drivers
v000001f1ebe9baf0_0 .net *"_ivl_163", 0 0, L_000001f1ebf46410;  1 drivers
v000001f1ebe99bb0_0 .net *"_ivl_165", 0 0, L_000001f1ebf6a530;  1 drivers
v000001f1ebe9be10_0 .net *"_ivl_169", 0 0, L_000001f1ebf455b0;  1 drivers
v000001f1ebe9ae70_0 .net *"_ivl_171", 0 0, L_000001f1ebf462d0;  1 drivers
v000001f1ebe99e30_0 .net *"_ivl_173", 0 0, L_000001f1ebf69d50;  1 drivers
v000001f1ebe99c50_0 .net *"_ivl_175", 0 0, L_000001f1ebf6b2c0;  1 drivers
v000001f1ebe9beb0_0 .net *"_ivl_177", 0 0, L_000001f1ebf44890;  1 drivers
v000001f1ebe99ed0_0 .net *"_ivl_179", 0 0, L_000001f1ebf6b560;  1 drivers
v000001f1ebe9b690_0 .net *"_ivl_185", 0 0, L_000001f1ebf453d0;  1 drivers
v000001f1ebe9b230_0 .net *"_ivl_190", 9 0, L_000001f1ebf46190;  1 drivers
L_000001f1ebebbd68 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001f1ebe9aa10_0 .net/2u *"_ivl_194", 31 0, L_000001f1ebebbd68;  1 drivers
v000001f1ebe9b4b0_0 .net *"_ivl_196", 31 0, L_000001f1ebf449d0;  1 drivers
L_000001f1ebebbdb0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe9b550_0 .net *"_ivl_199", 26 0, L_000001f1ebebbdb0;  1 drivers
v000001f1ebe9a6f0_0 .net *"_ivl_200", 31 0, L_000001f1ebf44a70;  1 drivers
v000001f1ebe9ac90_0 .net *"_ivl_205", 4 0, L_000001f1ebf45ab0;  1 drivers
v000001f1ebe99f70_0 .net "cond_F_shift", 0 0, L_000001f1ebf6b6b0;  1 drivers
v000001f1ebe9b730_0 .net "cond_idx", 0 0, L_000001f1ebf6ad80;  1 drivers
v000001f1ebe9bb90_0 .net "idx", 4 0, L_000001f1ebf45150;  1 drivers
v000001f1ebe9bc30_0 .net "idx_e", 4 0, L_000001f1ebf45970;  1 drivers
v000001f1ebe9bd70_0 .net "idx_to_use", 4 0, L_000001f1ebf46050;  1 drivers
v000001f1ebe9a5b0_0 .net "is_mayus_exp", 0 0, L_000001f1ebf3ef30;  alias, 1 drivers
v000001f1ebe9b2d0_0 .net "is_same_exp", 0 0, L_000001f1ebf3e670;  alias, 1 drivers
v000001f1ebe9b370_0 .net "lost_bits", 9 0, L_000001f1ebf458d0;  1 drivers
L_000001f1ebf41af0 .part L_000001f1ebf3d770, 0, 1;
L_000001f1ebf42ef0 .part L_000001f1ebf3d810, 0, 1;
L_000001f1ebf41ff0 .part L_000001f1ebf45510, 0, 1;
L_000001f1ebf43df0 .part L_000001f1ebf3d810, 0, 1;
L_000001f1ebf41870 .part L_000001f1ebf3d770, 0, 1;
L_000001f1ebf43cb0 .part L_000001f1ebf46690, 0, 1;
L_000001f1ebf42090 .part L_000001f1ebf3d770, 1, 1;
L_000001f1ebf426d0 .part L_000001f1ebf3d810, 1, 1;
L_000001f1ebf42130 .part L_000001f1ebf45510, 1, 1;
L_000001f1ebf42f90 .part L_000001f1ebf3d810, 1, 1;
L_000001f1ebf430d0 .part L_000001f1ebf3d770, 1, 1;
L_000001f1ebf43170 .part L_000001f1ebf46690, 1, 1;
L_000001f1ebf43e90 .part L_000001f1ebf3d770, 2, 1;
L_000001f1ebf432b0 .part L_000001f1ebf3d810, 2, 1;
L_000001f1ebf43210 .part L_000001f1ebf45510, 2, 1;
L_000001f1ebf43530 .part L_000001f1ebf3d810, 2, 1;
L_000001f1ebf42950 .part L_000001f1ebf3d770, 2, 1;
L_000001f1ebf41d70 .part L_000001f1ebf46690, 2, 1;
L_000001f1ebf42db0 .part L_000001f1ebf3d770, 3, 1;
L_000001f1ebf43c10 .part L_000001f1ebf3d810, 3, 1;
L_000001f1ebf43350 .part L_000001f1ebf45510, 3, 1;
L_000001f1ebf429f0 .part L_000001f1ebf3d810, 3, 1;
L_000001f1ebf43b70 .part L_000001f1ebf3d770, 3, 1;
L_000001f1ebf41a50 .part L_000001f1ebf46690, 3, 1;
L_000001f1ebf43490 .part L_000001f1ebf3d770, 4, 1;
L_000001f1ebf43710 .part L_000001f1ebf3d810, 4, 1;
L_000001f1ebf437b0 .part L_000001f1ebf45510, 4, 1;
L_000001f1ebf42450 .part L_000001f1ebf3d810, 4, 1;
L_000001f1ebf42c70 .part L_000001f1ebf3d770, 4, 1;
L_000001f1ebf43990 .part L_000001f1ebf46690, 4, 1;
L_000001f1ebf435d0 .part L_000001f1ebf3d770, 5, 1;
L_000001f1ebf42630 .part L_000001f1ebf3d810, 5, 1;
L_000001f1ebf41e10 .part L_000001f1ebf45510, 5, 1;
L_000001f1ebf41eb0 .part L_000001f1ebf3d810, 5, 1;
L_000001f1ebf419b0 .part L_000001f1ebf3d770, 5, 1;
L_000001f1ebf42d10 .part L_000001f1ebf46690, 5, 1;
L_000001f1ebf438f0 .part L_000001f1ebf3d770, 6, 1;
L_000001f1ebf43a30 .part L_000001f1ebf3d810, 6, 1;
L_000001f1ebf43ad0 .part L_000001f1ebf45510, 6, 1;
L_000001f1ebf43f30 .part L_000001f1ebf3d810, 6, 1;
L_000001f1ebf43fd0 .part L_000001f1ebf3d770, 6, 1;
L_000001f1ebf41910 .part L_000001f1ebf46690, 6, 1;
L_000001f1ebf41b90 .part L_000001f1ebf3d770, 7, 1;
L_000001f1ebf41c30 .part L_000001f1ebf3d810, 7, 1;
L_000001f1ebf41f50 .part L_000001f1ebf45510, 7, 1;
L_000001f1ebf42770 .part L_000001f1ebf3d810, 7, 1;
L_000001f1ebf428b0 .part L_000001f1ebf3d770, 7, 1;
L_000001f1ebf421d0 .part L_000001f1ebf46690, 7, 1;
L_000001f1ebf42810 .part L_000001f1ebf3d770, 8, 1;
L_000001f1ebf42270 .part L_000001f1ebf3d810, 8, 1;
L_000001f1ebf423b0 .part L_000001f1ebf45510, 8, 1;
L_000001f1ebf424f0 .part L_000001f1ebf3d810, 8, 1;
L_000001f1ebf42590 .part L_000001f1ebf3d770, 8, 1;
L_000001f1ebf45830 .part L_000001f1ebf46690, 8, 1;
L_000001f1ebf442f0 .part L_000001f1ebf3d770, 9, 1;
L_000001f1ebf450b0 .part L_000001f1ebf3d810, 9, 1;
L_000001f1ebf446b0 .part L_000001f1ebf45510, 9, 1;
LS_000001f1ebf44390_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf546e0, L_000001f1ebf54590, L_000001f1ebf66d30, L_000001f1ebf67890;
LS_000001f1ebf44390_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf66b00, L_000001f1ebf67740, L_000001f1ebf68ee0, L_000001f1ebf68540;
LS_000001f1ebf44390_0_8 .concat8 [ 1 1 0 0], L_000001f1ebf68700, L_000001f1ebf6af40;
L_000001f1ebf44390 .concat8 [ 4 4 2 0], LS_000001f1ebf44390_0_0, LS_000001f1ebf44390_0_4, LS_000001f1ebf44390_0_8;
L_000001f1ebf44750 .part L_000001f1ebf3d810, 9, 1;
L_000001f1ebf465f0 .part L_000001f1ebf3d770, 9, 1;
L_000001f1ebf44c50 .part L_000001f1ebf46690, 9, 1;
LS_000001f1ebf44070_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf55fd0, L_000001f1ebf54b40, L_000001f1ebf66940, L_000001f1ebf66860;
LS_000001f1ebf44070_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf66e10, L_000001f1ebf68a80, L_000001f1ebf683f0, L_000001f1ebf691f0;
LS_000001f1ebf44070_0_8 .concat8 [ 1 1 0 0], L_000001f1ebf68070, L_000001f1ebf6adf0;
L_000001f1ebf44070 .concat8 [ 4 4 2 0], LS_000001f1ebf44070_0_0, LS_000001f1ebf44070_0_4, LS_000001f1ebf44070_0_8;
LS_000001f1ebf45510_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebbc90, L_000001f1ebf54d70, L_000001f1ebf55630, L_000001f1ebf67820;
LS_000001f1ebf45510_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf67c80, L_000001f1ebf67970, L_000001f1ebf67430, L_000001f1ebf695e0;
LS_000001f1ebf45510_0_8 .concat8 [ 1 1 1 0], L_000001f1ebf68c40, L_000001f1ebf681c0, L_000001f1ebf6b330;
L_000001f1ebf45510 .concat8 [ 4 4 3 0], LS_000001f1ebf45510_0_0, LS_000001f1ebf45510_0_4, LS_000001f1ebf45510_0_8;
LS_000001f1ebf46690_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebbcd8, L_000001f1ebf55550, L_000001f1ebf54750, L_000001f1ebf66710;
LS_000001f1ebf46690_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf66780, L_000001f1ebf67120, L_000001f1ebf68150, L_000001f1ebf680e0;
LS_000001f1ebf46690_0_8 .concat8 [ 1 1 1 0], L_000001f1ebf68cb0, L_000001f1ebf69500, L_000001f1ebf6b100;
L_000001f1ebf46690 .concat8 [ 4 4 3 0], LS_000001f1ebf46690_0_0, LS_000001f1ebf46690_0_4, LS_000001f1ebf46690_0_8;
L_000001f1ebf45150 .ufunc/vec4 TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits, 5, L_000001f1ebf44390 (v000001f1ebe7f1c0_0) S_000001f1ebe77350;
L_000001f1ebf45970 .ufunc/vec4 TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits, 5, L_000001f1ebf44070 (v000001f1ebe7f1c0_0) S_000001f1ebe77350;
L_000001f1ebf45b50 .reduce/nor L_000001f1ebf3ef30;
L_000001f1ebf46730 .reduce/nor L_000001f1ebf3e670;
L_000001f1ebf46410 .part L_000001f1ebf45510, 10, 1;
L_000001f1ebf455b0 .reduce/nor L_000001f1ebf3ef30;
L_000001f1ebf462d0 .part L_000001f1ebf46690, 10, 1;
L_000001f1ebf44890 .part L_000001f1ebf45510, 10, 1;
L_000001f1ebf46050 .functor MUXZ 5, L_000001f1ebf45150, L_000001f1ebf45970, L_000001f1ebf6ad80, C4<>;
L_000001f1ebf453d0 .reduce/nor L_000001f1ebf3ef30;
L_000001f1ebf45010 .functor MUXZ 10, L_000001f1ebf44390, L_000001f1ebf44070, L_000001f1ebf453d0, C4<>;
L_000001f1ebf44ed0 .functor MUXZ 5, L_000001f1ebf3e530, L_000001f1ebf44cf0, L_000001f1ebf6b6b0, C4<>;
L_000001f1ebf46190 .shift/l 10, L_000001f1ebf45010, L_000001f1ebf46050;
L_000001f1ebf45470 .functor MUXZ 10, L_000001f1ebf45010, L_000001f1ebf46190, L_000001f1ebf6b6b0, C4<>;
L_000001f1ebf449d0 .concat [ 5 27 0 0], L_000001f1ebf46050, L_000001f1ebebbdb0;
L_000001f1ebf44a70 .arith/sub 32, L_000001f1ebebbd68, L_000001f1ebf449d0;
L_000001f1ebf458d0 .shift/r 10, L_000001f1ebf45010, L_000001f1ebf44a70;
L_000001f1ebf45ab0 .part L_000001f1ebf458d0, 0, 5;
L_000001f1ebf44d90 .concat [ 5 10 0 0], L_000001f1ebf45ab0, L_000001f1ebf45470;
S_000001f1ebe77350 .scope function.vec4.s5, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001f1ebe75f00;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001f1ebe77350
v000001f1ebe7bfc0_0 .var "found", 0 0;
v000001f1ebe7f120_0 .var/i "idx", 31 0;
v000001f1ebe7f1c0_0 .var "val", 9 0;
TD_tb_alu_bin.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1ebe7bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001f1ebe7f120_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001f1ebe7f120_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001f1ebe7f1c0_0;
    %load/vec4 v000001f1ebe7f120_0;
    %part/s 1;
    %load/vec4 v000001f1ebe7bfc0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v000001f1ebe7f120_0;
    %sub;
    %pad/s 5;
    %ret/vec4 0, 0, 5;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebe7bfc0_0, 0, 1;
T_3.14 ;
    %load/vec4 v000001f1ebe7f120_0;
    %subi 1, 0, 32;
    %store/vec4 v000001f1ebe7f120_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001f1ebe75d70 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda3ee0 .param/l "i" 0 5 168, +C4<00>;
S_000001f1ebe76090 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe75d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf55240 .functor NOT 1, L_000001f1ebf41af0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf55390 .functor AND 1, L_000001f1ebf55240, L_000001f1ebf42ef0, C4<1>, C4<1>;
L_000001f1ebf54c20 .functor NOT 1, L_000001f1ebf41af0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf547c0 .functor AND 1, L_000001f1ebf54c20, L_000001f1ebf41ff0, C4<1>, C4<1>;
L_000001f1ebf54910 .functor OR 1, L_000001f1ebf55390, L_000001f1ebf547c0, C4<0>, C4<0>;
L_000001f1ebf54980 .functor AND 1, L_000001f1ebf42ef0, L_000001f1ebf41ff0, C4<1>, C4<1>;
L_000001f1ebf54d70 .functor OR 1, L_000001f1ebf54910, L_000001f1ebf54980, C4<0>, C4<0>;
L_000001f1ebf55470 .functor XOR 1, L_000001f1ebf41af0, L_000001f1ebf42ef0, C4<0>, C4<0>;
L_000001f1ebf546e0 .functor XOR 1, L_000001f1ebf55470, L_000001f1ebf41ff0, C4<0>, C4<0>;
v000001f1ebe7df00_0 .net "Debe", 0 0, L_000001f1ebf54d70;  1 drivers
v000001f1ebe7e900_0 .net "Din", 0 0, L_000001f1ebf41ff0;  1 drivers
v000001f1ebe7f760_0 .net "Dout", 0 0, L_000001f1ebf546e0;  1 drivers
v000001f1ebe7f800_0 .net "Ri", 0 0, L_000001f1ebf42ef0;  1 drivers
v000001f1ebe7fa80_0 .net "Si", 0 0, L_000001f1ebf41af0;  1 drivers
v000001f1ebe7f4e0_0 .net *"_ivl_0", 0 0, L_000001f1ebf55240;  1 drivers
v000001f1ebe7d8c0_0 .net *"_ivl_10", 0 0, L_000001f1ebf54980;  1 drivers
v000001f1ebe7d820_0 .net *"_ivl_14", 0 0, L_000001f1ebf55470;  1 drivers
v000001f1ebe7fda0_0 .net *"_ivl_2", 0 0, L_000001f1ebf55390;  1 drivers
v000001f1ebe7dbe0_0 .net *"_ivl_4", 0 0, L_000001f1ebf54c20;  1 drivers
v000001f1ebe7daa0_0 .net *"_ivl_6", 0 0, L_000001f1ebf547c0;  1 drivers
v000001f1ebe7f8a0_0 .net *"_ivl_8", 0 0, L_000001f1ebf54910;  1 drivers
S_000001f1ebe774e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe75d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf55860 .functor NOT 1, L_000001f1ebf43df0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf554e0 .functor AND 1, L_000001f1ebf55860, L_000001f1ebf41870, C4<1>, C4<1>;
L_000001f1ebf55b00 .functor NOT 1, L_000001f1ebf43df0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf55cc0 .functor AND 1, L_000001f1ebf55b00, L_000001f1ebf43cb0, C4<1>, C4<1>;
L_000001f1ebf55ef0 .functor OR 1, L_000001f1ebf554e0, L_000001f1ebf55cc0, C4<0>, C4<0>;
L_000001f1ebf54de0 .functor AND 1, L_000001f1ebf41870, L_000001f1ebf43cb0, C4<1>, C4<1>;
L_000001f1ebf55550 .functor OR 1, L_000001f1ebf55ef0, L_000001f1ebf54de0, C4<0>, C4<0>;
L_000001f1ebf55be0 .functor XOR 1, L_000001f1ebf43df0, L_000001f1ebf41870, C4<0>, C4<0>;
L_000001f1ebf55fd0 .functor XOR 1, L_000001f1ebf55be0, L_000001f1ebf43cb0, C4<0>, C4<0>;
v000001f1ebe7e860_0 .net "Debe", 0 0, L_000001f1ebf55550;  1 drivers
v000001f1ebe7f580_0 .net "Din", 0 0, L_000001f1ebf43cb0;  1 drivers
v000001f1ebe7eb80_0 .net "Dout", 0 0, L_000001f1ebf55fd0;  1 drivers
v000001f1ebe7f940_0 .net "Ri", 0 0, L_000001f1ebf41870;  1 drivers
v000001f1ebe7f260_0 .net "Si", 0 0, L_000001f1ebf43df0;  1 drivers
v000001f1ebe7fb20_0 .net *"_ivl_0", 0 0, L_000001f1ebf55860;  1 drivers
v000001f1ebe7fbc0_0 .net *"_ivl_10", 0 0, L_000001f1ebf54de0;  1 drivers
v000001f1ebe7fd00_0 .net *"_ivl_14", 0 0, L_000001f1ebf55be0;  1 drivers
v000001f1ebe7e540_0 .net *"_ivl_2", 0 0, L_000001f1ebf554e0;  1 drivers
v000001f1ebe7f300_0 .net *"_ivl_4", 0 0, L_000001f1ebf55b00;  1 drivers
v000001f1ebe7d960_0 .net *"_ivl_6", 0 0, L_000001f1ebf55cc0;  1 drivers
v000001f1ebe7f3a0_0 .net *"_ivl_8", 0 0, L_000001f1ebf55ef0;  1 drivers
S_000001f1ebe76220 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda40a0 .param/l "i" 0 5 168, +C4<01>;
S_000001f1ebe758c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe76220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf54440 .functor NOT 1, L_000001f1ebf42090, C4<0>, C4<0>, C4<0>;
L_000001f1ebf55e10 .functor AND 1, L_000001f1ebf54440, L_000001f1ebf426d0, C4<1>, C4<1>;
L_000001f1ebf555c0 .functor NOT 1, L_000001f1ebf42090, C4<0>, C4<0>, C4<0>;
L_000001f1ebf55710 .functor AND 1, L_000001f1ebf555c0, L_000001f1ebf42130, C4<1>, C4<1>;
L_000001f1ebf55c50 .functor OR 1, L_000001f1ebf55e10, L_000001f1ebf55710, C4<0>, C4<0>;
L_000001f1ebf54ec0 .functor AND 1, L_000001f1ebf426d0, L_000001f1ebf42130, C4<1>, C4<1>;
L_000001f1ebf55630 .functor OR 1, L_000001f1ebf55c50, L_000001f1ebf54ec0, C4<0>, C4<0>;
L_000001f1ebf556a0 .functor XOR 1, L_000001f1ebf42090, L_000001f1ebf426d0, C4<0>, C4<0>;
L_000001f1ebf54590 .functor XOR 1, L_000001f1ebf556a0, L_000001f1ebf42130, C4<0>, C4<0>;
v000001f1ebe7fc60_0 .net "Debe", 0 0, L_000001f1ebf55630;  1 drivers
v000001f1ebe7fe40_0 .net "Din", 0 0, L_000001f1ebf42130;  1 drivers
v000001f1ebe7e0e0_0 .net "Dout", 0 0, L_000001f1ebf54590;  1 drivers
v000001f1ebe7fee0_0 .net "Ri", 0 0, L_000001f1ebf426d0;  1 drivers
v000001f1ebe7ec20_0 .net "Si", 0 0, L_000001f1ebf42090;  1 drivers
v000001f1ebe7e7c0_0 .net *"_ivl_0", 0 0, L_000001f1ebf54440;  1 drivers
v000001f1ebe7da00_0 .net *"_ivl_10", 0 0, L_000001f1ebf54ec0;  1 drivers
v000001f1ebe7eae0_0 .net *"_ivl_14", 0 0, L_000001f1ebf556a0;  1 drivers
v000001f1ebe7f9e0_0 .net *"_ivl_2", 0 0, L_000001f1ebf55e10;  1 drivers
v000001f1ebe7d780_0 .net *"_ivl_4", 0 0, L_000001f1ebf555c0;  1 drivers
v000001f1ebe7db40_0 .net *"_ivl_6", 0 0, L_000001f1ebf55710;  1 drivers
v000001f1ebe7e9a0_0 .net *"_ivl_8", 0 0, L_000001f1ebf55c50;  1 drivers
S_000001f1ebe76540 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe76220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf55780 .functor NOT 1, L_000001f1ebf42f90, C4<0>, C4<0>, C4<0>;
L_000001f1ebf55da0 .functor AND 1, L_000001f1ebf55780, L_000001f1ebf430d0, C4<1>, C4<1>;
L_000001f1ebf54600 .functor NOT 1, L_000001f1ebf42f90, C4<0>, C4<0>, C4<0>;
L_000001f1ebf54f30 .functor AND 1, L_000001f1ebf54600, L_000001f1ebf43170, C4<1>, C4<1>;
L_000001f1ebf558d0 .functor OR 1, L_000001f1ebf55da0, L_000001f1ebf54f30, C4<0>, C4<0>;
L_000001f1ebf55f60 .functor AND 1, L_000001f1ebf430d0, L_000001f1ebf43170, C4<1>, C4<1>;
L_000001f1ebf54750 .functor OR 1, L_000001f1ebf558d0, L_000001f1ebf55f60, C4<0>, C4<0>;
L_000001f1ebf54ad0 .functor XOR 1, L_000001f1ebf42f90, L_000001f1ebf430d0, C4<0>, C4<0>;
L_000001f1ebf54b40 .functor XOR 1, L_000001f1ebf54ad0, L_000001f1ebf43170, C4<0>, C4<0>;
v000001f1ebe7ecc0_0 .net "Debe", 0 0, L_000001f1ebf54750;  1 drivers
v000001f1ebe7ea40_0 .net "Din", 0 0, L_000001f1ebf43170;  1 drivers
v000001f1ebe7dc80_0 .net "Dout", 0 0, L_000001f1ebf54b40;  1 drivers
v000001f1ebe7dd20_0 .net "Ri", 0 0, L_000001f1ebf430d0;  1 drivers
v000001f1ebe7ed60_0 .net "Si", 0 0, L_000001f1ebf42f90;  1 drivers
v000001f1ebe7ee00_0 .net *"_ivl_0", 0 0, L_000001f1ebf55780;  1 drivers
v000001f1ebe7f440_0 .net *"_ivl_10", 0 0, L_000001f1ebf55f60;  1 drivers
v000001f1ebe7dfa0_0 .net *"_ivl_14", 0 0, L_000001f1ebf54ad0;  1 drivers
v000001f1ebe7ddc0_0 .net *"_ivl_2", 0 0, L_000001f1ebf55da0;  1 drivers
v000001f1ebe7de60_0 .net *"_ivl_4", 0 0, L_000001f1ebf54600;  1 drivers
v000001f1ebe7e180_0 .net *"_ivl_6", 0 0, L_000001f1ebf54f30;  1 drivers
v000001f1ebe7e720_0 .net *"_ivl_8", 0 0, L_000001f1ebf558d0;  1 drivers
S_000001f1ebe75a50 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda32e0 .param/l "i" 0 5 168, +C4<010>;
S_000001f1ebe75be0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe75a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf665c0 .functor NOT 1, L_000001f1ebf43e90, C4<0>, C4<0>, C4<0>;
L_000001f1ebf66cc0 .functor AND 1, L_000001f1ebf665c0, L_000001f1ebf432b0, C4<1>, C4<1>;
L_000001f1ebf674a0 .functor NOT 1, L_000001f1ebf43e90, C4<0>, C4<0>, C4<0>;
L_000001f1ebf67900 .functor AND 1, L_000001f1ebf674a0, L_000001f1ebf43210, C4<1>, C4<1>;
L_000001f1ebf67510 .functor OR 1, L_000001f1ebf66cc0, L_000001f1ebf67900, C4<0>, C4<0>;
L_000001f1ebf67190 .functor AND 1, L_000001f1ebf432b0, L_000001f1ebf43210, C4<1>, C4<1>;
L_000001f1ebf67820 .functor OR 1, L_000001f1ebf67510, L_000001f1ebf67190, C4<0>, C4<0>;
L_000001f1ebf672e0 .functor XOR 1, L_000001f1ebf43e90, L_000001f1ebf432b0, C4<0>, C4<0>;
L_000001f1ebf66d30 .functor XOR 1, L_000001f1ebf672e0, L_000001f1ebf43210, C4<0>, C4<0>;
v000001f1ebe7e360_0 .net "Debe", 0 0, L_000001f1ebf67820;  1 drivers
v000001f1ebe7eea0_0 .net "Din", 0 0, L_000001f1ebf43210;  1 drivers
v000001f1ebe7f620_0 .net "Dout", 0 0, L_000001f1ebf66d30;  1 drivers
v000001f1ebe7ef40_0 .net "Ri", 0 0, L_000001f1ebf432b0;  1 drivers
v000001f1ebe7e220_0 .net "Si", 0 0, L_000001f1ebf43e90;  1 drivers
v000001f1ebe7e400_0 .net *"_ivl_0", 0 0, L_000001f1ebf665c0;  1 drivers
v000001f1ebe7efe0_0 .net *"_ivl_10", 0 0, L_000001f1ebf67190;  1 drivers
v000001f1ebe7f080_0 .net *"_ivl_14", 0 0, L_000001f1ebf672e0;  1 drivers
v000001f1ebe7e040_0 .net *"_ivl_2", 0 0, L_000001f1ebf66cc0;  1 drivers
v000001f1ebe7e2c0_0 .net *"_ivl_4", 0 0, L_000001f1ebf674a0;  1 drivers
v000001f1ebe7e4a0_0 .net *"_ivl_6", 0 0, L_000001f1ebf67900;  1 drivers
v000001f1ebe7f6c0_0 .net *"_ivl_8", 0 0, L_000001f1ebf67510;  1 drivers
S_000001f1ebe8a380 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe75a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf67cf0 .functor NOT 1, L_000001f1ebf43530, C4<0>, C4<0>, C4<0>;
L_000001f1ebf668d0 .functor AND 1, L_000001f1ebf67cf0, L_000001f1ebf42950, C4<1>, C4<1>;
L_000001f1ebf67f20 .functor NOT 1, L_000001f1ebf43530, C4<0>, C4<0>, C4<0>;
L_000001f1ebf66630 .functor AND 1, L_000001f1ebf67f20, L_000001f1ebf41d70, C4<1>, C4<1>;
L_000001f1ebf67d60 .functor OR 1, L_000001f1ebf668d0, L_000001f1ebf66630, C4<0>, C4<0>;
L_000001f1ebf666a0 .functor AND 1, L_000001f1ebf42950, L_000001f1ebf41d70, C4<1>, C4<1>;
L_000001f1ebf66710 .functor OR 1, L_000001f1ebf67d60, L_000001f1ebf666a0, C4<0>, C4<0>;
L_000001f1ebf670b0 .functor XOR 1, L_000001f1ebf43530, L_000001f1ebf42950, C4<0>, C4<0>;
L_000001f1ebf66940 .functor XOR 1, L_000001f1ebf670b0, L_000001f1ebf41d70, C4<0>, C4<0>;
v000001f1ebe7e5e0_0 .net "Debe", 0 0, L_000001f1ebf66710;  1 drivers
v000001f1ebe7e680_0 .net "Din", 0 0, L_000001f1ebf41d70;  1 drivers
v000001f1ebe81420_0 .net "Dout", 0 0, L_000001f1ebf66940;  1 drivers
v000001f1ebe81a60_0 .net "Ri", 0 0, L_000001f1ebf42950;  1 drivers
v000001f1ebe81100_0 .net "Si", 0 0, L_000001f1ebf43530;  1 drivers
v000001f1ebe81f60_0 .net *"_ivl_0", 0 0, L_000001f1ebf67cf0;  1 drivers
v000001f1ebe82000_0 .net *"_ivl_10", 0 0, L_000001f1ebf666a0;  1 drivers
v000001f1ebe80200_0 .net *"_ivl_14", 0 0, L_000001f1ebf670b0;  1 drivers
v000001f1ebe82500_0 .net *"_ivl_2", 0 0, L_000001f1ebf668d0;  1 drivers
v000001f1ebe80b60_0 .net *"_ivl_4", 0 0, L_000001f1ebf67f20;  1 drivers
v000001f1ebe825a0_0 .net *"_ivl_6", 0 0, L_000001f1ebf66630;  1 drivers
v000001f1ebe80fc0_0 .net *"_ivl_8", 0 0, L_000001f1ebf67d60;  1 drivers
S_000001f1ebe888f0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda35e0 .param/l "i" 0 5 168, +C4<011>;
S_000001f1ebe89d40 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe888f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf67ac0 .functor NOT 1, L_000001f1ebf42db0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf67dd0 .functor AND 1, L_000001f1ebf67ac0, L_000001f1ebf43c10, C4<1>, C4<1>;
L_000001f1ebf67eb0 .functor NOT 1, L_000001f1ebf42db0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf669b0 .functor AND 1, L_000001f1ebf67eb0, L_000001f1ebf43350, C4<1>, C4<1>;
L_000001f1ebf67350 .functor OR 1, L_000001f1ebf67dd0, L_000001f1ebf669b0, C4<0>, C4<0>;
L_000001f1ebf677b0 .functor AND 1, L_000001f1ebf43c10, L_000001f1ebf43350, C4<1>, C4<1>;
L_000001f1ebf67c80 .functor OR 1, L_000001f1ebf67350, L_000001f1ebf677b0, C4<0>, C4<0>;
L_000001f1ebf67040 .functor XOR 1, L_000001f1ebf42db0, L_000001f1ebf43c10, C4<0>, C4<0>;
L_000001f1ebf67890 .functor XOR 1, L_000001f1ebf67040, L_000001f1ebf43350, C4<0>, C4<0>;
v000001f1ebe81c40_0 .net "Debe", 0 0, L_000001f1ebf67c80;  1 drivers
v000001f1ebe80e80_0 .net "Din", 0 0, L_000001f1ebf43350;  1 drivers
v000001f1ebe814c0_0 .net "Dout", 0 0, L_000001f1ebf67890;  1 drivers
v000001f1ebe80660_0 .net "Ri", 0 0, L_000001f1ebf43c10;  1 drivers
v000001f1ebe81ec0_0 .net "Si", 0 0, L_000001f1ebf42db0;  1 drivers
v000001f1ebe820a0_0 .net *"_ivl_0", 0 0, L_000001f1ebf67ac0;  1 drivers
v000001f1ebe80ca0_0 .net *"_ivl_10", 0 0, L_000001f1ebf677b0;  1 drivers
v000001f1ebe82640_0 .net *"_ivl_14", 0 0, L_000001f1ebf67040;  1 drivers
v000001f1ebe80c00_0 .net *"_ivl_2", 0 0, L_000001f1ebf67dd0;  1 drivers
v000001f1ebe802a0_0 .net *"_ivl_4", 0 0, L_000001f1ebf67eb0;  1 drivers
v000001f1ebe81560_0 .net *"_ivl_6", 0 0, L_000001f1ebf669b0;  1 drivers
v000001f1ebe81d80_0 .net *"_ivl_8", 0 0, L_000001f1ebf67350;  1 drivers
S_000001f1ebe8a510 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe888f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf67e40 .functor NOT 1, L_000001f1ebf429f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf664e0 .functor AND 1, L_000001f1ebf67e40, L_000001f1ebf43b70, C4<1>, C4<1>;
L_000001f1ebf66da0 .functor NOT 1, L_000001f1ebf429f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf66a20 .functor AND 1, L_000001f1ebf66da0, L_000001f1ebf41a50, C4<1>, C4<1>;
L_000001f1ebf67b30 .functor OR 1, L_000001f1ebf664e0, L_000001f1ebf66a20, C4<0>, C4<0>;
L_000001f1ebf67c10 .functor AND 1, L_000001f1ebf43b70, L_000001f1ebf41a50, C4<1>, C4<1>;
L_000001f1ebf66780 .functor OR 1, L_000001f1ebf67b30, L_000001f1ebf67c10, C4<0>, C4<0>;
L_000001f1ebf667f0 .functor XOR 1, L_000001f1ebf429f0, L_000001f1ebf43b70, C4<0>, C4<0>;
L_000001f1ebf66860 .functor XOR 1, L_000001f1ebf667f0, L_000001f1ebf41a50, C4<0>, C4<0>;
v000001f1ebe81ba0_0 .net "Debe", 0 0, L_000001f1ebf66780;  1 drivers
v000001f1ebe7ff80_0 .net "Din", 0 0, L_000001f1ebf41a50;  1 drivers
v000001f1ebe82320_0 .net "Dout", 0 0, L_000001f1ebf66860;  1 drivers
v000001f1ebe811a0_0 .net "Ri", 0 0, L_000001f1ebf43b70;  1 drivers
v000001f1ebe80020_0 .net "Si", 0 0, L_000001f1ebf429f0;  1 drivers
v000001f1ebe817e0_0 .net *"_ivl_0", 0 0, L_000001f1ebf67e40;  1 drivers
v000001f1ebe80f20_0 .net *"_ivl_10", 0 0, L_000001f1ebf67c10;  1 drivers
v000001f1ebe81600_0 .net *"_ivl_14", 0 0, L_000001f1ebf667f0;  1 drivers
v000001f1ebe80840_0 .net *"_ivl_2", 0 0, L_000001f1ebf664e0;  1 drivers
v000001f1ebe812e0_0 .net *"_ivl_4", 0 0, L_000001f1ebf66da0;  1 drivers
v000001f1ebe82140_0 .net *"_ivl_6", 0 0, L_000001f1ebf66a20;  1 drivers
v000001f1ebe80de0_0 .net *"_ivl_8", 0 0, L_000001f1ebf67b30;  1 drivers
S_000001f1ebe88760 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda36a0 .param/l "i" 0 5 168, +C4<0100>;
S_000001f1ebe89250 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe88760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf67580 .functor NOT 1, L_000001f1ebf43490, C4<0>, C4<0>, C4<0>;
L_000001f1ebf673c0 .functor AND 1, L_000001f1ebf67580, L_000001f1ebf43710, C4<1>, C4<1>;
L_000001f1ebf66a90 .functor NOT 1, L_000001f1ebf43490, C4<0>, C4<0>, C4<0>;
L_000001f1ebf67ba0 .functor AND 1, L_000001f1ebf66a90, L_000001f1ebf437b0, C4<1>, C4<1>;
L_000001f1ebf67f90 .functor OR 1, L_000001f1ebf673c0, L_000001f1ebf67ba0, C4<0>, C4<0>;
L_000001f1ebf67200 .functor AND 1, L_000001f1ebf43710, L_000001f1ebf437b0, C4<1>, C4<1>;
L_000001f1ebf67970 .functor OR 1, L_000001f1ebf67f90, L_000001f1ebf67200, C4<0>, C4<0>;
L_000001f1ebf675f0 .functor XOR 1, L_000001f1ebf43490, L_000001f1ebf43710, C4<0>, C4<0>;
L_000001f1ebf66b00 .functor XOR 1, L_000001f1ebf675f0, L_000001f1ebf437b0, C4<0>, C4<0>;
v000001f1ebe81380_0 .net "Debe", 0 0, L_000001f1ebf67970;  1 drivers
v000001f1ebe81240_0 .net "Din", 0 0, L_000001f1ebf437b0;  1 drivers
v000001f1ebe81740_0 .net "Dout", 0 0, L_000001f1ebf66b00;  1 drivers
v000001f1ebe816a0_0 .net "Ri", 0 0, L_000001f1ebf43710;  1 drivers
v000001f1ebe80d40_0 .net "Si", 0 0, L_000001f1ebf43490;  1 drivers
v000001f1ebe81880_0 .net *"_ivl_0", 0 0, L_000001f1ebf67580;  1 drivers
v000001f1ebe81920_0 .net *"_ivl_10", 0 0, L_000001f1ebf67200;  1 drivers
v000001f1ebe819c0_0 .net *"_ivl_14", 0 0, L_000001f1ebf675f0;  1 drivers
v000001f1ebe81b00_0 .net *"_ivl_2", 0 0, L_000001f1ebf673c0;  1 drivers
v000001f1ebe81ce0_0 .net *"_ivl_4", 0 0, L_000001f1ebf66a90;  1 drivers
v000001f1ebe80a20_0 .net *"_ivl_6", 0 0, L_000001f1ebf67ba0;  1 drivers
v000001f1ebe81e20_0 .net *"_ivl_8", 0 0, L_000001f1ebf67f90;  1 drivers
S_000001f1ebe89a20 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe88760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf68000 .functor NOT 1, L_000001f1ebf42450, C4<0>, C4<0>, C4<0>;
L_000001f1ebf66470 .functor AND 1, L_000001f1ebf68000, L_000001f1ebf42c70, C4<1>, C4<1>;
L_000001f1ebf66f60 .functor NOT 1, L_000001f1ebf42450, C4<0>, C4<0>, C4<0>;
L_000001f1ebf66550 .functor AND 1, L_000001f1ebf66f60, L_000001f1ebf43990, C4<1>, C4<1>;
L_000001f1ebf66b70 .functor OR 1, L_000001f1ebf66470, L_000001f1ebf66550, C4<0>, C4<0>;
L_000001f1ebf66be0 .functor AND 1, L_000001f1ebf42c70, L_000001f1ebf43990, C4<1>, C4<1>;
L_000001f1ebf67120 .functor OR 1, L_000001f1ebf66b70, L_000001f1ebf66be0, C4<0>, C4<0>;
L_000001f1ebf66c50 .functor XOR 1, L_000001f1ebf42450, L_000001f1ebf42c70, C4<0>, C4<0>;
L_000001f1ebf66e10 .functor XOR 1, L_000001f1ebf66c50, L_000001f1ebf43990, C4<0>, C4<0>;
v000001f1ebe821e0_0 .net "Debe", 0 0, L_000001f1ebf67120;  1 drivers
v000001f1ebe82280_0 .net "Din", 0 0, L_000001f1ebf43990;  1 drivers
v000001f1ebe81060_0 .net "Dout", 0 0, L_000001f1ebf66e10;  1 drivers
v000001f1ebe823c0_0 .net "Ri", 0 0, L_000001f1ebf42c70;  1 drivers
v000001f1ebe82460_0 .net "Si", 0 0, L_000001f1ebf42450;  1 drivers
v000001f1ebe826e0_0 .net *"_ivl_0", 0 0, L_000001f1ebf68000;  1 drivers
v000001f1ebe80ac0_0 .net *"_ivl_10", 0 0, L_000001f1ebf66be0;  1 drivers
v000001f1ebe80700_0 .net *"_ivl_14", 0 0, L_000001f1ebf66c50;  1 drivers
v000001f1ebe800c0_0 .net *"_ivl_2", 0 0, L_000001f1ebf66470;  1 drivers
v000001f1ebe80160_0 .net *"_ivl_4", 0 0, L_000001f1ebf66f60;  1 drivers
v000001f1ebe80340_0 .net *"_ivl_6", 0 0, L_000001f1ebf66550;  1 drivers
v000001f1ebe803e0_0 .net *"_ivl_8", 0 0, L_000001f1ebf66b70;  1 drivers
S_000001f1ebe89890 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda5b20 .param/l "i" 0 5 168, +C4<0101>;
S_000001f1ebe88a80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe89890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf67660 .functor NOT 1, L_000001f1ebf435d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf66e80 .functor AND 1, L_000001f1ebf67660, L_000001f1ebf42630, C4<1>, C4<1>;
L_000001f1ebf66ef0 .functor NOT 1, L_000001f1ebf435d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf66fd0 .functor AND 1, L_000001f1ebf66ef0, L_000001f1ebf41e10, C4<1>, C4<1>;
L_000001f1ebf67270 .functor OR 1, L_000001f1ebf66e80, L_000001f1ebf66fd0, C4<0>, C4<0>;
L_000001f1ebf679e0 .functor AND 1, L_000001f1ebf42630, L_000001f1ebf41e10, C4<1>, C4<1>;
L_000001f1ebf67430 .functor OR 1, L_000001f1ebf67270, L_000001f1ebf679e0, C4<0>, C4<0>;
L_000001f1ebf676d0 .functor XOR 1, L_000001f1ebf435d0, L_000001f1ebf42630, C4<0>, C4<0>;
L_000001f1ebf67740 .functor XOR 1, L_000001f1ebf676d0, L_000001f1ebf41e10, C4<0>, C4<0>;
v000001f1ebe80980_0 .net "Debe", 0 0, L_000001f1ebf67430;  1 drivers
v000001f1ebe80480_0 .net "Din", 0 0, L_000001f1ebf41e10;  1 drivers
v000001f1ebe807a0_0 .net "Dout", 0 0, L_000001f1ebf67740;  1 drivers
v000001f1ebe80520_0 .net "Ri", 0 0, L_000001f1ebf42630;  1 drivers
v000001f1ebe805c0_0 .net "Si", 0 0, L_000001f1ebf435d0;  1 drivers
v000001f1ebe808e0_0 .net *"_ivl_0", 0 0, L_000001f1ebf67660;  1 drivers
v000001f1ebe83680_0 .net *"_ivl_10", 0 0, L_000001f1ebf679e0;  1 drivers
v000001f1ebe83c20_0 .net *"_ivl_14", 0 0, L_000001f1ebf676d0;  1 drivers
v000001f1ebe82e60_0 .net *"_ivl_2", 0 0, L_000001f1ebf66e80;  1 drivers
v000001f1ebe84a80_0 .net *"_ivl_4", 0 0, L_000001f1ebf66ef0;  1 drivers
v000001f1ebe84b20_0 .net *"_ivl_6", 0 0, L_000001f1ebf66fd0;  1 drivers
v000001f1ebe84d00_0 .net *"_ivl_8", 0 0, L_000001f1ebf67270;  1 drivers
S_000001f1ebe89ed0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe89890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf67a50 .functor NOT 1, L_000001f1ebf41eb0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf69180 .functor AND 1, L_000001f1ebf67a50, L_000001f1ebf419b0, C4<1>, C4<1>;
L_000001f1ebf68f50 .functor NOT 1, L_000001f1ebf41eb0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf68d20 .functor AND 1, L_000001f1ebf68f50, L_000001f1ebf42d10, C4<1>, C4<1>;
L_000001f1ebf69030 .functor OR 1, L_000001f1ebf69180, L_000001f1ebf68d20, C4<0>, C4<0>;
L_000001f1ebf69960 .functor AND 1, L_000001f1ebf419b0, L_000001f1ebf42d10, C4<1>, C4<1>;
L_000001f1ebf68150 .functor OR 1, L_000001f1ebf69030, L_000001f1ebf69960, C4<0>, C4<0>;
L_000001f1ebf687e0 .functor XOR 1, L_000001f1ebf41eb0, L_000001f1ebf419b0, C4<0>, C4<0>;
L_000001f1ebf68a80 .functor XOR 1, L_000001f1ebf687e0, L_000001f1ebf42d10, C4<0>, C4<0>;
v000001f1ebe84580_0 .net "Debe", 0 0, L_000001f1ebf68150;  1 drivers
v000001f1ebe84c60_0 .net "Din", 0 0, L_000001f1ebf42d10;  1 drivers
v000001f1ebe83720_0 .net "Dout", 0 0, L_000001f1ebf68a80;  1 drivers
v000001f1ebe84ee0_0 .net "Ri", 0 0, L_000001f1ebf419b0;  1 drivers
v000001f1ebe832c0_0 .net "Si", 0 0, L_000001f1ebf41eb0;  1 drivers
v000001f1ebe843a0_0 .net *"_ivl_0", 0 0, L_000001f1ebf67a50;  1 drivers
v000001f1ebe82780_0 .net *"_ivl_10", 0 0, L_000001f1ebf69960;  1 drivers
v000001f1ebe84bc0_0 .net *"_ivl_14", 0 0, L_000001f1ebf687e0;  1 drivers
v000001f1ebe839a0_0 .net *"_ivl_2", 0 0, L_000001f1ebf69180;  1 drivers
v000001f1ebe830e0_0 .net *"_ivl_4", 0 0, L_000001f1ebf68f50;  1 drivers
v000001f1ebe84da0_0 .net *"_ivl_6", 0 0, L_000001f1ebf68d20;  1 drivers
v000001f1ebe83540_0 .net *"_ivl_8", 0 0, L_000001f1ebf69030;  1 drivers
S_000001f1ebe88c10 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda5b60 .param/l "i" 0 5 168, +C4<0110>;
S_000001f1ebe893e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe88c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf696c0 .functor NOT 1, L_000001f1ebf438f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf68850 .functor AND 1, L_000001f1ebf696c0, L_000001f1ebf43a30, C4<1>, C4<1>;
L_000001f1ebf68a10 .functor NOT 1, L_000001f1ebf438f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf68af0 .functor AND 1, L_000001f1ebf68a10, L_000001f1ebf43ad0, C4<1>, C4<1>;
L_000001f1ebf68e00 .functor OR 1, L_000001f1ebf68850, L_000001f1ebf68af0, C4<0>, C4<0>;
L_000001f1ebf68620 .functor AND 1, L_000001f1ebf43a30, L_000001f1ebf43ad0, C4<1>, C4<1>;
L_000001f1ebf695e0 .functor OR 1, L_000001f1ebf68e00, L_000001f1ebf68620, C4<0>, C4<0>;
L_000001f1ebf688c0 .functor XOR 1, L_000001f1ebf438f0, L_000001f1ebf43a30, C4<0>, C4<0>;
L_000001f1ebf68ee0 .functor XOR 1, L_000001f1ebf688c0, L_000001f1ebf43ad0, C4<0>, C4<0>;
v000001f1ebe83a40_0 .net "Debe", 0 0, L_000001f1ebf695e0;  1 drivers
v000001f1ebe828c0_0 .net "Din", 0 0, L_000001f1ebf43ad0;  1 drivers
v000001f1ebe82b40_0 .net "Dout", 0 0, L_000001f1ebf68ee0;  1 drivers
v000001f1ebe83220_0 .net "Ri", 0 0, L_000001f1ebf43a30;  1 drivers
v000001f1ebe82be0_0 .net "Si", 0 0, L_000001f1ebf438f0;  1 drivers
v000001f1ebe83ae0_0 .net *"_ivl_0", 0 0, L_000001f1ebf696c0;  1 drivers
v000001f1ebe83900_0 .net *"_ivl_10", 0 0, L_000001f1ebf68620;  1 drivers
v000001f1ebe82960_0 .net *"_ivl_14", 0 0, L_000001f1ebf688c0;  1 drivers
v000001f1ebe84620_0 .net *"_ivl_2", 0 0, L_000001f1ebf68850;  1 drivers
v000001f1ebe84e40_0 .net *"_ivl_4", 0 0, L_000001f1ebf68a10;  1 drivers
v000001f1ebe83180_0 .net *"_ivl_6", 0 0, L_000001f1ebf68af0;  1 drivers
v000001f1ebe82820_0 .net *"_ivl_8", 0 0, L_000001f1ebf68e00;  1 drivers
S_000001f1ebe88da0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe88c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf68930 .functor NOT 1, L_000001f1ebf43f30, C4<0>, C4<0>, C4<0>;
L_000001f1ebf689a0 .functor AND 1, L_000001f1ebf68930, L_000001f1ebf43fd0, C4<1>, C4<1>;
L_000001f1ebf69730 .functor NOT 1, L_000001f1ebf43f30, C4<0>, C4<0>, C4<0>;
L_000001f1ebf69570 .functor AND 1, L_000001f1ebf69730, L_000001f1ebf41910, C4<1>, C4<1>;
L_000001f1ebf699d0 .functor OR 1, L_000001f1ebf689a0, L_000001f1ebf69570, C4<0>, C4<0>;
L_000001f1ebf68bd0 .functor AND 1, L_000001f1ebf43fd0, L_000001f1ebf41910, C4<1>, C4<1>;
L_000001f1ebf680e0 .functor OR 1, L_000001f1ebf699d0, L_000001f1ebf68bd0, C4<0>, C4<0>;
L_000001f1ebf68b60 .functor XOR 1, L_000001f1ebf43f30, L_000001f1ebf43fd0, C4<0>, C4<0>;
L_000001f1ebf683f0 .functor XOR 1, L_000001f1ebf68b60, L_000001f1ebf41910, C4<0>, C4<0>;
v000001f1ebe83b80_0 .net "Debe", 0 0, L_000001f1ebf680e0;  1 drivers
v000001f1ebe82a00_0 .net "Din", 0 0, L_000001f1ebf41910;  1 drivers
v000001f1ebe84940_0 .net "Dout", 0 0, L_000001f1ebf683f0;  1 drivers
v000001f1ebe841c0_0 .net "Ri", 0 0, L_000001f1ebf43fd0;  1 drivers
v000001f1ebe83cc0_0 .net "Si", 0 0, L_000001f1ebf43f30;  1 drivers
v000001f1ebe82c80_0 .net *"_ivl_0", 0 0, L_000001f1ebf68930;  1 drivers
v000001f1ebe83d60_0 .net *"_ivl_10", 0 0, L_000001f1ebf68bd0;  1 drivers
v000001f1ebe83f40_0 .net *"_ivl_14", 0 0, L_000001f1ebf68b60;  1 drivers
v000001f1ebe82aa0_0 .net *"_ivl_2", 0 0, L_000001f1ebf689a0;  1 drivers
v000001f1ebe84120_0 .net *"_ivl_4", 0 0, L_000001f1ebf69730;  1 drivers
v000001f1ebe83fe0_0 .net *"_ivl_6", 0 0, L_000001f1ebf69570;  1 drivers
v000001f1ebe837c0_0 .net *"_ivl_8", 0 0, L_000001f1ebf699d0;  1 drivers
S_000001f1ebe89700 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda56e0 .param/l "i" 0 5 168, +C4<0111>;
S_000001f1ebe89bb0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe89700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf682a0 .functor NOT 1, L_000001f1ebf41b90, C4<0>, C4<0>, C4<0>;
L_000001f1ebf698f0 .functor AND 1, L_000001f1ebf682a0, L_000001f1ebf41c30, C4<1>, C4<1>;
L_000001f1ebf68230 .functor NOT 1, L_000001f1ebf41b90, C4<0>, C4<0>, C4<0>;
L_000001f1ebf69c00 .functor AND 1, L_000001f1ebf68230, L_000001f1ebf41f50, C4<1>, C4<1>;
L_000001f1ebf68310 .functor OR 1, L_000001f1ebf698f0, L_000001f1ebf69c00, C4<0>, C4<0>;
L_000001f1ebf68380 .functor AND 1, L_000001f1ebf41c30, L_000001f1ebf41f50, C4<1>, C4<1>;
L_000001f1ebf68c40 .functor OR 1, L_000001f1ebf68310, L_000001f1ebf68380, C4<0>, C4<0>;
L_000001f1ebf68460 .functor XOR 1, L_000001f1ebf41b90, L_000001f1ebf41c30, C4<0>, C4<0>;
L_000001f1ebf68540 .functor XOR 1, L_000001f1ebf68460, L_000001f1ebf41f50, C4<0>, C4<0>;
v000001f1ebe82d20_0 .net "Debe", 0 0, L_000001f1ebf68c40;  1 drivers
v000001f1ebe82dc0_0 .net "Din", 0 0, L_000001f1ebf41f50;  1 drivers
v000001f1ebe82f00_0 .net "Dout", 0 0, L_000001f1ebf68540;  1 drivers
v000001f1ebe83360_0 .net "Ri", 0 0, L_000001f1ebf41c30;  1 drivers
v000001f1ebe84260_0 .net "Si", 0 0, L_000001f1ebf41b90;  1 drivers
v000001f1ebe83e00_0 .net *"_ivl_0", 0 0, L_000001f1ebf682a0;  1 drivers
v000001f1ebe83ea0_0 .net *"_ivl_10", 0 0, L_000001f1ebf68380;  1 drivers
v000001f1ebe82fa0_0 .net *"_ivl_14", 0 0, L_000001f1ebf68460;  1 drivers
v000001f1ebe83040_0 .net *"_ivl_2", 0 0, L_000001f1ebf698f0;  1 drivers
v000001f1ebe83400_0 .net *"_ivl_4", 0 0, L_000001f1ebf68230;  1 drivers
v000001f1ebe84080_0 .net *"_ivl_6", 0 0, L_000001f1ebf69c00;  1 drivers
v000001f1ebe834a0_0 .net *"_ivl_8", 0 0, L_000001f1ebf68310;  1 drivers
S_000001f1ebe88f30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe89700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf690a0 .functor NOT 1, L_000001f1ebf42770, C4<0>, C4<0>, C4<0>;
L_000001f1ebf68e70 .functor AND 1, L_000001f1ebf690a0, L_000001f1ebf428b0, C4<1>, C4<1>;
L_000001f1ebf693b0 .functor NOT 1, L_000001f1ebf42770, C4<0>, C4<0>, C4<0>;
L_000001f1ebf69810 .functor AND 1, L_000001f1ebf693b0, L_000001f1ebf421d0, C4<1>, C4<1>;
L_000001f1ebf69340 .functor OR 1, L_000001f1ebf68e70, L_000001f1ebf69810, C4<0>, C4<0>;
L_000001f1ebf69650 .functor AND 1, L_000001f1ebf428b0, L_000001f1ebf421d0, C4<1>, C4<1>;
L_000001f1ebf68cb0 .functor OR 1, L_000001f1ebf69340, L_000001f1ebf69650, C4<0>, C4<0>;
L_000001f1ebf69ab0 .functor XOR 1, L_000001f1ebf42770, L_000001f1ebf428b0, C4<0>, C4<0>;
L_000001f1ebf691f0 .functor XOR 1, L_000001f1ebf69ab0, L_000001f1ebf421d0, C4<0>, C4<0>;
v000001f1ebe835e0_0 .net "Debe", 0 0, L_000001f1ebf68cb0;  1 drivers
v000001f1ebe84300_0 .net "Din", 0 0, L_000001f1ebf421d0;  1 drivers
v000001f1ebe83860_0 .net "Dout", 0 0, L_000001f1ebf691f0;  1 drivers
v000001f1ebe84440_0 .net "Ri", 0 0, L_000001f1ebf428b0;  1 drivers
v000001f1ebe844e0_0 .net "Si", 0 0, L_000001f1ebf42770;  1 drivers
v000001f1ebe846c0_0 .net *"_ivl_0", 0 0, L_000001f1ebf690a0;  1 drivers
v000001f1ebe84760_0 .net *"_ivl_10", 0 0, L_000001f1ebf69650;  1 drivers
v000001f1ebe84800_0 .net *"_ivl_14", 0 0, L_000001f1ebf69ab0;  1 drivers
v000001f1ebe848a0_0 .net *"_ivl_2", 0 0, L_000001f1ebf68e70;  1 drivers
v000001f1ebe849e0_0 .net *"_ivl_4", 0 0, L_000001f1ebf693b0;  1 drivers
v000001f1ebe87140_0 .net *"_ivl_6", 0 0, L_000001f1ebf69810;  1 drivers
v000001f1ebe86c40_0 .net *"_ivl_8", 0 0, L_000001f1ebf69340;  1 drivers
S_000001f1ebe890c0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda5ba0 .param/l "i" 0 5 168, +C4<01000>;
S_000001f1ebe89570 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe890c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf69490 .functor NOT 1, L_000001f1ebf42810, C4<0>, C4<0>, C4<0>;
L_000001f1ebf69110 .functor AND 1, L_000001f1ebf69490, L_000001f1ebf42270, C4<1>, C4<1>;
L_000001f1ebf69a40 .functor NOT 1, L_000001f1ebf42810, C4<0>, C4<0>, C4<0>;
L_000001f1ebf69b20 .functor AND 1, L_000001f1ebf69a40, L_000001f1ebf423b0, C4<1>, C4<1>;
L_000001f1ebf697a0 .functor OR 1, L_000001f1ebf69110, L_000001f1ebf69b20, C4<0>, C4<0>;
L_000001f1ebf68fc0 .functor AND 1, L_000001f1ebf42270, L_000001f1ebf423b0, C4<1>, C4<1>;
L_000001f1ebf681c0 .functor OR 1, L_000001f1ebf697a0, L_000001f1ebf68fc0, C4<0>, C4<0>;
L_000001f1ebf68d90 .functor XOR 1, L_000001f1ebf42810, L_000001f1ebf42270, C4<0>, C4<0>;
L_000001f1ebf68700 .functor XOR 1, L_000001f1ebf68d90, L_000001f1ebf423b0, C4<0>, C4<0>;
v000001f1ebe867e0_0 .net "Debe", 0 0, L_000001f1ebf681c0;  1 drivers
v000001f1ebe85f20_0 .net "Din", 0 0, L_000001f1ebf423b0;  1 drivers
v000001f1ebe864c0_0 .net "Dout", 0 0, L_000001f1ebf68700;  1 drivers
v000001f1ebe85840_0 .net "Ri", 0 0, L_000001f1ebf42270;  1 drivers
v000001f1ebe861a0_0 .net "Si", 0 0, L_000001f1ebf42810;  1 drivers
v000001f1ebe87280_0 .net *"_ivl_0", 0 0, L_000001f1ebf69490;  1 drivers
v000001f1ebe86600_0 .net *"_ivl_10", 0 0, L_000001f1ebf68fc0;  1 drivers
v000001f1ebe871e0_0 .net *"_ivl_14", 0 0, L_000001f1ebf68d90;  1 drivers
v000001f1ebe87320_0 .net *"_ivl_2", 0 0, L_000001f1ebf69110;  1 drivers
v000001f1ebe85c00_0 .net *"_ivl_4", 0 0, L_000001f1ebf69a40;  1 drivers
v000001f1ebe870a0_0 .net *"_ivl_6", 0 0, L_000001f1ebf69b20;  1 drivers
v000001f1ebe873c0_0 .net *"_ivl_8", 0 0, L_000001f1ebf697a0;  1 drivers
S_000001f1ebe8a060 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe890c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf69b90 .functor NOT 1, L_000001f1ebf424f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf69260 .functor AND 1, L_000001f1ebf69b90, L_000001f1ebf42590, C4<1>, C4<1>;
L_000001f1ebf68690 .functor NOT 1, L_000001f1ebf424f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf692d0 .functor AND 1, L_000001f1ebf68690, L_000001f1ebf45830, C4<1>, C4<1>;
L_000001f1ebf69420 .functor OR 1, L_000001f1ebf69260, L_000001f1ebf692d0, C4<0>, C4<0>;
L_000001f1ebf685b0 .functor AND 1, L_000001f1ebf42590, L_000001f1ebf45830, C4<1>, C4<1>;
L_000001f1ebf69500 .functor OR 1, L_000001f1ebf69420, L_000001f1ebf685b0, C4<0>, C4<0>;
L_000001f1ebf69880 .functor XOR 1, L_000001f1ebf424f0, L_000001f1ebf42590, C4<0>, C4<0>;
L_000001f1ebf68070 .functor XOR 1, L_000001f1ebf69880, L_000001f1ebf45830, C4<0>, C4<0>;
v000001f1ebe866a0_0 .net "Debe", 0 0, L_000001f1ebf69500;  1 drivers
v000001f1ebe86f60_0 .net "Din", 0 0, L_000001f1ebf45830;  1 drivers
v000001f1ebe87460_0 .net "Dout", 0 0, L_000001f1ebf68070;  1 drivers
v000001f1ebe858e0_0 .net "Ri", 0 0, L_000001f1ebf42590;  1 drivers
v000001f1ebe86740_0 .net "Si", 0 0, L_000001f1ebf424f0;  1 drivers
v000001f1ebe869c0_0 .net *"_ivl_0", 0 0, L_000001f1ebf69b90;  1 drivers
v000001f1ebe84f80_0 .net *"_ivl_10", 0 0, L_000001f1ebf685b0;  1 drivers
v000001f1ebe85980_0 .net *"_ivl_14", 0 0, L_000001f1ebf69880;  1 drivers
v000001f1ebe85fc0_0 .net *"_ivl_2", 0 0, L_000001f1ebf69260;  1 drivers
v000001f1ebe85ca0_0 .net *"_ivl_4", 0 0, L_000001f1ebf68690;  1 drivers
v000001f1ebe876e0_0 .net *"_ivl_6", 0 0, L_000001f1ebf692d0;  1 drivers
v000001f1ebe86380_0 .net *"_ivl_8", 0 0, L_000001f1ebf69420;  1 drivers
S_000001f1ebe8a1f0 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001f1ebe75f00;
 .timescale -9 -12;
P_000001f1ebda5be0 .param/l "i" 0 5 168, +C4<01001>;
S_000001f1ebe943a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001f1ebe8a1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf684d0 .functor NOT 1, L_000001f1ebf442f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf68770 .functor AND 1, L_000001f1ebf684d0, L_000001f1ebf450b0, C4<1>, C4<1>;
L_000001f1ebf6a7d0 .functor NOT 1, L_000001f1ebf442f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6a8b0 .functor AND 1, L_000001f1ebf6a7d0, L_000001f1ebf446b0, C4<1>, C4<1>;
L_000001f1ebf6a450 .functor OR 1, L_000001f1ebf68770, L_000001f1ebf6a8b0, C4<0>, C4<0>;
L_000001f1ebf6a140 .functor AND 1, L_000001f1ebf450b0, L_000001f1ebf446b0, C4<1>, C4<1>;
L_000001f1ebf6b330 .functor OR 1, L_000001f1ebf6a450, L_000001f1ebf6a140, C4<0>, C4<0>;
L_000001f1ebf6b410 .functor XOR 1, L_000001f1ebf442f0, L_000001f1ebf450b0, C4<0>, C4<0>;
L_000001f1ebf6af40 .functor XOR 1, L_000001f1ebf6b410, L_000001f1ebf446b0, C4<0>, C4<0>;
v000001f1ebe85d40_0 .net "Debe", 0 0, L_000001f1ebf6b330;  1 drivers
v000001f1ebe85de0_0 .net "Din", 0 0, L_000001f1ebf446b0;  1 drivers
v000001f1ebe86100_0 .net "Dout", 0 0, L_000001f1ebf6af40;  1 drivers
v000001f1ebe86880_0 .net "Ri", 0 0, L_000001f1ebf450b0;  1 drivers
v000001f1ebe86920_0 .net "Si", 0 0, L_000001f1ebf442f0;  1 drivers
v000001f1ebe87000_0 .net *"_ivl_0", 0 0, L_000001f1ebf684d0;  1 drivers
v000001f1ebe87500_0 .net *"_ivl_10", 0 0, L_000001f1ebf6a140;  1 drivers
v000001f1ebe85a20_0 .net *"_ivl_14", 0 0, L_000001f1ebf6b410;  1 drivers
v000001f1ebe875a0_0 .net *"_ivl_2", 0 0, L_000001f1ebf68770;  1 drivers
v000001f1ebe87640_0 .net *"_ivl_4", 0 0, L_000001f1ebf6a7d0;  1 drivers
v000001f1ebe86a60_0 .net *"_ivl_6", 0 0, L_000001f1ebf6a8b0;  1 drivers
v000001f1ebe85020_0 .net *"_ivl_8", 0 0, L_000001f1ebf6a450;  1 drivers
S_000001f1ebe92aa0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001f1ebe8a1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf69dc0 .functor NOT 1, L_000001f1ebf44750, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6a680 .functor AND 1, L_000001f1ebf69dc0, L_000001f1ebf465f0, C4<1>, C4<1>;
L_000001f1ebf6aae0 .functor NOT 1, L_000001f1ebf44750, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6b250 .functor AND 1, L_000001f1ebf6aae0, L_000001f1ebf44c50, C4<1>, C4<1>;
L_000001f1ebf6a5a0 .functor OR 1, L_000001f1ebf6a680, L_000001f1ebf6b250, C4<0>, C4<0>;
L_000001f1ebf6a4c0 .functor AND 1, L_000001f1ebf465f0, L_000001f1ebf44c50, C4<1>, C4<1>;
L_000001f1ebf6b100 .functor OR 1, L_000001f1ebf6a5a0, L_000001f1ebf6a4c0, C4<0>, C4<0>;
L_000001f1ebf6a370 .functor XOR 1, L_000001f1ebf44750, L_000001f1ebf465f0, C4<0>, C4<0>;
L_000001f1ebf6adf0 .functor XOR 1, L_000001f1ebf6a370, L_000001f1ebf44c50, C4<0>, C4<0>;
v000001f1ebe86e20_0 .net "Debe", 0 0, L_000001f1ebf6b100;  1 drivers
v000001f1ebe86b00_0 .net "Din", 0 0, L_000001f1ebf44c50;  1 drivers
v000001f1ebe86560_0 .net "Dout", 0 0, L_000001f1ebf6adf0;  1 drivers
v000001f1ebe86ba0_0 .net "Ri", 0 0, L_000001f1ebf465f0;  1 drivers
v000001f1ebe86420_0 .net "Si", 0 0, L_000001f1ebf44750;  1 drivers
v000001f1ebe850c0_0 .net *"_ivl_0", 0 0, L_000001f1ebf69dc0;  1 drivers
v000001f1ebe853e0_0 .net *"_ivl_10", 0 0, L_000001f1ebf6a4c0;  1 drivers
v000001f1ebe85160_0 .net *"_ivl_14", 0 0, L_000001f1ebf6a370;  1 drivers
v000001f1ebe86d80_0 .net *"_ivl_2", 0 0, L_000001f1ebf6a680;  1 drivers
v000001f1ebe85ac0_0 .net *"_ivl_4", 0 0, L_000001f1ebf6aae0;  1 drivers
v000001f1ebe86240_0 .net *"_ivl_6", 0 0, L_000001f1ebf6b250;  1 drivers
v000001f1ebe85200_0 .net *"_ivl_8", 0 0, L_000001f1ebf6a5a0;  1 drivers
S_000001f1ebe94210 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000001f1ebe75f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f1eba676f0 .param/l "BS" 0 6 22, +C4<000000000000000000000000000001111>;
P_000001f1eba67728 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f1eba67760 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001f1eba67798 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f1ebf6c590 .functor NOT 1, L_000001f1ebf45e70, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6c1a0 .functor OR 1, L_000001f1ebf45650, L_000001f1ebf456f0, C4<0>, C4<0>;
L_000001f1ebf6c670 .functor AND 1, L_000001f1ebf44f70, L_000001f1ebf6c1a0, C4<1>, C4<1>;
v000001f1ebe852a0_0 .net *"_ivl_11", 9 0, L_000001f1ebf45290;  1 drivers
v000001f1ebe86ce0_0 .net *"_ivl_12", 10 0, L_000001f1ebf45330;  1 drivers
L_000001f1ebebbdf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe85340_0 .net *"_ivl_15", 0 0, L_000001f1ebebbdf8;  1 drivers
v000001f1ebe85480_0 .net *"_ivl_17", 0 0, L_000001f1ebf456f0;  1 drivers
v000001f1ebe85520_0 .net *"_ivl_19", 0 0, L_000001f1ebf6c1a0;  1 drivers
v000001f1ebe855c0_0 .net *"_ivl_21", 0 0, L_000001f1ebf6c670;  1 drivers
L_000001f1ebebbe40 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebe85660_0 .net/2u *"_ivl_22", 10 0, L_000001f1ebebbe40;  1 drivers
L_000001f1ebebbe88 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe85700_0 .net/2u *"_ivl_24", 10 0, L_000001f1ebebbe88;  1 drivers
v000001f1ebe86ec0_0 .net *"_ivl_26", 10 0, L_000001f1ebf45790;  1 drivers
v000001f1ebe857a0_0 .net *"_ivl_3", 3 0, L_000001f1ebf451f0;  1 drivers
v000001f1ebe86060_0 .net *"_ivl_33", 0 0, L_000001f1ebf45bf0;  1 drivers
v000001f1ebe85b60_0 .net *"_ivl_34", 4 0, L_000001f1ebf45c90;  1 drivers
L_000001f1ebebbed0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe85e80_0 .net *"_ivl_37", 3 0, L_000001f1ebebbed0;  1 drivers
v000001f1ebe862e0_0 .net *"_ivl_7", 0 0, L_000001f1ebf45e70;  1 drivers
v000001f1ebe87fa0_0 .net "boolean", 0 0, L_000001f1ebf45650;  1 drivers
v000001f1ebe87a00_0 .net "exp", 4 0, L_000001f1ebf44ed0;  alias, 1 drivers
v000001f1ebe88220_0 .net "exp_round", 4 0, L_000001f1ebf45d30;  alias, 1 drivers
v000001f1ebe87dc0_0 .net "guard", 0 0, L_000001f1ebf44f70;  1 drivers
v000001f1ebe88040_0 .net "is_even", 0 0, L_000001f1ebf6c590;  1 drivers
v000001f1ebe87d20_0 .net "ms", 14 0, L_000001f1ebf44d90;  alias, 1 drivers
v000001f1ebe87f00_0 .net "ms_round", 9 0, L_000001f1ebf45a10;  alias, 1 drivers
v000001f1ebe87aa0_0 .net "temp", 10 0, L_000001f1ebf44250;  1 drivers
L_000001f1ebf44f70 .part L_000001f1ebf44d90, 4, 1;
L_000001f1ebf451f0 .part L_000001f1ebf44d90, 0, 4;
L_000001f1ebf45650 .reduce/or L_000001f1ebf451f0;
L_000001f1ebf45e70 .part L_000001f1ebf44d90, 5, 1;
L_000001f1ebf45290 .part L_000001f1ebf44d90, 5, 10;
L_000001f1ebf45330 .concat [ 10 1 0 0], L_000001f1ebf45290, L_000001f1ebebbdf8;
L_000001f1ebf456f0 .reduce/nor L_000001f1ebf6c590;
L_000001f1ebf45790 .functor MUXZ 11, L_000001f1ebebbe88, L_000001f1ebebbe40, L_000001f1ebf6c670, C4<>;
L_000001f1ebf44250 .arith/sum 11, L_000001f1ebf45330, L_000001f1ebf45790;
L_000001f1ebf45a10 .part L_000001f1ebf44250, 0, 10;
L_000001f1ebf45bf0 .part L_000001f1ebf44250, 10, 1;
L_000001f1ebf45c90 .concat [ 1 4 0 0], L_000001f1ebf45bf0, L_000001f1ebebbed0;
L_000001f1ebf45d30 .arith/sum 5, L_000001f1ebf44ed0, L_000001f1ebf45c90;
S_000001f1ebe930e0 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000001f1ebe75f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f1ebe78500 .param/l "BS" 0 5 19, +C4<000000000000000000000000000001111>;
P_000001f1ebe78538 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f1ebe78570 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f1ebe78fa0_0 .net "Debe", 5 0, L_000001f1ebf460f0;  1 drivers
v000001f1ebe78d20_0 .net "F", 4 0, L_000001f1ebf44cf0;  alias, 1 drivers
v000001f1ebe78b40_0 .net "R", 4 0, L_000001f1ebf46050;  alias, 1 drivers
v000001f1ebe78dc0_0 .net "S", 4 0, L_000001f1ebf3e530;  alias, 1 drivers
L_000001f1ebebbd20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe7a260_0 .net/2u *"_ivl_39", 0 0, L_000001f1ebebbd20;  1 drivers
L_000001f1ebf447f0 .part L_000001f1ebf3e530, 0, 1;
L_000001f1ebf44e30 .part L_000001f1ebf46050, 0, 1;
L_000001f1ebf45dd0 .part L_000001f1ebf460f0, 0, 1;
L_000001f1ebf467d0 .part L_000001f1ebf3e530, 1, 1;
L_000001f1ebf46370 .part L_000001f1ebf46050, 1, 1;
L_000001f1ebf46230 .part L_000001f1ebf460f0, 1, 1;
L_000001f1ebf44430 .part L_000001f1ebf3e530, 2, 1;
L_000001f1ebf444d0 .part L_000001f1ebf46050, 2, 1;
L_000001f1ebf44570 .part L_000001f1ebf460f0, 2, 1;
L_000001f1ebf44bb0 .part L_000001f1ebf3e530, 3, 1;
L_000001f1ebf44110 .part L_000001f1ebf46050, 3, 1;
L_000001f1ebf44930 .part L_000001f1ebf460f0, 3, 1;
L_000001f1ebf44610 .part L_000001f1ebf3e530, 4, 1;
L_000001f1ebf44b10 .part L_000001f1ebf46050, 4, 1;
L_000001f1ebf441b0 .part L_000001f1ebf460f0, 4, 1;
LS_000001f1ebf44cf0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf6a610, L_000001f1ebf69ff0, L_000001f1ebf6b090, L_000001f1ebf6b1e0;
LS_000001f1ebf44cf0_0_4 .concat8 [ 1 0 0 0], L_000001f1ebf6bd40;
L_000001f1ebf44cf0 .concat8 [ 4 1 0 0], LS_000001f1ebf44cf0_0_0, LS_000001f1ebf44cf0_0_4;
LS_000001f1ebf460f0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebbd20, L_000001f1ebf6abc0, L_000001f1ebf69ea0, L_000001f1ebf6b4f0;
LS_000001f1ebf460f0_0_4 .concat8 [ 1 1 0 0], L_000001f1ebf6b800, L_000001f1ebf6c0c0;
L_000001f1ebf460f0 .concat8 [ 4 2 0 0], LS_000001f1ebf460f0_0_0, LS_000001f1ebf460f0_0_4;
S_000001f1ebe938b0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f1ebe930e0;
 .timescale -9 -12;
P_000001f1ebda5760 .param/l "i" 0 5 28, +C4<00>;
S_000001f1ebe93270 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe938b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf69e30 .functor NOT 1, L_000001f1ebf447f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6aca0 .functor AND 1, L_000001f1ebf69e30, L_000001f1ebf44e30, C4<1>, C4<1>;
L_000001f1ebf6b3a0 .functor NOT 1, L_000001f1ebf447f0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6a300 .functor AND 1, L_000001f1ebf6b3a0, L_000001f1ebf45dd0, C4<1>, C4<1>;
L_000001f1ebf6aa00 .functor OR 1, L_000001f1ebf6aca0, L_000001f1ebf6a300, C4<0>, C4<0>;
L_000001f1ebf6ad10 .functor AND 1, L_000001f1ebf44e30, L_000001f1ebf45dd0, C4<1>, C4<1>;
L_000001f1ebf6abc0 .functor OR 1, L_000001f1ebf6aa00, L_000001f1ebf6ad10, C4<0>, C4<0>;
L_000001f1ebf6a290 .functor XOR 1, L_000001f1ebf447f0, L_000001f1ebf44e30, C4<0>, C4<0>;
L_000001f1ebf6a610 .functor XOR 1, L_000001f1ebf6a290, L_000001f1ebf45dd0, C4<0>, C4<0>;
v000001f1ebe87b40_0 .net "Debe", 0 0, L_000001f1ebf6abc0;  1 drivers
v000001f1ebe88180_0 .net "Din", 0 0, L_000001f1ebf45dd0;  1 drivers
v000001f1ebe87780_0 .net "Dout", 0 0, L_000001f1ebf6a610;  1 drivers
v000001f1ebe88540_0 .net "Ri", 0 0, L_000001f1ebf44e30;  1 drivers
v000001f1ebe87be0_0 .net "Si", 0 0, L_000001f1ebf447f0;  1 drivers
v000001f1ebe87820_0 .net *"_ivl_0", 0 0, L_000001f1ebf69e30;  1 drivers
v000001f1ebe882c0_0 .net *"_ivl_10", 0 0, L_000001f1ebf6ad10;  1 drivers
v000001f1ebe87e60_0 .net *"_ivl_14", 0 0, L_000001f1ebf6a290;  1 drivers
v000001f1ebe880e0_0 .net *"_ivl_2", 0 0, L_000001f1ebf6aca0;  1 drivers
v000001f1ebe878c0_0 .net *"_ivl_4", 0 0, L_000001f1ebf6b3a0;  1 drivers
v000001f1ebe88360_0 .net *"_ivl_6", 0 0, L_000001f1ebf6a300;  1 drivers
v000001f1ebe885e0_0 .net *"_ivl_8", 0 0, L_000001f1ebf6aa00;  1 drivers
S_000001f1ebe93590 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f1ebe930e0;
 .timescale -9 -12;
P_000001f1ebda6160 .param/l "i" 0 5 28, +C4<01>;
S_000001f1ebe94530 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe93590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf6a6f0 .functor NOT 1, L_000001f1ebf467d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6a3e0 .functor AND 1, L_000001f1ebf6a6f0, L_000001f1ebf46370, C4<1>, C4<1>;
L_000001f1ebf6b480 .functor NOT 1, L_000001f1ebf467d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6b170 .functor AND 1, L_000001f1ebf6b480, L_000001f1ebf46230, C4<1>, C4<1>;
L_000001f1ebf6b5d0 .functor OR 1, L_000001f1ebf6a3e0, L_000001f1ebf6b170, C4<0>, C4<0>;
L_000001f1ebf6a840 .functor AND 1, L_000001f1ebf46370, L_000001f1ebf46230, C4<1>, C4<1>;
L_000001f1ebf69ea0 .functor OR 1, L_000001f1ebf6b5d0, L_000001f1ebf6a840, C4<0>, C4<0>;
L_000001f1ebf6a760 .functor XOR 1, L_000001f1ebf467d0, L_000001f1ebf46370, C4<0>, C4<0>;
L_000001f1ebf69ff0 .functor XOR 1, L_000001f1ebf6a760, L_000001f1ebf46230, C4<0>, C4<0>;
v000001f1ebe87960_0 .net "Debe", 0 0, L_000001f1ebf69ea0;  1 drivers
v000001f1ebe88400_0 .net "Din", 0 0, L_000001f1ebf46230;  1 drivers
v000001f1ebe884a0_0 .net "Dout", 0 0, L_000001f1ebf69ff0;  1 drivers
v000001f1ebe87c80_0 .net "Ri", 0 0, L_000001f1ebf46370;  1 drivers
v000001f1ebe794a0_0 .net "Si", 0 0, L_000001f1ebf467d0;  1 drivers
v000001f1ebe7ada0_0 .net *"_ivl_0", 0 0, L_000001f1ebf6a6f0;  1 drivers
v000001f1ebe79400_0 .net *"_ivl_10", 0 0, L_000001f1ebf6a840;  1 drivers
v000001f1ebe7a1c0_0 .net *"_ivl_14", 0 0, L_000001f1ebf6a760;  1 drivers
v000001f1ebe78820_0 .net *"_ivl_2", 0 0, L_000001f1ebf6a3e0;  1 drivers
v000001f1ebe7a580_0 .net *"_ivl_4", 0 0, L_000001f1ebf6b480;  1 drivers
v000001f1ebe7ac60_0 .net *"_ivl_6", 0 0, L_000001f1ebf6b170;  1 drivers
v000001f1ebe79680_0 .net *"_ivl_8", 0 0, L_000001f1ebf6b5d0;  1 drivers
S_000001f1ebe92f50 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f1ebe930e0;
 .timescale -9 -12;
P_000001f1ebda6820 .param/l "i" 0 5 28, +C4<010>;
S_000001f1ebe93720 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe92f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf6afb0 .functor NOT 1, L_000001f1ebf44430, C4<0>, C4<0>, C4<0>;
L_000001f1ebf69f10 .functor AND 1, L_000001f1ebf6afb0, L_000001f1ebf444d0, C4<1>, C4<1>;
L_000001f1ebf69f80 .functor NOT 1, L_000001f1ebf44430, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6a060 .functor AND 1, L_000001f1ebf69f80, L_000001f1ebf44570, C4<1>, C4<1>;
L_000001f1ebf6a0d0 .functor OR 1, L_000001f1ebf69f10, L_000001f1ebf6a060, C4<0>, C4<0>;
L_000001f1ebf6a1b0 .functor AND 1, L_000001f1ebf444d0, L_000001f1ebf44570, C4<1>, C4<1>;
L_000001f1ebf6b4f0 .functor OR 1, L_000001f1ebf6a0d0, L_000001f1ebf6a1b0, C4<0>, C4<0>;
L_000001f1ebf6b640 .functor XOR 1, L_000001f1ebf44430, L_000001f1ebf444d0, C4<0>, C4<0>;
L_000001f1ebf6b090 .functor XOR 1, L_000001f1ebf6b640, L_000001f1ebf44570, C4<0>, C4<0>;
v000001f1ebe79fe0_0 .net "Debe", 0 0, L_000001f1ebf6b4f0;  1 drivers
v000001f1ebe79720_0 .net "Din", 0 0, L_000001f1ebf44570;  1 drivers
v000001f1ebe79cc0_0 .net "Dout", 0 0, L_000001f1ebf6b090;  1 drivers
v000001f1ebe79040_0 .net "Ri", 0 0, L_000001f1ebf444d0;  1 drivers
v000001f1ebe799a0_0 .net "Si", 0 0, L_000001f1ebf44430;  1 drivers
v000001f1ebe7aa80_0 .net *"_ivl_0", 0 0, L_000001f1ebf6afb0;  1 drivers
v000001f1ebe79e00_0 .net *"_ivl_10", 0 0, L_000001f1ebf6a1b0;  1 drivers
v000001f1ebe7a940_0 .net *"_ivl_14", 0 0, L_000001f1ebf6b640;  1 drivers
v000001f1ebe7ab20_0 .net *"_ivl_2", 0 0, L_000001f1ebf69f10;  1 drivers
v000001f1ebe79540_0 .net *"_ivl_4", 0 0, L_000001f1ebf69f80;  1 drivers
v000001f1ebe7a8a0_0 .net *"_ivl_6", 0 0, L_000001f1ebf6a060;  1 drivers
v000001f1ebe7a9e0_0 .net *"_ivl_8", 0 0, L_000001f1ebf6a0d0;  1 drivers
S_000001f1ebe93400 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f1ebe930e0;
 .timescale -9 -12;
P_000001f1ebda6e20 .param/l "i" 0 5 28, +C4<011>;
S_000001f1ebe93ef0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe93400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf6b720 .functor NOT 1, L_000001f1ebf44bb0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6a220 .functor AND 1, L_000001f1ebf6b720, L_000001f1ebf44110, C4<1>, C4<1>;
L_000001f1ebf6a920 .functor NOT 1, L_000001f1ebf44bb0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6a990 .functor AND 1, L_000001f1ebf6a920, L_000001f1ebf44930, C4<1>, C4<1>;
L_000001f1ebf6aa70 .functor OR 1, L_000001f1ebf6a220, L_000001f1ebf6a990, C4<0>, C4<0>;
L_000001f1ebf6b790 .functor AND 1, L_000001f1ebf44110, L_000001f1ebf44930, C4<1>, C4<1>;
L_000001f1ebf6b800 .functor OR 1, L_000001f1ebf6aa70, L_000001f1ebf6b790, C4<0>, C4<0>;
L_000001f1ebf6ab50 .functor XOR 1, L_000001f1ebf44bb0, L_000001f1ebf44110, C4<0>, C4<0>;
L_000001f1ebf6b1e0 .functor XOR 1, L_000001f1ebf6ab50, L_000001f1ebf44930, C4<0>, C4<0>;
v000001f1ebe7a3a0_0 .net "Debe", 0 0, L_000001f1ebf6b800;  1 drivers
v000001f1ebe78f00_0 .net "Din", 0 0, L_000001f1ebf44930;  1 drivers
v000001f1ebe78c80_0 .net "Dout", 0 0, L_000001f1ebf6b1e0;  1 drivers
v000001f1ebe7abc0_0 .net "Ri", 0 0, L_000001f1ebf44110;  1 drivers
v000001f1ebe7aee0_0 .net "Si", 0 0, L_000001f1ebf44bb0;  1 drivers
v000001f1ebe7ad00_0 .net *"_ivl_0", 0 0, L_000001f1ebf6b720;  1 drivers
v000001f1ebe7ae40_0 .net *"_ivl_10", 0 0, L_000001f1ebf6b790;  1 drivers
v000001f1ebe795e0_0 .net *"_ivl_14", 0 0, L_000001f1ebf6ab50;  1 drivers
v000001f1ebe78780_0 .net *"_ivl_2", 0 0, L_000001f1ebf6a220;  1 drivers
v000001f1ebe788c0_0 .net *"_ivl_4", 0 0, L_000001f1ebf6a920;  1 drivers
v000001f1ebe79ae0_0 .net *"_ivl_6", 0 0, L_000001f1ebf6a990;  1 drivers
v000001f1ebe79360_0 .net *"_ivl_8", 0 0, L_000001f1ebf6aa70;  1 drivers
S_000001f1ebe93a40 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f1ebe930e0;
 .timescale -9 -12;
P_000001f1ebda62a0 .param/l "i" 0 5 28, +C4<0100>;
S_000001f1ebe93bd0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebe93a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf6ae60 .functor NOT 1, L_000001f1ebf44610, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6aed0 .functor AND 1, L_000001f1ebf6ae60, L_000001f1ebf44b10, C4<1>, C4<1>;
L_000001f1ebf6bc60 .functor NOT 1, L_000001f1ebf44610, C4<0>, C4<0>, C4<0>;
L_000001f1ebf6bbf0 .functor AND 1, L_000001f1ebf6bc60, L_000001f1ebf441b0, C4<1>, C4<1>;
L_000001f1ebf6bdb0 .functor OR 1, L_000001f1ebf6aed0, L_000001f1ebf6bbf0, C4<0>, C4<0>;
L_000001f1ebf6bf00 .functor AND 1, L_000001f1ebf44b10, L_000001f1ebf441b0, C4<1>, C4<1>;
L_000001f1ebf6c0c0 .functor OR 1, L_000001f1ebf6bdb0, L_000001f1ebf6bf00, C4<0>, C4<0>;
L_000001f1ebf6c600 .functor XOR 1, L_000001f1ebf44610, L_000001f1ebf44b10, C4<0>, C4<0>;
L_000001f1ebf6bd40 .functor XOR 1, L_000001f1ebf6c600, L_000001f1ebf441b0, C4<0>, C4<0>;
v000001f1ebe78960_0 .net "Debe", 0 0, L_000001f1ebf6c0c0;  1 drivers
v000001f1ebe790e0_0 .net "Din", 0 0, L_000001f1ebf441b0;  1 drivers
v000001f1ebe79860_0 .net "Dout", 0 0, L_000001f1ebf6bd40;  1 drivers
v000001f1ebe78be0_0 .net "Ri", 0 0, L_000001f1ebf44b10;  1 drivers
v000001f1ebe79f40_0 .net "Si", 0 0, L_000001f1ebf44610;  1 drivers
v000001f1ebe78a00_0 .net *"_ivl_0", 0 0, L_000001f1ebf6ae60;  1 drivers
v000001f1ebe79b80_0 .net *"_ivl_10", 0 0, L_000001f1ebf6bf00;  1 drivers
v000001f1ebe797c0_0 .net *"_ivl_14", 0 0, L_000001f1ebf6c600;  1 drivers
v000001f1ebe7a300_0 .net *"_ivl_2", 0 0, L_000001f1ebf6aed0;  1 drivers
v000001f1ebe7a440_0 .net *"_ivl_4", 0 0, L_000001f1ebf6bc60;  1 drivers
v000001f1ebe78aa0_0 .net *"_ivl_6", 0 0, L_000001f1ebf6bbf0;  1 drivers
v000001f1ebe792c0_0 .net *"_ivl_8", 0 0, L_000001f1ebf6bdb0;  1 drivers
S_000001f1ebe94080 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000001f1ebe76ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "S";
    .port_info 1 /INPUT 11 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 5 "ExpIn";
    .port_info 5 /OUTPUT 5 "ExpOut";
    .port_info 6 /OUTPUT 10 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001f1ebe77cc0 .param/l "BS" 0 5 81, +C4<000000000000000000000000000001111>;
P_000001f1ebe77cf8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000100>;
P_000001f1ebe77d30 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000001001>;
L_000001f1ebf552b0 .functor BUFZ 10, L_000001f1ebf43670, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000001f1ebf54c90 .functor BUFZ 5, L_000001f1ebf43030, C4<00000>, C4<00000>, C4<00000>;
v000001f1ebe9f5b0_0 .net "A", 11 0, L_000001f1ebf3fe30;  1 drivers
v000001f1ebe9ed90_0 .net "B", 11 0, L_000001f1ebf3f110;  1 drivers
v000001f1ebea0050_0 .net "C", 12 0, L_000001f1ebf406f0;  1 drivers
v000001f1ebe9f1f0_0 .net "ExpIn", 4 0, L_000001f1ebf3e530;  alias, 1 drivers
v000001f1ebea0190_0 .net "ExpOut", 4 0, L_000001f1ebf54c90;  alias, 1 drivers
v000001f1ebe9f330_0 .net "F", 9 0, L_000001f1ebf552b0;  alias, 1 drivers
v000001f1ebe9f970_0 .net "R", 10 0, L_000001f1ebf3d310;  alias, 1 drivers
v000001f1ebe9f3d0_0 .net "S", 10 0, L_000001f1ebf3ce10;  alias, 1 drivers
v000001f1ebea05f0_0 .net *"_ivl_101", 0 0, L_000001f1ebf3f1b0;  1 drivers
L_000001f1ebebba98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f1ebe9f6f0_0 .net/2u *"_ivl_102", 1 0, L_000001f1ebebba98;  1 drivers
v000001f1ebe9fab0_0 .net *"_ivl_104", 14 0, L_000001f1ebf40d30;  1 drivers
v000001f1ebea00f0_0 .net *"_ivl_107", 9 0, L_000001f1ebf40150;  1 drivers
v000001f1ebe9fb50_0 .net *"_ivl_109", 0 0, L_000001f1ebf40a10;  1 drivers
L_000001f1ebebbae0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea0370_0 .net/2u *"_ivl_110", 2 0, L_000001f1ebebbae0;  1 drivers
v000001f1ebe9fbf0_0 .net *"_ivl_112", 14 0, L_000001f1ebf3f7f0;  1 drivers
L_000001f1ebebbb28 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001f1ebea04b0_0 .net/2u *"_ivl_116", 4 0, L_000001f1ebebbb28;  1 drivers
v000001f1ebe9fc90_0 .net *"_ivl_118", 4 0, L_000001f1ebf3f250;  1 drivers
L_000001f1ebebba50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebea0550_0 .net/2u *"_ivl_92", 0 0, L_000001f1ebebba50;  1 drivers
v000001f1ebea0690_0 .net *"_ivl_97", 9 0, L_000001f1ebf401f0;  1 drivers
v000001f1ebea0730_0 .net *"_ivl_99", 0 0, L_000001f1ebf40970;  1 drivers
v000001f1ebea07d0_0 .net "carry", 0 0, L_000001f1ebf400b0;  1 drivers
v000001f1ebea3110_0 .net "exp_for_round", 4 0, L_000001f1ebf41050;  1 drivers
v000001f1ebea3250_0 .net "exp_rounded", 4 0, L_000001f1ebf43030;  1 drivers
v000001f1ebea3750_0 .net "frac_rounded", 9 0, L_000001f1ebf43670;  1 drivers
v000001f1ebea1e50_0 .net "guard_R", 0 0, L_000001f1ebf3d630;  alias, 1 drivers
v000001f1ebea1bd0_0 .net "guard_S", 0 0, L_000001f1ebf3e2b0;  alias, 1 drivers
v000001f1ebea2170_0 .net "ms_for_round", 14 0, L_000001f1ebf40fb0;  1 drivers
v000001f1ebea1130_0 .net "sticky_for_round", 0 0, L_000001f1ebf5a250;  alias, 1 drivers
v000001f1ebea2210_0 .net "sum_bits", 11 0, L_000001f1ebf405b0;  1 drivers
L_000001f1ebf40650 .part L_000001f1ebf3fe30, 0, 1;
L_000001f1ebf3fc50 .part L_000001f1ebf3f110, 0, 1;
L_000001f1ebf40dd0 .part L_000001f1ebf406f0, 0, 1;
L_000001f1ebf3fbb0 .part L_000001f1ebf3fe30, 1, 1;
L_000001f1ebf3f6b0 .part L_000001f1ebf3f110, 1, 1;
L_000001f1ebf3f890 .part L_000001f1ebf406f0, 1, 1;
L_000001f1ebf412d0 .part L_000001f1ebf3fe30, 2, 1;
L_000001f1ebf40ab0 .part L_000001f1ebf3f110, 2, 1;
L_000001f1ebf3f930 .part L_000001f1ebf406f0, 2, 1;
L_000001f1ebf414b0 .part L_000001f1ebf3fe30, 3, 1;
L_000001f1ebf3ff70 .part L_000001f1ebf3f110, 3, 1;
L_000001f1ebf3f4d0 .part L_000001f1ebf406f0, 3, 1;
L_000001f1ebf3f390 .part L_000001f1ebf3fe30, 4, 1;
L_000001f1ebf3fa70 .part L_000001f1ebf3f110, 4, 1;
L_000001f1ebf40f10 .part L_000001f1ebf406f0, 4, 1;
L_000001f1ebf40790 .part L_000001f1ebf3fe30, 5, 1;
L_000001f1ebf40e70 .part L_000001f1ebf3f110, 5, 1;
L_000001f1ebf41370 .part L_000001f1ebf406f0, 5, 1;
L_000001f1ebf40010 .part L_000001f1ebf3fe30, 6, 1;
L_000001f1ebf3fb10 .part L_000001f1ebf3f110, 6, 1;
L_000001f1ebf3f430 .part L_000001f1ebf406f0, 6, 1;
L_000001f1ebf3fcf0 .part L_000001f1ebf3fe30, 7, 1;
L_000001f1ebf40c90 .part L_000001f1ebf3f110, 7, 1;
L_000001f1ebf3fd90 .part L_000001f1ebf406f0, 7, 1;
L_000001f1ebf40830 .part L_000001f1ebf3fe30, 8, 1;
L_000001f1ebf3f570 .part L_000001f1ebf3f110, 8, 1;
L_000001f1ebf3f2f0 .part L_000001f1ebf406f0, 8, 1;
L_000001f1ebf40b50 .part L_000001f1ebf3fe30, 9, 1;
L_000001f1ebf3f610 .part L_000001f1ebf3f110, 9, 1;
L_000001f1ebf41730 .part L_000001f1ebf406f0, 9, 1;
L_000001f1ebf41550 .part L_000001f1ebf3fe30, 10, 1;
L_000001f1ebf415f0 .part L_000001f1ebf3f110, 10, 1;
L_000001f1ebf417d0 .part L_000001f1ebf406f0, 10, 1;
L_000001f1ebf408d0 .part L_000001f1ebf3fe30, 11, 1;
L_000001f1ebf3f070 .part L_000001f1ebf3f110, 11, 1;
L_000001f1ebf40510 .part L_000001f1ebf406f0, 11, 1;
LS_000001f1ebf405b0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf532c0, L_000001f1ebf528b0, L_000001f1ebf53330, L_000001f1ebf52d10;
LS_000001f1ebf405b0_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf53560, L_000001f1ebf53800, L_000001f1ebf53a30, L_000001f1ebf53cd0;
LS_000001f1ebf405b0_0_8 .concat8 [ 1 1 1 1], L_000001f1ebf543d0, L_000001f1ebf54830, L_000001f1ebf55a20, L_000001f1ebf551d0;
L_000001f1ebf405b0 .concat8 [ 4 4 4 0], LS_000001f1ebf405b0_0_0, LS_000001f1ebf405b0_0_4, LS_000001f1ebf405b0_0_8;
L_000001f1ebf3fe30 .concat [ 1 11 0 0], L_000001f1ebf3e2b0, L_000001f1ebf3ce10;
L_000001f1ebf3f110 .concat [ 1 11 0 0], L_000001f1ebf3d630, L_000001f1ebf3d310;
LS_000001f1ebf406f0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebba50, L_000001f1ebf52bc0, L_000001f1ebf53090, L_000001f1ebf53f00;
LS_000001f1ebf406f0_0_4 .concat8 [ 1 1 1 1], L_000001f1ebf52e60, L_000001f1ebf52a70, L_000001f1ebf54130, L_000001f1ebf53480;
LS_000001f1ebf406f0_0_8 .concat8 [ 1 1 1 1], L_000001f1ebf53020, L_000001f1ebf54210, L_000001f1ebf548a0, L_000001f1ebf55010;
LS_000001f1ebf406f0_0_12 .concat8 [ 1 0 0 0], L_000001f1ebf55e80;
L_000001f1ebf406f0 .concat8 [ 4 4 4 1], LS_000001f1ebf406f0_0_0, LS_000001f1ebf406f0_0_4, LS_000001f1ebf406f0_0_8, LS_000001f1ebf406f0_0_12;
L_000001f1ebf400b0 .part L_000001f1ebf406f0, 12, 1;
L_000001f1ebf401f0 .part L_000001f1ebf405b0, 2, 10;
L_000001f1ebf40970 .part L_000001f1ebf405b0, 1, 1;
L_000001f1ebf3f1b0 .part L_000001f1ebf405b0, 0, 1;
LS_000001f1ebf40d30_0_0 .concat [ 1 2 1 1], L_000001f1ebf5a250, L_000001f1ebebba98, L_000001f1ebf3f1b0, L_000001f1ebf40970;
LS_000001f1ebf40d30_0_4 .concat [ 10 0 0 0], L_000001f1ebf401f0;
L_000001f1ebf40d30 .concat [ 5 10 0 0], LS_000001f1ebf40d30_0_0, LS_000001f1ebf40d30_0_4;
L_000001f1ebf40150 .part L_000001f1ebf405b0, 1, 10;
L_000001f1ebf40a10 .part L_000001f1ebf405b0, 0, 1;
L_000001f1ebf3f7f0 .concat [ 1 3 1 10], L_000001f1ebf5a250, L_000001f1ebebbae0, L_000001f1ebf40a10, L_000001f1ebf40150;
L_000001f1ebf40fb0 .functor MUXZ 15, L_000001f1ebf3f7f0, L_000001f1ebf40d30, L_000001f1ebf400b0, C4<>;
L_000001f1ebf3f250 .arith/sum 5, L_000001f1ebf3e530, L_000001f1ebebbb28;
L_000001f1ebf41050 .functor MUXZ 5, L_000001f1ebf3e530, L_000001f1ebf3f250, L_000001f1ebf400b0, C4<>;
S_000001f1ebe92780 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda2260 .param/l "i" 0 5 102, +C4<00>;
S_000001f1ebe92910 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe92780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf53bf0 .functor AND 1, L_000001f1ebf40650, L_000001f1ebf3fc50, C4<1>, C4<1>;
L_000001f1ebf53250 .functor AND 1, L_000001f1ebf3fc50, L_000001f1ebf40dd0, C4<1>, C4<1>;
L_000001f1ebf531e0 .functor OR 1, L_000001f1ebf53bf0, L_000001f1ebf53250, C4<0>, C4<0>;
L_000001f1ebf535d0 .functor AND 1, L_000001f1ebf40650, L_000001f1ebf40dd0, C4<1>, C4<1>;
L_000001f1ebf52bc0 .functor OR 1, L_000001f1ebf531e0, L_000001f1ebf535d0, C4<0>, C4<0>;
L_000001f1ebf53640 .functor XOR 1, L_000001f1ebf40650, L_000001f1ebf3fc50, C4<0>, C4<0>;
L_000001f1ebf532c0 .functor XOR 1, L_000001f1ebf53640, L_000001f1ebf40dd0, C4<0>, C4<0>;
v000001f1ebe9a790_0 .net "Debe", 0 0, L_000001f1ebf52bc0;  1 drivers
v000001f1ebe9ad30_0 .net "Din", 0 0, L_000001f1ebf40dd0;  1 drivers
v000001f1ebe9a0b0_0 .net "Dout", 0 0, L_000001f1ebf532c0;  1 drivers
v000001f1ebe9b5f0_0 .net "Ri", 0 0, L_000001f1ebf3fc50;  1 drivers
v000001f1ebe9bcd0_0 .net "Si", 0 0, L_000001f1ebf40650;  1 drivers
v000001f1ebe9af10_0 .net *"_ivl_0", 0 0, L_000001f1ebf53bf0;  1 drivers
v000001f1ebe9b9b0_0 .net *"_ivl_10", 0 0, L_000001f1ebf53640;  1 drivers
v000001f1ebe9bf50_0 .net *"_ivl_2", 0 0, L_000001f1ebf53250;  1 drivers
v000001f1ebe9aab0_0 .net *"_ivl_4", 0 0, L_000001f1ebf531e0;  1 drivers
v000001f1ebe9b910_0 .net *"_ivl_6", 0 0, L_000001f1ebf535d0;  1 drivers
S_000001f1ebe93d60 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda67e0 .param/l "i" 0 5 102, +C4<01>;
S_000001f1ebe92c30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe93d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf53100 .functor AND 1, L_000001f1ebf3fbb0, L_000001f1ebf3f6b0, C4<1>, C4<1>;
L_000001f1ebf539c0 .functor AND 1, L_000001f1ebf3f6b0, L_000001f1ebf3f890, C4<1>, C4<1>;
L_000001f1ebf534f0 .functor OR 1, L_000001f1ebf53100, L_000001f1ebf539c0, C4<0>, C4<0>;
L_000001f1ebf53e90 .functor AND 1, L_000001f1ebf3fbb0, L_000001f1ebf3f890, C4<1>, C4<1>;
L_000001f1ebf53090 .functor OR 1, L_000001f1ebf534f0, L_000001f1ebf53e90, C4<0>, C4<0>;
L_000001f1ebf52b50 .functor XOR 1, L_000001f1ebf3fbb0, L_000001f1ebf3f6b0, C4<0>, C4<0>;
L_000001f1ebf528b0 .functor XOR 1, L_000001f1ebf52b50, L_000001f1ebf3f890, C4<0>, C4<0>;
v000001f1ebe9a470_0 .net "Debe", 0 0, L_000001f1ebf53090;  1 drivers
v000001f1ebe9a330_0 .net "Din", 0 0, L_000001f1ebf3f890;  1 drivers
v000001f1ebe9afb0_0 .net "Dout", 0 0, L_000001f1ebf528b0;  1 drivers
v000001f1ebe9b410_0 .net "Ri", 0 0, L_000001f1ebf3f6b0;  1 drivers
v000001f1ebe9ba50_0 .net "Si", 0 0, L_000001f1ebf3fbb0;  1 drivers
v000001f1ebe9b0f0_0 .net *"_ivl_0", 0 0, L_000001f1ebf53100;  1 drivers
v000001f1ebe997f0_0 .net *"_ivl_10", 0 0, L_000001f1ebf52b50;  1 drivers
v000001f1ebe9ab50_0 .net *"_ivl_2", 0 0, L_000001f1ebf539c0;  1 drivers
v000001f1ebe9a510_0 .net *"_ivl_4", 0 0, L_000001f1ebf534f0;  1 drivers
v000001f1ebe99890_0 .net *"_ivl_6", 0 0, L_000001f1ebf53e90;  1 drivers
S_000001f1ebe92dc0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda6aa0 .param/l "i" 0 5 102, +C4<010>;
S_000001f1ebeb4f70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebe92dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf536b0 .functor AND 1, L_000001f1ebf412d0, L_000001f1ebf40ab0, C4<1>, C4<1>;
L_000001f1ebf52920 .functor AND 1, L_000001f1ebf40ab0, L_000001f1ebf3f930, C4<1>, C4<1>;
L_000001f1ebf53170 .functor OR 1, L_000001f1ebf536b0, L_000001f1ebf52920, C4<0>, C4<0>;
L_000001f1ebf52f40 .functor AND 1, L_000001f1ebf412d0, L_000001f1ebf3f930, C4<1>, C4<1>;
L_000001f1ebf53f00 .functor OR 1, L_000001f1ebf53170, L_000001f1ebf52f40, C4<0>, C4<0>;
L_000001f1ebf52840 .functor XOR 1, L_000001f1ebf412d0, L_000001f1ebf40ab0, C4<0>, C4<0>;
L_000001f1ebf53330 .functor XOR 1, L_000001f1ebf52840, L_000001f1ebf3f930, C4<0>, C4<0>;
v000001f1ebe9add0_0 .net "Debe", 0 0, L_000001f1ebf53f00;  1 drivers
v000001f1ebe9a650_0 .net "Din", 0 0, L_000001f1ebf3f930;  1 drivers
v000001f1ebe9a970_0 .net "Dout", 0 0, L_000001f1ebf53330;  1 drivers
v000001f1ebe9b190_0 .net "Ri", 0 0, L_000001f1ebf40ab0;  1 drivers
v000001f1ebe9abf0_0 .net "Si", 0 0, L_000001f1ebf412d0;  1 drivers
v000001f1ebe99930_0 .net *"_ivl_0", 0 0, L_000001f1ebf536b0;  1 drivers
v000001f1ebe9b7d0_0 .net *"_ivl_10", 0 0, L_000001f1ebf52840;  1 drivers
v000001f1ebe9b050_0 .net *"_ivl_2", 0 0, L_000001f1ebf52920;  1 drivers
v000001f1ebe999d0_0 .net *"_ivl_4", 0 0, L_000001f1ebf53170;  1 drivers
v000001f1ebe9a3d0_0 .net *"_ivl_6", 0 0, L_000001f1ebf52f40;  1 drivers
S_000001f1ebeb6230 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda6f20 .param/l "i" 0 5 102, +C4<011>;
S_000001f1ebeb6550 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb6230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf533a0 .functor AND 1, L_000001f1ebf414b0, L_000001f1ebf3ff70, C4<1>, C4<1>;
L_000001f1ebf53720 .functor AND 1, L_000001f1ebf3ff70, L_000001f1ebf3f4d0, C4<1>, C4<1>;
L_000001f1ebf52c30 .functor OR 1, L_000001f1ebf533a0, L_000001f1ebf53720, C4<0>, C4<0>;
L_000001f1ebf53d40 .functor AND 1, L_000001f1ebf414b0, L_000001f1ebf3f4d0, C4<1>, C4<1>;
L_000001f1ebf52e60 .functor OR 1, L_000001f1ebf52c30, L_000001f1ebf53d40, C4<0>, C4<0>;
L_000001f1ebf52ca0 .functor XOR 1, L_000001f1ebf414b0, L_000001f1ebf3ff70, C4<0>, C4<0>;
L_000001f1ebf52d10 .functor XOR 1, L_000001f1ebf52ca0, L_000001f1ebf3f4d0, C4<0>, C4<0>;
v000001f1ebe9a150_0 .net "Debe", 0 0, L_000001f1ebf52e60;  1 drivers
v000001f1ebe9a1f0_0 .net "Din", 0 0, L_000001f1ebf3f4d0;  1 drivers
v000001f1ebe9a290_0 .net "Dout", 0 0, L_000001f1ebf52d10;  1 drivers
v000001f1ebe9a830_0 .net "Ri", 0 0, L_000001f1ebf3ff70;  1 drivers
v000001f1ebe9a8d0_0 .net "Si", 0 0, L_000001f1ebf414b0;  1 drivers
v000001f1ebe9cef0_0 .net *"_ivl_0", 0 0, L_000001f1ebf533a0;  1 drivers
v000001f1ebe9e750_0 .net *"_ivl_10", 0 0, L_000001f1ebf52ca0;  1 drivers
v000001f1ebe9d0d0_0 .net *"_ivl_2", 0 0, L_000001f1ebf53720;  1 drivers
v000001f1ebe9cbd0_0 .net *"_ivl_4", 0 0, L_000001f1ebf52c30;  1 drivers
v000001f1ebe9d210_0 .net *"_ivl_6", 0 0, L_000001f1ebf53d40;  1 drivers
S_000001f1ebeb5a60 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda68e0 .param/l "i" 0 5 102, +C4<0100>;
S_000001f1ebeb63c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb5a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf52990 .functor AND 1, L_000001f1ebf3f390, L_000001f1ebf3fa70, C4<1>, C4<1>;
L_000001f1ebf53410 .functor AND 1, L_000001f1ebf3fa70, L_000001f1ebf40f10, C4<1>, C4<1>;
L_000001f1ebf52d80 .functor OR 1, L_000001f1ebf52990, L_000001f1ebf53410, C4<0>, C4<0>;
L_000001f1ebf53db0 .functor AND 1, L_000001f1ebf3f390, L_000001f1ebf40f10, C4<1>, C4<1>;
L_000001f1ebf52a70 .functor OR 1, L_000001f1ebf52d80, L_000001f1ebf53db0, C4<0>, C4<0>;
L_000001f1ebf53790 .functor XOR 1, L_000001f1ebf3f390, L_000001f1ebf3fa70, C4<0>, C4<0>;
L_000001f1ebf53560 .functor XOR 1, L_000001f1ebf53790, L_000001f1ebf40f10, C4<0>, C4<0>;
v000001f1ebe9d350_0 .net "Debe", 0 0, L_000001f1ebf52a70;  1 drivers
v000001f1ebe9dfd0_0 .net "Din", 0 0, L_000001f1ebf40f10;  1 drivers
v000001f1ebe9ce50_0 .net "Dout", 0 0, L_000001f1ebf53560;  1 drivers
v000001f1ebe9cf90_0 .net "Ri", 0 0, L_000001f1ebf3fa70;  1 drivers
v000001f1ebe9c310_0 .net "Si", 0 0, L_000001f1ebf3f390;  1 drivers
v000001f1ebe9cc70_0 .net *"_ivl_0", 0 0, L_000001f1ebf52990;  1 drivers
v000001f1ebe9e110_0 .net *"_ivl_10", 0 0, L_000001f1ebf53790;  1 drivers
v000001f1ebe9e250_0 .net *"_ivl_2", 0 0, L_000001f1ebf53410;  1 drivers
v000001f1ebe9bff0_0 .net *"_ivl_4", 0 0, L_000001f1ebf52d80;  1 drivers
v000001f1ebe9d3f0_0 .net *"_ivl_6", 0 0, L_000001f1ebf53db0;  1 drivers
S_000001f1ebeb5f10 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda65e0 .param/l "i" 0 5 102, +C4<0101>;
S_000001f1ebeb4de0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb5f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf52df0 .functor AND 1, L_000001f1ebf40790, L_000001f1ebf40e70, C4<1>, C4<1>;
L_000001f1ebf53870 .functor AND 1, L_000001f1ebf40e70, L_000001f1ebf41370, C4<1>, C4<1>;
L_000001f1ebf538e0 .functor OR 1, L_000001f1ebf52df0, L_000001f1ebf53870, C4<0>, C4<0>;
L_000001f1ebf53b10 .functor AND 1, L_000001f1ebf40790, L_000001f1ebf41370, C4<1>, C4<1>;
L_000001f1ebf54130 .functor OR 1, L_000001f1ebf538e0, L_000001f1ebf53b10, C4<0>, C4<0>;
L_000001f1ebf53f70 .functor XOR 1, L_000001f1ebf40790, L_000001f1ebf40e70, C4<0>, C4<0>;
L_000001f1ebf53800 .functor XOR 1, L_000001f1ebf53f70, L_000001f1ebf41370, C4<0>, C4<0>;
v000001f1ebe9da30_0 .net "Debe", 0 0, L_000001f1ebf54130;  1 drivers
v000001f1ebe9c090_0 .net "Din", 0 0, L_000001f1ebf41370;  1 drivers
v000001f1ebe9c950_0 .net "Dout", 0 0, L_000001f1ebf53800;  1 drivers
v000001f1ebe9d030_0 .net "Ri", 0 0, L_000001f1ebf40e70;  1 drivers
v000001f1ebe9d490_0 .net "Si", 0 0, L_000001f1ebf40790;  1 drivers
v000001f1ebe9cd10_0 .net *"_ivl_0", 0 0, L_000001f1ebf52df0;  1 drivers
v000001f1ebe9c4f0_0 .net *"_ivl_10", 0 0, L_000001f1ebf53f70;  1 drivers
v000001f1ebe9e570_0 .net *"_ivl_2", 0 0, L_000001f1ebf53870;  1 drivers
v000001f1ebe9d530_0 .net *"_ivl_4", 0 0, L_000001f1ebf538e0;  1 drivers
v000001f1ebe9d170_0 .net *"_ivl_6", 0 0, L_000001f1ebf53b10;  1 drivers
S_000001f1ebeb5100 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda62e0 .param/l "i" 0 5 102, +C4<0110>;
S_000001f1ebeb5420 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb5100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf52ed0 .functor AND 1, L_000001f1ebf40010, L_000001f1ebf3fb10, C4<1>, C4<1>;
L_000001f1ebf54280 .functor AND 1, L_000001f1ebf3fb10, L_000001f1ebf3f430, C4<1>, C4<1>;
L_000001f1ebf53950 .functor OR 1, L_000001f1ebf52ed0, L_000001f1ebf54280, C4<0>, C4<0>;
L_000001f1ebf52a00 .functor AND 1, L_000001f1ebf40010, L_000001f1ebf3f430, C4<1>, C4<1>;
L_000001f1ebf53480 .functor OR 1, L_000001f1ebf53950, L_000001f1ebf52a00, C4<0>, C4<0>;
L_000001f1ebf52fb0 .functor XOR 1, L_000001f1ebf40010, L_000001f1ebf3fb10, C4<0>, C4<0>;
L_000001f1ebf53a30 .functor XOR 1, L_000001f1ebf52fb0, L_000001f1ebf3f430, C4<0>, C4<0>;
v000001f1ebe9e2f0_0 .net "Debe", 0 0, L_000001f1ebf53480;  1 drivers
v000001f1ebe9c8b0_0 .net "Din", 0 0, L_000001f1ebf3f430;  1 drivers
v000001f1ebe9d2b0_0 .net "Dout", 0 0, L_000001f1ebf53a30;  1 drivers
v000001f1ebe9c450_0 .net "Ri", 0 0, L_000001f1ebf3fb10;  1 drivers
v000001f1ebe9d7b0_0 .net "Si", 0 0, L_000001f1ebf40010;  1 drivers
v000001f1ebe9c1d0_0 .net *"_ivl_0", 0 0, L_000001f1ebf52ed0;  1 drivers
v000001f1ebe9d5d0_0 .net *"_ivl_10", 0 0, L_000001f1ebf52fb0;  1 drivers
v000001f1ebe9cdb0_0 .net *"_ivl_2", 0 0, L_000001f1ebf54280;  1 drivers
v000001f1ebe9db70_0 .net *"_ivl_4", 0 0, L_000001f1ebf53950;  1 drivers
v000001f1ebe9dc10_0 .net *"_ivl_6", 0 0, L_000001f1ebf52a00;  1 drivers
S_000001f1ebeb5290 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda6360 .param/l "i" 0 5 102, +C4<0111>;
S_000001f1ebeb55b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb5290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf53aa0 .functor AND 1, L_000001f1ebf3fcf0, L_000001f1ebf40c90, C4<1>, C4<1>;
L_000001f1ebf54050 .functor AND 1, L_000001f1ebf40c90, L_000001f1ebf3fd90, C4<1>, C4<1>;
L_000001f1ebf53b80 .functor OR 1, L_000001f1ebf53aa0, L_000001f1ebf54050, C4<0>, C4<0>;
L_000001f1ebf53fe0 .functor AND 1, L_000001f1ebf3fcf0, L_000001f1ebf3fd90, C4<1>, C4<1>;
L_000001f1ebf53020 .functor OR 1, L_000001f1ebf53b80, L_000001f1ebf53fe0, C4<0>, C4<0>;
L_000001f1ebf53c60 .functor XOR 1, L_000001f1ebf3fcf0, L_000001f1ebf40c90, C4<0>, C4<0>;
L_000001f1ebf53cd0 .functor XOR 1, L_000001f1ebf53c60, L_000001f1ebf3fd90, C4<0>, C4<0>;
v000001f1ebe9ddf0_0 .net "Debe", 0 0, L_000001f1ebf53020;  1 drivers
v000001f1ebe9c3b0_0 .net "Din", 0 0, L_000001f1ebf3fd90;  1 drivers
v000001f1ebe9c590_0 .net "Dout", 0 0, L_000001f1ebf53cd0;  1 drivers
v000001f1ebe9dad0_0 .net "Ri", 0 0, L_000001f1ebf40c90;  1 drivers
v000001f1ebe9c270_0 .net "Si", 0 0, L_000001f1ebf3fcf0;  1 drivers
v000001f1ebe9c630_0 .net *"_ivl_0", 0 0, L_000001f1ebf53aa0;  1 drivers
v000001f1ebe9c6d0_0 .net *"_ivl_10", 0 0, L_000001f1ebf53c60;  1 drivers
v000001f1ebe9c770_0 .net *"_ivl_2", 0 0, L_000001f1ebf54050;  1 drivers
v000001f1ebe9e070_0 .net *"_ivl_4", 0 0, L_000001f1ebf53b80;  1 drivers
v000001f1ebe9de90_0 .net *"_ivl_6", 0 0, L_000001f1ebf53fe0;  1 drivers
S_000001f1ebeb47a0 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda6ce0 .param/l "i" 0 5 102, +C4<01000>;
S_000001f1ebeb58d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb47a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf542f0 .functor AND 1, L_000001f1ebf40830, L_000001f1ebf3f570, C4<1>, C4<1>;
L_000001f1ebf53e20 .functor AND 1, L_000001f1ebf3f570, L_000001f1ebf3f2f0, C4<1>, C4<1>;
L_000001f1ebf540c0 .functor OR 1, L_000001f1ebf542f0, L_000001f1ebf53e20, C4<0>, C4<0>;
L_000001f1ebf541a0 .functor AND 1, L_000001f1ebf40830, L_000001f1ebf3f2f0, C4<1>, C4<1>;
L_000001f1ebf54210 .functor OR 1, L_000001f1ebf540c0, L_000001f1ebf541a0, C4<0>, C4<0>;
L_000001f1ebf54360 .functor XOR 1, L_000001f1ebf40830, L_000001f1ebf3f570, C4<0>, C4<0>;
L_000001f1ebf543d0 .functor XOR 1, L_000001f1ebf54360, L_000001f1ebf3f2f0, C4<0>, C4<0>;
v000001f1ebe9df30_0 .net "Debe", 0 0, L_000001f1ebf54210;  1 drivers
v000001f1ebe9d670_0 .net "Din", 0 0, L_000001f1ebf3f2f0;  1 drivers
v000001f1ebe9cb30_0 .net "Dout", 0 0, L_000001f1ebf543d0;  1 drivers
v000001f1ebe9d710_0 .net "Ri", 0 0, L_000001f1ebf3f570;  1 drivers
v000001f1ebe9c810_0 .net "Si", 0 0, L_000001f1ebf40830;  1 drivers
v000001f1ebe9e1b0_0 .net *"_ivl_0", 0 0, L_000001f1ebf542f0;  1 drivers
v000001f1ebe9d8f0_0 .net *"_ivl_10", 0 0, L_000001f1ebf54360;  1 drivers
v000001f1ebe9e390_0 .net *"_ivl_2", 0 0, L_000001f1ebf53e20;  1 drivers
v000001f1ebe9d850_0 .net *"_ivl_4", 0 0, L_000001f1ebf540c0;  1 drivers
v000001f1ebe9c130_0 .net *"_ivl_6", 0 0, L_000001f1ebf541a0;  1 drivers
S_000001f1ebeb5740 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda66e0 .param/l "i" 0 5 102, +C4<01001>;
S_000001f1ebeb5bf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb5740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf52ae0 .functor AND 1, L_000001f1ebf40b50, L_000001f1ebf3f610, C4<1>, C4<1>;
L_000001f1ebf54fa0 .functor AND 1, L_000001f1ebf3f610, L_000001f1ebf41730, C4<1>, C4<1>;
L_000001f1ebf544b0 .functor OR 1, L_000001f1ebf52ae0, L_000001f1ebf54fa0, C4<0>, C4<0>;
L_000001f1ebf54d00 .functor AND 1, L_000001f1ebf40b50, L_000001f1ebf41730, C4<1>, C4<1>;
L_000001f1ebf548a0 .functor OR 1, L_000001f1ebf544b0, L_000001f1ebf54d00, C4<0>, C4<0>;
L_000001f1ebf55940 .functor XOR 1, L_000001f1ebf40b50, L_000001f1ebf3f610, C4<0>, C4<0>;
L_000001f1ebf54830 .functor XOR 1, L_000001f1ebf55940, L_000001f1ebf41730, C4<0>, C4<0>;
v000001f1ebe9d990_0 .net "Debe", 0 0, L_000001f1ebf548a0;  1 drivers
v000001f1ebe9c9f0_0 .net "Din", 0 0, L_000001f1ebf41730;  1 drivers
v000001f1ebe9dcb0_0 .net "Dout", 0 0, L_000001f1ebf54830;  1 drivers
v000001f1ebe9e430_0 .net "Ri", 0 0, L_000001f1ebf3f610;  1 drivers
v000001f1ebe9dd50_0 .net "Si", 0 0, L_000001f1ebf40b50;  1 drivers
v000001f1ebe9e4d0_0 .net *"_ivl_0", 0 0, L_000001f1ebf52ae0;  1 drivers
v000001f1ebe9ca90_0 .net *"_ivl_10", 0 0, L_000001f1ebf55940;  1 drivers
v000001f1ebe9e610_0 .net *"_ivl_2", 0 0, L_000001f1ebf54fa0;  1 drivers
v000001f1ebe9e6b0_0 .net *"_ivl_4", 0 0, L_000001f1ebf544b0;  1 drivers
v000001f1ebea0410_0 .net *"_ivl_6", 0 0, L_000001f1ebf54d00;  1 drivers
S_000001f1ebeb5d80 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda6be0 .param/l "i" 0 5 102, +C4<01010>;
S_000001f1ebeb60a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb5d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf55400 .functor AND 1, L_000001f1ebf41550, L_000001f1ebf415f0, C4<1>, C4<1>;
L_000001f1ebf54670 .functor AND 1, L_000001f1ebf415f0, L_000001f1ebf417d0, C4<1>, C4<1>;
L_000001f1ebf559b0 .functor OR 1, L_000001f1ebf55400, L_000001f1ebf54670, C4<0>, C4<0>;
L_000001f1ebf557f0 .functor AND 1, L_000001f1ebf41550, L_000001f1ebf417d0, C4<1>, C4<1>;
L_000001f1ebf55010 .functor OR 1, L_000001f1ebf559b0, L_000001f1ebf557f0, C4<0>, C4<0>;
L_000001f1ebf54520 .functor XOR 1, L_000001f1ebf41550, L_000001f1ebf415f0, C4<0>, C4<0>;
L_000001f1ebf55a20 .functor XOR 1, L_000001f1ebf54520, L_000001f1ebf417d0, C4<0>, C4<0>;
v000001f1ebe9f470_0 .net "Debe", 0 0, L_000001f1ebf55010;  1 drivers
v000001f1ebe9ee30_0 .net "Din", 0 0, L_000001f1ebf417d0;  1 drivers
v000001f1ebe9eed0_0 .net "Dout", 0 0, L_000001f1ebf55a20;  1 drivers
v000001f1ebea0e10_0 .net "Ri", 0 0, L_000001f1ebf415f0;  1 drivers
v000001f1ebea0870_0 .net "Si", 0 0, L_000001f1ebf41550;  1 drivers
v000001f1ebe9ea70_0 .net *"_ivl_0", 0 0, L_000001f1ebf55400;  1 drivers
v000001f1ebea09b0_0 .net *"_ivl_10", 0 0, L_000001f1ebf54520;  1 drivers
v000001f1ebea0af0_0 .net *"_ivl_2", 0 0, L_000001f1ebf54670;  1 drivers
v000001f1ebe9eb10_0 .net *"_ivl_4", 0 0, L_000001f1ebf559b0;  1 drivers
v000001f1ebe9fe70_0 .net *"_ivl_6", 0 0, L_000001f1ebf557f0;  1 drivers
S_000001f1ebeb4930 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001f1ebe94080;
 .timescale -9 -12;
P_000001f1ebda6d20 .param/l "i" 0 5 102, +C4<01011>;
S_000001f1ebeb4ac0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001f1ebeb4930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf55b70 .functor AND 1, L_000001f1ebf408d0, L_000001f1ebf3f070, C4<1>, C4<1>;
L_000001f1ebf550f0 .functor AND 1, L_000001f1ebf3f070, L_000001f1ebf40510, C4<1>, C4<1>;
L_000001f1ebf55a90 .functor OR 1, L_000001f1ebf55b70, L_000001f1ebf550f0, C4<0>, C4<0>;
L_000001f1ebf549f0 .functor AND 1, L_000001f1ebf408d0, L_000001f1ebf40510, C4<1>, C4<1>;
L_000001f1ebf55e80 .functor OR 1, L_000001f1ebf55a90, L_000001f1ebf549f0, C4<0>, C4<0>;
L_000001f1ebf55160 .functor XOR 1, L_000001f1ebf408d0, L_000001f1ebf3f070, C4<0>, C4<0>;
L_000001f1ebf551d0 .functor XOR 1, L_000001f1ebf55160, L_000001f1ebf40510, C4<0>, C4<0>;
v000001f1ebe9e7f0_0 .net "Debe", 0 0, L_000001f1ebf55e80;  1 drivers
v000001f1ebe9ff10_0 .net "Din", 0 0, L_000001f1ebf40510;  1 drivers
v000001f1ebe9fd30_0 .net "Dout", 0 0, L_000001f1ebf551d0;  1 drivers
v000001f1ebe9e890_0 .net "Ri", 0 0, L_000001f1ebf3f070;  1 drivers
v000001f1ebe9ef70_0 .net "Si", 0 0, L_000001f1ebf408d0;  1 drivers
v000001f1ebea0910_0 .net *"_ivl_0", 0 0, L_000001f1ebf55b70;  1 drivers
v000001f1ebea0230_0 .net *"_ivl_10", 0 0, L_000001f1ebf55160;  1 drivers
v000001f1ebea0cd0_0 .net *"_ivl_2", 0 0, L_000001f1ebf550f0;  1 drivers
v000001f1ebe9ffb0_0 .net *"_ivl_4", 0 0, L_000001f1ebf55a90;  1 drivers
v000001f1ebe9f010_0 .net *"_ivl_6", 0 0, L_000001f1ebf549f0;  1 drivers
S_000001f1ebeb4c50 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001f1ebe94080;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 5 "exp";
    .port_info 2 /OUTPUT 10 "ms_round";
    .port_info 3 /OUTPUT 5 "exp_round";
P_000001f1eb9d2720 .param/l "BS" 0 6 22, +C4<000000000000000000000000000001111>;
P_000001f1eb9d2758 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000100>;
P_000001f1eb9d2790 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000001110>;
P_000001f1eb9d27c8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000001001>;
L_000001f1ebf54e50 .functor NOT 1, L_000001f1ebf43850, C4<0>, C4<0>, C4<0>;
L_000001f1ebf55d30 .functor OR 1, L_000001f1ebf43d50, L_000001f1ebf433f0, C4<0>, C4<0>;
L_000001f1ebf54a60 .functor AND 1, L_000001f1ebf410f0, L_000001f1ebf55d30, C4<1>, C4<1>;
v000001f1ebe9e930_0 .net *"_ivl_11", 9 0, L_000001f1ebf42a90;  1 drivers
v000001f1ebea0c30_0 .net *"_ivl_12", 10 0, L_000001f1ebf42bd0;  1 drivers
L_000001f1ebebbb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebe9e9d0_0 .net *"_ivl_15", 0 0, L_000001f1ebebbb70;  1 drivers
v000001f1ebe9f8d0_0 .net *"_ivl_17", 0 0, L_000001f1ebf433f0;  1 drivers
v000001f1ebe9f790_0 .net *"_ivl_19", 0 0, L_000001f1ebf55d30;  1 drivers
v000001f1ebe9fdd0_0 .net *"_ivl_21", 0 0, L_000001f1ebf54a60;  1 drivers
L_000001f1ebebbbb8 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v000001f1ebea0a50_0 .net/2u *"_ivl_22", 10 0, L_000001f1ebebbbb8;  1 drivers
L_000001f1ebebbc00 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe9fa10_0 .net/2u *"_ivl_24", 10 0, L_000001f1ebebbc00;  1 drivers
v000001f1ebea0b90_0 .net *"_ivl_26", 10 0, L_000001f1ebf42e50;  1 drivers
v000001f1ebe9f650_0 .net *"_ivl_3", 3 0, L_000001f1ebf41190;  1 drivers
v000001f1ebe9f0b0_0 .net *"_ivl_33", 0 0, L_000001f1ebf42310;  1 drivers
v000001f1ebe9ebb0_0 .net *"_ivl_34", 4 0, L_000001f1ebf42b30;  1 drivers
L_000001f1ebebbc48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001f1ebe9f510_0 .net *"_ivl_37", 3 0, L_000001f1ebebbc48;  1 drivers
v000001f1ebea0d70_0 .net *"_ivl_7", 0 0, L_000001f1ebf43850;  1 drivers
v000001f1ebea0eb0_0 .net "boolean", 0 0, L_000001f1ebf43d50;  1 drivers
v000001f1ebe9f290_0 .net "exp", 4 0, L_000001f1ebf41050;  alias, 1 drivers
v000001f1ebea0f50_0 .net "exp_round", 4 0, L_000001f1ebf43030;  alias, 1 drivers
v000001f1ebe9f830_0 .net "guard", 0 0, L_000001f1ebf410f0;  1 drivers
v000001f1ebe9ecf0_0 .net "is_even", 0 0, L_000001f1ebf54e50;  1 drivers
v000001f1ebe9f150_0 .net "ms", 14 0, L_000001f1ebf40fb0;  alias, 1 drivers
v000001f1ebe9ec50_0 .net "ms_round", 9 0, L_000001f1ebf43670;  alias, 1 drivers
v000001f1ebea02d0_0 .net "temp", 10 0, L_000001f1ebf41cd0;  1 drivers
L_000001f1ebf410f0 .part L_000001f1ebf40fb0, 4, 1;
L_000001f1ebf41190 .part L_000001f1ebf40fb0, 0, 4;
L_000001f1ebf43d50 .reduce/or L_000001f1ebf41190;
L_000001f1ebf43850 .part L_000001f1ebf40fb0, 5, 1;
L_000001f1ebf42a90 .part L_000001f1ebf40fb0, 5, 10;
L_000001f1ebf42bd0 .concat [ 10 1 0 0], L_000001f1ebf42a90, L_000001f1ebebbb70;
L_000001f1ebf433f0 .reduce/nor L_000001f1ebf54e50;
L_000001f1ebf42e50 .functor MUXZ 11, L_000001f1ebebbc00, L_000001f1ebebbbb8, L_000001f1ebf54a60, C4<>;
L_000001f1ebf41cd0 .arith/sum 11, L_000001f1ebf42bd0, L_000001f1ebf42e50;
L_000001f1ebf43670 .part L_000001f1ebf41cd0, 0, 10;
L_000001f1ebf42310 .part L_000001f1ebf41cd0, 10, 1;
L_000001f1ebf42b30 .concat [ 1 4 0 0], L_000001f1ebf42310, L_000001f1ebebbc48;
L_000001f1ebf43030 .arith/sum 5, L_000001f1ebf41050, L_000001f1ebf42b30;
S_000001f1ebeb7d90 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000001f1ebe76ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f1ebe782f0 .param/l "BS" 0 5 19, +C4<000000000000000000000000000001111>;
P_000001f1ebe78328 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f1ebe78360 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f1ebea46f0_0 .net "Debe", 5 0, L_000001f1ebf3da90;  1 drivers
v000001f1ebea4790_0 .net "F", 4 0, L_000001f1ebf3d9f0;  alias, 1 drivers
v000001f1ebea5410_0 .net "R", 4 0, L_000001f1ebf3c370;  alias, 1 drivers
v000001f1ebea55f0_0 .net "S", 4 0, L_000001f1ebf3c2d0;  alias, 1 drivers
L_000001f1ebebb780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebea5c30_0 .net/2u *"_ivl_39", 0 0, L_000001f1ebebb780;  1 drivers
L_000001f1ebf3b3d0 .part L_000001f1ebf3c2d0, 0, 1;
L_000001f1ebf3a750 .part L_000001f1ebf3c370, 0, 1;
L_000001f1ebf3a890 .part L_000001f1ebf3da90, 0, 1;
L_000001f1ebf3a930 .part L_000001f1ebf3c2d0, 1, 1;
L_000001f1ebf3ed50 .part L_000001f1ebf3c370, 1, 1;
L_000001f1ebf3c870 .part L_000001f1ebf3da90, 1, 1;
L_000001f1ebf3e850 .part L_000001f1ebf3c2d0, 2, 1;
L_000001f1ebf3edf0 .part L_000001f1ebf3c370, 2, 1;
L_000001f1ebf3d450 .part L_000001f1ebf3da90, 2, 1;
L_000001f1ebf3db30 .part L_000001f1ebf3c2d0, 3, 1;
L_000001f1ebf3e8f0 .part L_000001f1ebf3c370, 3, 1;
L_000001f1ebf3e490 .part L_000001f1ebf3da90, 3, 1;
L_000001f1ebf3def0 .part L_000001f1ebf3c2d0, 4, 1;
L_000001f1ebf3efd0 .part L_000001f1ebf3c370, 4, 1;
L_000001f1ebf3e990 .part L_000001f1ebf3da90, 4, 1;
LS_000001f1ebf3d9f0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf59530, L_000001f1ebf59300, L_000001f1ebf58030, L_000001f1ebf597d0;
LS_000001f1ebf3d9f0_0_4 .concat8 [ 1 0 0 0], L_000001f1ebf58650;
L_000001f1ebf3d9f0 .concat8 [ 4 1 0 0], LS_000001f1ebf3d9f0_0_0, LS_000001f1ebf3d9f0_0_4;
LS_000001f1ebf3da90_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebb780, L_000001f1ebf59140, L_000001f1ebf591b0, L_000001f1ebf58960;
LS_000001f1ebf3da90_0_4 .concat8 [ 1 1 0 0], L_000001f1ebf58ff0, L_000001f1ebf59220;
L_000001f1ebf3da90 .concat8 [ 4 2 0 0], LS_000001f1ebf3da90_0_0, LS_000001f1ebf3da90_0_4;
S_000001f1ebeba4a0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f1ebeb7d90;
 .timescale -9 -12;
P_000001f1ebda6920 .param/l "i" 0 5 28, +C4<00>;
S_000001f1ebeb8560 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeba4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf57540 .functor NOT 1, L_000001f1ebf3b3d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf56820 .functor AND 1, L_000001f1ebf57540, L_000001f1ebf3a750, C4<1>, C4<1>;
L_000001f1ebf56dd0 .functor NOT 1, L_000001f1ebf3b3d0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf57620 .functor AND 1, L_000001f1ebf56dd0, L_000001f1ebf3a890, C4<1>, C4<1>;
L_000001f1ebf56f90 .functor OR 1, L_000001f1ebf56820, L_000001f1ebf57620, C4<0>, C4<0>;
L_000001f1ebf58f10 .functor AND 1, L_000001f1ebf3a750, L_000001f1ebf3a890, C4<1>, C4<1>;
L_000001f1ebf59140 .functor OR 1, L_000001f1ebf56f90, L_000001f1ebf58f10, C4<0>, C4<0>;
L_000001f1ebf58420 .functor XOR 1, L_000001f1ebf3b3d0, L_000001f1ebf3a750, C4<0>, C4<0>;
L_000001f1ebf59530 .functor XOR 1, L_000001f1ebf58420, L_000001f1ebf3a890, C4<0>, C4<0>;
v000001f1ebea2530_0 .net "Debe", 0 0, L_000001f1ebf59140;  1 drivers
v000001f1ebea2850_0 .net "Din", 0 0, L_000001f1ebf3a890;  1 drivers
v000001f1ebea1770_0 .net "Dout", 0 0, L_000001f1ebf59530;  1 drivers
v000001f1ebea1db0_0 .net "Ri", 0 0, L_000001f1ebf3a750;  1 drivers
v000001f1ebea1450_0 .net "Si", 0 0, L_000001f1ebf3b3d0;  1 drivers
v000001f1ebea2b70_0 .net *"_ivl_0", 0 0, L_000001f1ebf57540;  1 drivers
v000001f1ebea2df0_0 .net *"_ivl_10", 0 0, L_000001f1ebf58f10;  1 drivers
v000001f1ebea32f0_0 .net *"_ivl_14", 0 0, L_000001f1ebf58420;  1 drivers
v000001f1ebea18b0_0 .net *"_ivl_2", 0 0, L_000001f1ebf56820;  1 drivers
v000001f1ebea3070_0 .net *"_ivl_4", 0 0, L_000001f1ebf56dd0;  1 drivers
v000001f1ebea2c10_0 .net *"_ivl_6", 0 0, L_000001f1ebf57620;  1 drivers
v000001f1ebea2490_0 .net *"_ivl_8", 0 0, L_000001f1ebf56f90;  1 drivers
S_000001f1ebeb7f20 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f1ebeb7d90;
 .timescale -9 -12;
P_000001f1ebda6320 .param/l "i" 0 5 28, +C4<01>;
S_000001f1ebeb67b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb7f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf58180 .functor NOT 1, L_000001f1ebf3a930, C4<0>, C4<0>, C4<0>;
L_000001f1ebf593e0 .functor AND 1, L_000001f1ebf58180, L_000001f1ebf3ed50, C4<1>, C4<1>;
L_000001f1ebf588f0 .functor NOT 1, L_000001f1ebf3a930, C4<0>, C4<0>, C4<0>;
L_000001f1ebf57ee0 .functor AND 1, L_000001f1ebf588f0, L_000001f1ebf3c870, C4<1>, C4<1>;
L_000001f1ebf57f50 .functor OR 1, L_000001f1ebf593e0, L_000001f1ebf57ee0, C4<0>, C4<0>;
L_000001f1ebf58880 .functor AND 1, L_000001f1ebf3ed50, L_000001f1ebf3c870, C4<1>, C4<1>;
L_000001f1ebf591b0 .functor OR 1, L_000001f1ebf57f50, L_000001f1ebf58880, C4<0>, C4<0>;
L_000001f1ebf58490 .functor XOR 1, L_000001f1ebf3a930, L_000001f1ebf3ed50, C4<0>, C4<0>;
L_000001f1ebf59300 .functor XOR 1, L_000001f1ebf58490, L_000001f1ebf3c870, C4<0>, C4<0>;
v000001f1ebea1b30_0 .net "Debe", 0 0, L_000001f1ebf591b0;  1 drivers
v000001f1ebea2cb0_0 .net "Din", 0 0, L_000001f1ebf3c870;  1 drivers
v000001f1ebea16d0_0 .net "Dout", 0 0, L_000001f1ebf59300;  1 drivers
v000001f1ebea2fd0_0 .net "Ri", 0 0, L_000001f1ebf3ed50;  1 drivers
v000001f1ebea14f0_0 .net "Si", 0 0, L_000001f1ebf3a930;  1 drivers
v000001f1ebea3390_0 .net *"_ivl_0", 0 0, L_000001f1ebf58180;  1 drivers
v000001f1ebea1590_0 .net *"_ivl_10", 0 0, L_000001f1ebf58880;  1 drivers
v000001f1ebea1a90_0 .net *"_ivl_14", 0 0, L_000001f1ebf58490;  1 drivers
v000001f1ebea1c70_0 .net *"_ivl_2", 0 0, L_000001f1ebf593e0;  1 drivers
v000001f1ebea1270_0 .net *"_ivl_4", 0 0, L_000001f1ebf588f0;  1 drivers
v000001f1ebea1630_0 .net *"_ivl_6", 0 0, L_000001f1ebf57ee0;  1 drivers
v000001f1ebea1310_0 .net *"_ivl_8", 0 0, L_000001f1ebf57f50;  1 drivers
S_000001f1ebeb91e0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f1ebeb7d90;
 .timescale -9 -12;
P_000001f1ebda6c20 .param/l "i" 0 5 28, +C4<010>;
S_000001f1ebeb83d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb91e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf58500 .functor NOT 1, L_000001f1ebf3e850, C4<0>, C4<0>, C4<0>;
L_000001f1ebf59450 .functor AND 1, L_000001f1ebf58500, L_000001f1ebf3edf0, C4<1>, C4<1>;
L_000001f1ebf58260 .functor NOT 1, L_000001f1ebf3e850, C4<0>, C4<0>, C4<0>;
L_000001f1ebf58570 .functor AND 1, L_000001f1ebf58260, L_000001f1ebf3d450, C4<1>, C4<1>;
L_000001f1ebf58c70 .functor OR 1, L_000001f1ebf59450, L_000001f1ebf58570, C4<0>, C4<0>;
L_000001f1ebf58b90 .functor AND 1, L_000001f1ebf3edf0, L_000001f1ebf3d450, C4<1>, C4<1>;
L_000001f1ebf58960 .functor OR 1, L_000001f1ebf58c70, L_000001f1ebf58b90, C4<0>, C4<0>;
L_000001f1ebf57fc0 .functor XOR 1, L_000001f1ebf3e850, L_000001f1ebf3edf0, C4<0>, C4<0>;
L_000001f1ebf58030 .functor XOR 1, L_000001f1ebf57fc0, L_000001f1ebf3d450, C4<0>, C4<0>;
v000001f1ebea25d0_0 .net "Debe", 0 0, L_000001f1ebf58960;  1 drivers
v000001f1ebea1090_0 .net "Din", 0 0, L_000001f1ebf3d450;  1 drivers
v000001f1ebea2670_0 .net "Dout", 0 0, L_000001f1ebf58030;  1 drivers
v000001f1ebea28f0_0 .net "Ri", 0 0, L_000001f1ebf3edf0;  1 drivers
v000001f1ebea2710_0 .net "Si", 0 0, L_000001f1ebf3e850;  1 drivers
v000001f1ebea1d10_0 .net *"_ivl_0", 0 0, L_000001f1ebf58500;  1 drivers
v000001f1ebea1810_0 .net *"_ivl_10", 0 0, L_000001f1ebf58b90;  1 drivers
v000001f1ebea2d50_0 .net *"_ivl_14", 0 0, L_000001f1ebf57fc0;  1 drivers
v000001f1ebea2e90_0 .net *"_ivl_2", 0 0, L_000001f1ebf59450;  1 drivers
v000001f1ebea1ef0_0 .net *"_ivl_4", 0 0, L_000001f1ebf58260;  1 drivers
v000001f1ebea22b0_0 .net *"_ivl_6", 0 0, L_000001f1ebf58570;  1 drivers
v000001f1ebea31b0_0 .net *"_ivl_8", 0 0, L_000001f1ebf58c70;  1 drivers
S_000001f1ebeb9ff0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f1ebeb7d90;
 .timescale -9 -12;
P_000001f1ebda6220 .param/l "i" 0 5 28, +C4<011>;
S_000001f1ebeb9370 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb9ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf58f80 .functor NOT 1, L_000001f1ebf3db30, C4<0>, C4<0>, C4<0>;
L_000001f1ebf58ea0 .functor AND 1, L_000001f1ebf58f80, L_000001f1ebf3e8f0, C4<1>, C4<1>;
L_000001f1ebf594c0 .functor NOT 1, L_000001f1ebf3db30, C4<0>, C4<0>, C4<0>;
L_000001f1ebf580a0 .functor AND 1, L_000001f1ebf594c0, L_000001f1ebf3e490, C4<1>, C4<1>;
L_000001f1ebf596f0 .functor OR 1, L_000001f1ebf58ea0, L_000001f1ebf580a0, C4<0>, C4<0>;
L_000001f1ebf57e70 .functor AND 1, L_000001f1ebf3e8f0, L_000001f1ebf3e490, C4<1>, C4<1>;
L_000001f1ebf58ff0 .functor OR 1, L_000001f1ebf596f0, L_000001f1ebf57e70, C4<0>, C4<0>;
L_000001f1ebf58c00 .functor XOR 1, L_000001f1ebf3db30, L_000001f1ebf3e8f0, C4<0>, C4<0>;
L_000001f1ebf597d0 .functor XOR 1, L_000001f1ebf58c00, L_000001f1ebf3e490, C4<0>, C4<0>;
v000001f1ebea2a30_0 .net "Debe", 0 0, L_000001f1ebf58ff0;  1 drivers
v000001f1ebea2990_0 .net "Din", 0 0, L_000001f1ebf3e490;  1 drivers
v000001f1ebea3430_0 .net "Dout", 0 0, L_000001f1ebf597d0;  1 drivers
v000001f1ebea34d0_0 .net "Ri", 0 0, L_000001f1ebf3e8f0;  1 drivers
v000001f1ebea1950_0 .net "Si", 0 0, L_000001f1ebf3db30;  1 drivers
v000001f1ebea19f0_0 .net *"_ivl_0", 0 0, L_000001f1ebf58f80;  1 drivers
v000001f1ebea3610_0 .net *"_ivl_10", 0 0, L_000001f1ebf57e70;  1 drivers
v000001f1ebea2f30_0 .net *"_ivl_14", 0 0, L_000001f1ebf58c00;  1 drivers
v000001f1ebea13b0_0 .net *"_ivl_2", 0 0, L_000001f1ebf58ea0;  1 drivers
v000001f1ebea1f90_0 .net *"_ivl_4", 0 0, L_000001f1ebf594c0;  1 drivers
v000001f1ebea2030_0 .net *"_ivl_6", 0 0, L_000001f1ebf580a0;  1 drivers
v000001f1ebea36b0_0 .net *"_ivl_8", 0 0, L_000001f1ebf596f0;  1 drivers
S_000001f1ebeb6940 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f1ebeb7d90;
 .timescale -9 -12;
P_000001f1ebda6860 .param/l "i" 0 5 28, +C4<0100>;
S_000001f1ebeb75c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb6940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf59290 .functor NOT 1, L_000001f1ebf3def0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf581f0 .functor AND 1, L_000001f1ebf59290, L_000001f1ebf3efd0, C4<1>, C4<1>;
L_000001f1ebf595a0 .functor NOT 1, L_000001f1ebf3def0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf57cb0 .functor AND 1, L_000001f1ebf595a0, L_000001f1ebf3e990, C4<1>, C4<1>;
L_000001f1ebf585e0 .functor OR 1, L_000001f1ebf581f0, L_000001f1ebf57cb0, C4<0>, C4<0>;
L_000001f1ebf582d0 .functor AND 1, L_000001f1ebf3efd0, L_000001f1ebf3e990, C4<1>, C4<1>;
L_000001f1ebf59220 .functor OR 1, L_000001f1ebf585e0, L_000001f1ebf582d0, C4<0>, C4<0>;
L_000001f1ebf58340 .functor XOR 1, L_000001f1ebf3def0, L_000001f1ebf3efd0, C4<0>, C4<0>;
L_000001f1ebf58650 .functor XOR 1, L_000001f1ebf58340, L_000001f1ebf3e990, C4<0>, C4<0>;
v000001f1ebea3570_0 .net "Debe", 0 0, L_000001f1ebf59220;  1 drivers
v000001f1ebea0ff0_0 .net "Din", 0 0, L_000001f1ebf3e990;  1 drivers
v000001f1ebea20d0_0 .net "Dout", 0 0, L_000001f1ebf58650;  1 drivers
v000001f1ebea27b0_0 .net "Ri", 0 0, L_000001f1ebf3efd0;  1 drivers
v000001f1ebea11d0_0 .net "Si", 0 0, L_000001f1ebf3def0;  1 drivers
v000001f1ebea2350_0 .net *"_ivl_0", 0 0, L_000001f1ebf59290;  1 drivers
v000001f1ebea23f0_0 .net *"_ivl_10", 0 0, L_000001f1ebf582d0;  1 drivers
v000001f1ebea2ad0_0 .net *"_ivl_14", 0 0, L_000001f1ebf58340;  1 drivers
v000001f1ebea5e10_0 .net *"_ivl_2", 0 0, L_000001f1ebf581f0;  1 drivers
v000001f1ebea52d0_0 .net *"_ivl_4", 0 0, L_000001f1ebf595a0;  1 drivers
v000001f1ebea3a70_0 .net *"_ivl_6", 0 0, L_000001f1ebf57cb0;  1 drivers
v000001f1ebea4c90_0 .net *"_ivl_8", 0 0, L_000001f1ebf585e0;  1 drivers
S_000001f1ebeb86f0 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000001f1ebe76ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "S";
    .port_info 1 /INPUT 5 "R";
    .port_info 2 /OUTPUT 5 "F";
P_000001f1ebe77f80 .param/l "BS" 0 5 19, +C4<000000000000000000000000000001111>;
P_000001f1ebe77fb8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000100>;
P_000001f1ebe77ff0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000001001>;
v000001f1ebea6770_0 .net "Debe", 5 0, L_000001f1ebf3ddb0;  1 drivers
v000001f1ebea7cb0_0 .net "F", 4 0, L_000001f1ebf3e030;  alias, 1 drivers
v000001f1ebea7710_0 .net "R", 4 0, L_000001f1ebf3c2d0;  alias, 1 drivers
v000001f1ebea73f0_0 .net "S", 4 0, L_000001f1ebf3c370;  alias, 1 drivers
L_000001f1ebebb7c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f1ebea7fd0_0 .net/2u *"_ivl_39", 0 0, L_000001f1ebebb7c8;  1 drivers
L_000001f1ebf3d3b0 .part L_000001f1ebf3c370, 0, 1;
L_000001f1ebf3c910 .part L_000001f1ebf3c2d0, 0, 1;
L_000001f1ebf3e0d0 .part L_000001f1ebf3ddb0, 0, 1;
L_000001f1ebf3ee90 .part L_000001f1ebf3c370, 1, 1;
L_000001f1ebf3d1d0 .part L_000001f1ebf3c2d0, 1, 1;
L_000001f1ebf3ea30 .part L_000001f1ebf3ddb0, 1, 1;
L_000001f1ebf3dc70 .part L_000001f1ebf3c370, 2, 1;
L_000001f1ebf3d8b0 .part L_000001f1ebf3c2d0, 2, 1;
L_000001f1ebf3c9b0 .part L_000001f1ebf3ddb0, 2, 1;
L_000001f1ebf3d270 .part L_000001f1ebf3c370, 3, 1;
L_000001f1ebf3dbd0 .part L_000001f1ebf3c2d0, 3, 1;
L_000001f1ebf3dd10 .part L_000001f1ebf3ddb0, 3, 1;
L_000001f1ebf3cff0 .part L_000001f1ebf3c370, 4, 1;
L_000001f1ebf3caf0 .part L_000001f1ebf3c2d0, 4, 1;
L_000001f1ebf3ecb0 .part L_000001f1ebf3ddb0, 4, 1;
LS_000001f1ebf3e030_0_0 .concat8 [ 1 1 1 1], L_000001f1ebf57c40, L_000001f1ebf58ce0, L_000001f1ebf5a100, L_000001f1ebf5a410;
LS_000001f1ebf3e030_0_4 .concat8 [ 1 0 0 0], L_000001f1ebf5a4f0;
L_000001f1ebf3e030 .concat8 [ 4 1 0 0], LS_000001f1ebf3e030_0_0, LS_000001f1ebf3e030_0_4;
LS_000001f1ebf3ddb0_0_0 .concat8 [ 1 1 1 1], L_000001f1ebebb7c8, L_000001f1ebf583b0, L_000001f1ebf57d90, L_000001f1ebf59ca0;
LS_000001f1ebf3ddb0_0_4 .concat8 [ 1 1 0 0], L_000001f1ebf5a170, L_000001f1ebf5a480;
L_000001f1ebf3ddb0 .concat8 [ 4 2 0 0], LS_000001f1ebf3ddb0_0_0, LS_000001f1ebf3ddb0_0_4;
S_000001f1ebeb7750 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001f1ebeb86f0;
 .timescale -9 -12;
P_000001f1ebda66a0 .param/l "i" 0 5 28, +C4<00>;
S_000001f1ebeba180 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb7750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf58ab0 .functor NOT 1, L_000001f1ebf3d3b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf59370 .functor AND 1, L_000001f1ebf58ab0, L_000001f1ebf3c910, C4<1>, C4<1>;
L_000001f1ebf586c0 .functor NOT 1, L_000001f1ebf3d3b0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf59610 .functor AND 1, L_000001f1ebf586c0, L_000001f1ebf3e0d0, C4<1>, C4<1>;
L_000001f1ebf589d0 .functor OR 1, L_000001f1ebf59370, L_000001f1ebf59610, C4<0>, C4<0>;
L_000001f1ebf59680 .functor AND 1, L_000001f1ebf3c910, L_000001f1ebf3e0d0, C4<1>, C4<1>;
L_000001f1ebf583b0 .functor OR 1, L_000001f1ebf589d0, L_000001f1ebf59680, C4<0>, C4<0>;
L_000001f1ebf59760 .functor XOR 1, L_000001f1ebf3d3b0, L_000001f1ebf3c910, C4<0>, C4<0>;
L_000001f1ebf57c40 .functor XOR 1, L_000001f1ebf59760, L_000001f1ebf3e0d0, C4<0>, C4<0>;
v000001f1ebea5d70_0 .net "Debe", 0 0, L_000001f1ebf583b0;  1 drivers
v000001f1ebea3bb0_0 .net "Din", 0 0, L_000001f1ebf3e0d0;  1 drivers
v000001f1ebea57d0_0 .net "Dout", 0 0, L_000001f1ebf57c40;  1 drivers
v000001f1ebea3c50_0 .net "Ri", 0 0, L_000001f1ebf3c910;  1 drivers
v000001f1ebea4650_0 .net "Si", 0 0, L_000001f1ebf3d3b0;  1 drivers
v000001f1ebea4830_0 .net *"_ivl_0", 0 0, L_000001f1ebf58ab0;  1 drivers
v000001f1ebea5910_0 .net *"_ivl_10", 0 0, L_000001f1ebf59680;  1 drivers
v000001f1ebea4970_0 .net *"_ivl_14", 0 0, L_000001f1ebf59760;  1 drivers
v000001f1ebea4e70_0 .net *"_ivl_2", 0 0, L_000001f1ebf59370;  1 drivers
v000001f1ebea4330_0 .net *"_ivl_4", 0 0, L_000001f1ebf586c0;  1 drivers
v000001f1ebea41f0_0 .net *"_ivl_6", 0 0, L_000001f1ebf59610;  1 drivers
v000001f1ebea45b0_0 .net *"_ivl_8", 0 0, L_000001f1ebf589d0;  1 drivers
S_000001f1ebeb8240 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001f1ebeb86f0;
 .timescale -9 -12;
P_000001f1ebda6660 .param/l "i" 0 5 28, +C4<01>;
S_000001f1ebeb72a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb8240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf58a40 .functor NOT 1, L_000001f1ebf3ee90, C4<0>, C4<0>, C4<0>;
L_000001f1ebf58730 .functor AND 1, L_000001f1ebf58a40, L_000001f1ebf3d1d0, C4<1>, C4<1>;
L_000001f1ebf587a0 .functor NOT 1, L_000001f1ebf3ee90, C4<0>, C4<0>, C4<0>;
L_000001f1ebf57d20 .functor AND 1, L_000001f1ebf587a0, L_000001f1ebf3ea30, C4<1>, C4<1>;
L_000001f1ebf58b20 .functor OR 1, L_000001f1ebf58730, L_000001f1ebf57d20, C4<0>, C4<0>;
L_000001f1ebf58110 .functor AND 1, L_000001f1ebf3d1d0, L_000001f1ebf3ea30, C4<1>, C4<1>;
L_000001f1ebf57d90 .functor OR 1, L_000001f1ebf58b20, L_000001f1ebf58110, C4<0>, C4<0>;
L_000001f1ebf58810 .functor XOR 1, L_000001f1ebf3ee90, L_000001f1ebf3d1d0, C4<0>, C4<0>;
L_000001f1ebf58ce0 .functor XOR 1, L_000001f1ebf58810, L_000001f1ebf3ea30, C4<0>, C4<0>;
v000001f1ebea5690_0 .net "Debe", 0 0, L_000001f1ebf57d90;  1 drivers
v000001f1ebea4fb0_0 .net "Din", 0 0, L_000001f1ebf3ea30;  1 drivers
v000001f1ebea5730_0 .net "Dout", 0 0, L_000001f1ebf58ce0;  1 drivers
v000001f1ebea4a10_0 .net "Ri", 0 0, L_000001f1ebf3d1d0;  1 drivers
v000001f1ebea5cd0_0 .net "Si", 0 0, L_000001f1ebf3ee90;  1 drivers
v000001f1ebea5eb0_0 .net *"_ivl_0", 0 0, L_000001f1ebf58a40;  1 drivers
v000001f1ebea4150_0 .net *"_ivl_10", 0 0, L_000001f1ebf58110;  1 drivers
v000001f1ebea5f50_0 .net *"_ivl_14", 0 0, L_000001f1ebf58810;  1 drivers
v000001f1ebea48d0_0 .net *"_ivl_2", 0 0, L_000001f1ebf58730;  1 drivers
v000001f1ebea40b0_0 .net *"_ivl_4", 0 0, L_000001f1ebf587a0;  1 drivers
v000001f1ebea54b0_0 .net *"_ivl_6", 0 0, L_000001f1ebf57d20;  1 drivers
v000001f1ebea3f70_0 .net *"_ivl_8", 0 0, L_000001f1ebf58b20;  1 drivers
S_000001f1ebeb6f80 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001f1ebeb86f0;
 .timescale -9 -12;
P_000001f1ebda6fe0 .param/l "i" 0 5 28, +C4<010>;
S_000001f1ebeb7110 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb6f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf57e00 .functor NOT 1, L_000001f1ebf3dc70, C4<0>, C4<0>, C4<0>;
L_000001f1ebf58d50 .functor AND 1, L_000001f1ebf57e00, L_000001f1ebf3d8b0, C4<1>, C4<1>;
L_000001f1ebf58dc0 .functor NOT 1, L_000001f1ebf3dc70, C4<0>, C4<0>, C4<0>;
L_000001f1ebf58e30 .functor AND 1, L_000001f1ebf58dc0, L_000001f1ebf3c9b0, C4<1>, C4<1>;
L_000001f1ebf59060 .functor OR 1, L_000001f1ebf58d50, L_000001f1ebf58e30, C4<0>, C4<0>;
L_000001f1ebf590d0 .functor AND 1, L_000001f1ebf3d8b0, L_000001f1ebf3c9b0, C4<1>, C4<1>;
L_000001f1ebf59ca0 .functor OR 1, L_000001f1ebf59060, L_000001f1ebf590d0, C4<0>, C4<0>;
L_000001f1ebf5a2c0 .functor XOR 1, L_000001f1ebf3dc70, L_000001f1ebf3d8b0, C4<0>, C4<0>;
L_000001f1ebf5a100 .functor XOR 1, L_000001f1ebf5a2c0, L_000001f1ebf3c9b0, C4<0>, C4<0>;
v000001f1ebea3cf0_0 .net "Debe", 0 0, L_000001f1ebf59ca0;  1 drivers
v000001f1ebea4b50_0 .net "Din", 0 0, L_000001f1ebf3c9b0;  1 drivers
v000001f1ebea4ab0_0 .net "Dout", 0 0, L_000001f1ebf5a100;  1 drivers
v000001f1ebea3930_0 .net "Ri", 0 0, L_000001f1ebf3d8b0;  1 drivers
v000001f1ebea4bf0_0 .net "Si", 0 0, L_000001f1ebf3dc70;  1 drivers
v000001f1ebea4f10_0 .net *"_ivl_0", 0 0, L_000001f1ebf57e00;  1 drivers
v000001f1ebea5550_0 .net *"_ivl_10", 0 0, L_000001f1ebf590d0;  1 drivers
v000001f1ebea5870_0 .net *"_ivl_14", 0 0, L_000001f1ebf5a2c0;  1 drivers
v000001f1ebea4d30_0 .net *"_ivl_2", 0 0, L_000001f1ebf58d50;  1 drivers
v000001f1ebea59b0_0 .net *"_ivl_4", 0 0, L_000001f1ebf58dc0;  1 drivers
v000001f1ebea4290_0 .net *"_ivl_6", 0 0, L_000001f1ebf58e30;  1 drivers
v000001f1ebea4dd0_0 .net *"_ivl_8", 0 0, L_000001f1ebf59060;  1 drivers
S_000001f1ebeb9e60 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001f1ebeb86f0;
 .timescale -9 -12;
P_000001f1ebda6b60 .param/l "i" 0 5 28, +C4<011>;
S_000001f1ebeb9050 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb9e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf59f40 .functor NOT 1, L_000001f1ebf3d270, C4<0>, C4<0>, C4<0>;
L_000001f1ebf59d80 .functor AND 1, L_000001f1ebf59f40, L_000001f1ebf3dbd0, C4<1>, C4<1>;
L_000001f1ebf59920 .functor NOT 1, L_000001f1ebf3d270, C4<0>, C4<0>, C4<0>;
L_000001f1ebf598b0 .functor AND 1, L_000001f1ebf59920, L_000001f1ebf3dd10, C4<1>, C4<1>;
L_000001f1ebf59c30 .functor OR 1, L_000001f1ebf59d80, L_000001f1ebf598b0, C4<0>, C4<0>;
L_000001f1ebf59d10 .functor AND 1, L_000001f1ebf3dbd0, L_000001f1ebf3dd10, C4<1>, C4<1>;
L_000001f1ebf5a170 .functor OR 1, L_000001f1ebf59c30, L_000001f1ebf59d10, C4<0>, C4<0>;
L_000001f1ebf5a640 .functor XOR 1, L_000001f1ebf3d270, L_000001f1ebf3dbd0, C4<0>, C4<0>;
L_000001f1ebf5a410 .functor XOR 1, L_000001f1ebf5a640, L_000001f1ebf3dd10, C4<0>, C4<0>;
v000001f1ebea43d0_0 .net "Debe", 0 0, L_000001f1ebf5a170;  1 drivers
v000001f1ebea5050_0 .net "Din", 0 0, L_000001f1ebf3dd10;  1 drivers
v000001f1ebea4470_0 .net "Dout", 0 0, L_000001f1ebf5a410;  1 drivers
v000001f1ebea3d90_0 .net "Ri", 0 0, L_000001f1ebf3dbd0;  1 drivers
v000001f1ebea50f0_0 .net "Si", 0 0, L_000001f1ebf3d270;  1 drivers
v000001f1ebea4510_0 .net *"_ivl_0", 0 0, L_000001f1ebf59f40;  1 drivers
v000001f1ebea5190_0 .net *"_ivl_10", 0 0, L_000001f1ebf59d10;  1 drivers
v000001f1ebea5230_0 .net *"_ivl_14", 0 0, L_000001f1ebf5a640;  1 drivers
v000001f1ebea3e30_0 .net *"_ivl_2", 0 0, L_000001f1ebf59d80;  1 drivers
v000001f1ebea3ed0_0 .net *"_ivl_4", 0 0, L_000001f1ebf59920;  1 drivers
v000001f1ebea5370_0 .net *"_ivl_6", 0 0, L_000001f1ebf598b0;  1 drivers
v000001f1ebea5a50_0 .net *"_ivl_8", 0 0, L_000001f1ebf59c30;  1 drivers
S_000001f1ebeb8880 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001f1ebeb86f0;
 .timescale -9 -12;
P_000001f1ebda6ba0 .param/l "i" 0 5 28, +C4<0100>;
S_000001f1ebeba310 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001f1ebeb8880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001f1ebf59fb0 .functor NOT 1, L_000001f1ebf3cff0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf5a720 .functor AND 1, L_000001f1ebf59fb0, L_000001f1ebf3caf0, C4<1>, C4<1>;
L_000001f1ebf5a3a0 .functor NOT 1, L_000001f1ebf3cff0, C4<0>, C4<0>, C4<0>;
L_000001f1ebf59e60 .functor AND 1, L_000001f1ebf5a3a0, L_000001f1ebf3ecb0, C4<1>, C4<1>;
L_000001f1ebf5a020 .functor OR 1, L_000001f1ebf5a720, L_000001f1ebf59e60, C4<0>, C4<0>;
L_000001f1ebf59990 .functor AND 1, L_000001f1ebf3caf0, L_000001f1ebf3ecb0, C4<1>, C4<1>;
L_000001f1ebf5a480 .functor OR 1, L_000001f1ebf5a020, L_000001f1ebf59990, C4<0>, C4<0>;
L_000001f1ebf59bc0 .functor XOR 1, L_000001f1ebf3cff0, L_000001f1ebf3caf0, C4<0>, C4<0>;
L_000001f1ebf5a4f0 .functor XOR 1, L_000001f1ebf59bc0, L_000001f1ebf3ecb0, C4<0>, C4<0>;
v000001f1ebea5af0_0 .net "Debe", 0 0, L_000001f1ebf5a480;  1 drivers
v000001f1ebea4010_0 .net "Din", 0 0, L_000001f1ebf3ecb0;  1 drivers
v000001f1ebea5b90_0 .net "Dout", 0 0, L_000001f1ebf5a4f0;  1 drivers
v000001f1ebea37f0_0 .net "Ri", 0 0, L_000001f1ebf3caf0;  1 drivers
v000001f1ebea3890_0 .net "Si", 0 0, L_000001f1ebf3cff0;  1 drivers
v000001f1ebea3b10_0 .net *"_ivl_0", 0 0, L_000001f1ebf59fb0;  1 drivers
v000001f1ebea39d0_0 .net *"_ivl_10", 0 0, L_000001f1ebf59990;  1 drivers
v000001f1ebea7ad0_0 .net *"_ivl_14", 0 0, L_000001f1ebf59bc0;  1 drivers
v000001f1ebea7350_0 .net *"_ivl_2", 0 0, L_000001f1ebf5a720;  1 drivers
v000001f1ebea7030_0 .net *"_ivl_4", 0 0, L_000001f1ebf5a3a0;  1 drivers
v000001f1ebea8750_0 .net *"_ivl_6", 0 0, L_000001f1ebf59e60;  1 drivers
v000001f1ebea86b0_0 .net *"_ivl_8", 0 0, L_000001f1ebf5a020;  1 drivers
S_000001f1ebeb8a10 .scope module, "special_handler" "fp16_special_case_handler" 4 52, 10 76 0, S_000001f1ebde1bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 16 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_000001f1ebe78450 .param/l "BS" 0 10 76, +C4<000000000000000000000000000001111>;
P_000001f1ebe78488 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000100>;
P_000001f1ebe784c0 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000001001>;
L_000001f1ebdb12f0 .functor XOR 1, L_000001f1ebeae0b0, L_000001f1ebeb1490, C4<0>, C4<0>;
L_000001f1ebdb16e0 .functor BUFZ 1, v000001f1ebeacd50_0, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb0170 .functor BUFZ 1, v000001f1ebeaca30_0, C4<0>, C4<0>, C4<0>;
L_000001f1ebdb17c0 .functor BUFZ 1, v000001f1ebeac990_0, C4<0>, C4<0>, C4<0>;
v000001f1ebeab1d0_0 .net "a", 15 0, v000001f1ebeaf190_0;  alias, 1 drivers
v000001f1ebeac850_0 .net "a_denorm", 0 0, L_000001f1ebdb09c0;  1 drivers
v000001f1ebeac530_0 .net "a_inf", 0 0, L_000001f1ebdb1750;  1 drivers
v000001f1ebeab770_0 .net "a_nan", 0 0, L_000001f1ebdb1bb0;  1 drivers
v000001f1ebeab810_0 .net "a_normal", 0 0, L_000001f1ebdb10c0;  1 drivers
v000001f1ebeab950_0 .net "a_sign", 0 0, L_000001f1ebeae0b0;  1 drivers
v000001f1ebeab9f0_0 .net "a_zero", 0 0, L_000001f1ebdb19f0;  1 drivers
v000001f1ebeaba90_0 .net "b", 15 0, v000001f1ebeaf550_0;  alias, 1 drivers
v000001f1ebeabb30_0 .net "b_denorm", 0 0, L_000001f1ebdb1a60;  1 drivers
v000001f1ebeabbd0_0 .net "b_inf", 0 0, L_000001f1ebdb0330;  1 drivers
v000001f1ebeacad0_0 .net "b_nan", 0 0, L_000001f1ebdb0090;  1 drivers
v000001f1ebeac0d0_0 .net "b_normal", 0 0, L_000001f1ebdb0c60;  1 drivers
v000001f1ebeac490_0 .net "b_sign", 0 0, L_000001f1ebeb1490;  1 drivers
v000001f1ebeac8f0_0 .net "b_zero", 0 0, L_000001f1ebdb1980;  1 drivers
v000001f1ebeac5d0_0 .net "div_by_zero", 0 0, L_000001f1ebdb17c0;  alias, 1 drivers
v000001f1ebeac990_0 .var "div_zero", 0 0;
v000001f1ebeaca30_0 .var "invalid", 0 0;
v000001f1ebeaccb0_0 .net "invalid_op", 0 0, L_000001f1ebdb0170;  alias, 1 drivers
v000001f1ebeacd50_0 .var "is_special", 0 0;
v000001f1ebeacdf0_0 .net "is_special_case", 0 0, L_000001f1ebdb16e0;  alias, 1 drivers
v000001f1ebeaded0_0 .net "neg_inf", 15 0, L_000001f1ebeb13f0;  1 drivers
v000001f1ebeaf410_0 .net "neg_zero", 15 0, L_000001f1ebeb1d50;  1 drivers
v000001f1ebead7f0_0 .net "op", 1 0, v000001f1ebeaf730_0;  alias, 1 drivers
v000001f1ebeaef10_0 .net "pos_inf", 15 0, L_000001f1ebeb1df0;  1 drivers
v000001f1ebeaed30_0 .net "pos_zero", 15 0, L_000001f1ebeb1710;  1 drivers
v000001f1ebead890_0 .net "qnan", 15 0, L_000001f1ebeb1ad0;  1 drivers
v000001f1ebeaf2d0_0 .var "result", 15 0;
v000001f1ebeafaf0_0 .net "result_sign", 0 0, L_000001f1ebdb12f0;  1 drivers
v000001f1ebeaf230_0 .net "signed_inf_a", 15 0, L_000001f1ebeb2570;  1 drivers
v000001f1ebeafcd0_0 .net "signed_zero_a", 15 0, L_000001f1ebeb1e90;  1 drivers
v000001f1ebeaee70_0 .net "snan", 15 0, L_000001f1ebeb1a30;  1 drivers
v000001f1ebeaf370_0 .net "special_result", 15 0, v000001f1ebeaf2d0_0;  alias, 1 drivers
E_000001f1ebda6da0/0 .event anyedge, v000001f1ebeaa730_0, v000001f1ebeaaff0_0, v000001f1ebeac3f0_0, v000001f1ebead7f0_0;
E_000001f1ebda6da0/1 .event anyedge, v000001f1ebeaaeb0_0, v000001f1ebeabd10_0, v000001f1ebeaa910_0, v000001f1ebeac7b0_0;
E_000001f1ebda6da0/2 .event anyedge, v000001f1ebeab590_0, v000001f1ebe6ef30_0, v000001f1ebe6e490_0, v000001f1ebeaaf50_0;
E_000001f1ebda6da0/3 .event anyedge, v000001f1ebead610_0, v000001f1ebeab270_0, v000001f1ebeab090_0, v000001f1ebeaa690_0;
E_000001f1ebda6da0/4 .event anyedge, v000001f1ebeac210_0, v000001f1ebeafaf0_0, v000001f1ebead110_0, v000001f1ebead390_0;
E_000001f1ebda6da0 .event/or E_000001f1ebda6da0/0, E_000001f1ebda6da0/1, E_000001f1ebda6da0/2, E_000001f1ebda6da0/3, E_000001f1ebda6da0/4;
S_000001f1ebeb80b0 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000001f1ebeb8a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001f1ebe77740 .param/l "BS" 0 10 9, +C4<000000000000000000000000000001111>;
P_000001f1ebe77778 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_000001f1ebe777b0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_000001f1ebdb19f0 .functor AND 1, L_000001f1ebeb0d10, L_000001f1ebeb0bd0, C4<1>, C4<1>;
L_000001f1ebdb09c0 .functor AND 1, L_000001f1ebeb0b30, L_000001f1ebeb1b70, C4<1>, C4<1>;
L_000001f1ebdb10c0 .functor AND 1, L_000001f1ebeb0450, L_000001f1ebeb1170, C4<1>, C4<1>;
L_000001f1ebdb1750 .functor AND 1, L_000001f1ebeb1c10, L_000001f1ebeb2070, C4<1>, C4<1>;
L_000001f1ebdb1bb0 .functor AND 1, L_000001f1ebeb1350, L_000001f1ebeb2750, C4<1>, C4<1>;
L_000001f1ebeba7c0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea9510_0 .net/2u *"_ivl_10", 9 0, L_000001f1ebeba7c0;  1 drivers
v000001f1ebeaaaf0_0 .net *"_ivl_12", 0 0, L_000001f1ebeb0bd0;  1 drivers
L_000001f1ebeba808 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebeaa230_0 .net/2u *"_ivl_16", 4 0, L_000001f1ebeba808;  1 drivers
v000001f1ebea9fb0_0 .net *"_ivl_18", 0 0, L_000001f1ebeb0b30;  1 drivers
L_000001f1ebeba850 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea9c90_0 .net/2u *"_ivl_20", 9 0, L_000001f1ebeba850;  1 drivers
v000001f1ebeaa050_0 .net *"_ivl_22", 0 0, L_000001f1ebeb1b70;  1 drivers
L_000001f1ebeba898 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea9d30_0 .net/2u *"_ivl_26", 4 0, L_000001f1ebeba898;  1 drivers
v000001f1ebea93d0_0 .net *"_ivl_28", 0 0, L_000001f1ebeb0450;  1 drivers
L_000001f1ebeba8e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebeaa190_0 .net/2u *"_ivl_30", 4 0, L_000001f1ebeba8e0;  1 drivers
v000001f1ebeaa370_0 .net *"_ivl_32", 0 0, L_000001f1ebeb1170;  1 drivers
L_000001f1ebeba928 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebea95b0_0 .net/2u *"_ivl_36", 4 0, L_000001f1ebeba928;  1 drivers
v000001f1ebea9dd0_0 .net *"_ivl_38", 0 0, L_000001f1ebeb1c10;  1 drivers
L_000001f1ebeba970 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea9290_0 .net/2u *"_ivl_40", 9 0, L_000001f1ebeba970;  1 drivers
v000001f1ebea9e70_0 .net *"_ivl_42", 0 0, L_000001f1ebeb2070;  1 drivers
L_000001f1ebeba9b8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebeaa2d0_0 .net/2u *"_ivl_46", 4 0, L_000001f1ebeba9b8;  1 drivers
v000001f1ebeaad70_0 .net *"_ivl_48", 0 0, L_000001f1ebeb1350;  1 drivers
L_000001f1ebebaa00 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebeaae10_0 .net/2u *"_ivl_50", 9 0, L_000001f1ebebaa00;  1 drivers
v000001f1ebeaa4b0_0 .net *"_ivl_52", 0 0, L_000001f1ebeb2750;  1 drivers
L_000001f1ebeba778 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebeaa550_0 .net/2u *"_ivl_6", 4 0, L_000001f1ebeba778;  1 drivers
v000001f1ebea89d0_0 .net *"_ivl_8", 0 0, L_000001f1ebeb0d10;  1 drivers
v000001f1ebeaa0f0_0 .net "exp", 4 0, L_000001f1ebeae290;  1 drivers
v000001f1ebeaa690_0 .net "is_denorm", 0 0, L_000001f1ebdb09c0;  alias, 1 drivers
v000001f1ebeaaeb0_0 .net "is_inf", 0 0, L_000001f1ebdb1750;  alias, 1 drivers
v000001f1ebeaa730_0 .net "is_nan", 0 0, L_000001f1ebdb1bb0;  alias, 1 drivers
v000001f1ebeaa870_0 .net "is_normal", 0 0, L_000001f1ebdb10c0;  alias, 1 drivers
v000001f1ebeaaf50_0 .net "is_zero", 0 0, L_000001f1ebdb19f0;  alias, 1 drivers
v000001f1ebea9330_0 .net "man", 9 0, L_000001f1ebeadf70;  1 drivers
v000001f1ebeaa910_0 .net "sign", 0 0, L_000001f1ebeae0b0;  alias, 1 drivers
v000001f1ebea8a70_0 .net "val", 15 0, v000001f1ebeaf190_0;  alias, 1 drivers
L_000001f1ebeae290 .part v000001f1ebeaf190_0, 10, 5;
L_000001f1ebeadf70 .part v000001f1ebeaf190_0, 0, 10;
L_000001f1ebeae0b0 .part v000001f1ebeaf190_0, 15, 1;
L_000001f1ebeb0d10 .cmp/eq 5, L_000001f1ebeae290, L_000001f1ebeba778;
L_000001f1ebeb0bd0 .cmp/eq 10, L_000001f1ebeadf70, L_000001f1ebeba7c0;
L_000001f1ebeb0b30 .cmp/eq 5, L_000001f1ebeae290, L_000001f1ebeba808;
L_000001f1ebeb1b70 .cmp/ne 10, L_000001f1ebeadf70, L_000001f1ebeba850;
L_000001f1ebeb0450 .cmp/ne 5, L_000001f1ebeae290, L_000001f1ebeba898;
L_000001f1ebeb1170 .cmp/ne 5, L_000001f1ebeae290, L_000001f1ebeba8e0;
L_000001f1ebeb1c10 .cmp/eq 5, L_000001f1ebeae290, L_000001f1ebeba928;
L_000001f1ebeb2070 .cmp/eq 10, L_000001f1ebeadf70, L_000001f1ebeba970;
L_000001f1ebeb1350 .cmp/eq 5, L_000001f1ebeae290, L_000001f1ebeba9b8;
L_000001f1ebeb2750 .cmp/ne 10, L_000001f1ebeadf70, L_000001f1ebebaa00;
S_000001f1ebeb78e0 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000001f1ebeb8a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001f1ebe777f0 .param/l "BS" 0 10 9, +C4<000000000000000000000000000001111>;
P_000001f1ebe77828 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000100>;
P_000001f1ebe77860 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000001001>;
L_000001f1ebdb1980 .functor AND 1, L_000001f1ebeb0e50, L_000001f1ebeb10d0, C4<1>, C4<1>;
L_000001f1ebdb1a60 .functor AND 1, L_000001f1ebeb2110, L_000001f1ebeb0ef0, C4<1>, C4<1>;
L_000001f1ebdb0c60 .functor AND 1, L_000001f1ebeb1cb0, L_000001f1ebeb1210, C4<1>, C4<1>;
L_000001f1ebdb0330 .functor AND 1, L_000001f1ebeb06d0, L_000001f1ebeb04f0, C4<1>, C4<1>;
L_000001f1ebdb0090 .functor AND 1, L_000001f1ebeb0f90, L_000001f1ebeb1670, C4<1>, C4<1>;
L_000001f1ebebaa90 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea8b10_0 .net/2u *"_ivl_10", 9 0, L_000001f1ebebaa90;  1 drivers
v000001f1ebea8c50_0 .net *"_ivl_12", 0 0, L_000001f1ebeb10d0;  1 drivers
L_000001f1ebebaad8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea90b0_0 .net/2u *"_ivl_16", 4 0, L_000001f1ebebaad8;  1 drivers
v000001f1ebea8cf0_0 .net *"_ivl_18", 0 0, L_000001f1ebeb2110;  1 drivers
L_000001f1ebebab20 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea8d90_0 .net/2u *"_ivl_20", 9 0, L_000001f1ebebab20;  1 drivers
v000001f1ebea8e30_0 .net *"_ivl_22", 0 0, L_000001f1ebeb0ef0;  1 drivers
L_000001f1ebebab68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebea8ed0_0 .net/2u *"_ivl_26", 4 0, L_000001f1ebebab68;  1 drivers
v000001f1ebea9150_0 .net *"_ivl_28", 0 0, L_000001f1ebeb1cb0;  1 drivers
L_000001f1ebebabb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebead570_0 .net/2u *"_ivl_30", 4 0, L_000001f1ebebabb0;  1 drivers
v000001f1ebeabf90_0 .net *"_ivl_32", 0 0, L_000001f1ebeb1210;  1 drivers
L_000001f1ebebabf8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebeab4f0_0 .net/2u *"_ivl_36", 4 0, L_000001f1ebebabf8;  1 drivers
v000001f1ebeac710_0 .net *"_ivl_38", 0 0, L_000001f1ebeb06d0;  1 drivers
L_000001f1ebebac40 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebeace90_0 .net/2u *"_ivl_40", 9 0, L_000001f1ebebac40;  1 drivers
v000001f1ebeabc70_0 .net *"_ivl_42", 0 0, L_000001f1ebeb04f0;  1 drivers
L_000001f1ebebac88 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f1ebeacc10_0 .net/2u *"_ivl_46", 4 0, L_000001f1ebebac88;  1 drivers
v000001f1ebeacfd0_0 .net *"_ivl_48", 0 0, L_000001f1ebeb0f90;  1 drivers
L_000001f1ebebacd0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001f1ebead070_0 .net/2u *"_ivl_50", 9 0, L_000001f1ebebacd0;  1 drivers
v000001f1ebead430_0 .net *"_ivl_52", 0 0, L_000001f1ebeb1670;  1 drivers
L_000001f1ebebaa48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f1ebead750_0 .net/2u *"_ivl_6", 4 0, L_000001f1ebebaa48;  1 drivers
v000001f1ebead4d0_0 .net *"_ivl_8", 0 0, L_000001f1ebeb0e50;  1 drivers
v000001f1ebeac030_0 .net "exp", 4 0, L_000001f1ebeb0c70;  1 drivers
v000001f1ebeac210_0 .net "is_denorm", 0 0, L_000001f1ebdb1a60;  alias, 1 drivers
v000001f1ebeabd10_0 .net "is_inf", 0 0, L_000001f1ebdb0330;  alias, 1 drivers
v000001f1ebeaaff0_0 .net "is_nan", 0 0, L_000001f1ebdb0090;  alias, 1 drivers
v000001f1ebead1b0_0 .net "is_normal", 0 0, L_000001f1ebdb0c60;  alias, 1 drivers
v000001f1ebead610_0 .net "is_zero", 0 0, L_000001f1ebdb1980;  alias, 1 drivers
v000001f1ebeacf30_0 .net "man", 9 0, L_000001f1ebeb0db0;  1 drivers
v000001f1ebeac7b0_0 .net "sign", 0 0, L_000001f1ebeb1490;  alias, 1 drivers
v000001f1ebeabef0_0 .net "val", 15 0, v000001f1ebeaf550_0;  alias, 1 drivers
L_000001f1ebeb0c70 .part v000001f1ebeaf550_0, 10, 5;
L_000001f1ebeb0db0 .part v000001f1ebeaf550_0, 0, 10;
L_000001f1ebeb1490 .part v000001f1ebeaf550_0, 15, 1;
L_000001f1ebeb0e50 .cmp/eq 5, L_000001f1ebeb0c70, L_000001f1ebebaa48;
L_000001f1ebeb10d0 .cmp/eq 10, L_000001f1ebeb0db0, L_000001f1ebebaa90;
L_000001f1ebeb2110 .cmp/eq 5, L_000001f1ebeb0c70, L_000001f1ebebaad8;
L_000001f1ebeb0ef0 .cmp/ne 10, L_000001f1ebeb0db0, L_000001f1ebebab20;
L_000001f1ebeb1cb0 .cmp/ne 5, L_000001f1ebeb0c70, L_000001f1ebebab68;
L_000001f1ebeb1210 .cmp/ne 5, L_000001f1ebeb0c70, L_000001f1ebebabb0;
L_000001f1ebeb06d0 .cmp/eq 5, L_000001f1ebeb0c70, L_000001f1ebebabf8;
L_000001f1ebeb04f0 .cmp/eq 10, L_000001f1ebeb0db0, L_000001f1ebebac40;
L_000001f1ebeb0f90 .cmp/eq 5, L_000001f1ebeb0c70, L_000001f1ebebac88;
L_000001f1ebeb1670 .cmp/ne 10, L_000001f1ebeb0db0, L_000001f1ebebacd0;
S_000001f1ebeb8ba0 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000001f1ebeb8a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 16 "pos_zero";
    .port_info 2 /OUTPUT 16 "neg_zero";
    .port_info 3 /OUTPUT 16 "pos_inf";
    .port_info 4 /OUTPUT 16 "neg_inf";
    .port_info 5 /OUTPUT 16 "qnan";
    .port_info 6 /OUTPUT 16 "snan";
    .port_info 7 /OUTPUT 16 "signed_inf";
    .port_info 8 /OUTPUT 16 "signed_zero";
P_000001f1ebe778a0 .param/l "BS" 0 10 44, +C4<000000000000000000000000000001111>;
P_000001f1ebe778d8 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000100>;
P_000001f1ebe77910 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000001001>;
L_000001f1ebebad60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001f1ebf656e0 .functor BUFT 32, L_000001f1ebebad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f1ebebada8 .functor BUFT 1, C4<00000000000000001000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001f1ebf65a60 .functor BUFT 32, L_000001f1ebebada8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f1ebebadf0 .functor BUFT 1, C4<00000000000000000111110000000000>, C4<0>, C4<0>, C4<0>;
L_000001f1ebf65440 .functor BUFT 32, L_000001f1ebebadf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f1ebebae38 .functor BUFT 1, C4<00000000000000001111110000000000>, C4<0>, C4<0>, C4<0>;
L_000001f1ebf660f0 .functor BUFT 32, L_000001f1ebebae38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f1ebebae80 .functor BUFT 1, C4<00000000000000000111111000000000>, C4<0>, C4<0>, C4<0>;
L_000001f1ebf64b80 .functor BUFT 32, L_000001f1ebebae80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f1ebebaec8 .functor BUFT 1, C4<00000000000000000111110100000000>, C4<0>, C4<0>, C4<0>;
L_000001f1ebf65c90 .functor BUFT 32, L_000001f1ebebaec8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f1ebeac2b0_0 .net/2u *"_ivl_10", 31 0, L_000001f1ebebada8;  1 drivers
v000001f1ebeac350_0 .net *"_ivl_14", 31 0, L_000001f1ebf65a60;  1 drivers
v000001f1ebeabdb0_0 .net/2u *"_ivl_18", 31 0, L_000001f1ebebadf0;  1 drivers
v000001f1ebead2f0_0 .net/2u *"_ivl_2", 31 0, L_000001f1ebebad60;  1 drivers
v000001f1ebeab310_0 .net *"_ivl_22", 31 0, L_000001f1ebf65440;  1 drivers
v000001f1ebeacb70_0 .net/2u *"_ivl_26", 31 0, L_000001f1ebebae38;  1 drivers
v000001f1ebeab450_0 .net *"_ivl_30", 31 0, L_000001f1ebf660f0;  1 drivers
v000001f1ebeac170_0 .net/2u *"_ivl_34", 31 0, L_000001f1ebebae80;  1 drivers
v000001f1ebead250_0 .net *"_ivl_38", 31 0, L_000001f1ebf64b80;  1 drivers
v000001f1ebeabe50_0 .net/2u *"_ivl_42", 31 0, L_000001f1ebebaec8;  1 drivers
v000001f1ebeab630_0 .net *"_ivl_46", 31 0, L_000001f1ebf65c90;  1 drivers
v000001f1ebeab6d0_0 .net *"_ivl_6", 31 0, L_000001f1ebf656e0;  1 drivers
L_000001f1ebebad18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f1ebead6b0_0 .net "is_half", 0 0, L_000001f1ebebad18;  1 drivers
v000001f1ebead110_0 .net "neg_inf", 15 0, L_000001f1ebeb13f0;  alias, 1 drivers
v000001f1ebeab270_0 .net "neg_zero", 15 0, L_000001f1ebeb1d50;  alias, 1 drivers
v000001f1ebead390_0 .net "pos_inf", 15 0, L_000001f1ebeb1df0;  alias, 1 drivers
v000001f1ebeab090_0 .net "pos_zero", 15 0, L_000001f1ebeb1710;  alias, 1 drivers
v000001f1ebeac3f0_0 .net "qnan", 15 0, L_000001f1ebeb1ad0;  alias, 1 drivers
v000001f1ebeac670_0 .net "sign_in", 0 0, L_000001f1ebeae0b0;  alias, 1 drivers
v000001f1ebeab590_0 .net "signed_inf", 15 0, L_000001f1ebeb2570;  alias, 1 drivers
v000001f1ebeab3b0_0 .net "signed_zero", 15 0, L_000001f1ebeb1e90;  alias, 1 drivers
v000001f1ebeab130_0 .net "snan", 15 0, L_000001f1ebeb1a30;  alias, 1 drivers
L_000001f1ebeb1710 .part L_000001f1ebf656e0, 0, 16;
L_000001f1ebeb1d50 .part L_000001f1ebf65a60, 0, 16;
L_000001f1ebeb1df0 .part L_000001f1ebf65440, 0, 16;
L_000001f1ebeb13f0 .part L_000001f1ebf660f0, 0, 16;
L_000001f1ebeb1ad0 .part L_000001f1ebf64b80, 0, 16;
L_000001f1ebeb1a30 .part L_000001f1ebf65c90, 0, 16;
L_000001f1ebeb2570 .functor MUXZ 16, L_000001f1ebeb1df0, L_000001f1ebeb13f0, L_000001f1ebeae0b0, C4<>;
L_000001f1ebeb1e90 .functor MUXZ 16, L_000001f1ebeb1710, L_000001f1ebeb1d50, L_000001f1ebeae0b0, C4<>;
    .scope S_000001f1ebeb8a10;
T_4 ;
    %wait E_000001f1ebda6da0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1ebeaca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1ebeac990_0, 0, 1;
    %load/vec4 v000001f1ebeab770_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f1ebeacad0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebead890_0;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeaca30_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f1ebead7f0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001f1ebead7f0_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001f1ebeac530_0;
    %load/vec4 v000001f1ebeabbd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebead7f0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f1ebeab950_0;
    %load/vec4 v000001f1ebeac490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001f1ebead7f0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001f1ebeab950_0;
    %load/vec4 v000001f1ebeac490_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v000001f1ebeaf230_0;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001f1ebead890_0;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeaca30_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001f1ebeac530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeab1d0_0;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001f1ebeabbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebead7f0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000001f1ebeaba90_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001f1ebeaba90_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v000001f1ebeaba90_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001f1ebeab9f0_0;
    %load/vec4 v000001f1ebeac8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeab950_0;
    %load/vec4 v000001f1ebeac490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000001f1ebeaf410_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000001f1ebeaed30_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001f1ebeac850_0;
    %load/vec4 v000001f1ebeac8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeab1d0_0;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001f1ebeab9f0_0;
    %load/vec4 v000001f1ebeabb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebead7f0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000001f1ebeaba90_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000001f1ebeaba90_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v000001f1ebeaba90_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001f1ebead7f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v000001f1ebeac530_0;
    %load/vec4 v000001f1ebeac8f0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001f1ebeab9f0_0;
    %load/vec4 v000001f1ebeabbd0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebead890_0;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeaca30_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000001f1ebeac530_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f1ebeabbd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeafaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v000001f1ebeaded0_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v000001f1ebeaef10_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000001f1ebeab9f0_0;
    %flag_set/vec4 8;
    %load/vec4 v000001f1ebeac8f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeafaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v000001f1ebeaf410_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v000001f1ebeaed30_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001f1ebead7f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001f1ebeab9f0_0;
    %load/vec4 v000001f1ebeac8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebead890_0;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeaca30_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000001f1ebeac530_0;
    %load/vec4 v000001f1ebeabbd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebead890_0;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeaca30_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000001f1ebeac8f0_0;
    %load/vec4 v000001f1ebeab9f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeafaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v000001f1ebeaded0_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v000001f1ebeaef10_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeac990_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000001f1ebeac530_0;
    %load/vec4 v000001f1ebeabbd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeafaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v000001f1ebeaded0_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v000001f1ebeaef10_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000001f1ebeabbd0_0;
    %load/vec4 v000001f1ebeac530_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeafaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v000001f1ebeaf410_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v000001f1ebeaed30_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000001f1ebeab9f0_0;
    %load/vec4 v000001f1ebeac8f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1ebeacd50_0, 0, 1;
    %load/vec4 v000001f1ebeafaf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v000001f1ebeaf410_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v000001f1ebeaed30_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v000001f1ebeaf2d0_0, 0, 16;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f1ebde1bd0;
T_5 ;
    %end;
    .thread T_5;
    .scope S_000001f1ebde1bd0;
T_6 ;
    %wait E_000001f1ebd9ea20;
    %load/vec4 v000001f1ebeae010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001f1ebeafeb0_0;
    %store/vec4 v000001f1ebeadd90_0, 0, 16;
    %load/vec4 v000001f1ebeaf9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001f1ebeae3d0_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v000001f1ebeafc30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001f1ebeafe10_0;
    %load/vec4 v000001f1ebeae3d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v000001f1ebeafc30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001f1ebeae3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001f1ebeafc30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001f1ebeafc30_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f1ebeae8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1ebeadd90_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
    %jmp T_6.13;
T_6.8 ;
    %load/vec4 v000001f1ebeaeb50_0;
    %store/vec4 v000001f1ebeadd90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001f1ebeae970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1ebeaec90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1ebeafd70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
    %jmp T_6.13;
T_6.9 ;
    %load/vec4 v000001f1ebeae150_0;
    %store/vec4 v000001f1ebeadd90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001f1ebeaebf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1ebeada70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1ebeaf870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
    %jmp T_6.13;
T_6.10 ;
    %load/vec4 v000001f1ebeaff50_0;
    %store/vec4 v000001f1ebeadd90_0, 0, 16;
    %load/vec4 v000001f1ebeaeab0_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001f1ebead9d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1ebeae510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1ebeadbb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v000001f1ebeae650_0;
    %store/vec4 v000001f1ebeadd90_0, 0, 16;
    %load/vec4 v000001f1ebeadb10_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001f1ebeadcf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1ebeaefb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f1ebeaf910_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f1ebeae1f0_0, 0, 5;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f1ebddf5e0;
T_7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f1ebeaf730_0, 0, 2;
    %pushi/vec4 15872, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 14336, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 33 "$display", "\342\234\205 Test 1 OK: 1.5 - 1.0 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 35 "$display", "\342\235\214 Test 1 FAIL: 1.5 - 1.0 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.1 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 38 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 40 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.3 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 15872, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 14336, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 49 "$display", "\342\234\205 Test 2 OK: 2.0 - 1.5 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 51 "$display", "\342\235\214 Test 2 FAIL: 2.0 - 1.5 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.5 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 54 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 56 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.7 ;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 48128, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %vpi_call/w 3 65 "$display", "\342\234\205 Test 3 OK: 1.0 - 2.0 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 67 "$display", "\342\235\214 Test 3 FAIL: 1.0 - 2.0 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.9 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %vpi_call/w 3 70 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 72 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.11 ;
    %pushi/vec4 48640, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 48128, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 47104, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.12, 4;
    %vpi_call/w 3 81 "$display", "\342\234\205 Test 4 OK: -1.5 - (-1.0) => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 83 "$display", "\342\235\214 Test 4 FAIL: -1.5 - (-1.0) => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.13 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %vpi_call/w 3 86 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 88 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 48128, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.16, 4;
    %vpi_call/w 3 97 "$display", "\342\234\205 Test 5 OK: 0.0 - 1.0 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.17;
T_7.16 ;
    %vpi_call/w 3 99 "$display", "\342\235\214 Test 5 FAIL: 0.0 - 1.0 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.17 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.18, 4;
    %vpi_call/w 3 102 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call/w 3 104 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.19 ;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 32256, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.20, 4;
    %vpi_call/w 3 113 "$display", "\342\234\205 Test 6 OK: Inf - Inf => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.21;
T_7.20 ;
    %vpi_call/w 3 115 "$display", "\342\235\214 Test 6 FAIL: Inf - Inf => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.21 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.22, 4;
    %vpi_call/w 3 118 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.23;
T_7.22 ;
    %vpi_call/w 3 120 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.23 ;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 64512, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.24, 4;
    %vpi_call/w 3 129 "$display", "\342\234\205 Test 7 OK: Inf - (-Inf) => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.25;
T_7.24 ;
    %vpi_call/w 3 131 "$display", "\342\235\214 Test 7 FAIL: Inf - (-Inf) => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.25 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.26, 4;
    %vpi_call/w 3 134 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.27;
T_7.26 ;
    %vpi_call/w 3 136 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.27 ;
    %pushi/vec4 64512, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 31744, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 64512, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.28, 4;
    %vpi_call/w 3 145 "$display", "\342\234\205 Test 8 OK: -Inf - (+Inf) => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.29;
T_7.28 ;
    %vpi_call/w 3 147 "$display", "\342\235\214 Test 8 FAIL: -Inf - (+Inf) => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.29 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.30, 4;
    %vpi_call/w 3 150 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.31;
T_7.30 ;
    %vpi_call/w 3 152 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.31 ;
    %pushi/vec4 15360, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 32256, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 32256, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.32, 4;
    %vpi_call/w 3 161 "$display", "\342\234\205 Test 9 OK: 1.0 - NaN => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.33;
T_7.32 ;
    %vpi_call/w 3 163 "$display", "\342\235\214 Test 9 FAIL: 1.0 - NaN => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.33 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.34, 4;
    %vpi_call/w 3 166 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.35;
T_7.34 ;
    %vpi_call/w 3 168 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.35 ;
    %pushi/vec4 6509, 0, 16;
    %store/vec4 v000001f1ebeaf190_0, 0, 16;
    %pushi/vec4 6509, 0, 16;
    %store/vec4 v000001f1ebeaf550_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f1ebeaf690_0, 0, 16;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001f1ebeadc50_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001f1ebeade30_0;
    %load/vec4 v000001f1ebeaf690_0;
    %cmp/e;
    %jmp/0xz  T_7.36, 4;
    %vpi_call/w 3 177 "$display", "\342\234\205 Test 10 OK: 1e-5 - 1e-5 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
    %jmp T_7.37;
T_7.36 ;
    %vpi_call/w 3 179 "$display", "\342\235\214 Test 10 FAIL: 1e-5 - 1e-5 => %b (esperado %b)", v000001f1ebeade30_0, v000001f1ebeaf690_0 {0 0 0};
T_7.37 ;
    %delay 1000, 0;
    %load/vec4 v000001f1ebeaf0f0_0;
    %load/vec4 v000001f1ebeadc50_0;
    %cmp/e;
    %jmp/0xz  T_7.38, 4;
    %vpi_call/w 3 182 "$display", "   \342\234\205 Flags OK: %b\012", v000001f1ebeaf0f0_0 {0 0 0};
    %jmp T_7.39;
T_7.38 ;
    %vpi_call/w 3 184 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001f1ebeaf0f0_0, v000001f1ebeadc50_0 {0 0 0};
T_7.39 ;
    %delay 10000, 0;
    %vpi_call/w 3 187 "$display", "\342\234\205 Todos los tests de SUMA (32 bits) completados.\012" {0 0 0};
    %vpi_call/w 3 188 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_bin.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp_special_cases.v";
