// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module Queue16_prediction(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
                io_enq_bits_hit,
  input  [31:0] io_enq_bits_target,
  input  [2:0]  io_enq_bits_br_type,
  input         io_enq_bits_br_mask_0,
                io_enq_bits_br_mask_1,
                io_enq_bits_br_mask_2,
                io_enq_bits_br_mask_3,
                io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_hit,
  output [31:0] io_deq_bits_target,
  output [2:0]  io_deq_bits_br_type,
  output        io_deq_bits_br_mask_0,
                io_deq_bits_br_mask_1,
                io_deq_bits_br_mask_2,
                io_deq_bits_br_mask_3,
  input         io_flush
);

  wire        do_deq;
  wire [39:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire        do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x40 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_br_mask_3,
        io_enq_bits_br_mask_2,
        io_enq_bits_br_mask_1,
        io_enq_bits_br_mask_0,
        io_enq_bits_br_type,
        io_enq_bits_target,
        io_enq_bits_hit})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_hit = empty ? io_enq_bits_hit : _ram_ext_R0_data[0];
  assign io_deq_bits_target = empty ? io_enq_bits_target : _ram_ext_R0_data[32:1];
  assign io_deq_bits_br_type = empty ? io_enq_bits_br_type : _ram_ext_R0_data[35:33];
  assign io_deq_bits_br_mask_0 = empty ? io_enq_bits_br_mask_0 : _ram_ext_R0_data[36];
  assign io_deq_bits_br_mask_1 = empty ? io_enq_bits_br_mask_1 : _ram_ext_R0_data[37];
  assign io_deq_bits_br_mask_2 = empty ? io_enq_bits_br_mask_2 : _ram_ext_R0_data[38];
  assign io_deq_bits_br_mask_3 = empty ? io_enq_bits_br_mask_3 : _ram_ext_R0_data[39];
endmodule

