Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov 24 20:37:51 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_CA_timing_summary_routed.rpt -pb TOP_CA_timing_summary_routed.pb -rpx TOP_CA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_CA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
LUTAR-1    Warning           LUT drives async reset alert    16          
TIMING-18  Warning           Missing input or output delay   43          
TIMING-20  Warning           Non-clocked latch               132         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (266)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (395)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line163/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (266)
--------------------------------------------------
 There are 266 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.808        0.000                      0                  175        0.179        0.000                      0                  175        4.500        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.808        0.000                      0                  175        0.179        0.000                      0                  175        4.500        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.014ns (25.908%)  route 2.900ns (74.092%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.630     5.233    fsm_inst/CLK
    SLICE_X46Y62         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          1.008     6.758    fsm_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.882 r  fsm_inst/col[2]_i_5/O
                         net (fo=1, routed)           0.565     7.447    fsm_inst/col[2]_i_5_n_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  fsm_inst/col[2]_i_4/O
                         net (fo=1, routed)           0.316     7.887    fsm_inst/col[2]_i_4_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.011 r  fsm_inst/col[2]_i_2/O
                         net (fo=4, routed)           0.469     8.480    fsm_inst/col[2]_i_2_n_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.604 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.543     9.147    fsm_inst/next_row
    SLICE_X45Y60         FDRE                                         r  fsm_inst/row_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.513    14.936    fsm_inst/CLK
    SLICE_X45Y60         FDRE                                         r  fsm_inst/row_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X45Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.954    fsm_inst/row_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.014ns (25.908%)  route 2.900ns (74.092%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.630     5.233    fsm_inst/CLK
    SLICE_X46Y62         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          1.008     6.758    fsm_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.882 r  fsm_inst/col[2]_i_5/O
                         net (fo=1, routed)           0.565     7.447    fsm_inst/col[2]_i_5_n_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  fsm_inst/col[2]_i_4/O
                         net (fo=1, routed)           0.316     7.887    fsm_inst/col[2]_i_4_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.011 r  fsm_inst/col[2]_i_2/O
                         net (fo=4, routed)           0.469     8.480    fsm_inst/col[2]_i_2_n_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.604 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.543     9.147    fsm_inst/next_row
    SLICE_X45Y60         FDRE                                         r  fsm_inst/row_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.513    14.936    fsm_inst/CLK
    SLICE_X45Y60         FDRE                                         r  fsm_inst/row_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X45Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.954    fsm_inst/row_reg[2]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.014ns (25.908%)  route 2.900ns (74.092%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.630     5.233    fsm_inst/CLK
    SLICE_X46Y62         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          1.008     6.758    fsm_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.882 r  fsm_inst/col[2]_i_5/O
                         net (fo=1, routed)           0.565     7.447    fsm_inst/col[2]_i_5_n_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  fsm_inst/col[2]_i_4/O
                         net (fo=1, routed)           0.316     7.887    fsm_inst/col[2]_i_4_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.011 r  fsm_inst/col[2]_i_2/O
                         net (fo=4, routed)           0.469     8.480    fsm_inst/col[2]_i_2_n_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.604 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.543     9.147    fsm_inst/next_row
    SLICE_X45Y60         FDRE                                         r  fsm_inst/row_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.513    14.936    fsm_inst/CLK
    SLICE_X45Y60         FDRE                                         r  fsm_inst/row_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X45Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.954    fsm_inst/row_reg[3]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.014ns (25.908%)  route 2.900ns (74.092%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.630     5.233    fsm_inst/CLK
    SLICE_X46Y62         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          1.008     6.758    fsm_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.882 r  fsm_inst/col[2]_i_5/O
                         net (fo=1, routed)           0.565     7.447    fsm_inst/col[2]_i_5_n_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  fsm_inst/col[2]_i_4/O
                         net (fo=1, routed)           0.316     7.887    fsm_inst/col[2]_i_4_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.011 r  fsm_inst/col[2]_i_2/O
                         net (fo=4, routed)           0.469     8.480    fsm_inst/col[2]_i_2_n_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.604 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.543     9.147    fsm_inst/next_row
    SLICE_X45Y60         FDRE                                         r  fsm_inst/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.513    14.936    fsm_inst/CLK
    SLICE_X45Y60         FDRE                                         r  fsm_inst/row_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X45Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.954    fsm_inst/row_reg[4]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.014ns (25.954%)  route 2.893ns (74.046%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.630     5.233    fsm_inst/CLK
    SLICE_X46Y62         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          1.008     6.758    fsm_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.882 r  fsm_inst/col[2]_i_5/O
                         net (fo=1, routed)           0.565     7.447    fsm_inst/col[2]_i_5_n_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  fsm_inst/col[2]_i_4/O
                         net (fo=1, routed)           0.316     7.887    fsm_inst/col[2]_i_4_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.011 r  fsm_inst/col[2]_i_2/O
                         net (fo=4, routed)           0.469     8.480    fsm_inst/col[2]_i_2_n_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.604 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.536     9.140    fsm_inst/next_row
    SLICE_X43Y61         FDRE                                         r  fsm_inst/row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.512    14.935    fsm_inst/CLK
    SLICE_X43Y61         FDRE                                         r  fsm_inst/row_reg[0]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X43Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.953    fsm_inst/row_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/operation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.123ns (28.356%)  route 2.837ns (71.644%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.630     5.233    fsm_inst/CLK
    SLICE_X46Y62         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     5.751 f  fsm_inst/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.059     6.810    fsm_inst/FSM_sequential_state_reg[2]_0[1]
    SLICE_X43Y61         LUT2 (Prop_lut2_I1_O)        0.154     6.964 r  fsm_inst/trigger_reg_i_2/O
                         net (fo=9, routed)           0.572     7.536    fsm_inst/FSM_sequential_state_reg[0]_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I0_O)        0.327     7.863 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.613     8.476    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.600 r  fsm_inst/operation[0]_i_1/O
                         net (fo=1, routed)           0.593     9.193    fsm_inst/operation[0]_i_1_n_1
    SLICE_X44Y63         FDRE                                         r  fsm_inst/operation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.510    14.933    fsm_inst/CLK
    SLICE_X44Y63         FDRE                                         r  fsm_inst/operation_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)       -0.067    15.089    fsm_inst/operation_reg[0]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.868%)  route 2.760ns (73.132%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.630     5.233    fsm_inst/CLK
    SLICE_X46Y62         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  fsm_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=21, routed)          1.008     6.758    fsm_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.882 r  fsm_inst/col[2]_i_5/O
                         net (fo=1, routed)           0.565     7.447    fsm_inst/col[2]_i_5_n_1
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  fsm_inst/col[2]_i_4/O
                         net (fo=1, routed)           0.316     7.887    fsm_inst/col[2]_i_4_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.011 r  fsm_inst/col[2]_i_2/O
                         net (fo=4, routed)           0.469     8.480    fsm_inst/col[2]_i_2_n_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.604 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.403     9.007    fsm_inst/next_row
    SLICE_X45Y61         FDRE                                         r  fsm_inst/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.512    14.935    fsm_inst/CLK
    SLICE_X45Y61         FDRE                                         r  fsm_inst/row_reg[5]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.953    fsm_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 nolabel_line163/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line163/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 2.109ns (54.439%)  route 1.765ns (45.561%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.621     5.224    nolabel_line163/CLK
    SLICE_X40Y73         FDRE                                         r  nolabel_line163/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  nolabel_line163/counter_reg[2]/Q
                         net (fo=2, routed)           0.662     6.342    nolabel_line163/counter_reg_n_1_[2]
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.016 r  nolabel_line163/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.016    nolabel_line163/counter_reg[4]_i_2_n_1
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  nolabel_line163/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.139    nolabel_line163/counter_reg[8]_i_2_n_1
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  nolabel_line163/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.253    nolabel_line163/counter_reg[12]_i_2_n_1
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  nolabel_line163/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.367    nolabel_line163/counter_reg[16]_i_2_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  nolabel_line163/counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           1.094     8.795    nolabel_line163/counter_reg[20]_i_2_n_7
    SLICE_X40Y77         LUT4 (Prop_lut4_I3_O)        0.303     9.098 r  nolabel_line163/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.098    nolabel_line163/counter[18]
    SLICE_X40Y77         FDRE                                         r  nolabel_line163/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.504    14.927    nolabel_line163/CLK
    SLICE_X40Y77         FDRE                                         r  nolabel_line163/counter_reg[18]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031    15.181    nolabel_line163/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 nolabel_line163/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line163/clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.964ns (25.033%)  route 2.887ns (74.967%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.621     5.224    nolabel_line163/CLK
    SLICE_X40Y73         FDRE                                         r  nolabel_line163/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.419     5.643 r  nolabel_line163/counter_reg[4]/Q
                         net (fo=2, routed)           0.690     6.332    nolabel_line163/counter_reg_n_1_[4]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.297     6.629 r  nolabel_line163/counter[26]_i_7/O
                         net (fo=1, routed)           0.818     7.447    nolabel_line163/counter[26]_i_7_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  nolabel_line163/counter[26]_i_2/O
                         net (fo=27, routed)          1.379     8.951    nolabel_line163/counter[26]_i_2_n_1
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.075 r  nolabel_line163/clock_i_1/O
                         net (fo=1, routed)           0.000     9.075    nolabel_line163/clock_i_1_n_1
    SLICE_X40Y73         FDRE                                         r  nolabel_line163/clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.503    14.926    nolabel_line163/CLK
    SLICE_X40Y73         FDRE                                         r  nolabel_line163/clock_reg/C
                         clock pessimism              0.298    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X40Y73         FDRE (Setup_fdre_C_D)        0.029    15.217    nolabel_line163/clock_reg
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 nolabel_line163/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line163/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.964ns (25.080%)  route 2.880ns (74.920%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.621     5.224    nolabel_line163/CLK
    SLICE_X40Y73         FDRE                                         r  nolabel_line163/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDRE (Prop_fdre_C_Q)         0.419     5.643 r  nolabel_line163/counter_reg[4]/Q
                         net (fo=2, routed)           0.690     6.332    nolabel_line163/counter_reg_n_1_[4]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.297     6.629 r  nolabel_line163/counter[26]_i_7/O
                         net (fo=1, routed)           0.818     7.447    nolabel_line163/counter[26]_i_7_n_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.571 r  nolabel_line163/counter[26]_i_2/O
                         net (fo=27, routed)          1.372     8.943    nolabel_line163/counter[26]_i_2_n_1
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.124     9.067 r  nolabel_line163/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line163/counter[1]
    SLICE_X40Y73         FDRE                                         r  nolabel_line163/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.503    14.926    nolabel_line163/CLK
    SLICE_X40Y73         FDRE                                         r  nolabel_line163/counter_reg[1]/C
                         clock pessimism              0.298    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X40Y73         FDRE (Setup_fdre_C_D)        0.031    15.219    nolabel_line163/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 BTN/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.705%)  route 0.108ns (36.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.486    BTN/CLK
    SLICE_X28Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  BTN/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.108     1.735    BTN/BTN_DEB
    SLICE_X29Y66         LUT3 (Prop_lut3_I1_O)        0.048     1.783 r  BTN/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    BTN/next_state__0[3]
    SLICE_X29Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.835     2.000    BTN/CLK
    SLICE_X29Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)         0.105     1.604    BTN/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_grid/cell15/cell_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.278%)  route 0.139ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.566     1.485    inst_grid/cell15/CLK
    SLICE_X37Y65         FDRE                                         r  inst_grid/cell15/cell_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell15/cell_state_reg[3]/Q
                         net (fo=9, routed)           0.139     1.766    uart_inst/uart_tx_blk/tx_data_reg_reg[7]_0[3]
    SLICE_X39Y64         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.835     2.000    uart_inst/uart_tx_blk/CLK
    SLICE_X39Y64         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[3]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.066     1.586    uart_inst/uart_tx_blk/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_grid/cell15/cell_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_tx_blk/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.183%)  route 0.152ns (51.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.566     1.485    inst_grid/cell15/CLK
    SLICE_X37Y65         FDRE                                         r  inst_grid/cell15/cell_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell15/cell_state_reg[1]/Q
                         net (fo=9, routed)           0.152     1.778    uart_inst/uart_tx_blk/tx_data_reg_reg[7]_0[1]
    SLICE_X39Y64         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.835     2.000    uart_inst/uart_tx_blk/CLK
    SLICE_X39Y64         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[1]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.070     1.590    uart_inst/uart_tx_blk/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 BTN/delay_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.568     1.487    BTN/CLK
    SLICE_X29Y65         FDRE                                         r  BTN/delay_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  BTN/delay_timer_reg[2]/Q
                         net (fo=5, routed)           0.120     1.748    BTN/delay_timer_reg[2]
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.049     1.797 r  BTN/delay_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    BTN/p_0_in[4]
    SLICE_X28Y65         FDRE                                         r  BTN/delay_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.836     2.001    BTN/CLK
    SLICE_X28Y65         FDRE                                         r  BTN/delay_timer_reg[4]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.107     1.607    BTN/delay_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.566     1.485    uart_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X34Y64         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.071     1.705    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.098     1.803 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_1
    SLICE_X34Y64         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.836     2.001    uart_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X34Y64         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.121     1.606    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 BTN/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.486    BTN/CLK
    SLICE_X29Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  BTN/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.131     1.759    BTN/FSM_onehot_state_reg_n_1_[3]
    SLICE_X28Y66         LUT2 (Prop_lut2_I0_O)        0.048     1.807 r  BTN/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    BTN/next_state__0[4]
    SLICE_X28Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.835     2.000    BTN/CLK
    SLICE_X28Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.107     1.606    BTN/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 BTN/delay_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.568     1.487    BTN/CLK
    SLICE_X29Y65         FDRE                                         r  BTN/delay_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  BTN/delay_timer_reg[2]/Q
                         net (fo=5, routed)           0.120     1.748    BTN/delay_timer_reg[2]
    SLICE_X28Y65         LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  BTN/delay_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    BTN/p_0_in[3]
    SLICE_X28Y65         FDRE                                         r  BTN/delay_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.836     2.001    BTN/CLK
    SLICE_X28Y65         FDRE                                         r  BTN/delay_timer_reg[3]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X28Y65         FDRE (Hold_fdre_C_D)         0.092     1.592    BTN/delay_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 BTN/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.567     1.486    BTN/CLK
    SLICE_X28Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  BTN/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.075     1.689    BTN/FSM_onehot_state_reg_n_1_[4]
    SLICE_X28Y66         LUT5 (Prop_lut5_I2_O)        0.099     1.788 r  BTN/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    BTN/next_state__0[0]
    SLICE_X28Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.835     2.000    BTN/CLK
    SLICE_X28Y66         FDRE                                         r  BTN/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.486    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.092     1.578    BTN/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.559     1.478    uart_inst/uart_rx_blk/CLK
    SLICE_X45Y70         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.117     1.737    uart_inst/uart_rx_blk/Q[3]
    SLICE_X45Y70         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.827     1.992    uart_inst/uart_rx_blk/CLK
    SLICE_X45Y70         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[2]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.047     1.525    uart_inst/uart_rx_blk/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.149%)  route 0.145ns (43.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.566     1.485    uart_inst/uart_rx_blk/CLK
    SLICE_X36Y64         FDRE                                         r  uart_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart_inst/uart_rx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.145     1.772    uart_inst/uart_rx_blk/state__0[1]
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  uart_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_inst/uart_rx_blk/spacing_counter[0]_i_1_n_1
    SLICE_X36Y63         FDRE                                         r  uart_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.836     2.001    uart_inst/uart_rx_blk/CLK
    SLICE_X36Y63         FDRE                                         r  uart_inst/uart_rx_blk/spacing_counter_reg[0]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.092     1.592    uart_inst/uart_rx_blk/spacing_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66    BTN/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66    BTN/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66    BTN/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y66    BTN/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y66    BTN/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y70    BTN/PB_sync_aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y70    BTN/PB_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y65    BTN/delay_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y66    BTN/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y66    BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y66    BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y66    BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y66    BTN/FSM_onehot_state_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.102ns  (logic 4.641ns (41.807%)  route 6.460ns (58.193%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.001     1.457    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[0]
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.581 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     1.581    inst_grid/cell3/SEG_OBUF[6]_inst_i_10_n_1
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     1.793 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.184     2.977    inst_grid/cell3/sel0[0]
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.299     3.276 r  inst_grid/cell3/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.276     7.551    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.102 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.102    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 4.805ns (45.387%)  route 5.782ns (54.613%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.051     1.507    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124     1.631 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.631    inst_grid/cell3/SEG_OBUF[6]_inst_i_12_n_1
    SLICE_X46Y65         MUXF7 (Prop_muxf7_I0_O)      0.209     1.840 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.028     2.867    inst_grid/cell3/sel0[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.319     3.186 r  inst_grid/cell3/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.703     6.890    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    10.587 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.587    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 4.623ns (43.901%)  route 5.908ns (56.099%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.051     1.507    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124     1.631 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.631    inst_grid/cell3/SEG_OBUF[6]_inst_i_12_n_1
    SLICE_X46Y65         MUXF7 (Prop_muxf7_I0_O)      0.209     1.840 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.168     3.007    inst_grid/cell3/sel0[1]
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.297     3.304 r  inst_grid/cell3/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.690     6.994    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.531 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.531    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 4.641ns (47.084%)  route 5.216ns (52.916%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.051     1.507    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124     1.631 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.631    inst_grid/cell3/SEG_OBUF[6]_inst_i_12_n_1
    SLICE_X46Y65         MUXF7 (Prop_muxf7_I0_O)      0.209     1.840 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.160     2.999    inst_grid/cell3/sel0[1]
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.297     3.296 r  inst_grid/cell3/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.006     6.302    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.858 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.858    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.722ns  (logic 4.915ns (50.555%)  route 4.807ns (49.445%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.051     1.507    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124     1.631 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.631    inst_grid/cell3/SEG_OBUF[6]_inst_i_12_n_1
    SLICE_X46Y65         MUXF7 (Prop_muxf7_I0_O)      0.209     1.840 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.160     2.999    inst_grid/cell3/sel0[1]
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.325     3.324 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.597     5.921    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.801     9.722 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.722    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 4.620ns (47.878%)  route 5.029ns (52.122%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.051     1.507    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124     1.631 f  inst_grid/cell3/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.631    inst_grid/cell3/SEG_OBUF[6]_inst_i_12_n_1
    SLICE_X46Y65         MUXF7 (Prop_muxf7_I0_O)      0.209     1.840 f  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.028     2.867    inst_grid/cell3/sel0[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.297     3.164 r  inst_grid/cell3/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.951     6.115    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.648 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.648    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 4.334ns (45.017%)  route 5.293ns (54.983%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[2]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[2]/Q
                         net (fo=13, routed)          0.997     1.453    nolabel_line163/Q[2]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.153     1.606 r  nolabel_line163/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.296     5.902    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725     9.626 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.626    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.568ns  (logic 4.873ns (50.929%)  route 4.695ns (49.071%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.051     1.507    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I4_O)        0.124     1.631 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     1.631    inst_grid/cell3/SEG_OBUF[6]_inst_i_12_n_1
    SLICE_X46Y65         MUXF7 (Prop_muxf7_I0_O)      0.209     1.840 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.168     3.007    inst_grid/cell3/sel0[1]
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.319     3.326 r  inst_grid/cell3/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.477     5.803    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.765     9.568 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.568    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.132ns (44.531%)  route 5.147ns (55.469%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.074     1.530    nolabel_line163/Q[0]
    SLICE_X44Y65         LUT3 (Prop_lut3_I0_O)        0.124     1.654 r  nolabel_line163/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.073     5.727    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     9.279 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.279    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.651ns  (logic 4.360ns (50.399%)  route 4.291ns (49.601%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          1.074     1.530    nolabel_line163/Q[0]
    SLICE_X44Y65         LUT3 (Prop_lut3_I1_O)        0.152     1.682 r  nolabel_line163/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.217     4.899    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     8.651 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.651    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line163/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line163/p_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[0]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line163/p_reg[0]/Q
                         net (fo=19, routed)          0.193     0.334    nolabel_line163/Q[0]
    SLICE_X43Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  nolabel_line163/p[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    nolabel_line163/p[0]_i_1_n_1
    SLICE_X43Y65         FDCE                                         r  nolabel_line163/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line163/p_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.184ns (32.325%)  route 0.385ns (67.675%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[1]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line163/p_reg[1]/Q
                         net (fo=18, routed)          0.206     0.347    nolabel_line163/Q[1]
    SLICE_X43Y65         LUT2 (Prop_lut2_I1_O)        0.043     0.390 r  nolabel_line163/p[1]_i_1/O
                         net (fo=1, routed)           0.180     0.569    nolabel_line163/p[1]_i_1_n_1
    SLICE_X43Y65         FDCE                                         r  nolabel_line163/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line163/p_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.192ns (31.774%)  route 0.412ns (68.226%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[1]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line163/p_reg[1]/Q
                         net (fo=18, routed)          0.183     0.324    nolabel_line163/Q[1]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.051     0.375 r  nolabel_line163/p[2]_i_1/O
                         net (fo=1, routed)           0.230     0.604    nolabel_line163/p[2]_i_1_n_1
    SLICE_X43Y65         FDCE                                         r  nolabel_line163/p_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.333ns (40.921%)  route 0.481ns (59.079%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X42Y62         LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  trigger_reg/Q
                         net (fo=5, routed)           0.228     0.471    fsm_inst/trigger
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.516 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.197     0.713    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.056     0.814    fsm_inst/next_state__0[2]
    SLICE_X45Y62         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.394ns (45.141%)  route 0.479ns (54.859%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X42Y62         LDCE (EnToQ_ldce_G_Q)        0.243     0.243 f  trigger_reg/Q
                         net (fo=5, routed)           0.410     0.653    fsm_inst/trigger
    SLICE_X45Y62         LUT5 (Prop_lut5_I0_O)        0.044     0.697 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.069     0.766    fsm_inst/FSM_sequential_next_state_reg[1]_i_2_n_1
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.107     0.873 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.873    fsm_inst/next_state__0[1]
    SLICE_X45Y62         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.344ns  (logic 0.378ns (28.123%)  route 0.966ns (71.877%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X42Y62         LDCE (EnToQ_ldce_G_Q)        0.243     0.243 f  trigger_reg/Q
                         net (fo=5, routed)           0.410     0.653    fsm_inst/trigger
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.698 r  fsm_inst/row[5]_i_5/O
                         net (fo=6, routed)           0.190     0.888    fsm_inst/row[5]_i_5_n_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.045     0.933 r  fsm_inst/FSM_sequential_next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.311     1.244    fsm_inst/FSM_sequential_next_state_reg[0]_i_2_n_1
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.289 r  fsm_inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.055     1.344    fsm_inst/next_state__0[0]
    SLICE_X45Y62         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 0.292ns (16.629%)  route 1.466ns (83.371%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           1.289     1.537    uart_inst/uart_tx_blk/SW_IBUF[0]
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.582 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.177     1.759    uart_inst_n_4
    SLICE_X42Y62         LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line163/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.440ns (55.227%)  route 1.167ns (44.773%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDCE                         0.000     0.000 r  nolabel_line163/p_reg[1]/C
    SLICE_X43Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line163/p_reg[1]/Q
                         net (fo=18, routed)          0.183     0.324    nolabel_line163/Q[1]
    SLICE_X43Y65         LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  nolabel_line163/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.985     1.353    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.607 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.607    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line163/p_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 0.320ns (12.009%)  route 2.342ns (87.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.025     2.300    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.345 f  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         0.317     2.661    nolabel_line163/SR[0]
    SLICE_X43Y65         FDCE                                         f  nolabel_line163/p_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line163/p_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 0.320ns (12.009%)  route 2.342ns (87.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           2.025     2.300    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.045     2.345 f  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         0.317     2.661    nolabel_line163/SR[0]
    SLICE_X43Y65         FDCE                                         f  nolabel_line163/p_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.882ns  (logic 4.641ns (39.060%)  route 7.241ns (60.940%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.617     5.220    inst_grid/cell1/CLK
    SLICE_X52Y66         FDRE                                         r  inst_grid/cell1/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  inst_grid/cell1/cell_state_reg[0]/Q
                         net (fo=18, routed)          1.782     7.457    inst_grid/cell3/SEG_OBUF[6]_inst_i_2_0[0]
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.581 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.581    inst_grid/cell3/SEG_OBUF[6]_inst_i_10_n_1
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     7.793 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.184     8.977    inst_grid/cell3/sel0[0]
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.299     9.276 r  inst_grid/cell3/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.276    13.552    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.102 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.102    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.304ns  (logic 4.814ns (42.587%)  route 6.490ns (57.413%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.617     5.220    inst_grid/cell1/CLK
    SLICE_X52Y66         FDRE                                         r  inst_grid/cell1/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     5.676 f  inst_grid/cell1/cell_state_reg[0]/Q
                         net (fo=18, routed)          1.782     7.457    inst_grid/cell3/SEG_OBUF[6]_inst_i_2_0[0]
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.581 f  inst_grid/cell3/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.581    inst_grid/cell3/SEG_OBUF[6]_inst_i_10_n_1
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     7.793 f  inst_grid/cell3/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.005     8.798    inst_grid/cell3/sel0[0]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.325     9.123 r  inst_grid/cell3/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.703    12.827    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.697    16.524 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.524    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.254ns  (logic 4.628ns (41.126%)  route 6.626ns (58.874%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.617     5.220    inst_grid/cell1/CLK
    SLICE_X52Y66         FDRE                                         r  inst_grid/cell1/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  inst_grid/cell1/cell_state_reg[0]/Q
                         net (fo=18, routed)          1.782     7.457    inst_grid/cell3/SEG_OBUF[6]_inst_i_2_0[0]
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.581 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.581    inst_grid/cell3/SEG_OBUF[6]_inst_i_10_n_1
    SLICE_X47Y66         MUXF7 (Prop_muxf7_I0_O)      0.212     7.793 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.154     8.948    inst_grid/cell3/sel0[0]
    SLICE_X42Y63         LUT4 (Prop_lut4_I1_O)        0.299     9.247 r  inst_grid/cell3/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.690    12.936    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.474 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.474    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell6/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6/next_cell_state_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.153ns  (logic 3.392ns (30.412%)  route 7.761ns (69.588%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.626     5.229    inst_grid/cell6/CLK
    SLICE_X48Y66         FDRE                                         r  inst_grid/cell6/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  inst_grid/cell6/cell_state_reg[2]/Q
                         net (fo=32, routed)          2.576     8.224    inst_grid/cell1/sum_neighborhod__0_carry__0_0[2]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.328     8.552 r  inst_grid/cell1/sum_neighborhod__0_carry_i_1__7/O
                         net (fo=2, routed)           0.679     9.232    inst_grid/cell1/cell_state_reg[2]_1[2]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     9.563 r  inst_grid/cell1/sum_neighborhod__0_carry_i_4__7/O
                         net (fo=1, routed)           0.000     9.563    inst_grid/cell6/sum_neighborhod__66_carry_i_3__5_1[3]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.939 r  inst_grid/cell6/sum_neighborhod__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.939    inst_grid/cell6/sum_neighborhod__0_carry_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.158 r  inst_grid/cell6/sum_neighborhod__0_carry__0/O[0]
                         net (fo=2, routed)           0.806    10.963    inst_grid/cell6/sum_neighborhod__0_carry__0_n_8
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.323    11.286 r  inst_grid/cell6/sum_neighborhod__66_carry__0_i_2__5/O
                         net (fo=2, routed)           1.080    12.367    inst_grid/cell6/sum_neighborhod__66_carry__0_i_2__5_n_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.326    12.693 r  inst_grid/cell6/sum_neighborhod__66_carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    12.693    inst_grid/cell6/sum_neighborhod__66_carry__0_i_6__5_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.333 f  inst_grid/cell6/sum_neighborhod__66_carry__0/O[3]
                         net (fo=1, routed)           0.778    14.110    inst_grid/cell6/sum_neighborhod[7]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.306    14.416 f  inst_grid/cell6/next_cell_state_reg[7]_i_3__5/O
                         net (fo=1, routed)           0.264    14.681    fsm_inst/cell_state_reg[0]_11
    SLICE_X41Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.805 f  fsm_inst/next_cell_state_reg[7]_i_2__5/O
                         net (fo=8, routed)           1.578    16.382    inst_grid/cell6/cell_state_reg[0]_0[0]
    SLICE_X53Y70         LDPE                                         f  inst_grid/cell6/next_cell_state_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell6/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6/next_cell_state_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.153ns  (logic 3.392ns (30.412%)  route 7.761ns (69.588%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.626     5.229    inst_grid/cell6/CLK
    SLICE_X48Y66         FDRE                                         r  inst_grid/cell6/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  inst_grid/cell6/cell_state_reg[2]/Q
                         net (fo=32, routed)          2.576     8.224    inst_grid/cell1/sum_neighborhod__0_carry__0_0[2]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.328     8.552 r  inst_grid/cell1/sum_neighborhod__0_carry_i_1__7/O
                         net (fo=2, routed)           0.679     9.232    inst_grid/cell1/cell_state_reg[2]_1[2]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     9.563 r  inst_grid/cell1/sum_neighborhod__0_carry_i_4__7/O
                         net (fo=1, routed)           0.000     9.563    inst_grid/cell6/sum_neighborhod__66_carry_i_3__5_1[3]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.939 r  inst_grid/cell6/sum_neighborhod__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.939    inst_grid/cell6/sum_neighborhod__0_carry_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.158 r  inst_grid/cell6/sum_neighborhod__0_carry__0/O[0]
                         net (fo=2, routed)           0.806    10.963    inst_grid/cell6/sum_neighborhod__0_carry__0_n_8
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.323    11.286 r  inst_grid/cell6/sum_neighborhod__66_carry__0_i_2__5/O
                         net (fo=2, routed)           1.080    12.367    inst_grid/cell6/sum_neighborhod__66_carry__0_i_2__5_n_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.326    12.693 r  inst_grid/cell6/sum_neighborhod__66_carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    12.693    inst_grid/cell6/sum_neighborhod__66_carry__0_i_6__5_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.333 f  inst_grid/cell6/sum_neighborhod__66_carry__0/O[3]
                         net (fo=1, routed)           0.778    14.110    inst_grid/cell6/sum_neighborhod[7]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.306    14.416 f  inst_grid/cell6/next_cell_state_reg[7]_i_3__5/O
                         net (fo=1, routed)           0.264    14.681    fsm_inst/cell_state_reg[0]_11
    SLICE_X41Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.805 f  fsm_inst/next_cell_state_reg[7]_i_2__5/O
                         net (fo=8, routed)           1.578    16.382    inst_grid/cell6/cell_state_reg[0]_0[0]
    SLICE_X53Y70         LDPE                                         f  inst_grid/cell6/next_cell_state_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell6/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6/next_cell_state_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.153ns  (logic 3.392ns (30.412%)  route 7.761ns (69.588%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.626     5.229    inst_grid/cell6/CLK
    SLICE_X48Y66         FDRE                                         r  inst_grid/cell6/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  inst_grid/cell6/cell_state_reg[2]/Q
                         net (fo=32, routed)          2.576     8.224    inst_grid/cell1/sum_neighborhod__0_carry__0_0[2]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.328     8.552 r  inst_grid/cell1/sum_neighborhod__0_carry_i_1__7/O
                         net (fo=2, routed)           0.679     9.232    inst_grid/cell1/cell_state_reg[2]_1[2]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     9.563 r  inst_grid/cell1/sum_neighborhod__0_carry_i_4__7/O
                         net (fo=1, routed)           0.000     9.563    inst_grid/cell6/sum_neighborhod__66_carry_i_3__5_1[3]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.939 r  inst_grid/cell6/sum_neighborhod__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.939    inst_grid/cell6/sum_neighborhod__0_carry_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.158 r  inst_grid/cell6/sum_neighborhod__0_carry__0/O[0]
                         net (fo=2, routed)           0.806    10.963    inst_grid/cell6/sum_neighborhod__0_carry__0_n_8
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.323    11.286 r  inst_grid/cell6/sum_neighborhod__66_carry__0_i_2__5/O
                         net (fo=2, routed)           1.080    12.367    inst_grid/cell6/sum_neighborhod__66_carry__0_i_2__5_n_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.326    12.693 r  inst_grid/cell6/sum_neighborhod__66_carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    12.693    inst_grid/cell6/sum_neighborhod__66_carry__0_i_6__5_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.333 f  inst_grid/cell6/sum_neighborhod__66_carry__0/O[3]
                         net (fo=1, routed)           0.778    14.110    inst_grid/cell6/sum_neighborhod[7]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.306    14.416 f  inst_grid/cell6/next_cell_state_reg[7]_i_3__5/O
                         net (fo=1, routed)           0.264    14.681    fsm_inst/cell_state_reg[0]_11
    SLICE_X41Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.805 f  fsm_inst/next_cell_state_reg[7]_i_2__5/O
                         net (fo=8, routed)           1.578    16.382    inst_grid/cell6/cell_state_reg[0]_0[0]
    SLICE_X53Y70         LDPE                                         f  inst_grid/cell6/next_cell_state_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell6/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6/next_cell_state_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.153ns  (logic 3.392ns (30.412%)  route 7.761ns (69.588%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.626     5.229    inst_grid/cell6/CLK
    SLICE_X48Y66         FDRE                                         r  inst_grid/cell6/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  inst_grid/cell6/cell_state_reg[2]/Q
                         net (fo=32, routed)          2.576     8.224    inst_grid/cell1/sum_neighborhod__0_carry__0_0[2]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.328     8.552 r  inst_grid/cell1/sum_neighborhod__0_carry_i_1__7/O
                         net (fo=2, routed)           0.679     9.232    inst_grid/cell1/cell_state_reg[2]_1[2]
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     9.563 r  inst_grid/cell1/sum_neighborhod__0_carry_i_4__7/O
                         net (fo=1, routed)           0.000     9.563    inst_grid/cell6/sum_neighborhod__66_carry_i_3__5_1[3]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.939 r  inst_grid/cell6/sum_neighborhod__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.939    inst_grid/cell6/sum_neighborhod__0_carry_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.158 r  inst_grid/cell6/sum_neighborhod__0_carry__0/O[0]
                         net (fo=2, routed)           0.806    10.963    inst_grid/cell6/sum_neighborhod__0_carry__0_n_8
    SLICE_X41Y70         LUT3 (Prop_lut3_I0_O)        0.323    11.286 r  inst_grid/cell6/sum_neighborhod__66_carry__0_i_2__5/O
                         net (fo=2, routed)           1.080    12.367    inst_grid/cell6/sum_neighborhod__66_carry__0_i_2__5_n_1
    SLICE_X41Y70         LUT4 (Prop_lut4_I3_O)        0.326    12.693 r  inst_grid/cell6/sum_neighborhod__66_carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    12.693    inst_grid/cell6/sum_neighborhod__66_carry__0_i_6__5_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.333 f  inst_grid/cell6/sum_neighborhod__66_carry__0/O[3]
                         net (fo=1, routed)           0.778    14.110    inst_grid/cell6/sum_neighborhod[7]
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.306    14.416 f  inst_grid/cell6/next_cell_state_reg[7]_i_3__5/O
                         net (fo=1, routed)           0.264    14.681    fsm_inst/cell_state_reg[0]_11
    SLICE_X41Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.805 f  fsm_inst/next_cell_state_reg[7]_i_2__5/O
                         net (fo=8, routed)           1.578    16.382    inst_grid/cell6/cell_state_reg[0]_0[0]
    SLICE_X53Y70         LDPE                                         f  inst_grid/cell6/next_cell_state_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell5/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell8/next_cell_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.047ns  (logic 3.297ns (29.844%)  route 7.750ns (70.156%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.627     5.230    inst_grid/cell5/CLK
    SLICE_X47Y65         FDRE                                         r  inst_grid/cell5/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  inst_grid/cell5/cell_state_reg[0]/Q
                         net (fo=33, routed)          2.567     8.253    inst_grid/cell8/sum_neighborhod__22_carry__0_1[0]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.150     8.403 r  inst_grid/cell8/sum_neighborhod__0_carry_i_3__9/O
                         net (fo=2, routed)           1.093     9.496    inst_grid/cell8/sum_neighborhod__0_carry_i_3__9_n_1
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.326     9.822 r  inst_grid/cell8/sum_neighborhod__0_carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.822    inst_grid/cell8/sum_neighborhod__0_carry_i_6__5_n_1
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.462 r  inst_grid/cell8/sum_neighborhod__0_carry/O[3]
                         net (fo=2, routed)           0.613    11.075    inst_grid/cell8/sum_neighborhod__0_carry_n_5
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.331    11.406 r  inst_grid/cell8/sum_neighborhod__66_carry__0_i_3__7/O
                         net (fo=2, routed)           1.002    12.408    inst_grid/cell8/sum_neighborhod__66_carry__0_i_3__7_n_1
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.355    12.763 r  inst_grid/cell8/sum_neighborhod__66_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    12.763    inst_grid/cell8/sum_neighborhod__66_carry__0_i_7__7_n_1
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.371 f  inst_grid/cell8/sum_neighborhod__66_carry__0/O[3]
                         net (fo=1, routed)           1.080    14.450    inst_grid/cell8/sum_neighborhod[7]
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.307    14.757 f  inst_grid/cell8/next_cell_state_reg[7]_i_3__7/O
                         net (fo=1, routed)           0.669    15.426    fsm_inst/cell_state_reg[0]_15
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.124    15.550 f  fsm_inst/next_cell_state_reg[7]_i_2__7/O
                         net (fo=8, routed)           0.727    16.277    inst_grid/cell8/cell_state_reg[0]_0[0]
    SLICE_X38Y66         LDPE                                         f  inst_grid/cell8/next_cell_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell5/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell8/next_cell_state_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.047ns  (logic 3.297ns (29.844%)  route 7.750ns (70.156%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.627     5.230    inst_grid/cell5/CLK
    SLICE_X47Y65         FDRE                                         r  inst_grid/cell5/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  inst_grid/cell5/cell_state_reg[0]/Q
                         net (fo=33, routed)          2.567     8.253    inst_grid/cell8/sum_neighborhod__22_carry__0_1[0]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.150     8.403 r  inst_grid/cell8/sum_neighborhod__0_carry_i_3__9/O
                         net (fo=2, routed)           1.093     9.496    inst_grid/cell8/sum_neighborhod__0_carry_i_3__9_n_1
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.326     9.822 r  inst_grid/cell8/sum_neighborhod__0_carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.822    inst_grid/cell8/sum_neighborhod__0_carry_i_6__5_n_1
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.462 r  inst_grid/cell8/sum_neighborhod__0_carry/O[3]
                         net (fo=2, routed)           0.613    11.075    inst_grid/cell8/sum_neighborhod__0_carry_n_5
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.331    11.406 r  inst_grid/cell8/sum_neighborhod__66_carry__0_i_3__7/O
                         net (fo=2, routed)           1.002    12.408    inst_grid/cell8/sum_neighborhod__66_carry__0_i_3__7_n_1
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.355    12.763 r  inst_grid/cell8/sum_neighborhod__66_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    12.763    inst_grid/cell8/sum_neighborhod__66_carry__0_i_7__7_n_1
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.371 f  inst_grid/cell8/sum_neighborhod__66_carry__0/O[3]
                         net (fo=1, routed)           1.080    14.450    inst_grid/cell8/sum_neighborhod[7]
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.307    14.757 f  inst_grid/cell8/next_cell_state_reg[7]_i_3__7/O
                         net (fo=1, routed)           0.669    15.426    fsm_inst/cell_state_reg[0]_15
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.124    15.550 f  fsm_inst/next_cell_state_reg[7]_i_2__7/O
                         net (fo=8, routed)           0.727    16.277    inst_grid/cell8/cell_state_reg[0]_0[0]
    SLICE_X38Y66         LDPE                                         f  inst_grid/cell8/next_cell_state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell5/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell8/next_cell_state_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.047ns  (logic 3.297ns (29.844%)  route 7.750ns (70.156%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.627     5.230    inst_grid/cell5/CLK
    SLICE_X47Y65         FDRE                                         r  inst_grid/cell5/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  inst_grid/cell5/cell_state_reg[0]/Q
                         net (fo=33, routed)          2.567     8.253    inst_grid/cell8/sum_neighborhod__22_carry__0_1[0]
    SLICE_X37Y72         LUT3 (Prop_lut3_I2_O)        0.150     8.403 r  inst_grid/cell8/sum_neighborhod__0_carry_i_3__9/O
                         net (fo=2, routed)           1.093     9.496    inst_grid/cell8/sum_neighborhod__0_carry_i_3__9_n_1
    SLICE_X37Y72         LUT4 (Prop_lut4_I3_O)        0.326     9.822 r  inst_grid/cell8/sum_neighborhod__0_carry_i_6__5/O
                         net (fo=1, routed)           0.000     9.822    inst_grid/cell8/sum_neighborhod__0_carry_i_6__5_n_1
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.462 r  inst_grid/cell8/sum_neighborhod__0_carry/O[3]
                         net (fo=2, routed)           0.613    11.075    inst_grid/cell8/sum_neighborhod__0_carry_n_5
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.331    11.406 r  inst_grid/cell8/sum_neighborhod__66_carry__0_i_3__7/O
                         net (fo=2, routed)           1.002    12.408    inst_grid/cell8/sum_neighborhod__66_carry__0_i_3__7_n_1
    SLICE_X38Y73         LUT4 (Prop_lut4_I3_O)        0.355    12.763 r  inst_grid/cell8/sum_neighborhod__66_carry__0_i_7__7/O
                         net (fo=1, routed)           0.000    12.763    inst_grid/cell8/sum_neighborhod__66_carry__0_i_7__7_n_1
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.371 f  inst_grid/cell8/sum_neighborhod__66_carry__0/O[3]
                         net (fo=1, routed)           1.080    14.450    inst_grid/cell8/sum_neighborhod[7]
    SLICE_X40Y72         LUT6 (Prop_lut6_I5_O)        0.307    14.757 f  inst_grid/cell8/next_cell_state_reg[7]_i_3__7/O
                         net (fo=1, routed)           0.669    15.426    fsm_inst/cell_state_reg[0]_15
    SLICE_X40Y72         LUT5 (Prop_lut5_I2_O)        0.124    15.550 f  fsm_inst/next_cell_state_reg[7]_i_2__7/O
                         net (fo=8, routed)           0.727    16.277    inst_grid/cell8/cell_state_reg[0]_0[0]
    SLICE_X38Y66         LDPE                                         f  inst_grid/cell8/next_cell_state_reg[3]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell3/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.559     1.478    inst_grid/cell3/CLK
    SLICE_X52Y66         FDRE                                         r  inst_grid/cell3/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  inst_grid/cell3/cell_state_reg[0]/Q
                         net (fo=10, routed)          0.066     1.685    fsm_inst/data_show[16]
    SLICE_X53Y66         LUT5 (Prop_lut5_I0_O)        0.045     1.730 r  fsm_inst/next_cell_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.730    inst_grid/cell3/cell_state_reg[7]_1[0]
    SLICE_X53Y66         LDPE                                         r  inst_grid/cell3/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell12/cell_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell12/next_cell_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.562     1.481    inst_grid/cell12/CLK
    SLICE_X33Y70         FDRE                                         r  inst_grid/cell12/cell_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  inst_grid/cell12/cell_state_reg[6]/Q
                         net (fo=9, routed)           0.070     1.692    inst_grid/cell8/cell_state_reg[7]_1[6]
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.737 r  inst_grid/cell8/next_cell_state_reg[6]_i_1__12/O
                         net (fo=1, routed)           0.000     1.737    inst_grid/cell12/D[6]
    SLICE_X32Y70         LDPE                                         r  inst_grid/cell12/next_cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell10/cell_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell10/next_cell_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.900%)  route 0.119ns (39.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.558     1.477    inst_grid/cell10/CLK
    SLICE_X41Y71         FDRE                                         r  inst_grid/cell10/cell_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_grid/cell10/cell_state_reg[6]/Q
                         net (fo=31, routed)          0.119     1.738    fsm_inst/cell_state_reg[7]_16[6]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.783 r  fsm_inst/next_cell_state_reg[6]_i_1__4/O
                         net (fo=1, routed)           0.000     1.783    inst_grid/cell10/cell_state_reg[7]_2[6]
    SLICE_X40Y71         LDPE                                         r  inst_grid/cell10/next_cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2/next_cell_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.897%)  route 0.130ns (41.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.556     1.475    inst_grid/cell2/CLK
    SLICE_X51Y70         FDRE                                         r  inst_grid/cell2/cell_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_grid/cell2/cell_state_reg[5]/Q
                         net (fo=18, routed)          0.130     1.746    fsm_inst/cell_state_reg[7]_12[1]
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.045     1.791 r  fsm_inst/next_cell_state_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    inst_grid/cell2/cell_state_reg[7]_0[5]
    SLICE_X50Y70         LDPE                                         r  inst_grid/cell2/next_cell_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell10/cell_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell10/next_cell_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.258%)  route 0.133ns (41.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.558     1.477    inst_grid/cell10/CLK
    SLICE_X41Y71         FDRE                                         r  inst_grid/cell10/cell_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_grid/cell10/cell_state_reg[1]/Q
                         net (fo=31, routed)          0.133     1.752    fsm_inst/cell_state_reg[7]_16[1]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  fsm_inst/next_cell_state_reg[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.797    inst_grid/cell10/cell_state_reg[7]_2[1]
    SLICE_X40Y71         LDPE                                         r  inst_grid/cell10/next_cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell12/cell_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell12/next_cell_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.512%)  route 0.137ns (42.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.562     1.481    inst_grid/cell12/CLK
    SLICE_X33Y70         FDRE                                         r  inst_grid/cell12/cell_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  inst_grid/cell12/cell_state_reg[7]/Q
                         net (fo=6, routed)           0.137     1.760    inst_grid/cell8/cell_state_reg[7]_1[7]
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  inst_grid/cell8/next_cell_state_reg[7]_i_1__12/O
                         net (fo=1, routed)           0.000     1.805    inst_grid/cell12/D[7]
    SLICE_X32Y70         LDPE                                         r  inst_grid/cell12/next_cell_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell15/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell15/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.609%)  route 0.137ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.563     1.482    inst_grid/cell15/CLK
    SLICE_X39Y66         FDRE                                         r  inst_grid/cell15/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  inst_grid/cell15/cell_state_reg[0]/Q
                         net (fo=9, routed)           0.137     1.760    inst_grid/cell11/cell_state_reg[7]_1[0]
    SLICE_X37Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  inst_grid/cell11/next_cell_state_reg[0]_i_1__14/O
                         net (fo=1, routed)           0.000     1.805    inst_grid/cell15/D[0]
    SLICE_X37Y66         LDPE                                         r  inst_grid/cell15/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell14/cell_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell14/next_cell_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.096%)  route 0.140ns (42.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.561     1.480    inst_grid/cell14/CLK
    SLICE_X33Y71         FDRE                                         r  inst_grid/cell14/cell_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  inst_grid/cell14/cell_state_reg[7]/Q
                         net (fo=10, routed)          0.140     1.761    inst_grid/cell10/cell_state_reg[7]_1[7]
    SLICE_X33Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  inst_grid/cell10/next_cell_state_reg[7]_i_1__11/O
                         net (fo=1, routed)           0.000     1.806    inst_grid/cell14/D[7]
    SLICE_X33Y72         LDPE                                         r  inst_grid/cell14/next_cell_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell12/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell13/next_cell_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.047%)  route 0.140ns (42.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.562     1.481    inst_grid/cell12/CLK
    SLICE_X33Y70         FDRE                                         r  inst_grid/cell12/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  inst_grid/cell12/cell_state_reg[2]/Q
                         net (fo=9, routed)           0.140     1.762    inst_grid/cell9/cell_state_reg[7]_1[2]
    SLICE_X31Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  inst_grid/cell9/next_cell_state_reg[2]_i_1__13/O
                         net (fo=1, routed)           0.000     1.807    inst_grid/cell13/D[2]
    SLICE_X31Y69         LDPE                                         r  inst_grid/cell13/next_cell_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1/next_cell_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.161%)  route 0.151ns (44.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.554     1.473    inst_grid/cell1/CLK
    SLICE_X49Y73         FDRE                                         r  inst_grid/cell1/cell_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_grid/cell1/cell_state_reg[6]/Q
                         net (fo=17, routed)          0.151     1.766    fsm_inst/cell_state_reg[7]_13[2]
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.811 r  fsm_inst/next_cell_state_reg[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.811    inst_grid/cell1/cell_state_reg[7]_0[6]
    SLICE_X49Y72         LDPE                                         r  inst_grid/cell1/next_cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           356 Endpoints
Min Delay           356 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.936ns  (logic 1.631ns (16.416%)  route 8.305ns (83.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.513     9.936    inst_grid/cell1/SR[0]
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell1/cell_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.496     4.919    inst_grid/cell1/CLK
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell1/cell_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell5/cell_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.936ns  (logic 1.631ns (16.416%)  route 8.305ns (83.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.513     9.936    inst_grid/cell5/SR[0]
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.496     4.919    inst_grid/cell5/CLK
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell5/cell_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.936ns  (logic 1.631ns (16.416%)  route 8.305ns (83.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.513     9.936    inst_grid/cell5/SR[0]
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.496     4.919    inst_grid/cell5/CLK
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell5/cell_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.936ns  (logic 1.631ns (16.416%)  route 8.305ns (83.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.513     9.936    inst_grid/cell5/SR[0]
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.496     4.919    inst_grid/cell5/CLK
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell5/cell_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.936ns  (logic 1.631ns (16.416%)  route 8.305ns (83.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.513     9.936    inst_grid/cell5/SR[0]
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.496     4.919    inst_grid/cell5/CLK
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.665ns  (logic 1.631ns (16.875%)  route 8.034ns (83.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.242     9.665    inst_grid/cell1/SR[0]
    SLICE_X49Y73         FDRE                                         r  inst_grid/cell1/cell_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.498     4.921    inst_grid/cell1/CLK
    SLICE_X49Y73         FDRE                                         r  inst_grid/cell1/cell_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.665ns  (logic 1.631ns (16.875%)  route 8.034ns (83.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.242     9.665    inst_grid/cell1/SR[0]
    SLICE_X49Y73         FDRE                                         r  inst_grid/cell1/cell_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.498     4.921    inst_grid/cell1/CLK
    SLICE_X49Y73         FDRE                                         r  inst_grid/cell1/cell_state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.665ns  (logic 1.631ns (16.875%)  route 8.034ns (83.125%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.242     9.665    inst_grid/cell1/SR[0]
    SLICE_X49Y73         FDRE                                         r  inst_grid/cell1/cell_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.498     4.921    inst_grid/cell1/CLK
    SLICE_X49Y73         FDRE                                         r  inst_grid/cell1/cell_state_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell6/cell_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.649ns  (logic 1.631ns (16.904%)  route 8.018ns (83.096%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.226     9.649    inst_grid/cell6/SR[0]
    SLICE_X52Y71         FDRE                                         r  inst_grid/cell6/cell_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.492     4.915    inst_grid/cell6/CLK
    SLICE_X52Y71         FDRE                                         r  inst_grid/cell6/cell_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell3/cell_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.628ns  (logic 1.631ns (16.941%)  route 7.997ns (83.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           4.792     6.299    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X38Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.423 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         3.205     9.628    inst_grid/cell3/SR[0]
    SLICE_X54Y70         FDRE                                         r  inst_grid/cell3/cell_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.493     4.916    inst_grid/cell3/CLK
    SLICE_X54Y70         FDRE                                         r  inst_grid/cell3/cell_state_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell12/next_cell_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell12/cell_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.158ns (75.624%)  route 0.051ns (24.376%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         LDPE                         0.000     0.000 r  inst_grid/cell12/next_cell_state_reg[6]/G
    SLICE_X32Y70         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell12/next_cell_state_reg[6]/Q
                         net (fo=1, routed)           0.051     0.209    inst_grid/cell12/next_cell_state[6]
    SLICE_X33Y70         FDRE                                         r  inst_grid/cell12/cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.831     1.996    inst_grid/cell12/CLK
    SLICE_X33Y70         FDRE                                         r  inst_grid/cell12/cell_state_reg[6]/C

Slack:                    inf
  Source:                 inst_grid/cell5/next_cell_state_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell5/cell_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.158ns (61.239%)  route 0.100ns (38.761%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         LDPE                         0.000     0.000 r  inst_grid/cell5/next_cell_state_reg[7]/G
    SLICE_X49Y74         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell5/next_cell_state_reg[7]/Q
                         net (fo=1, routed)           0.100     0.258    inst_grid/cell5/next_cell_state[7]
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.821     1.986    inst_grid/cell5/CLK
    SLICE_X47Y74         FDRE                                         r  inst_grid/cell5/cell_state_reg[7]/C

Slack:                    inf
  Source:                 inst_grid/cell4/next_cell_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell4/cell_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         LDPE                         0.000     0.000 r  inst_grid/cell4/next_cell_state_reg[2]/G
    SLICE_X45Y71         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell4/next_cell_state_reg[2]/Q
                         net (fo=1, routed)           0.101     0.259    inst_grid/cell4/next_cell_state[2]
    SLICE_X42Y71         FDRE                                         r  inst_grid/cell4/cell_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.826     1.991    inst_grid/cell4/CLK
    SLICE_X42Y71         FDRE                                         r  inst_grid/cell4/cell_state_reg[2]/C

Slack:                    inf
  Source:                 inst_grid/cell6/next_cell_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell6/cell_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         LDPE                         0.000     0.000 r  inst_grid/cell6/next_cell_state_reg[4]/G
    SLICE_X53Y70         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell6/next_cell_state_reg[4]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell6/next_cell_state[4]
    SLICE_X54Y70         FDRE                                         r  inst_grid/cell6/cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.823     1.988    inst_grid/cell6/CLK
    SLICE_X54Y70         FDRE                                         r  inst_grid/cell6/cell_state_reg[4]/C

Slack:                    inf
  Source:                 inst_grid/cell5/next_cell_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell5/cell_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.584%)  route 0.103ns (39.416%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         LDPE                         0.000     0.000 r  inst_grid/cell5/next_cell_state_reg[1]/G
    SLICE_X47Y67         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell5/next_cell_state_reg[1]/Q
                         net (fo=1, routed)           0.103     0.261    inst_grid/cell5/next_cell_state[1]
    SLICE_X48Y66         FDRE                                         r  inst_grid/cell5/cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.830     1.995    inst_grid/cell5/CLK
    SLICE_X48Y66         FDRE                                         r  inst_grid/cell5/cell_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell9/next_cell_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell9/cell_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.576%)  route 0.103ns (39.424%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         LDPE                         0.000     0.000 r  inst_grid/cell9/next_cell_state_reg[1]/G
    SLICE_X40Y70         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell9/next_cell_state_reg[1]/Q
                         net (fo=1, routed)           0.103     0.261    inst_grid/cell9/next_cell_state[1]
    SLICE_X39Y70         FDRE                                         r  inst_grid/cell9/cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.829     1.994    inst_grid/cell9/CLK
    SLICE_X39Y70         FDRE                                         r  inst_grid/cell9/cell_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell9/next_cell_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell9/cell_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.158ns (60.344%)  route 0.104ns (39.656%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         LDPE                         0.000     0.000 r  inst_grid/cell9/next_cell_state_reg[6]/G
    SLICE_X40Y70         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell9/next_cell_state_reg[6]/Q
                         net (fo=1, routed)           0.104     0.262    inst_grid/cell9/next_cell_state[6]
    SLICE_X39Y70         FDRE                                         r  inst_grid/cell9/cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.829     1.994    inst_grid/cell9/CLK
    SLICE_X39Y70         FDRE                                         r  inst_grid/cell9/cell_state_reg[6]/C

Slack:                    inf
  Source:                 inst_grid/cell0/next_cell_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell0/cell_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.158ns (60.172%)  route 0.105ns (39.828%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         LDPE                         0.000     0.000 r  inst_grid/cell0/next_cell_state_reg[4]/G
    SLICE_X48Y72         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell0/next_cell_state_reg[4]/Q
                         net (fo=1, routed)           0.105     0.263    inst_grid/cell0/next_cell_state[4]
    SLICE_X46Y72         FDRE                                         r  inst_grid/cell0/cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.824     1.989    inst_grid/cell0/CLK
    SLICE_X46Y72         FDRE                                         r  inst_grid/cell0/cell_state_reg[4]/C

Slack:                    inf
  Source:                 inst_grid/cell12/next_cell_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell12/cell_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.158ns (59.455%)  route 0.108ns (40.545%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         LDPE                         0.000     0.000 r  inst_grid/cell12/next_cell_state_reg[2]/G
    SLICE_X32Y70         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell12/next_cell_state_reg[2]/Q
                         net (fo=1, routed)           0.108     0.266    inst_grid/cell12/next_cell_state[2]
    SLICE_X33Y70         FDRE                                         r  inst_grid/cell12/cell_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.831     1.996    inst_grid/cell12/CLK
    SLICE_X33Y70         FDRE                                         r  inst_grid/cell12/cell_state_reg[2]/C

Slack:                    inf
  Source:                 inst_grid/cell13/next_cell_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell13/cell_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         LDPE                         0.000     0.000 r  inst_grid/cell13/next_cell_state_reg[3]/G
    SLICE_X31Y69         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell13/next_cell_state_reg[3]/Q
                         net (fo=1, routed)           0.110     0.268    inst_grid/cell13/next_cell_state[3]
    SLICE_X31Y70         FDRE                                         r  inst_grid/cell13/cell_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.831     1.996    inst_grid/cell13/CLK
    SLICE_X31Y70         FDRE                                         r  inst_grid/cell13/cell_state_reg[3]/C





