// Seed: 2285686716
module module_0 (
    output wand id_0,
    output wire id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output tri id_7,
    output tri id_8,
    input tri0 id_9,
    input wire id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13,
    input uwire id_14,
    input tri1 id_15,
    output supply1 module_0,
    input tri0 id_17,
    input tri id_18,
    output uwire id_19,
    output tri0 id_20,
    input wor id_21,
    output tri1 id_22,
    output supply1 id_23,
    input uwire id_24,
    output wor id_25,
    input wor id_26,
    input wand id_27,
    input supply1 id_28
);
  logic [7:0] id_30 = !id_30[1];
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2,
    output tri0 id_3,
    inout tri1 id_4,
    output tri0 id_5,
    inout wire id_6,
    input supply0 id_7,
    input wor id_8,
    output supply0 id_9
);
  assign id_9 = 1'b0 == 1;
  module_0(
      id_1,
      id_6,
      id_8,
      id_7,
      id_6,
      id_6,
      id_7,
      id_1,
      id_1,
      id_7,
      id_8,
      id_0,
      id_6,
      id_1,
      id_2,
      id_4,
      id_6,
      id_6,
      id_4,
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_0,
      id_9,
      id_0,
      id_8,
      id_2
  );
endmodule
