 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fifo_depth16
Version: K-2015.06-SP2
Date   : Wed Mar 19 09:23:14 2025
****************************************

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U84/ZN (NR2D2)                                    0.286     0.184      0.642 r
  o_full (net)                   2        0.051               0.000      0.642 r
  U45/ZN (NR2XD0)                                   0.118     0.097      0.739 f
  N38 (net)                      5        0.010               0.000      0.739 f
  wr_ptr_reg_0_/E (EDFKCNQD1)                       0.118     0.000      0.739 f
  data arrival time                                                      0.739

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.081      0.919
  data required time                                                     0.919
  -------------------------------------------------------------------------------
  data required time                                                     0.919
  data arrival time                                                     -0.739
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.180


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U84/ZN (NR2D2)                                    0.286     0.184      0.642 r
  o_full (net)                   2        0.051               0.000      0.642 r
  U45/ZN (NR2XD0)                                   0.118     0.097      0.739 f
  N38 (net)                      5        0.010               0.000      0.739 f
  wr_ptr_reg_1_/E (EDFKCNQD1)                       0.118     0.000      0.739 f
  data arrival time                                                      0.739

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.081      0.919
  data required time                                                     0.919
  -------------------------------------------------------------------------------
  data required time                                                     0.919
  data arrival time                                                     -0.739
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.180


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U84/ZN (NR2D2)                                    0.286     0.184      0.642 r
  o_full (net)                   2        0.051               0.000      0.642 r
  U45/ZN (NR2XD0)                                   0.118     0.097      0.739 f
  N38 (net)                      5        0.010               0.000      0.739 f
  wr_ptr_reg_2_/E (EDFKCNQD1)                       0.118     0.000      0.739 f
  data arrival time                                                      0.739

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.081      0.919
  data required time                                                     0.919
  -------------------------------------------------------------------------------
  data required time                                                     0.919
  data arrival time                                                     -0.739
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.180


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U84/ZN (NR2D2)                                    0.286     0.184      0.642 r
  o_full (net)                   2        0.051               0.000      0.642 r
  U45/ZN (NR2XD0)                                   0.118     0.097      0.739 f
  N38 (net)                      5        0.010               0.000      0.739 f
  wr_ptr_reg_3_/E (EDFKCNQD1)                       0.118     0.000      0.739 f
  data arrival time                                                      0.739

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_3_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.081      0.919
  data required time                                                     0.919
  -------------------------------------------------------------------------------
  data required time                                                     0.919
  data arrival time                                                     -0.739
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.180


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U84/ZN (NR2D2)                                    0.286     0.184      0.642 r
  o_full (net)                   2        0.051               0.000      0.642 r
  U45/ZN (NR2XD0)                                   0.118     0.097      0.739 f
  N38 (net)                      5        0.010               0.000      0.739 f
  wr_ptr_reg_4_/E (EDFKCNQD1)                       0.118     0.000      0.739 f
  data arrival time                                                      0.739

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_4_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.081      0.919
  data required time                                                     0.919
  -------------------------------------------------------------------------------
  data required time                                                     0.919
  data arrival time                                                     -0.739
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.180


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U99/ZN (INR2D2)                                   0.292     0.185      0.643 r
  o_empty (net)                  2        0.051               0.000      0.643 r
  U100/ZN (INR2D1)                                  0.095     0.064      0.707 f
  N33 (net)                      5        0.010               0.000      0.707 f
  rd_ptr_reg_4_/E (EDFKCNQD1)                       0.095     0.000      0.707 f
  data arrival time                                                      0.707

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_4_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.079      0.921
  data required time                                                     0.921
  -------------------------------------------------------------------------------
  data required time                                                     0.921
  data arrival time                                                     -0.707
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.214


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U99/ZN (INR2D2)                                   0.292     0.185      0.643 r
  o_empty (net)                  2        0.051               0.000      0.643 r
  U100/ZN (INR2D1)                                  0.095     0.064      0.707 f
  N33 (net)                      5        0.010               0.000      0.707 f
  rd_ptr_reg_3_/E (EDFKCNQD1)                       0.095     0.000      0.707 f
  data arrival time                                                      0.707

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_3_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.079      0.921
  data required time                                                     0.921
  -------------------------------------------------------------------------------
  data required time                                                     0.921
  data arrival time                                                     -0.707
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.214


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U99/ZN (INR2D2)                                   0.292     0.185      0.643 r
  o_empty (net)                  2        0.051               0.000      0.643 r
  U100/ZN (INR2D1)                                  0.095     0.064      0.707 f
  N33 (net)                      5        0.010               0.000      0.707 f
  rd_ptr_reg_2_/E (EDFKCNQD1)                       0.095     0.000      0.707 f
  data arrival time                                                      0.707

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_2_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.079      0.921
  data required time                                                     0.921
  -------------------------------------------------------------------------------
  data required time                                                     0.921
  data arrival time                                                     -0.707
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.214


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U99/ZN (INR2D2)                                   0.292     0.185      0.643 r
  o_empty (net)                  2        0.051               0.000      0.643 r
  U100/ZN (INR2D1)                                  0.095     0.064      0.707 f
  N33 (net)                      5        0.010               0.000      0.707 f
  rd_ptr_reg_1_/E (EDFKCNQD1)                       0.095     0.000      0.707 f
  data arrival time                                                      0.707

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_1_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.079      0.921
  data required time                                                     0.921
  -------------------------------------------------------------------------------
  data required time                                                     0.921
  data arrival time                                                     -0.707
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.214


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U93/ZN (AOI221D0)                                 0.105     0.070      0.360 r
  n25 (net)                      1        0.001               0.000      0.360 r
  U94/ZN (OAI221D0)                                 0.113     0.098      0.458 f
  n39 (net)                      2        0.005               0.000      0.458 f
  U99/ZN (INR2D2)                                   0.292     0.185      0.643 r
  o_empty (net)                  2        0.051               0.000      0.643 r
  U100/ZN (INR2D1)                                  0.095     0.064      0.707 f
  N33 (net)                      5        0.010               0.000      0.707 f
  rd_ptr_reg_0_/E (EDFKCNQD1)                       0.095     0.000      0.707 f
  data arrival time                                                      0.707

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.079      0.921
  data required time                                                     0.921
  -------------------------------------------------------------------------------
  data required time                                                     0.921
  data arrival time                                                     -0.707
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.214


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U46/ZN (NR2D0)                                    0.073     0.061      0.351 r
  n43 (net)                      3        0.002               0.000      0.351 r
  U48/ZN (CKND2D0)                                  0.054     0.038      0.389 f
  n42 (net)                      3        0.002               0.000      0.389 f
  U63/ZN (NR2D0)                                    0.076     0.058      0.447 r
  n44 (net)                      2        0.003               0.000      0.447 r
  U101/ZN (MUX2ND0)                                 0.029     0.051      0.497 f
  N32 (net)                      1        0.001               0.000      0.497 f
  rd_ptr_reg_4_/D (EDFKCNQD1)                       0.029     0.000      0.497 f
  data arrival time                                                      0.497

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_4_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.095      0.905
  data required time                                                     0.905
  -------------------------------------------------------------------------------
  data required time                                                     0.905
  data arrival time                                                     -0.497
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.407


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U46/ZN (NR2D0)                                    0.073     0.061      0.351 r
  n43 (net)                      3        0.002               0.000      0.351 r
  U48/ZN (CKND2D0)                                  0.054     0.038      0.389 f
  n42 (net)                      3        0.002               0.000      0.389 f
  U63/ZN (NR2D0)                                    0.076     0.058      0.447 r
  n44 (net)                      2        0.003               0.000      0.447 r
  U75/ZN (AOI21D0)                                  0.030     0.024      0.471 f
  N31 (net)                      1        0.001               0.000      0.471 f
  rd_ptr_reg_3_/D (EDFKCNQD1)                       0.030     0.000      0.471 f
  data arrival time                                                      0.471

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_3_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.096      0.904
  data required time                                                     0.904
  -------------------------------------------------------------------------------
  data required time                                                     0.904
  data arrival time                                                     -0.471
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.433


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U46/ZN (NR2D0)                                    0.073     0.061      0.351 r
  n43 (net)                      3        0.002               0.000      0.351 r
  U48/ZN (CKND2D0)                                  0.054     0.038      0.389 f
  n42 (net)                      3        0.002               0.000      0.389 f
  U74/Z (OA21D0)                                    0.019     0.043      0.432 f
  N30 (net)                      1        0.001               0.000      0.432 f
  rd_ptr_reg_2_/D (EDFKCNQD1)                       0.019     0.000      0.432 f
  data arrival time                                                      0.432

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_2_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.093      0.907
  data required time                                                     0.907
  -------------------------------------------------------------------------------
  data required time                                                     0.907
  data arrival time                                                     -0.432
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.475


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  U46/ZN (NR2D0)                                    0.073     0.061      0.351 r
  n43 (net)                      3        0.002               0.000      0.351 r
  U73/ZN (AOI21D0)                                  0.033     0.024      0.375 f
  N29 (net)                      1        0.001               0.000      0.375 f
  rd_ptr_reg_1_/D (EDFKCNQD1)                       0.033     0.000      0.375 f
  data arrival time                                                      0.375

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_1_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.096      0.904
  data required time                                                     0.904
  -------------------------------------------------------------------------------
  data required time                                                     0.904
  data arrival time                                                     -0.375
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.529


  Startpoint: rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_10 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_11 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_12 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_13 ZeroWireload   tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_3 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_4 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_5 ZeroWireload    tcbn65gplustc
  fifo_mux_2_1_bw4_simd1_6 ZeroWireload    tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_1 ZeroWireload    tcbn65gplustc
  fifo_mux_16_1_bw4_simd1 ZeroWireload     tcbn65gplustc
  fifo_mux_8_1_bw4_simd1_0 ZeroWireload    tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  rd_ptr_reg_0_/Q (EDFKCNQD1)                       0.348     0.240      0.240 r
  rd_ptr[0] (net)               34        0.059               0.000      0.240 r
  U72/ZN (INVD0)                                    0.090     0.050      0.290 f
  N28 (net)                      4        0.003               0.000      0.290 f
  rd_ptr_reg_0_/D (EDFKCNQD1)                       0.090     0.000      0.290 f
  data arrival time                                                      0.290

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  rd_ptr_reg_0_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.107      0.893
  data required time                                                     0.893
  -------------------------------------------------------------------------------
  data required time                                                     0.893
  data arrival time                                                     -0.290
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.604


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q7_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U76/ZN (NR2D0)                                    0.174     0.109      0.296 r
  N153 (net)                     4        0.008               0.000      0.296 r
  q7_reg_0_/E (EDFQD1)                              0.174     0.000      0.296 r
  data arrival time                                                      0.296

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q7_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.296
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.637


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q7_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U76/ZN (NR2D0)                                    0.174     0.109      0.296 r
  N153 (net)                     4        0.008               0.000      0.296 r
  q7_reg_3_/E (EDFQD1)                              0.174     0.000      0.296 r
  data arrival time                                                      0.296

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q7_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.296
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.637


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q7_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U76/ZN (NR2D0)                                    0.174     0.109      0.296 r
  N153 (net)                     4        0.008               0.000      0.296 r
  q7_reg_2_/E (EDFQD1)                              0.174     0.000      0.296 r
  data arrival time                                                      0.296

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q7_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.296
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.637


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q7_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U76/ZN (NR2D0)                                    0.174     0.109      0.296 r
  N153 (net)                     4        0.008               0.000      0.296 r
  q7_reg_1_/E (EDFQD1)                              0.174     0.000      0.296 r
  data arrival time                                                      0.296

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q7_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.296
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.637


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q1_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U89/ZN (NR2D0)                                    0.174     0.109      0.296 r
  N147 (net)                     4        0.008               0.000      0.296 r
  q1_reg_3_/E (EDFQD1)                              0.174     0.000      0.296 r
  data arrival time                                                      0.296

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q1_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.296
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.637


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q1_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U89/ZN (NR2D0)                                    0.174     0.109      0.296 r
  N147 (net)                     4        0.008               0.000      0.296 r
  q1_reg_2_/E (EDFQD1)                              0.174     0.000      0.296 r
  data arrival time                                                      0.296

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q1_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.296
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.637


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q1_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U89/ZN (NR2D0)                                    0.174     0.109      0.296 r
  N147 (net)                     4        0.008               0.000      0.296 r
  q1_reg_1_/E (EDFQD1)                              0.174     0.000      0.296 r
  data arrival time                                                      0.296

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q1_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.296
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.637


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q1_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U89/ZN (NR2D0)                                    0.174     0.109      0.296 r
  N147 (net)                     4        0.008               0.000      0.296 r
  q1_reg_0_/E (EDFQD1)                              0.174     0.000      0.296 r
  data arrival time                                                      0.296

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q1_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.296
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.637


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q15_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U68/ZN (NR2D0)                                    0.174     0.109      0.295 r
  N145 (net)                     4        0.008               0.000      0.295 r
  q15_reg_3_/E (EDFQD1)                             0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q15_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q15_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U68/ZN (NR2D0)                                    0.174     0.109      0.295 r
  N145 (net)                     4        0.008               0.000      0.295 r
  q15_reg_2_/E (EDFQD1)                             0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q15_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q15_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U68/ZN (NR2D0)                                    0.174     0.109      0.295 r
  N145 (net)                     4        0.008               0.000      0.295 r
  q15_reg_1_/E (EDFQD1)                             0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q15_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q15_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U68/ZN (NR2D0)                                    0.174     0.109      0.295 r
  N145 (net)                     4        0.008               0.000      0.295 r
  q15_reg_0_/E (EDFQD1)                             0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q15_reg_0_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q5_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U88/ZN (NR2D0)                                    0.174     0.108      0.295 r
  N151 (net)                     4        0.008               0.000      0.295 r
  q5_reg_3_/E (EDFQD1)                              0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q5_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q5_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U88/ZN (NR2D0)                                    0.174     0.108      0.295 r
  N151 (net)                     4        0.008               0.000      0.295 r
  q5_reg_2_/E (EDFQD1)                              0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q5_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q5_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U88/ZN (NR2D0)                                    0.174     0.108      0.295 r
  N151 (net)                     4        0.008               0.000      0.295 r
  q5_reg_1_/E (EDFQD1)                              0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q5_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q5_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U88/ZN (NR2D0)                                    0.174     0.108      0.295 r
  N151 (net)                     4        0.008               0.000      0.295 r
  q5_reg_0_/E (EDFQD1)                              0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q5_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q3_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U65/ZN (NR2D0)                                    0.174     0.108      0.295 r
  N149 (net)                     4        0.008               0.000      0.295 r
  q3_reg_3_/E (EDFQD1)                              0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q3_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q3_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U65/ZN (NR2D0)                                    0.174     0.108      0.295 r
  N149 (net)                     4        0.008               0.000      0.295 r
  q3_reg_2_/E (EDFQD1)                              0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q3_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q3_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U65/ZN (NR2D0)                                    0.174     0.108      0.295 r
  N149 (net)                     4        0.008               0.000      0.295 r
  q3_reg_1_/E (EDFQD1)                              0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q3_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q3_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U50/ZN (CKND2D0)                                  0.047     0.040      0.186 f
  n35 (net)                      4        0.003               0.000      0.186 f
  U65/ZN (NR2D0)                                    0.174     0.108      0.295 r
  N149 (net)                     4        0.008               0.000      0.295 r
  q3_reg_0_/E (EDFQD1)                              0.174     0.000      0.295 r
  data arrival time                                                      0.295

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q3_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.295
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.638


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q13_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U70/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N143 (net)                     4        0.008               0.000      0.294 r
  q13_reg_3_/E (EDFQD1)                             0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q13_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q13_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U70/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N143 (net)                     4        0.008               0.000      0.294 r
  q13_reg_2_/E (EDFQD1)                             0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q13_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q13_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U70/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N143 (net)                     4        0.008               0.000      0.294 r
  q13_reg_1_/E (EDFQD1)                             0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q13_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q13_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U70/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N143 (net)                     4        0.008               0.000      0.294 r
  q13_reg_0_/E (EDFQD1)                             0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q13_reg_0_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q11_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U78/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N157 (net)                     4        0.008               0.000      0.294 r
  q11_reg_0_/E (EDFQD1)                             0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q11_reg_0_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q11_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U78/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N157 (net)                     4        0.008               0.000      0.294 r
  q11_reg_3_/E (EDFQD1)                             0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q11_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q11_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U78/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N157 (net)                     4        0.008               0.000      0.294 r
  q11_reg_2_/E (EDFQD1)                             0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q11_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q11_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U78/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N157 (net)                     4        0.008               0.000      0.294 r
  q11_reg_1_/E (EDFQD1)                             0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q11_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q9_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U79/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N155 (net)                     4        0.008               0.000      0.294 r
  q9_reg_0_/E (EDFQD1)                              0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q9_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q9_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U79/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N155 (net)                     4        0.008               0.000      0.294 r
  q9_reg_3_/E (EDFQD1)                              0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q9_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q9_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U79/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N155 (net)                     4        0.008               0.000      0.294 r
  q9_reg_2_/E (EDFQD1)                              0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q9_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q9_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.036     0.077      0.077 r
  wr_ptr[0] (net)                6        0.005               0.000      0.077 r
  U83/ZN (INVD0)                                    0.034     0.029      0.106 f
  N39 (net)                      5        0.004               0.000      0.106 f
  U98/ZN (NR3D0)                                    0.050     0.040      0.146 r
  n32 (net)                      2        0.002               0.000      0.146 r
  U87/ZN (CKND2D0)                                  0.047     0.039      0.186 f
  n33 (net)                      4        0.003               0.000      0.186 f
  U79/ZN (NR2D0)                                    0.174     0.108      0.294 r
  N155 (net)                     4        0.008               0.000      0.294 r
  q9_reg_1_/E (EDFQD1)                              0.174     0.000      0.294 r
  data arrival time                                                      0.294

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q9_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.294
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.639


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.025     0.071      0.071 r
  wr_ptr[1] (net)                4        0.003               0.000      0.071 r
  U51/ZN (CKND2D0)                                  0.057     0.041      0.111 f
  n36 (net)                      5        0.004               0.000      0.111 f
  U56/ZN (IND2D0)                                   0.031     0.049      0.161 f
  n26 (net)                      2        0.002               0.000      0.161 f
  U57/ZN (NR2D0)                                    0.076     0.053      0.214 r
  n49 (net)                      2        0.003               0.000      0.214 r
  U103/ZN (MUX2ND0)                                 0.029     0.051      0.265 f
  N43 (net)                      1        0.001               0.000      0.265 f
  wr_ptr_reg_4_/D (EDFKCNQD1)                       0.029     0.000      0.265 f
  data arrival time                                                      0.265

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_4_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.095      0.905
  data required time                                                     0.905
  -------------------------------------------------------------------------------
  data required time                                                     0.905
  data arrival time                                                     -0.265
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.640


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q12_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.019     0.083      0.083 f
  wr_ptr[1] (net)                4        0.003               0.000      0.083 f
  U61/ZN (INVD0)                                    0.048     0.033      0.115 r
  n28 (net)                      5        0.004               0.000      0.115 r
  U59/ZN (CKND2D0)                                  0.057     0.045      0.160 f
  n46 (net)                      5        0.004               0.000      0.160 f
  U71/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N158 (net)                     4        0.008               0.000      0.271 r
  q12_reg_3_/E (EDFQD1)                             0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q12_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q12_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.019     0.083      0.083 f
  wr_ptr[1] (net)                4        0.003               0.000      0.083 f
  U61/ZN (INVD0)                                    0.048     0.033      0.115 r
  n28 (net)                      5        0.004               0.000      0.115 r
  U59/ZN (CKND2D0)                                  0.057     0.045      0.160 f
  n46 (net)                      5        0.004               0.000      0.160 f
  U71/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N158 (net)                     4        0.008               0.000      0.271 r
  q12_reg_2_/E (EDFQD1)                             0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q12_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q12_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.019     0.083      0.083 f
  wr_ptr[1] (net)                4        0.003               0.000      0.083 f
  U61/ZN (INVD0)                                    0.048     0.033      0.115 r
  n28 (net)                      5        0.004               0.000      0.115 r
  U59/ZN (CKND2D0)                                  0.057     0.045      0.160 f
  n46 (net)                      5        0.004               0.000      0.160 f
  U71/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N158 (net)                     4        0.008               0.000      0.271 r
  q12_reg_1_/E (EDFQD1)                             0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q12_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q12_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.019     0.083      0.083 f
  wr_ptr[1] (net)                4        0.003               0.000      0.083 f
  U61/ZN (INVD0)                                    0.048     0.033      0.115 r
  n28 (net)                      5        0.004               0.000      0.115 r
  U59/ZN (CKND2D0)                                  0.057     0.045      0.160 f
  n46 (net)                      5        0.004               0.000      0.160 f
  U71/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N158 (net)                     4        0.008               0.000      0.271 r
  q12_reg_0_/E (EDFQD1)                             0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q12_reg_0_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q4_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.019     0.083      0.083 f
  wr_ptr[1] (net)                4        0.003               0.000      0.083 f
  U61/ZN (INVD0)                                    0.048     0.033      0.115 r
  n28 (net)                      5        0.004               0.000      0.115 r
  U59/ZN (CKND2D0)                                  0.057     0.045      0.160 f
  n46 (net)                      5        0.004               0.000      0.160 f
  U64/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N150 (net)                     4        0.008               0.000      0.271 r
  q4_reg_3_/E (EDFQD1)                              0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q4_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q4_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.019     0.083      0.083 f
  wr_ptr[1] (net)                4        0.003               0.000      0.083 f
  U61/ZN (INVD0)                                    0.048     0.033      0.115 r
  n28 (net)                      5        0.004               0.000      0.115 r
  U59/ZN (CKND2D0)                                  0.057     0.045      0.160 f
  n46 (net)                      5        0.004               0.000      0.160 f
  U64/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N150 (net)                     4        0.008               0.000      0.271 r
  q4_reg_2_/E (EDFQD1)                              0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q4_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q4_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.019     0.083      0.083 f
  wr_ptr[1] (net)                4        0.003               0.000      0.083 f
  U61/ZN (INVD0)                                    0.048     0.033      0.115 r
  n28 (net)                      5        0.004               0.000      0.115 r
  U59/ZN (CKND2D0)                                  0.057     0.045      0.160 f
  n46 (net)                      5        0.004               0.000      0.160 f
  U64/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N150 (net)                     4        0.008               0.000      0.271 r
  q4_reg_1_/E (EDFQD1)                              0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q4_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q4_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.019     0.083      0.083 f
  wr_ptr[1] (net)                4        0.003               0.000      0.083 f
  U61/ZN (INVD0)                                    0.048     0.033      0.115 r
  n28 (net)                      5        0.004               0.000      0.115 r
  U59/ZN (CKND2D0)                                  0.057     0.045      0.160 f
  n46 (net)                      5        0.004               0.000      0.160 f
  U64/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N150 (net)                     4        0.008               0.000      0.271 r
  q4_reg_0_/E (EDFQD1)                              0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q4_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q10_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U90/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N156 (net)                     4        0.008               0.000      0.271 r
  q10_reg_0_/E (EDFQD1)                             0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q10_reg_0_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q10_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U90/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N156 (net)                     4        0.008               0.000      0.271 r
  q10_reg_3_/E (EDFQD1)                             0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q10_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q10_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U90/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N156 (net)                     4        0.008               0.000      0.271 r
  q10_reg_2_/E (EDFQD1)                             0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q10_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q10_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U90/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N156 (net)                     4        0.008               0.000      0.271 r
  q10_reg_1_/E (EDFQD1)                             0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q10_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q2_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U66/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N148 (net)                     4        0.008               0.000      0.271 r
  q2_reg_3_/E (EDFQD1)                              0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q2_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q2_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U66/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N148 (net)                     4        0.008               0.000      0.271 r
  q2_reg_2_/E (EDFQD1)                              0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q2_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q2_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U66/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N148 (net)                     4        0.008               0.000      0.271 r
  q2_reg_1_/E (EDFQD1)                              0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q2_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q2_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U66/ZN (NR2D0)                                    0.174     0.111      0.271 r
  N148 (net)                     4        0.008               0.000      0.271 r
  q2_reg_0_/E (EDFQD1)                              0.174     0.000      0.271 r
  data arrival time                                                      0.271

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q2_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.271
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.662


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q6_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U52/ZN (CKND2D0)                                  0.047     0.040      0.160 f
  n30 (net)                      4        0.003               0.000      0.160 f
  U77/ZN (NR2D0)                                    0.174     0.109      0.270 r
  N152 (net)                     4        0.008               0.000      0.270 r
  q6_reg_0_/E (EDFQD1)                              0.174     0.000      0.270 r
  data arrival time                                                      0.270

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q6_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.270
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.663


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q6_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U52/ZN (CKND2D0)                                  0.047     0.040      0.160 f
  n30 (net)                      4        0.003               0.000      0.160 f
  U77/ZN (NR2D0)                                    0.174     0.109      0.270 r
  N152 (net)                     4        0.008               0.000      0.270 r
  q6_reg_3_/E (EDFQD1)                              0.174     0.000      0.270 r
  data arrival time                                                      0.270

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q6_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.270
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.663


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q6_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U52/ZN (CKND2D0)                                  0.047     0.040      0.160 f
  n30 (net)                      4        0.003               0.000      0.160 f
  U77/ZN (NR2D0)                                    0.174     0.109      0.270 r
  N152 (net)                     4        0.008               0.000      0.270 r
  q6_reg_2_/E (EDFQD1)                              0.174     0.000      0.270 r
  data arrival time                                                      0.270

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q6_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.270
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.663


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q6_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U52/ZN (CKND2D0)                                  0.047     0.040      0.160 f
  n30 (net)                      4        0.003               0.000      0.160 f
  U77/ZN (NR2D0)                                    0.174     0.109      0.270 r
  N152 (net)                     4        0.008               0.000      0.270 r
  q6_reg_1_/E (EDFQD1)                              0.174     0.000      0.270 r
  data arrival time                                                      0.270

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q6_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.270
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.663


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q0_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U52/ZN (CKND2D0)                                  0.047     0.040      0.160 f
  n30 (net)                      4        0.003               0.000      0.160 f
  U67/ZN (NR2D0)                                    0.174     0.109      0.270 r
  N146 (net)                     4        0.008               0.000      0.270 r
  q0_reg_3_/E (EDFQD1)                              0.174     0.000      0.270 r
  data arrival time                                                      0.270

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q0_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.270
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.663


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q0_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U52/ZN (CKND2D0)                                  0.047     0.040      0.160 f
  n30 (net)                      4        0.003               0.000      0.160 f
  U67/ZN (NR2D0)                                    0.174     0.109      0.270 r
  N146 (net)                     4        0.008               0.000      0.270 r
  q0_reg_2_/E (EDFQD1)                              0.174     0.000      0.270 r
  data arrival time                                                      0.270

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q0_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.270
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.663


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q0_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U52/ZN (CKND2D0)                                  0.047     0.040      0.160 f
  n30 (net)                      4        0.003               0.000      0.160 f
  U67/ZN (NR2D0)                                    0.174     0.109      0.270 r
  N146 (net)                     4        0.008               0.000      0.270 r
  q0_reg_1_/E (EDFQD1)                              0.174     0.000      0.270 r
  data arrival time                                                      0.270

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q0_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.270
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.663


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q0_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U52/ZN (CKND2D0)                                  0.047     0.040      0.160 f
  n30 (net)                      4        0.003               0.000      0.160 f
  U67/ZN (NR2D0)                                    0.174     0.109      0.270 r
  N146 (net)                     4        0.008               0.000      0.270 r
  q0_reg_0_/E (EDFQD1)                              0.174     0.000      0.270 r
  data arrival time                                                      0.270

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q0_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.270
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.663


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q14_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U53/ZN (CKND2D0)                                  0.047     0.039      0.160 f
  n29 (net)                      4        0.003               0.000      0.160 f
  U69/ZN (NR2D0)                                    0.174     0.109      0.269 r
  N144 (net)                     4        0.008               0.000      0.269 r
  q14_reg_3_/E (EDFQD1)                             0.174     0.000      0.269 r
  data arrival time                                                      0.269

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q14_reg_3_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.269
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.664


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q14_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U53/ZN (CKND2D0)                                  0.047     0.039      0.160 f
  n29 (net)                      4        0.003               0.000      0.160 f
  U69/ZN (NR2D0)                                    0.174     0.109      0.269 r
  N144 (net)                     4        0.008               0.000      0.269 r
  q14_reg_2_/E (EDFQD1)                             0.174     0.000      0.269 r
  data arrival time                                                      0.269

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q14_reg_2_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.269
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.664


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q14_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U53/ZN (CKND2D0)                                  0.047     0.039      0.160 f
  n29 (net)                      4        0.003               0.000      0.160 f
  U69/ZN (NR2D0)                                    0.174     0.109      0.269 r
  N144 (net)                     4        0.008               0.000      0.269 r
  q14_reg_1_/E (EDFQD1)                             0.174     0.000      0.269 r
  data arrival time                                                      0.269

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q14_reg_1_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.269
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.664


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q14_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U53/ZN (CKND2D0)                                  0.047     0.039      0.160 f
  n29 (net)                      4        0.003               0.000      0.160 f
  U69/ZN (NR2D0)                                    0.174     0.109      0.269 r
  N144 (net)                     4        0.008               0.000      0.269 r
  q14_reg_0_/E (EDFQD1)                             0.174     0.000      0.269 r
  data arrival time                                                      0.269

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q14_reg_0_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.269
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.664


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q8_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U53/ZN (CKND2D0)                                  0.047     0.039      0.160 f
  n29 (net)                      4        0.003               0.000      0.160 f
  U80/ZN (NR2D0)                                    0.174     0.108      0.268 r
  N154 (net)                     4        0.008               0.000      0.268 r
  q8_reg_0_/E (EDFQD1)                              0.174     0.000      0.268 r
  data arrival time                                                      0.268

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q8_reg_0_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.268
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.665


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q8_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U53/ZN (CKND2D0)                                  0.047     0.039      0.160 f
  n29 (net)                      4        0.003               0.000      0.160 f
  U80/ZN (NR2D0)                                    0.174     0.108      0.268 r
  N154 (net)                     4        0.008               0.000      0.268 r
  q8_reg_3_/E (EDFQD1)                              0.174     0.000      0.268 r
  data arrival time                                                      0.268

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q8_reg_3_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.268
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.665


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q8_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U53/ZN (CKND2D0)                                  0.047     0.039      0.160 f
  n29 (net)                      4        0.003               0.000      0.160 f
  U80/ZN (NR2D0)                                    0.174     0.108      0.268 r
  N154 (net)                     4        0.008               0.000      0.268 r
  q8_reg_2_/E (EDFQD1)                              0.174     0.000      0.268 r
  data arrival time                                                      0.268

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q8_reg_2_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.268
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.665


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q8_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U97/ZN (NR3D0)                                    0.049     0.034      0.121 r
  n27 (net)                      2        0.002               0.000      0.121 r
  U53/ZN (CKND2D0)                                  0.047     0.039      0.160 f
  n29 (net)                      4        0.003               0.000      0.160 f
  U80/ZN (NR2D0)                                    0.174     0.108      0.268 r
  N154 (net)                     4        0.008               0.000      0.268 r
  q8_reg_1_/E (EDFQD1)                              0.174     0.000      0.268 r
  data arrival time                                                      0.268

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  q8_reg_1_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.268
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.665


  Startpoint: wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_1_/Q (EDFKCNQD1)                       0.025     0.071      0.071 r
  wr_ptr[1] (net)                4        0.003               0.000      0.071 r
  U51/ZN (CKND2D0)                                  0.057     0.041      0.111 f
  n36 (net)                      5        0.004               0.000      0.111 f
  U56/ZN (IND2D0)                                   0.031     0.049      0.161 f
  n26 (net)                      2        0.002               0.000      0.161 f
  U57/ZN (NR2D0)                                    0.076     0.053      0.214 r
  n49 (net)                      2        0.003               0.000      0.214 r
  U81/ZN (AOI21D0)                                  0.030     0.024      0.238 f
  N42 (net)                      1        0.001               0.000      0.238 f
  wr_ptr_reg_3_/D (EDFKCNQD1)                       0.030     0.000      0.238 f
  data arrival time                                                      0.238

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_3_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.096      0.904
  data required time                                                     0.904
  -------------------------------------------------------------------------------
  data required time                                                     0.904
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.666


  Startpoint: wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_2_/Q (EDFKCNQD1)                       0.017     0.081      0.081 f
  wr_ptr[2] (net)                3        0.002               0.000      0.081 f
  U58/ZN (INVD0)                                    0.052     0.034      0.115 r
  n48 (net)                      5        0.004               0.000      0.115 r
  U60/ZN (CKND2D0)                                  0.056     0.045      0.160 f
  n47 (net)                      5        0.004               0.000      0.160 f
  U102/ZN (OAI221D0)                                0.065     0.050      0.210 r
  N41 (net)                      1        0.001               0.000      0.210 r
  wr_ptr_reg_2_/D (EDFKCNQD1)                       0.065     0.000      0.210 r
  data arrival time                                                      0.210

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_2_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.102      0.898
  data required time                                                     0.898
  -------------------------------------------------------------------------------
  data required time                                                     0.898
  data arrival time                                                     -0.210
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.688


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U83/ZN (INVD0)                                    0.053     0.037      0.124 r
  N39 (net)                      5        0.004               0.000      0.124 r
  U82/ZN (AOI22D0)                                  0.038     0.033      0.157 f
  N40 (net)                      1        0.001               0.000      0.157 f
  wr_ptr_reg_1_/D (EDFKCNQD1)                       0.038     0.000      0.157 f
  data arrival time                                                      0.157

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_1_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.097      0.903
  data required time                                                     0.903
  -------------------------------------------------------------------------------
  data required time                                                     0.903
  data arrival time                                                     -0.157
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.746


  Startpoint: wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wr_ptr_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                      0.000     0.000      0.000 r
  wr_ptr_reg_0_/Q (EDFKCNQD1)                       0.025     0.087      0.087 f
  wr_ptr[0] (net)                6        0.005               0.000      0.087 f
  U83/ZN (INVD0)                                    0.053     0.037      0.124 r
  N39 (net)                      5        0.004               0.000      0.124 r
  wr_ptr_reg_0_/D (EDFKCNQD1)                       0.053     0.000      0.124 r
  data arrival time                                                      0.124

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  wr_ptr_reg_0_/CP (EDFKCNQD1)                                0.000      1.000 r
  library setup time                                         -0.100      0.900
  data required time                                                     0.900
  -------------------------------------------------------------------------------
  data required time                                                     0.900
  data arrival time                                                     -0.124
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.776


1
