
ECE_554_ProjectBaseline.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015b54  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003b28  08015e24  08015e24  00025e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801994c  0801994c  0002994c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08019954  08019954  00029954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08019958  08019958  00029958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000009c  24000000  0801995c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003594  2400009c  080199f8  0003009c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24003630  080199f8  00033630  2**0
                  ALLOC
  9 .lwip_sec     00001900  30000000  30000000  00040000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0005b2b2  00000000  00000000  000300ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00008f3c  00000000  00000000  0008b37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000024e8  00000000  00000000  000942b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00002350  00000000  00000000  000967a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000444fb  00000000  00000000  00098af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003c38f  00000000  00000000  000dcfeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00174863  00000000  00000000  0011937a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0028dbdd  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a394  00000000  00000000  0028dc30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400009c 	.word	0x2400009c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08015e0c 	.word	0x08015e0c

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000a0 	.word	0x240000a0
 800030c:	08015e0c 	.word	0x08015e0c

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b96e 	b.w	80006b4 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	4604      	mov	r4, r0
 80003f8:	468c      	mov	ip, r1
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	f040 8083 	bne.w	8000506 <__udivmoddi4+0x116>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d947      	bls.n	8000496 <__udivmoddi4+0xa6>
 8000406:	fab2 f282 	clz	r2, r2
 800040a:	b142      	cbz	r2, 800041e <__udivmoddi4+0x2e>
 800040c:	f1c2 0020 	rsb	r0, r2, #32
 8000410:	fa24 f000 	lsr.w	r0, r4, r0
 8000414:	4091      	lsls	r1, r2
 8000416:	4097      	lsls	r7, r2
 8000418:	ea40 0c01 	orr.w	ip, r0, r1
 800041c:	4094      	lsls	r4, r2
 800041e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fbbc f6f8 	udiv	r6, ip, r8
 8000428:	fa1f fe87 	uxth.w	lr, r7
 800042c:	fb08 c116 	mls	r1, r8, r6, ip
 8000430:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000434:	fb06 f10e 	mul.w	r1, r6, lr
 8000438:	4299      	cmp	r1, r3
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x60>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000442:	f080 8119 	bcs.w	8000678 <__udivmoddi4+0x288>
 8000446:	4299      	cmp	r1, r3
 8000448:	f240 8116 	bls.w	8000678 <__udivmoddi4+0x288>
 800044c:	3e02      	subs	r6, #2
 800044e:	443b      	add	r3, r7
 8000450:	1a5b      	subs	r3, r3, r1
 8000452:	b2a4      	uxth	r4, r4
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000460:	fb00 fe0e 	mul.w	lr, r0, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x8c>
 8000468:	193c      	adds	r4, r7, r4
 800046a:	f100 33ff 	add.w	r3, r0, #4294967295
 800046e:	f080 8105 	bcs.w	800067c <__udivmoddi4+0x28c>
 8000472:	45a6      	cmp	lr, r4
 8000474:	f240 8102 	bls.w	800067c <__udivmoddi4+0x28c>
 8000478:	3802      	subs	r0, #2
 800047a:	443c      	add	r4, r7
 800047c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	2600      	movs	r6, #0
 8000486:	b11d      	cbz	r5, 8000490 <__udivmoddi4+0xa0>
 8000488:	40d4      	lsrs	r4, r2
 800048a:	2300      	movs	r3, #0
 800048c:	e9c5 4300 	strd	r4, r3, [r5]
 8000490:	4631      	mov	r1, r6
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	b902      	cbnz	r2, 800049a <__udivmoddi4+0xaa>
 8000498:	deff      	udf	#255	; 0xff
 800049a:	fab2 f282 	clz	r2, r2
 800049e:	2a00      	cmp	r2, #0
 80004a0:	d150      	bne.n	8000544 <__udivmoddi4+0x154>
 80004a2:	1bcb      	subs	r3, r1, r7
 80004a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a8:	fa1f f887 	uxth.w	r8, r7
 80004ac:	2601      	movs	r6, #1
 80004ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80004b2:	0c21      	lsrs	r1, r4, #16
 80004b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb08 f30c 	mul.w	r3, r8, ip
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0xe4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004ca:	d202      	bcs.n	80004d2 <__udivmoddi4+0xe2>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	f200 80e9 	bhi.w	80006a4 <__udivmoddi4+0x2b4>
 80004d2:	4684      	mov	ip, r0
 80004d4:	1ac9      	subs	r1, r1, r3
 80004d6:	b2a3      	uxth	r3, r4
 80004d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80004e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004e4:	fb08 f800 	mul.w	r8, r8, r0
 80004e8:	45a0      	cmp	r8, r4
 80004ea:	d907      	bls.n	80004fc <__udivmoddi4+0x10c>
 80004ec:	193c      	adds	r4, r7, r4
 80004ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f2:	d202      	bcs.n	80004fa <__udivmoddi4+0x10a>
 80004f4:	45a0      	cmp	r8, r4
 80004f6:	f200 80d9 	bhi.w	80006ac <__udivmoddi4+0x2bc>
 80004fa:	4618      	mov	r0, r3
 80004fc:	eba4 0408 	sub.w	r4, r4, r8
 8000500:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000504:	e7bf      	b.n	8000486 <__udivmoddi4+0x96>
 8000506:	428b      	cmp	r3, r1
 8000508:	d909      	bls.n	800051e <__udivmoddi4+0x12e>
 800050a:	2d00      	cmp	r5, #0
 800050c:	f000 80b1 	beq.w	8000672 <__udivmoddi4+0x282>
 8000510:	2600      	movs	r6, #0
 8000512:	e9c5 0100 	strd	r0, r1, [r5]
 8000516:	4630      	mov	r0, r6
 8000518:	4631      	mov	r1, r6
 800051a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051e:	fab3 f683 	clz	r6, r3
 8000522:	2e00      	cmp	r6, #0
 8000524:	d14a      	bne.n	80005bc <__udivmoddi4+0x1cc>
 8000526:	428b      	cmp	r3, r1
 8000528:	d302      	bcc.n	8000530 <__udivmoddi4+0x140>
 800052a:	4282      	cmp	r2, r0
 800052c:	f200 80b8 	bhi.w	80006a0 <__udivmoddi4+0x2b0>
 8000530:	1a84      	subs	r4, r0, r2
 8000532:	eb61 0103 	sbc.w	r1, r1, r3
 8000536:	2001      	movs	r0, #1
 8000538:	468c      	mov	ip, r1
 800053a:	2d00      	cmp	r5, #0
 800053c:	d0a8      	beq.n	8000490 <__udivmoddi4+0xa0>
 800053e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000542:	e7a5      	b.n	8000490 <__udivmoddi4+0xa0>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f603 	lsr.w	r6, r0, r3
 800054c:	4097      	lsls	r7, r2
 800054e:	fa01 f002 	lsl.w	r0, r1, r2
 8000552:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000556:	40d9      	lsrs	r1, r3
 8000558:	4330      	orrs	r0, r6
 800055a:	0c03      	lsrs	r3, r0, #16
 800055c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000560:	fa1f f887 	uxth.w	r8, r7
 8000564:	fb0e 1116 	mls	r1, lr, r6, r1
 8000568:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056c:	fb06 f108 	mul.w	r1, r6, r8
 8000570:	4299      	cmp	r1, r3
 8000572:	fa04 f402 	lsl.w	r4, r4, r2
 8000576:	d909      	bls.n	800058c <__udivmoddi4+0x19c>
 8000578:	18fb      	adds	r3, r7, r3
 800057a:	f106 3cff 	add.w	ip, r6, #4294967295
 800057e:	f080 808d 	bcs.w	800069c <__udivmoddi4+0x2ac>
 8000582:	4299      	cmp	r1, r3
 8000584:	f240 808a 	bls.w	800069c <__udivmoddi4+0x2ac>
 8000588:	3e02      	subs	r6, #2
 800058a:	443b      	add	r3, r7
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b281      	uxth	r1, r0
 8000590:	fbb3 f0fe 	udiv	r0, r3, lr
 8000594:	fb0e 3310 	mls	r3, lr, r0, r3
 8000598:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059c:	fb00 f308 	mul.w	r3, r0, r8
 80005a0:	428b      	cmp	r3, r1
 80005a2:	d907      	bls.n	80005b4 <__udivmoddi4+0x1c4>
 80005a4:	1879      	adds	r1, r7, r1
 80005a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80005aa:	d273      	bcs.n	8000694 <__udivmoddi4+0x2a4>
 80005ac:	428b      	cmp	r3, r1
 80005ae:	d971      	bls.n	8000694 <__udivmoddi4+0x2a4>
 80005b0:	3802      	subs	r0, #2
 80005b2:	4439      	add	r1, r7
 80005b4:	1acb      	subs	r3, r1, r3
 80005b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80005ba:	e778      	b.n	80004ae <__udivmoddi4+0xbe>
 80005bc:	f1c6 0c20 	rsb	ip, r6, #32
 80005c0:	fa03 f406 	lsl.w	r4, r3, r6
 80005c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80005c8:	431c      	orrs	r4, r3
 80005ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80005ce:	fa01 f306 	lsl.w	r3, r1, r6
 80005d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005da:	431f      	orrs	r7, r3
 80005dc:	0c3b      	lsrs	r3, r7, #16
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fa1f f884 	uxth.w	r8, r4
 80005e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005ee:	fb09 fa08 	mul.w	sl, r9, r8
 80005f2:	458a      	cmp	sl, r1
 80005f4:	fa02 f206 	lsl.w	r2, r2, r6
 80005f8:	fa00 f306 	lsl.w	r3, r0, r6
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x220>
 80005fe:	1861      	adds	r1, r4, r1
 8000600:	f109 30ff 	add.w	r0, r9, #4294967295
 8000604:	d248      	bcs.n	8000698 <__udivmoddi4+0x2a8>
 8000606:	458a      	cmp	sl, r1
 8000608:	d946      	bls.n	8000698 <__udivmoddi4+0x2a8>
 800060a:	f1a9 0902 	sub.w	r9, r9, #2
 800060e:	4421      	add	r1, r4
 8000610:	eba1 010a 	sub.w	r1, r1, sl
 8000614:	b2bf      	uxth	r7, r7
 8000616:	fbb1 f0fe 	udiv	r0, r1, lr
 800061a:	fb0e 1110 	mls	r1, lr, r0, r1
 800061e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000622:	fb00 f808 	mul.w	r8, r0, r8
 8000626:	45b8      	cmp	r8, r7
 8000628:	d907      	bls.n	800063a <__udivmoddi4+0x24a>
 800062a:	19e7      	adds	r7, r4, r7
 800062c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000630:	d22e      	bcs.n	8000690 <__udivmoddi4+0x2a0>
 8000632:	45b8      	cmp	r8, r7
 8000634:	d92c      	bls.n	8000690 <__udivmoddi4+0x2a0>
 8000636:	3802      	subs	r0, #2
 8000638:	4427      	add	r7, r4
 800063a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800063e:	eba7 0708 	sub.w	r7, r7, r8
 8000642:	fba0 8902 	umull	r8, r9, r0, r2
 8000646:	454f      	cmp	r7, r9
 8000648:	46c6      	mov	lr, r8
 800064a:	4649      	mov	r1, r9
 800064c:	d31a      	bcc.n	8000684 <__udivmoddi4+0x294>
 800064e:	d017      	beq.n	8000680 <__udivmoddi4+0x290>
 8000650:	b15d      	cbz	r5, 800066a <__udivmoddi4+0x27a>
 8000652:	ebb3 020e 	subs.w	r2, r3, lr
 8000656:	eb67 0701 	sbc.w	r7, r7, r1
 800065a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800065e:	40f2      	lsrs	r2, r6
 8000660:	ea4c 0202 	orr.w	r2, ip, r2
 8000664:	40f7      	lsrs	r7, r6
 8000666:	e9c5 2700 	strd	r2, r7, [r5]
 800066a:	2600      	movs	r6, #0
 800066c:	4631      	mov	r1, r6
 800066e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000672:	462e      	mov	r6, r5
 8000674:	4628      	mov	r0, r5
 8000676:	e70b      	b.n	8000490 <__udivmoddi4+0xa0>
 8000678:	4606      	mov	r6, r0
 800067a:	e6e9      	b.n	8000450 <__udivmoddi4+0x60>
 800067c:	4618      	mov	r0, r3
 800067e:	e6fd      	b.n	800047c <__udivmoddi4+0x8c>
 8000680:	4543      	cmp	r3, r8
 8000682:	d2e5      	bcs.n	8000650 <__udivmoddi4+0x260>
 8000684:	ebb8 0e02 	subs.w	lr, r8, r2
 8000688:	eb69 0104 	sbc.w	r1, r9, r4
 800068c:	3801      	subs	r0, #1
 800068e:	e7df      	b.n	8000650 <__udivmoddi4+0x260>
 8000690:	4608      	mov	r0, r1
 8000692:	e7d2      	b.n	800063a <__udivmoddi4+0x24a>
 8000694:	4660      	mov	r0, ip
 8000696:	e78d      	b.n	80005b4 <__udivmoddi4+0x1c4>
 8000698:	4681      	mov	r9, r0
 800069a:	e7b9      	b.n	8000610 <__udivmoddi4+0x220>
 800069c:	4666      	mov	r6, ip
 800069e:	e775      	b.n	800058c <__udivmoddi4+0x19c>
 80006a0:	4630      	mov	r0, r6
 80006a2:	e74a      	b.n	800053a <__udivmoddi4+0x14a>
 80006a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a8:	4439      	add	r1, r7
 80006aa:	e713      	b.n	80004d4 <__udivmoddi4+0xe4>
 80006ac:	3802      	subs	r0, #2
 80006ae:	443c      	add	r4, r7
 80006b0:	e724      	b.n	80004fc <__udivmoddi4+0x10c>
 80006b2:	bf00      	nop

080006b4 <__aeabi_idiv0>:
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <fillRect>:
{
	ST7735_DrawPixel(x, y, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af02      	add	r7, sp, #8
 80006be:	4604      	mov	r4, r0
 80006c0:	4608      	mov	r0, r1
 80006c2:	4611      	mov	r1, r2
 80006c4:	461a      	mov	r2, r3
 80006c6:	4623      	mov	r3, r4
 80006c8:	80fb      	strh	r3, [r7, #6]
 80006ca:	4603      	mov	r3, r0
 80006cc:	80bb      	strh	r3, [r7, #4]
 80006ce:	460b      	mov	r3, r1
 80006d0:	807b      	strh	r3, [r7, #2]
 80006d2:	4613      	mov	r3, r2
 80006d4:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 80006d6:	88f8      	ldrh	r0, [r7, #6]
 80006d8:	88b9      	ldrh	r1, [r7, #4]
 80006da:	887a      	ldrh	r2, [r7, #2]
 80006dc:	883c      	ldrh	r4, [r7, #0]
 80006de:	8b3b      	ldrh	r3, [r7, #24]
 80006e0:	9300      	str	r3, [sp, #0]
 80006e2:	4623      	mov	r3, r4
 80006e4:	f000 fa88 	bl	8000bf8 <ST7735_FillRectangle>
}
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd90      	pop	{r4, r7, pc}

080006f0 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af02      	add	r7, sp, #8
 80006f6:	4603      	mov	r3, r0
 80006f8:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 80006fa:	4b08      	ldr	r3, [pc, #32]	; (800071c <fillScreen+0x2c>)
 80006fc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000700:	4b07      	ldr	r3, [pc, #28]	; (8000720 <fillScreen+0x30>)
 8000702:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000706:	88fb      	ldrh	r3, [r7, #6]
 8000708:	9300      	str	r3, [sp, #0]
 800070a:	460b      	mov	r3, r1
 800070c:	2100      	movs	r1, #0
 800070e:	2000      	movs	r0, #0
 8000710:	f7ff ffd2 	bl	80006b8 <fillRect>
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	24000250 	.word	0x24000250
 8000720:	24000254 	.word	0x24000254

08000724 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	2101      	movs	r1, #1
 800072c:	4802      	ldr	r0, [pc, #8]	; (8000738 <ST7735_Select+0x14>)
 800072e:	f004 fda7 	bl	8005280 <HAL_GPIO_WritePin>
}
 8000732:	bf00      	nop
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	58020800 	.word	0x58020800

0800073c <ST7735_Unselect>:

void ST7735_Unselect()
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8000740:	2201      	movs	r2, #1
 8000742:	2101      	movs	r1, #1
 8000744:	4802      	ldr	r0, [pc, #8]	; (8000750 <ST7735_Unselect+0x14>)
 8000746:	f004 fd9b 	bl	8005280 <HAL_GPIO_WritePin>
}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	58020800 	.word	0x58020800

08000754 <ST7735_Reset>:

void ST7735_Reset()
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8000758:	2200      	movs	r2, #0
 800075a:	2108      	movs	r1, #8
 800075c:	4806      	ldr	r0, [pc, #24]	; (8000778 <ST7735_Reset+0x24>)
 800075e:	f004 fd8f 	bl	8005280 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000762:	2005      	movs	r0, #5
 8000764:	f001 ff66 	bl	8002634 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8000768:	2201      	movs	r2, #1
 800076a:	2108      	movs	r1, #8
 800076c:	4802      	ldr	r0, [pc, #8]	; (8000778 <ST7735_Reset+0x24>)
 800076e:	f004 fd87 	bl	8005280 <HAL_GPIO_WritePin>
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	58020800 	.word	0x58020800

0800077c <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8000786:	2200      	movs	r2, #0
 8000788:	2108      	movs	r1, #8
 800078a:	4807      	ldr	r0, [pc, #28]	; (80007a8 <ST7735_WriteCommand+0x2c>)
 800078c:	f004 fd78 	bl	8005280 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000790:	1df9      	adds	r1, r7, #7
 8000792:	f04f 33ff 	mov.w	r3, #4294967295
 8000796:	2201      	movs	r2, #1
 8000798:	4804      	ldr	r0, [pc, #16]	; (80007ac <ST7735_WriteCommand+0x30>)
 800079a:	f007 f953 	bl	8007a44 <HAL_SPI_Transmit>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	58020000 	.word	0x58020000
 80007ac:	240003b4 	.word	0x240003b4

080007b0 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80007ba:	2201      	movs	r2, #1
 80007bc:	2108      	movs	r1, #8
 80007be:	4807      	ldr	r0, [pc, #28]	; (80007dc <ST7735_WriteData+0x2c>)
 80007c0:	f004 fd5e 	bl	8005280 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	f04f 33ff 	mov.w	r3, #4294967295
 80007cc:	6879      	ldr	r1, [r7, #4]
 80007ce:	4804      	ldr	r0, [pc, #16]	; (80007e0 <ST7735_WriteData+0x30>)
 80007d0:	f007 f938 	bl	8007a44 <HAL_SPI_Transmit>
}
 80007d4:	bf00      	nop
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	58020000 	.word	0x58020000
 80007e0:	240003b4 	.word	0x240003b4

080007e4 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	1c5a      	adds	r2, r3, #1
 80007f0:	607a      	str	r2, [r7, #4]
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 80007f6:	e034      	b.n	8000862 <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	1c5a      	adds	r2, r3, #1
 80007fc:	607a      	str	r2, [r7, #4]
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8000802:	7afb      	ldrb	r3, [r7, #11]
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ffb9 	bl	800077c <ST7735_WriteCommand>

        numArgs = *addr++;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	1c5a      	adds	r2, r3, #1
 800080e:	607a      	str	r2, [r7, #4]
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8000814:	7abb      	ldrb	r3, [r7, #10]
 8000816:	b29b      	uxth	r3, r3
 8000818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800081c:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800081e:	7abb      	ldrb	r3, [r7, #10]
 8000820:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000824:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8000826:	7abb      	ldrb	r3, [r7, #10]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d008      	beq.n	800083e <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800082c:	7abb      	ldrb	r3, [r7, #10]
 800082e:	4619      	mov	r1, r3
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f7ff ffbd 	bl	80007b0 <ST7735_WriteData>
            addr += numArgs;
 8000836:	7abb      	ldrb	r3, [r7, #10]
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	4413      	add	r3, r2
 800083c:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800083e:	89bb      	ldrh	r3, [r7, #12]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d00e      	beq.n	8000862 <DisplayInit+0x7e>
            ms = *addr++;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	1c5a      	adds	r2, r3, #1
 8000848:	607a      	str	r2, [r7, #4]
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800084e:	89bb      	ldrh	r3, [r7, #12]
 8000850:	2bff      	cmp	r3, #255	; 0xff
 8000852:	d102      	bne.n	800085a <DisplayInit+0x76>
 8000854:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000858:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800085a:	89bb      	ldrh	r3, [r7, #12]
 800085c:	4618      	mov	r0, r3
 800085e:	f001 fee9 	bl	8002634 <HAL_Delay>
    while(numCommands--) {
 8000862:	7bfb      	ldrb	r3, [r7, #15]
 8000864:	1e5a      	subs	r2, r3, #1
 8000866:	73fa      	strb	r2, [r7, #15]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d1c5      	bne.n	80007f8 <DisplayInit+0x14>
        }
    }
}
 800086c:	bf00      	nop
 800086e:	bf00      	nop
 8000870:	3710      	adds	r7, #16
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
	...

08000878 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8000878:	b590      	push	{r4, r7, lr}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	4604      	mov	r4, r0
 8000880:	4608      	mov	r0, r1
 8000882:	4611      	mov	r1, r2
 8000884:	461a      	mov	r2, r3
 8000886:	4623      	mov	r3, r4
 8000888:	71fb      	strb	r3, [r7, #7]
 800088a:	4603      	mov	r3, r0
 800088c:	71bb      	strb	r3, [r7, #6]
 800088e:	460b      	mov	r3, r1
 8000890:	717b      	strb	r3, [r7, #5]
 8000892:	4613      	mov	r3, r2
 8000894:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8000896:	202a      	movs	r0, #42	; 0x2a
 8000898:	f7ff ff70 	bl	800077c <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 800089c:	2300      	movs	r3, #0
 800089e:	733b      	strb	r3, [r7, #12]
 80008a0:	4b17      	ldr	r3, [pc, #92]	; (8000900 <ST7735_SetAddressWindow+0x88>)
 80008a2:	781a      	ldrb	r2, [r3, #0]
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	4413      	add	r3, r2
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	737b      	strb	r3, [r7, #13]
 80008ac:	2300      	movs	r3, #0
 80008ae:	73bb      	strb	r3, [r7, #14]
 80008b0:	4b13      	ldr	r3, [pc, #76]	; (8000900 <ST7735_SetAddressWindow+0x88>)
 80008b2:	781a      	ldrb	r2, [r3, #0]
 80008b4:	797b      	ldrb	r3, [r7, #5]
 80008b6:	4413      	add	r3, r2
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80008bc:	f107 030c 	add.w	r3, r7, #12
 80008c0:	2104      	movs	r1, #4
 80008c2:	4618      	mov	r0, r3
 80008c4:	f7ff ff74 	bl	80007b0 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80008c8:	202b      	movs	r0, #43	; 0x2b
 80008ca:	f7ff ff57 	bl	800077c <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80008ce:	4b0d      	ldr	r3, [pc, #52]	; (8000904 <ST7735_SetAddressWindow+0x8c>)
 80008d0:	781a      	ldrb	r2, [r3, #0]
 80008d2:	79bb      	ldrb	r3, [r7, #6]
 80008d4:	4413      	add	r3, r2
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 80008da:	4b0a      	ldr	r3, [pc, #40]	; (8000904 <ST7735_SetAddressWindow+0x8c>)
 80008dc:	781a      	ldrb	r2, [r3, #0]
 80008de:	793b      	ldrb	r3, [r7, #4]
 80008e0:	4413      	add	r3, r2
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80008e6:	f107 030c 	add.w	r3, r7, #12
 80008ea:	2104      	movs	r1, #4
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff ff5f 	bl	80007b0 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80008f2:	202c      	movs	r0, #44	; 0x2c
 80008f4:	f7ff ff42 	bl	800077c <ST7735_WriteCommand>
}
 80008f8:	bf00      	nop
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd90      	pop	{r4, r7, pc}
 8000900:	24000248 	.word	0x24000248
 8000904:	2400024c 	.word	0x2400024c

08000908 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 8000912:	f7ff ff07 	bl	8000724 <ST7735_Select>
    ST7735_Reset();
 8000916:	f7ff ff1d 	bl	8000754 <ST7735_Reset>
    DisplayInit(init_cmds1);
 800091a:	480c      	ldr	r0, [pc, #48]	; (800094c <ST7735_Init+0x44>)
 800091c:	f7ff ff62 	bl	80007e4 <DisplayInit>
    DisplayInit(init_cmds2);
 8000920:	480b      	ldr	r0, [pc, #44]	; (8000950 <ST7735_Init+0x48>)
 8000922:	f7ff ff5f 	bl	80007e4 <DisplayInit>
    DisplayInit(init_cmds3);
 8000926:	480b      	ldr	r0, [pc, #44]	; (8000954 <ST7735_Init+0x4c>)
 8000928:	f7ff ff5c 	bl	80007e4 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 800092c:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <ST7735_Init+0x50>)
 800092e:	2200      	movs	r2, #0
 8000930:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 8000932:	4b0a      	ldr	r3, [pc, #40]	; (800095c <ST7735_Init+0x54>)
 8000934:	2200      	movs	r2, #0
 8000936:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	4618      	mov	r0, r3
 800093c:	f000 f810 	bl	8000960 <ST7735_SetRotation>
    ST7735_Unselect();
 8000940:	f7ff fefc 	bl	800073c <ST7735_Unselect>

}
 8000944:	bf00      	nop
 8000946:	3708      	adds	r7, #8
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	080188f8 	.word	0x080188f8
 8000950:	08018930 	.word	0x08018930
 8000954:	08018940 	.word	0x08018940
 8000958:	24000249 	.word	0x24000249
 800095c:	2400024d 	.word	0x2400024d

08000960 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 800096a:	2300      	movs	r3, #0
 800096c:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	f003 0303 	and.w	r3, r3, #3
 8000974:	b2da      	uxtb	r2, r3
 8000976:	4b33      	ldr	r3, [pc, #204]	; (8000a44 <ST7735_SetRotation+0xe4>)
 8000978:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 800097a:	4b32      	ldr	r3, [pc, #200]	; (8000a44 <ST7735_SetRotation+0xe4>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b03      	cmp	r3, #3
 8000980:	d84e      	bhi.n	8000a20 <ST7735_SetRotation+0xc0>
 8000982:	a201      	add	r2, pc, #4	; (adr r2, 8000988 <ST7735_SetRotation+0x28>)
 8000984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000988:	08000999 	.word	0x08000999
 800098c:	080009bb 	.word	0x080009bb
 8000990:	080009dd 	.word	0x080009dd
 8000994:	080009ff 	.word	0x080009ff
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8000998:	23c0      	movs	r3, #192	; 0xc0
 800099a:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 800099c:	4b2a      	ldr	r3, [pc, #168]	; (8000a48 <ST7735_SetRotation+0xe8>)
 800099e:	22a0      	movs	r2, #160	; 0xa0
 80009a0:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80009a2:	4b2a      	ldr	r3, [pc, #168]	; (8000a4c <ST7735_SetRotation+0xec>)
 80009a4:	2280      	movs	r2, #128	; 0x80
 80009a6:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80009a8:	4b29      	ldr	r3, [pc, #164]	; (8000a50 <ST7735_SetRotation+0xf0>)
 80009aa:	781a      	ldrb	r2, [r3, #0]
 80009ac:	4b29      	ldr	r3, [pc, #164]	; (8000a54 <ST7735_SetRotation+0xf4>)
 80009ae:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80009b0:	4b29      	ldr	r3, [pc, #164]	; (8000a58 <ST7735_SetRotation+0xf8>)
 80009b2:	781a      	ldrb	r2, [r3, #0]
 80009b4:	4b29      	ldr	r3, [pc, #164]	; (8000a5c <ST7735_SetRotation+0xfc>)
 80009b6:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80009b8:	e032      	b.n	8000a20 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80009ba:	23a0      	movs	r3, #160	; 0xa0
 80009bc:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 80009be:	4b23      	ldr	r3, [pc, #140]	; (8000a4c <ST7735_SetRotation+0xec>)
 80009c0:	22a0      	movs	r2, #160	; 0xa0
 80009c2:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80009c4:	4b20      	ldr	r3, [pc, #128]	; (8000a48 <ST7735_SetRotation+0xe8>)
 80009c6:	2280      	movs	r2, #128	; 0x80
 80009c8:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80009ca:	4b21      	ldr	r3, [pc, #132]	; (8000a50 <ST7735_SetRotation+0xf0>)
 80009cc:	781a      	ldrb	r2, [r3, #0]
 80009ce:	4b23      	ldr	r3, [pc, #140]	; (8000a5c <ST7735_SetRotation+0xfc>)
 80009d0:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80009d2:	4b21      	ldr	r3, [pc, #132]	; (8000a58 <ST7735_SetRotation+0xf8>)
 80009d4:	781a      	ldrb	r2, [r3, #0]
 80009d6:	4b1f      	ldr	r3, [pc, #124]	; (8000a54 <ST7735_SetRotation+0xf4>)
 80009d8:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80009da:	e021      	b.n	8000a20 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 80009dc:	2300      	movs	r3, #0
 80009de:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 80009e0:	4b19      	ldr	r3, [pc, #100]	; (8000a48 <ST7735_SetRotation+0xe8>)
 80009e2:	22a0      	movs	r2, #160	; 0xa0
 80009e4:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80009e6:	4b19      	ldr	r3, [pc, #100]	; (8000a4c <ST7735_SetRotation+0xec>)
 80009e8:	2280      	movs	r2, #128	; 0x80
 80009ea:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <ST7735_SetRotation+0xf0>)
 80009ee:	781a      	ldrb	r2, [r3, #0]
 80009f0:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <ST7735_SetRotation+0xf4>)
 80009f2:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80009f4:	4b18      	ldr	r3, [pc, #96]	; (8000a58 <ST7735_SetRotation+0xf8>)
 80009f6:	781a      	ldrb	r2, [r3, #0]
 80009f8:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <ST7735_SetRotation+0xfc>)
 80009fa:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80009fc:	e010      	b.n	8000a20 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80009fe:	2360      	movs	r3, #96	; 0x60
 8000a00:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8000a02:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <ST7735_SetRotation+0xec>)
 8000a04:	22a0      	movs	r2, #160	; 0xa0
 8000a06:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <ST7735_SetRotation+0xe8>)
 8000a0a:	2280      	movs	r2, #128	; 0x80
 8000a0c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8000a0e:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <ST7735_SetRotation+0xf0>)
 8000a10:	781a      	ldrb	r2, [r3, #0]
 8000a12:	4b12      	ldr	r3, [pc, #72]	; (8000a5c <ST7735_SetRotation+0xfc>)
 8000a14:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000a16:	4b10      	ldr	r3, [pc, #64]	; (8000a58 <ST7735_SetRotation+0xf8>)
 8000a18:	781a      	ldrb	r2, [r3, #0]
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <ST7735_SetRotation+0xf4>)
 8000a1c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000a1e:	bf00      	nop
  }
  ST7735_Select();
 8000a20:	f7ff fe80 	bl	8000724 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8000a24:	2036      	movs	r0, #54	; 0x36
 8000a26:	f7ff fea9 	bl	800077c <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8000a2a:	f107 030f 	add.w	r3, r7, #15
 8000a2e:	2101      	movs	r1, #1
 8000a30:	4618      	mov	r0, r3
 8000a32:	f7ff febd 	bl	80007b0 <ST7735_WriteData>
  ST7735_Unselect();
 8000a36:	f7ff fe81 	bl	800073c <ST7735_Unselect>
}
 8000a3a:	bf00      	nop
 8000a3c:	3710      	adds	r7, #16
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	2400024e 	.word	0x2400024e
 8000a48:	24000254 	.word	0x24000254
 8000a4c:	24000250 	.word	0x24000250
 8000a50:	24000249 	.word	0x24000249
 8000a54:	24000248 	.word	0x24000248
 8000a58:	2400024d 	.word	0x2400024d
 8000a5c:	2400024c 	.word	0x2400024c

08000a60 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000a60:	b082      	sub	sp, #8
 8000a62:	b590      	push	{r4, r7, lr}
 8000a64:	b089      	sub	sp, #36	; 0x24
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	637b      	str	r3, [r7, #52]	; 0x34
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
 8000a6e:	460b      	mov	r3, r1
 8000a70:	80bb      	strh	r3, [r7, #4]
 8000a72:	4613      	mov	r3, r2
 8000a74:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8000a76:	88fb      	ldrh	r3, [r7, #6]
 8000a78:	b2d8      	uxtb	r0, r3
 8000a7a:	88bb      	ldrh	r3, [r7, #4]
 8000a7c:	b2d9      	uxtb	r1, r3
 8000a7e:	88fb      	ldrh	r3, [r7, #6]
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000a86:	4413      	add	r3, r2
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	b2dc      	uxtb	r4, r3
 8000a8e:	88bb      	ldrh	r3, [r7, #4]
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000a96:	4413      	add	r3, r2
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	3b01      	subs	r3, #1
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	4622      	mov	r2, r4
 8000aa0:	f7ff feea 	bl	8000878 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	61fb      	str	r3, [r7, #28]
 8000aa8:	e043      	b.n	8000b32 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8000aaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000aac:	78fb      	ldrb	r3, [r7, #3]
 8000aae:	3b20      	subs	r3, #32
 8000ab0:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8000ab4:	fb01 f303 	mul.w	r3, r1, r3
 8000ab8:	4619      	mov	r1, r3
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	440b      	add	r3, r1
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	4413      	add	r3, r2
 8000ac2:	881b      	ldrh	r3, [r3, #0]
 8000ac4:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
 8000aca:	e029      	b.n	8000b20 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8000acc:	697a      	ldr	r2, [r7, #20]
 8000ace:	69bb      	ldr	r3, [r7, #24]
 8000ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d00e      	beq.n	8000afa <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8000adc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000ade:	0a1b      	lsrs	r3, r3, #8
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	743b      	strb	r3, [r7, #16]
 8000ae6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	2102      	movs	r1, #2
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff fe5c 	bl	80007b0 <ST7735_WriteData>
 8000af8:	e00f      	b.n	8000b1a <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8000afa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000afe:	0a1b      	lsrs	r3, r3, #8
 8000b00:	b29b      	uxth	r3, r3
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	733b      	strb	r3, [r7, #12]
 8000b06:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8000b0e:	f107 030c 	add.w	r3, r7, #12
 8000b12:	2102      	movs	r1, #2
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff fe4b 	bl	80007b0 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	61bb      	str	r3, [r7, #24]
 8000b20:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000b24:	461a      	mov	r2, r3
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d3cf      	bcc.n	8000acc <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	61fb      	str	r3, [r7, #28]
 8000b32:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000b36:	461a      	mov	r2, r3
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d3b5      	bcc.n	8000aaa <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8000b3e:	bf00      	nop
 8000b40:	bf00      	nop
 8000b42:	3724      	adds	r7, #36	; 0x24
 8000b44:	46bd      	mov	sp, r7
 8000b46:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000b4a:	b002      	add	sp, #8
 8000b4c:	4770      	bx	lr
	...

08000b50 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000b50:	b082      	sub	sp, #8
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b086      	sub	sp, #24
 8000b56:	af04      	add	r7, sp, #16
 8000b58:	603a      	str	r2, [r7, #0]
 8000b5a:	617b      	str	r3, [r7, #20]
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	80fb      	strh	r3, [r7, #6]
 8000b60:	460b      	mov	r3, r1
 8000b62:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8000b64:	f7ff fdde 	bl	8000724 <ST7735_Select>

    while(*str) {
 8000b68:	e033      	b.n	8000bd2 <ST7735_WriteString+0x82>
        if(x + font.width >= _width) {
 8000b6a:	88fb      	ldrh	r3, [r7, #6]
 8000b6c:	7d3a      	ldrb	r2, [r7, #20]
 8000b6e:	4413      	add	r3, r2
 8000b70:	4a1f      	ldr	r2, [pc, #124]	; (8000bf0 <ST7735_WriteString+0xa0>)
 8000b72:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000b76:	4293      	cmp	r3, r2
 8000b78:	db16      	blt.n	8000ba8 <ST7735_WriteString+0x58>
            x = 0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8000b7e:	7d7b      	ldrb	r3, [r7, #21]
 8000b80:	b29a      	uxth	r2, r3
 8000b82:	88bb      	ldrh	r3, [r7, #4]
 8000b84:	4413      	add	r3, r2
 8000b86:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height) {
 8000b88:	88bb      	ldrh	r3, [r7, #4]
 8000b8a:	7d7a      	ldrb	r2, [r7, #21]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	4a19      	ldr	r2, [pc, #100]	; (8000bf4 <ST7735_WriteString+0xa4>)
 8000b90:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000b94:	4293      	cmp	r3, r2
 8000b96:	da21      	bge.n	8000bdc <ST7735_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b20      	cmp	r3, #32
 8000b9e:	d103      	bne.n	8000ba8 <ST7735_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	603b      	str	r3, [r7, #0]
                continue;
 8000ba6:	e014      	b.n	8000bd2 <ST7735_WriteString+0x82>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	781a      	ldrb	r2, [r3, #0]
 8000bac:	88b9      	ldrh	r1, [r7, #4]
 8000bae:	88f8      	ldrh	r0, [r7, #6]
 8000bb0:	8c3b      	ldrh	r3, [r7, #32]
 8000bb2:	9302      	str	r3, [sp, #8]
 8000bb4:	8bbb      	ldrh	r3, [r7, #28]
 8000bb6:	9301      	str	r3, [sp, #4]
 8000bb8:	69bb      	ldr	r3, [r7, #24]
 8000bba:	9300      	str	r3, [sp, #0]
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	f7ff ff4f 	bl	8000a60 <ST7735_WriteChar>
        x += font.width;
 8000bc2:	7d3b      	ldrb	r3, [r7, #20]
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	88fb      	ldrh	r3, [r7, #6]
 8000bc8:	4413      	add	r3, r2
 8000bca:	80fb      	strh	r3, [r7, #6]
        str++;
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d1c7      	bne.n	8000b6a <ST7735_WriteString+0x1a>
 8000bda:	e000      	b.n	8000bde <ST7735_WriteString+0x8e>
                break;
 8000bdc:	bf00      	nop
    }

    ST7735_Unselect();
 8000bde:	f7ff fdad 	bl	800073c <ST7735_Unselect>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bec:	b002      	add	sp, #8
 8000bee:	4770      	bx	lr
 8000bf0:	24000250 	.word	0x24000250
 8000bf4:	24000254 	.word	0x24000254

08000bf8 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8000bf8:	b590      	push	{r4, r7, lr}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4604      	mov	r4, r0
 8000c00:	4608      	mov	r0, r1
 8000c02:	4611      	mov	r1, r2
 8000c04:	461a      	mov	r2, r3
 8000c06:	4623      	mov	r3, r4
 8000c08:	80fb      	strh	r3, [r7, #6]
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	80bb      	strh	r3, [r7, #4]
 8000c0e:	460b      	mov	r3, r1
 8000c10:	807b      	strh	r3, [r7, #2]
 8000c12:	4613      	mov	r3, r2
 8000c14:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8000c16:	88fb      	ldrh	r3, [r7, #6]
 8000c18:	4a37      	ldr	r2, [pc, #220]	; (8000cf8 <ST7735_FillRectangle+0x100>)
 8000c1a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	da66      	bge.n	8000cf0 <ST7735_FillRectangle+0xf8>
 8000c22:	88bb      	ldrh	r3, [r7, #4]
 8000c24:	4a35      	ldr	r2, [pc, #212]	; (8000cfc <ST7735_FillRectangle+0x104>)
 8000c26:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	da60      	bge.n	8000cf0 <ST7735_FillRectangle+0xf8>
    if((x + w - 1) >= _width) w = _width - x;
 8000c2e:	88fa      	ldrh	r2, [r7, #6]
 8000c30:	887b      	ldrh	r3, [r7, #2]
 8000c32:	4413      	add	r3, r2
 8000c34:	4a30      	ldr	r2, [pc, #192]	; (8000cf8 <ST7735_FillRectangle+0x100>)
 8000c36:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	dd06      	ble.n	8000c4c <ST7735_FillRectangle+0x54>
 8000c3e:	4b2e      	ldr	r3, [pc, #184]	; (8000cf8 <ST7735_FillRectangle+0x100>)
 8000c40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	88fb      	ldrh	r3, [r7, #6]
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8000c4c:	88ba      	ldrh	r2, [r7, #4]
 8000c4e:	883b      	ldrh	r3, [r7, #0]
 8000c50:	4413      	add	r3, r2
 8000c52:	4a2a      	ldr	r2, [pc, #168]	; (8000cfc <ST7735_FillRectangle+0x104>)
 8000c54:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	dd06      	ble.n	8000c6a <ST7735_FillRectangle+0x72>
 8000c5c:	4b27      	ldr	r3, [pc, #156]	; (8000cfc <ST7735_FillRectangle+0x104>)
 8000c5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	88bb      	ldrh	r3, [r7, #4]
 8000c66:	1ad3      	subs	r3, r2, r3
 8000c68:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8000c6a:	f7ff fd5b 	bl	8000724 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000c6e:	88fb      	ldrh	r3, [r7, #6]
 8000c70:	b2d8      	uxtb	r0, r3
 8000c72:	88bb      	ldrh	r3, [r7, #4]
 8000c74:	b2d9      	uxtb	r1, r3
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	887b      	ldrh	r3, [r7, #2]
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	4413      	add	r3, r2
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	3b01      	subs	r3, #1
 8000c84:	b2dc      	uxtb	r4, r3
 8000c86:	88bb      	ldrh	r3, [r7, #4]
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	883b      	ldrh	r3, [r7, #0]
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	4413      	add	r3, r2
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	3b01      	subs	r3, #1
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	4622      	mov	r2, r4
 8000c98:	f7ff fdee 	bl	8000878 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000c9c:	8c3b      	ldrh	r3, [r7, #32]
 8000c9e:	0a1b      	lsrs	r3, r3, #8
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	733b      	strb	r3, [r7, #12]
 8000ca6:	8c3b      	ldrh	r3, [r7, #32]
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8000cac:	2201      	movs	r2, #1
 8000cae:	2108      	movs	r1, #8
 8000cb0:	4813      	ldr	r0, [pc, #76]	; (8000d00 <ST7735_FillRectangle+0x108>)
 8000cb2:	f004 fae5 	bl	8005280 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000cb6:	883b      	ldrh	r3, [r7, #0]
 8000cb8:	80bb      	strh	r3, [r7, #4]
 8000cba:	e013      	b.n	8000ce4 <ST7735_FillRectangle+0xec>
        for(x = w; x > 0; x--) {
 8000cbc:	887b      	ldrh	r3, [r7, #2]
 8000cbe:	80fb      	strh	r3, [r7, #6]
 8000cc0:	e00a      	b.n	8000cd8 <ST7735_FillRectangle+0xe0>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000cc2:	f107 010c 	add.w	r1, r7, #12
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000cca:	2202      	movs	r2, #2
 8000ccc:	480d      	ldr	r0, [pc, #52]	; (8000d04 <ST7735_FillRectangle+0x10c>)
 8000cce:	f006 feb9 	bl	8007a44 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000cd2:	88fb      	ldrh	r3, [r7, #6]
 8000cd4:	3b01      	subs	r3, #1
 8000cd6:	80fb      	strh	r3, [r7, #6]
 8000cd8:	88fb      	ldrh	r3, [r7, #6]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1f1      	bne.n	8000cc2 <ST7735_FillRectangle+0xca>
    for(y = h; y > 0; y--) {
 8000cde:	88bb      	ldrh	r3, [r7, #4]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	80bb      	strh	r3, [r7, #4]
 8000ce4:	88bb      	ldrh	r3, [r7, #4]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d1e8      	bne.n	8000cbc <ST7735_FillRectangle+0xc4>
        }
    }

    ST7735_Unselect();
 8000cea:	f7ff fd27 	bl	800073c <ST7735_Unselect>
 8000cee:	e000      	b.n	8000cf2 <ST7735_FillRectangle+0xfa>
    if((x >= _width) || (y >= _height)) return;
 8000cf0:	bf00      	nop
}
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd90      	pop	{r4, r7, pc}
 8000cf8:	24000250 	.word	0x24000250
 8000cfc:	24000254 	.word	0x24000254
 8000d00:	58020000 	.word	0x58020000
 8000d04:	240003b4 	.word	0x240003b4

08000d08 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000d0c:	4b2e      	ldr	r3, [pc, #184]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d0e:	4a2f      	ldr	r2, [pc, #188]	; (8000dcc <MX_FDCAN1_Init+0xc4>)
 8000d10:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000d12:	4b2d      	ldr	r3, [pc, #180]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000d18:	4b2b      	ldr	r3, [pc, #172]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000d1e:	4b2a      	ldr	r3, [pc, #168]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000d24:	4b28      	ldr	r3, [pc, #160]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000d2a:	4b27      	ldr	r3, [pc, #156]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000d30:	4b25      	ldr	r3, [pc, #148]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d32:	2202      	movs	r2, #2
 8000d34:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000d36:	4b24      	ldr	r3, [pc, #144]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d38:	2208      	movs	r2, #8
 8000d3a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 31;
 8000d3c:	4b22      	ldr	r3, [pc, #136]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d3e:	221f      	movs	r2, #31
 8000d40:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000d42:	4b21      	ldr	r3, [pc, #132]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d44:	2208      	movs	r2, #8
 8000d46:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000d48:	4b1f      	ldr	r3, [pc, #124]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000d4e:	4b1e      	ldr	r3, [pc, #120]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000d54:	4b1c      	ldr	r3, [pc, #112]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000d5a:	4b1b      	ldr	r3, [pc, #108]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000d60:	4b19      	ldr	r3, [pc, #100]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000d66:	4b18      	ldr	r3, [pc, #96]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000d6c:	4b16      	ldr	r3, [pc, #88]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8000d72:	4b15      	ldr	r3, [pc, #84]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000d78:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d7a:	2204      	movs	r2, #4
 8000d7c:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000d7e:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000d84:	4b10      	ldr	r3, [pc, #64]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d86:	2204      	movs	r2, #4
 8000d88:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000d8a:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000d90:	4b0d      	ldr	r3, [pc, #52]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d92:	2204      	movs	r2, #4
 8000d94:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000d96:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000d9c:	4b0a      	ldr	r3, [pc, #40]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000da2:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000da8:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000dae:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000db0:	2204      	movs	r2, #4
 8000db2:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000db4:	4804      	ldr	r0, [pc, #16]	; (8000dc8 <MX_FDCAN1_Init+0xc0>)
 8000db6:	f003 fb31 	bl	800441c <HAL_FDCAN_Init>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000dc0:	f000 fc1d 	bl	80015fe <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	24000260 	.word	0x24000260
 8000dcc:	4000a000 	.word	0x4000a000

08000dd0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b0b6      	sub	sp, #216	; 0xd8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000de8:	f107 0310 	add.w	r3, r7, #16
 8000dec:	22b4      	movs	r2, #180	; 0xb4
 8000dee:	2100      	movs	r1, #0
 8000df0:	4618      	mov	r0, r3
 8000df2:	f013 ffcd 	bl	8014d90 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a2d      	ldr	r2, [pc, #180]	; (8000eb0 <HAL_FDCAN_MspInit+0xe0>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d152      	bne.n	8000ea6 <HAL_FDCAN_MspInit+0xd6>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000e00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000e04:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000e06:	2301      	movs	r3, #1
 8000e08:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 25;
 8000e0a:	2319      	movs	r3, #25
 8000e0c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 5;
 8000e12:	2305      	movs	r3, #5
 8000e14:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e16:	2302      	movs	r3, #2
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000e1a:	23c0      	movs	r3, #192	; 0xc0
 8000e1c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL2;
 8000e26:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000e2a:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	4618      	mov	r0, r3
 8000e32:	f005 f9e5 	bl	8006200 <HAL_RCCEx_PeriphCLKConfig>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <HAL_FDCAN_MspInit+0x70>
    {
      Error_Handler();
 8000e3c:	f000 fbdf 	bl	80015fe <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e40:	4b1c      	ldr	r3, [pc, #112]	; (8000eb4 <HAL_FDCAN_MspInit+0xe4>)
 8000e42:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000e46:	4a1b      	ldr	r2, [pc, #108]	; (8000eb4 <HAL_FDCAN_MspInit+0xe4>)
 8000e48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e4c:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8000e50:	4b18      	ldr	r3, [pc, #96]	; (8000eb4 <HAL_FDCAN_MspInit+0xe4>)
 8000e52:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e5e:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <HAL_FDCAN_MspInit+0xe4>)
 8000e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e64:	4a13      	ldr	r2, [pc, #76]	; (8000eb4 <HAL_FDCAN_MspInit+0xe4>)
 8000e66:	f043 0308 	orr.w	r3, r3, #8
 8000e6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <HAL_FDCAN_MspInit+0xe4>)
 8000e70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e74:	f003 0308 	and.w	r3, r3, #8
 8000e78:	60bb      	str	r3, [r7, #8]
 8000e7a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000e94:	2309      	movs	r3, #9
 8000e96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e9a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <HAL_FDCAN_MspInit+0xe8>)
 8000ea2:	f004 f845 	bl	8004f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	37d8      	adds	r7, #216	; 0xd8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	4000a000 	.word	0x4000a000
 8000eb4:	58024400 	.word	0x58024400
 8000eb8:	58020c00 	.word	0x58020c00

08000ebc <FDCAN1_MSG_config>:
/**
  * @brief  The application entry point.
  * @retval int
  */
void FDCAN1_MSG_config(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08a      	sub	sp, #40	; 0x28
 8000ec0:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef sFilterConfig;

	//Prepare CAN data
	myTxData[0] = 0xFF;
 8000ec2:	4b28      	ldr	r3, [pc, #160]	; (8000f64 <FDCAN1_MSG_config+0xa8>)
 8000ec4:	22ff      	movs	r2, #255	; 0xff
 8000ec6:	701a      	strb	r2, [r3, #0]
	myTxData[1] = 0x00;
 8000ec8:	4b26      	ldr	r3, [pc, #152]	; (8000f64 <FDCAN1_MSG_config+0xa8>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	705a      	strb	r2, [r3, #1]
	myTxData[2] = 0xFF;
 8000ece:	4b25      	ldr	r3, [pc, #148]	; (8000f64 <FDCAN1_MSG_config+0xa8>)
 8000ed0:	22ff      	movs	r2, #255	; 0xff
 8000ed2:	709a      	strb	r2, [r3, #2]
	myTxData[3] = 0x00;
 8000ed4:	4b23      	ldr	r3, [pc, #140]	; (8000f64 <FDCAN1_MSG_config+0xa8>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	70da      	strb	r2, [r3, #3]

	/* Configure Rx filter */
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000eda:	2300      	movs	r3, #0
 8000edc:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x123;
 8000eea:	f240 1323 	movw	r3, #291	; 0x123
 8000eee:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x7FF;
 8000ef0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000ef4:	617b      	str	r3, [r7, #20]
	HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig);
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	4619      	mov	r1, r3
 8000efa:	481b      	ldr	r0, [pc, #108]	; (8000f68 <FDCAN1_MSG_config+0xac>)
 8000efc:	f003 fc70 	bl	80047e0 <HAL_FDCAN_ConfigFilter>


	/* Configure global filter to reject all non-matching frames */
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 8000f00:	2301      	movs	r3, #1
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	2301      	movs	r3, #1
 8000f06:	2202      	movs	r2, #2
 8000f08:	2102      	movs	r1, #2
 8000f0a:	4817      	ldr	r0, [pc, #92]	; (8000f68 <FDCAN1_MSG_config+0xac>)
 8000f0c:	f003 fcde 	bl	80048cc <HAL_FDCAN_ConfigGlobalFilter>

	/* Start the FDCAN module */
	HAL_FDCAN_Start(&hfdcan1);
 8000f10:	4815      	ldr	r0, [pc, #84]	; (8000f68 <FDCAN1_MSG_config+0xac>)
 8000f12:	f003 fd08 	bl	8004926 <HAL_FDCAN_Start>

	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2101      	movs	r1, #1
 8000f1a:	4813      	ldr	r0, [pc, #76]	; (8000f68 <FDCAN1_MSG_config+0xac>)
 8000f1c:	f003 fd8a 	bl	8004a34 <HAL_FDCAN_ActivateNotification>

	/* Prepare Tx Header */
	TxHeader.Identifier = 0x322;
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f22:	f240 3222 	movw	r2, #802	; 0x322
 8000f26:	601a      	str	r2, [r3, #0]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 8000f28:	4b10      	ldr	r3, [pc, #64]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000f34:	4b0d      	ldr	r3, [pc, #52]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f36:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000f3a:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000f3c:	4b0b      	ldr	r3, [pc, #44]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000f42:	4b0a      	ldr	r3, [pc, #40]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000f48:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000f4e:	4b07      	ldr	r3, [pc, #28]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0;
 8000f54:	4b05      	ldr	r3, [pc, #20]	; (8000f6c <FDCAN1_MSG_config+0xb0>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	621a      	str	r2, [r3, #32]
}
 8000f5a:	bf00      	nop
 8000f5c:	3720      	adds	r7, #32
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	24000258 	.word	0x24000258
 8000f68:	24000260 	.word	0x24000260
 8000f6c:	24000364 	.word	0x24000364

08000f70 <Toggle_CAN_Data>:


void Toggle_CAN_Data(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
	if(myTxData[0] == 0x00)
 8000f74:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d10c      	bne.n	8000f96 <Toggle_CAN_Data+0x26>
	{
		myTxData[0] = 0xFF;
 8000f7c:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000f7e:	22ff      	movs	r2, #255	; 0xff
 8000f80:	701a      	strb	r2, [r3, #0]
		myTxData[1] = 0x00;
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	705a      	strb	r2, [r3, #1]
		myTxData[2] = 0xFF;
 8000f88:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000f8a:	22ff      	movs	r2, #255	; 0xff
 8000f8c:	709a      	strb	r2, [r3, #2]
		myTxData[3] = 0x00;
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	70da      	strb	r2, [r3, #3]
		myTxData[0] = 0x00;
		myTxData[1] = 0xFF;
		myTxData[2] = 0x00;
		myTxData[3] = 0xFF;
	}
}
 8000f94:	e00b      	b.n	8000fae <Toggle_CAN_Data+0x3e>
		myTxData[0] = 0x00;
 8000f96:	4b08      	ldr	r3, [pc, #32]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
		myTxData[1] = 0xFF;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000f9e:	22ff      	movs	r2, #255	; 0xff
 8000fa0:	705a      	strb	r2, [r3, #1]
		myTxData[2] = 0x00;
 8000fa2:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	709a      	strb	r2, [r3, #2]
		myTxData[3] = 0xFF;
 8000fa8:	4b03      	ldr	r3, [pc, #12]	; (8000fb8 <Toggle_CAN_Data+0x48>)
 8000faa:	22ff      	movs	r2, #255	; 0xff
 8000fac:	70da      	strb	r2, [r3, #3]
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	24000258 	.word	0x24000258

08000fbc <MX_GPIO_Init>:
        * EXTI
     PA9   ------> USB_OTG_HS_VBUS
     PA10   ------> USB_OTG_HS_ID
*/
void MX_GPIO_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08c      	sub	sp, #48	; 0x30
 8000fc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc2:	f107 031c 	add.w	r3, r7, #28
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd2:	4b8f      	ldr	r3, [pc, #572]	; (8001210 <MX_GPIO_Init+0x254>)
 8000fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fd8:	4a8d      	ldr	r2, [pc, #564]	; (8001210 <MX_GPIO_Init+0x254>)
 8000fda:	f043 0304 	orr.w	r3, r3, #4
 8000fde:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fe2:	4b8b      	ldr	r3, [pc, #556]	; (8001210 <MX_GPIO_Init+0x254>)
 8000fe4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fe8:	f003 0304 	and.w	r3, r3, #4
 8000fec:	61bb      	str	r3, [r7, #24]
 8000fee:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ff0:	4b87      	ldr	r3, [pc, #540]	; (8001210 <MX_GPIO_Init+0x254>)
 8000ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ff6:	4a86      	ldr	r2, [pc, #536]	; (8001210 <MX_GPIO_Init+0x254>)
 8000ff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001000:	4b83      	ldr	r3, [pc, #524]	; (8001210 <MX_GPIO_Init+0x254>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	4b80      	ldr	r3, [pc, #512]	; (8001210 <MX_GPIO_Init+0x254>)
 8001010:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001014:	4a7e      	ldr	r2, [pc, #504]	; (8001210 <MX_GPIO_Init+0x254>)
 8001016:	f043 0301 	orr.w	r3, r3, #1
 800101a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800101e:	4b7c      	ldr	r3, [pc, #496]	; (8001210 <MX_GPIO_Init+0x254>)
 8001020:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800102c:	4b78      	ldr	r3, [pc, #480]	; (8001210 <MX_GPIO_Init+0x254>)
 800102e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001032:	4a77      	ldr	r2, [pc, #476]	; (8001210 <MX_GPIO_Init+0x254>)
 8001034:	f043 0302 	orr.w	r3, r3, #2
 8001038:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800103c:	4b74      	ldr	r3, [pc, #464]	; (8001210 <MX_GPIO_Init+0x254>)
 800103e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800104a:	4b71      	ldr	r3, [pc, #452]	; (8001210 <MX_GPIO_Init+0x254>)
 800104c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001050:	4a6f      	ldr	r2, [pc, #444]	; (8001210 <MX_GPIO_Init+0x254>)
 8001052:	f043 0308 	orr.w	r3, r3, #8
 8001056:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800105a:	4b6d      	ldr	r3, [pc, #436]	; (8001210 <MX_GPIO_Init+0x254>)
 800105c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001060:	f003 0308 	and.w	r3, r3, #8
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001068:	4b69      	ldr	r3, [pc, #420]	; (8001210 <MX_GPIO_Init+0x254>)
 800106a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800106e:	4a68      	ldr	r2, [pc, #416]	; (8001210 <MX_GPIO_Init+0x254>)
 8001070:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001074:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001078:	4b65      	ldr	r3, [pc, #404]	; (8001210 <MX_GPIO_Init+0x254>)
 800107a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800107e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001086:	4b62      	ldr	r3, [pc, #392]	; (8001210 <MX_GPIO_Init+0x254>)
 8001088:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800108c:	4a60      	ldr	r2, [pc, #384]	; (8001210 <MX_GPIO_Init+0x254>)
 800108e:	f043 0310 	orr.w	r3, r3, #16
 8001092:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001096:	4b5e      	ldr	r3, [pc, #376]	; (8001210 <MX_GPIO_Init+0x254>)
 8001098:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800109c:	f003 0310 	and.w	r3, r3, #16
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_3, GPIO_PIN_RESET);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2109      	movs	r1, #9
 80010a8:	485a      	ldr	r0, [pc, #360]	; (8001214 <MX_GPIO_Init+0x258>)
 80010aa:	f004 f8e9 	bl	8005280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2108      	movs	r1, #8
 80010b2:	4859      	ldr	r0, [pc, #356]	; (8001218 <MX_GPIO_Init+0x25c>)
 80010b4:	f004 f8e4 	bl	8005280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
 80010ba:	f244 0101 	movw	r1, #16385	; 0x4001
 80010be:	4857      	ldr	r0, [pc, #348]	; (800121c <MX_GPIO_Init+0x260>)
 80010c0:	f004 f8de 	bl	8005280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80010c4:	2200      	movs	r2, #0
 80010c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010ca:	4855      	ldr	r0, [pc, #340]	; (8001220 <MX_GPIO_Init+0x264>)
 80010cc:	f004 f8d8 	bl	8005280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2102      	movs	r1, #2
 80010d4:	4853      	ldr	r0, [pc, #332]	; (8001224 <MX_GPIO_Init+0x268>)
 80010d6:	f004 f8d3 	bl	8005280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010e8:	f107 031c 	add.w	r3, r7, #28
 80010ec:	4619      	mov	r1, r3
 80010ee:	4849      	ldr	r0, [pc, #292]	; (8001214 <MX_GPIO_Init+0x258>)
 80010f0:	f003 ff1e 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80010f4:	2309      	movs	r3, #9
 80010f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	4619      	mov	r1, r3
 800110a:	4842      	ldr	r0, [pc, #264]	; (8001214 <MX_GPIO_Init+0x258>)
 800110c:	f003 ff10 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001110:	2308      	movs	r3, #8
 8001112:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001114:	2301      	movs	r3, #1
 8001116:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	2300      	movs	r3, #0
 800111e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	f107 031c 	add.w	r3, r7, #28
 8001124:	4619      	mov	r1, r3
 8001126:	483c      	ldr	r0, [pc, #240]	; (8001218 <MX_GPIO_Init+0x25c>)
 8001128:	f003 ff02 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 800112c:	f244 0301 	movw	r3, #16385	; 0x4001
 8001130:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001132:	2301      	movs	r3, #1
 8001134:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	2300      	movs	r3, #0
 800113c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113e:	f107 031c 	add.w	r3, r7, #28
 8001142:	4619      	mov	r1, r3
 8001144:	4835      	ldr	r0, [pc, #212]	; (800121c <MX_GPIO_Init+0x260>)
 8001146:	f003 fef3 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 800114a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800114e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001150:	2301      	movs	r3, #1
 8001152:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001158:	2300      	movs	r3, #0
 800115a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800115c:	f107 031c 	add.w	r3, r7, #28
 8001160:	4619      	mov	r1, r3
 8001162:	482f      	ldr	r0, [pc, #188]	; (8001220 <MX_GPIO_Init+0x264>)
 8001164:	f003 fee4 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8001168:	2380      	movs	r3, #128	; 0x80
 800116a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800116c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001170:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	4619      	mov	r1, r3
 800117c:	482a      	ldr	r0, [pc, #168]	; (8001228 <MX_GPIO_Init+0x26c>)
 800117e:	f003 fed7 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8001182:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001188:	2300      	movs	r3, #0
 800118a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001190:	f107 031c 	add.w	r3, r7, #28
 8001194:	4619      	mov	r1, r3
 8001196:	4820      	ldr	r0, [pc, #128]	; (8001218 <MX_GPIO_Init+0x25c>)
 8001198:	f003 feca 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 800119c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2302      	movs	r3, #2
 80011a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011aa:	2300      	movs	r3, #0
 80011ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 80011ae:	230a      	movs	r3, #10
 80011b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	4619      	mov	r1, r3
 80011b8:	4817      	ldr	r0, [pc, #92]	; (8001218 <MX_GPIO_Init+0x25c>)
 80011ba:	f003 feb9 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 80011be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011c4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 80011ce:	f107 031c 	add.w	r3, r7, #28
 80011d2:	4619      	mov	r1, r3
 80011d4:	480f      	ldr	r0, [pc, #60]	; (8001214 <MX_GPIO_Init+0x258>)
 80011d6:	f003 feab 	bl	8004f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 80011da:	2302      	movs	r3, #2
 80011dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011de:	2301      	movs	r3, #1
 80011e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e6:	2300      	movs	r3, #0
 80011e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 80011ea:	f107 031c 	add.w	r3, r7, #28
 80011ee:	4619      	mov	r1, r3
 80011f0:	480c      	ldr	r0, [pc, #48]	; (8001224 <MX_GPIO_Init+0x268>)
 80011f2:	f003 fe9d 	bl	8004f30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2100      	movs	r1, #0
 80011fa:	2028      	movs	r0, #40	; 0x28
 80011fc:	f001 fb2d 	bl	800285a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001200:	2028      	movs	r0, #40	; 0x28
 8001202:	f001 fb44 	bl	800288e <HAL_NVIC_EnableIRQ>

}
 8001206:	bf00      	nop
 8001208:	3730      	adds	r7, #48	; 0x30
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	58024400 	.word	0x58024400
 8001214:	58020800 	.word	0x58020800
 8001218:	58020000 	.word	0x58020000
 800121c:	58020400 	.word	0x58020400
 8001220:	58020c00 	.word	0x58020c00
 8001224:	58021000 	.word	0x58021000
 8001228:	58021800 	.word	0x58021800

0800122c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BTN1_Pin) /* Interrupt only for BTN1_Pin (1st button from left to right in the breadboard) */
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800123c:	d103      	bne.n	8001246 <HAL_GPIO_EXTI_Callback+0x1a>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800123e:	2101      	movs	r1, #1
 8001240:	4803      	ldr	r0, [pc, #12]	; (8001250 <HAL_GPIO_EXTI_Callback+0x24>)
 8001242:	f004 f836 	bl	80052b2 <HAL_GPIO_TogglePin>
	}

}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	58020400 	.word	0x58020400

08001254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  SM_STATES state = INIT;
 800125a:	2300      	movs	r3, #0
 800125c:	73fb      	strb	r3, [r7, #15]

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800125e:	f000 f9a1 	bl	80015a4 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001262:	4b76      	ldr	r3, [pc, #472]	; (800143c <main+0x1e8>)
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d11b      	bne.n	80012a6 <main+0x52>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800126e:	f3bf 8f4f 	dsb	sy
}
 8001272:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001274:	f3bf 8f6f 	isb	sy
}
 8001278:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800127a:	4b70      	ldr	r3, [pc, #448]	; (800143c <main+0x1e8>)
 800127c:	2200      	movs	r2, #0
 800127e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001282:	f3bf 8f4f 	dsb	sy
}
 8001286:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001288:	f3bf 8f6f 	isb	sy
}
 800128c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800128e:	4b6b      	ldr	r3, [pc, #428]	; (800143c <main+0x1e8>)
 8001290:	695b      	ldr	r3, [r3, #20]
 8001292:	4a6a      	ldr	r2, [pc, #424]	; (800143c <main+0x1e8>)
 8001294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001298:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800129a:	f3bf 8f4f 	dsb	sy
}
 800129e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012a0:	f3bf 8f6f 	isb	sy
}
 80012a4:	e000      	b.n	80012a8 <main+0x54>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80012a6:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80012a8:	4b64      	ldr	r3, [pc, #400]	; (800143c <main+0x1e8>)
 80012aa:	695b      	ldr	r3, [r3, #20]
 80012ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d138      	bne.n	8001326 <main+0xd2>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80012b4:	4b61      	ldr	r3, [pc, #388]	; (800143c <main+0x1e8>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80012bc:	f3bf 8f4f 	dsb	sy
}
 80012c0:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80012c2:	4b5e      	ldr	r3, [pc, #376]	; (800143c <main+0x1e8>)
 80012c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012c8:	60bb      	str	r3, [r7, #8]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	0b5b      	lsrs	r3, r3, #13
 80012ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80012d2:	607b      	str	r3, [r7, #4]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	08db      	lsrs	r3, r3, #3
 80012d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80012dc:	603b      	str	r3, [r7, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	015a      	lsls	r2, r3, #5
 80012e2:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80012e6:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80012ec:	4953      	ldr	r1, [pc, #332]	; (800143c <main+0x1e8>)
 80012ee:	4313      	orrs	r3, r2
 80012f0:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	1e5a      	subs	r2, r3, #1
 80012f8:	603a      	str	r2, [r7, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1ef      	bne.n	80012de <main+0x8a>
    } while(sets-- != 0U);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	1e5a      	subs	r2, r3, #1
 8001302:	607a      	str	r2, [r7, #4]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d1e5      	bne.n	80012d4 <main+0x80>
  __ASM volatile ("dsb 0xF":::"memory");
 8001308:	f3bf 8f4f 	dsb	sy
}
 800130c:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800130e:	4b4b      	ldr	r3, [pc, #300]	; (800143c <main+0x1e8>)
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	4a4a      	ldr	r2, [pc, #296]	; (800143c <main+0x1e8>)
 8001314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001318:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800131a:	f3bf 8f4f 	dsb	sy
}
 800131e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001320:	f3bf 8f6f 	isb	sy
}
 8001324:	e000      	b.n	8001328 <main+0xd4>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001326:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001328:	f001 f8f2 	bl	8002510 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800132c:	f000 f8a0 	bl	8001470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001330:	f7ff fe44 	bl	8000fbc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001334:	f000 fea8 	bl	8002088 <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 8001338:	f000 ff58 	bl	80021ec <MX_USB_OTG_HS_USB_Init>
  MX_LWIP_Init();
 800133c:	f008 fa70 	bl	8009820 <MX_LWIP_Init>
  MX_FDCAN1_Init();
 8001340:	f7ff fce2 	bl	8000d08 <MX_FDCAN1_Init>
  MX_TIM6_Init();
 8001344:	f000 fe46 	bl	8001fd4 <MX_TIM6_Init>
  MX_SPI1_Init();
 8001348:	f000 f95e 	bl	8001608 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  FDCAN1_MSG_config();
 800134c:	f7ff fdb6 	bl	8000ebc <FDCAN1_MSG_config>
  ST7735_Init(0);
 8001350:	2000      	movs	r0, #0
 8001352:	f7ff fad9 	bl	8000908 <ST7735_Init>
  fillScreen(BLACK);
 8001356:	2000      	movs	r0, #0
 8001358:	f7ff f9ca 	bl	80006f0 <fillScreen>
  tcp_server_init();
 800135c:	f000 fbc6 	bl	8001aec <tcp_server_init>
  //testAll();

  //Start Timer
  HAL_TIM_Base_Start(&htim6);
 8001360:	4837      	ldr	r0, [pc, #220]	; (8001440 <main+0x1ec>)
 8001362:	f006 fea1 	bl	80080a8 <HAL_TIM_Base_Start>

  //Get current time
  timer_val = __HAL_TIM_GET_COUNTER(&htim6);
 8001366:	4b36      	ldr	r3, [pc, #216]	; (8001440 <main+0x1ec>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136c:	b29a      	uxth	r2, r3
 800136e:	4b35      	ldr	r3, [pc, #212]	; (8001444 <main+0x1f0>)
 8001370:	801a      	strh	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(state)
 8001372:	7bfb      	ldrb	r3, [r7, #15]
 8001374:	2b02      	cmp	r3, #2
 8001376:	d05c      	beq.n	8001432 <main+0x1de>
 8001378:	2b02      	cmp	r3, #2
 800137a:	dc5c      	bgt.n	8001436 <main+0x1e2>
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <main+0x132>
 8001380:	2b01      	cmp	r3, #1
 8001382:	d033      	beq.n	80013ec <main+0x198>
					 state = IDLE;
					 break;

		  case STATE_2: break;

		  default: break;
 8001384:	e057      	b.n	8001436 <main+0x1e2>
		  case INIT: print_to_serial("Ethernet + CAN!\r\n");
 8001386:	4830      	ldr	r0, [pc, #192]	; (8001448 <main+0x1f4>)
 8001388:	f000 f8ee 	bl	8001568 <print_to_serial>
		  	  	  	 ST7735_SetRotation(2);
 800138c:	2002      	movs	r0, #2
 800138e:	f7ff fae7 	bl	8000960 <ST7735_SetRotation>
		  			 ST7735_WriteString(0, 0, "Hello Ethernet!", Font_11x18, RED,BLACK);
 8001392:	4b2e      	ldr	r3, [pc, #184]	; (800144c <main+0x1f8>)
 8001394:	2200      	movs	r2, #0
 8001396:	9202      	str	r2, [sp, #8]
 8001398:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800139c:	9201      	str	r2, [sp, #4]
 800139e:	685a      	ldr	r2, [r3, #4]
 80013a0:	9200      	str	r2, [sp, #0]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a2a      	ldr	r2, [pc, #168]	; (8001450 <main+0x1fc>)
 80013a6:	2100      	movs	r1, #0
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff fbd1 	bl	8000b50 <ST7735_WriteString>
		  			 ST7735_WriteString(0, 20, "Hello CAN!", Font_11x18, RED,BLACK);
 80013ae:	4b27      	ldr	r3, [pc, #156]	; (800144c <main+0x1f8>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	9202      	str	r2, [sp, #8]
 80013b4:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80013b8:	9201      	str	r2, [sp, #4]
 80013ba:	685a      	ldr	r2, [r3, #4]
 80013bc:	9200      	str	r2, [sp, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a24      	ldr	r2, [pc, #144]	; (8001454 <main+0x200>)
 80013c2:	2114      	movs	r1, #20
 80013c4:	2000      	movs	r0, #0
 80013c6:	f7ff fbc3 	bl	8000b50 <ST7735_WriteString>
		  			 ST7735_WriteString(0, 40, "Hello SPI!", Font_11x18, RED,BLACK);
 80013ca:	4b20      	ldr	r3, [pc, #128]	; (800144c <main+0x1f8>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	9202      	str	r2, [sp, #8]
 80013d0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80013d4:	9201      	str	r2, [sp, #4]
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	9200      	str	r2, [sp, #0]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a1e      	ldr	r2, [pc, #120]	; (8001458 <main+0x204>)
 80013de:	2128      	movs	r1, #40	; 0x28
 80013e0:	2000      	movs	r0, #0
 80013e2:	f7ff fbb5 	bl	8000b50 <ST7735_WriteString>
					 state = IDLE;
 80013e6:	2301      	movs	r3, #1
 80013e8:	73fb      	strb	r3, [r7, #15]
					 break;
 80013ea:	e025      	b.n	8001438 <main+0x1e4>
			  	  	 ethernetif_input(&gnetif);
 80013ec:	481b      	ldr	r0, [pc, #108]	; (800145c <main+0x208>)
 80013ee:	f008 fdd7 	bl	8009fa0 <ethernetif_input>
					 sys_check_timeouts();
 80013f2:	f010 ff19 	bl	8012228 <sys_check_timeouts>
					 if(__HAL_TIM_GET_COUNTER(&htim6) - timer_val >= 10000)
 80013f6:	4b12      	ldr	r3, [pc, #72]	; (8001440 <main+0x1ec>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fc:	4a11      	ldr	r2, [pc, #68]	; (8001444 <main+0x1f0>)
 80013fe:	8812      	ldrh	r2, [r2, #0]
 8001400:	1a9b      	subs	r3, r3, r2
 8001402:	f242 720f 	movw	r2, #9999	; 0x270f
 8001406:	4293      	cmp	r3, r2
 8001408:	d910      	bls.n	800142c <main+0x1d8>
					   	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 800140a:	2102      	movs	r1, #2
 800140c:	4814      	ldr	r0, [pc, #80]	; (8001460 <main+0x20c>)
 800140e:	f003 ff50 	bl	80052b2 <HAL_GPIO_TogglePin>
					   	  timer_val = __HAL_TIM_GET_COUNTER(&htim6);
 8001412:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <main+0x1ec>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001418:	b29a      	uxth	r2, r3
 800141a:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <main+0x1f0>)
 800141c:	801a      	strh	r2, [r3, #0]
					   	  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, myTxData);
 800141e:	4a11      	ldr	r2, [pc, #68]	; (8001464 <main+0x210>)
 8001420:	4911      	ldr	r1, [pc, #68]	; (8001468 <main+0x214>)
 8001422:	4812      	ldr	r0, [pc, #72]	; (800146c <main+0x218>)
 8001424:	f003 faaa 	bl	800497c <HAL_FDCAN_AddMessageToTxFifoQ>
					   	  Toggle_CAN_Data();
 8001428:	f7ff fda2 	bl	8000f70 <Toggle_CAN_Data>
					 state = IDLE;
 800142c:	2301      	movs	r3, #1
 800142e:	73fb      	strb	r3, [r7, #15]
					 break;
 8001430:	e002      	b.n	8001438 <main+0x1e4>
		  case STATE_2: break;
 8001432:	bf00      	nop
 8001434:	e79d      	b.n	8001372 <main+0x11e>
		  default: break;
 8001436:	bf00      	nop
	  switch(state)
 8001438:	e79b      	b.n	8001372 <main+0x11e>
 800143a:	bf00      	nop
 800143c:	e000ed00 	.word	0xe000ed00
 8001440:	2400043c 	.word	0x2400043c
 8001444:	240003b0 	.word	0x240003b0
 8001448:	08015e24 	.word	0x08015e24
 800144c:	24000000 	.word	0x24000000
 8001450:	08015e38 	.word	0x08015e38
 8001454:	08015e48 	.word	0x08015e48
 8001458:	08015e54 	.word	0x08015e54
 800145c:	24000520 	.word	0x24000520
 8001460:	58021000 	.word	0x58021000
 8001464:	24000258 	.word	0x24000258
 8001468:	24000364 	.word	0x24000364
 800146c:	24000260 	.word	0x24000260

08001470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b09c      	sub	sp, #112	; 0x70
 8001474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001476:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147a:	224c      	movs	r2, #76	; 0x4c
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f013 fc86 	bl	8014d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2220      	movs	r2, #32
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f013 fc80 	bl	8014d90 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001490:	2002      	movs	r0, #2
 8001492:	f003 ff43 	bl	800531c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001496:	2300      	movs	r3, #0
 8001498:	603b      	str	r3, [r7, #0]
 800149a:	4b31      	ldr	r3, [pc, #196]	; (8001560 <SystemClock_Config+0xf0>)
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014a2:	4a2f      	ldr	r2, [pc, #188]	; (8001560 <SystemClock_Config+0xf0>)
 80014a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014a8:	6193      	str	r3, [r2, #24]
 80014aa:	4b2d      	ldr	r3, [pc, #180]	; (8001560 <SystemClock_Config+0xf0>)
 80014ac:	699b      	ldr	r3, [r3, #24]
 80014ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014b2:	603b      	str	r3, [r7, #0]
 80014b4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80014b6:	bf00      	nop
 80014b8:	4b29      	ldr	r3, [pc, #164]	; (8001560 <SystemClock_Config+0xf0>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80014c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80014c4:	d1f8      	bne.n	80014b8 <SystemClock_Config+0x48>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80014c6:	4b27      	ldr	r3, [pc, #156]	; (8001564 <SystemClock_Config+0xf4>)
 80014c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ca:	f023 0303 	bic.w	r3, r3, #3
 80014ce:	4a25      	ldr	r2, [pc, #148]	; (8001564 <SystemClock_Config+0xf4>)
 80014d0:	f043 0302 	orr.w	r3, r3, #2
 80014d4:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80014d6:	2321      	movs	r3, #33	; 0x21
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80014da:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80014de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80014e0:	2301      	movs	r3, #1
 80014e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e4:	2302      	movs	r3, #2
 80014e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014e8:	2302      	movs	r3, #2
 80014ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ec:	2301      	movs	r3, #1
 80014ee:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80014f0:	2318      	movs	r3, #24
 80014f2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80014f4:	2301      	movs	r3, #1
 80014f6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014f8:	2302      	movs	r3, #2
 80014fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014fc:	2302      	movs	r3, #2
 80014fe:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001500:	230c      	movs	r3, #12
 8001502:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001504:	2300      	movs	r3, #0
 8001506:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001510:	4618      	mov	r0, r3
 8001512:	f003 ff3d 	bl	8005390 <HAL_RCC_OscConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800151c:	f000 f86f 	bl	80015fe <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001520:	233f      	movs	r3, #63	; 0x3f
 8001522:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001524:	2303      	movs	r3, #3
 8001526:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800152c:	2308      	movs	r3, #8
 800152e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001530:	2340      	movs	r3, #64	; 0x40
 8001532:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001534:	2340      	movs	r3, #64	; 0x40
 8001536:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001538:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800153c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800153e:	2340      	movs	r3, #64	; 0x40
 8001540:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	2101      	movs	r1, #1
 8001546:	4618      	mov	r0, r3
 8001548:	f004 face 	bl	8005ae8 <HAL_RCC_ClockConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8001552:	f000 f854 	bl	80015fe <Error_Handler>
  }
}
 8001556:	bf00      	nop
 8001558:	3770      	adds	r7, #112	; 0x70
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	58024800 	.word	0x58024800
 8001564:	58024400 	.word	0x58024400

08001568 <print_to_serial>:

/* USER CODE BEGIN 4 */
static void print_to_serial(char *myString)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b09c      	sub	sp, #112	; 0x70
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	uint8_t buffer[100];

	strcpy((char*)buffer, myString);
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	6879      	ldr	r1, [r7, #4]
 8001576:	4618      	mov	r0, r3
 8001578:	f013 fc6a 	bl	8014e50 <strcpy>
	HAL_UART_Transmit(&huart3, buffer, strlen((char*)buffer), HAL_MAX_DELAY);
 800157c:	f107 030c 	add.w	r3, r7, #12
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe fec5 	bl	8000310 <strlen>
 8001586:	4603      	mov	r3, r0
 8001588:	b29a      	uxth	r2, r3
 800158a:	f107 010c 	add.w	r1, r7, #12
 800158e:	f04f 33ff 	mov.w	r3, #4294967295
 8001592:	4803      	ldr	r0, [pc, #12]	; (80015a0 <print_to_serial+0x38>)
 8001594:	f006 ff98 	bl	80084c8 <HAL_UART_Transmit>

}
 8001598:	bf00      	nop
 800159a:	3770      	adds	r7, #112	; 0x70
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	24000488 	.word	0x24000488

080015a4 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80015aa:	463b      	mov	r3, r7
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80015b6:	f001 f985 	bl	80028c4 <HAL_MPU_Disable>
  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80015ba:	2301      	movs	r3, #1
 80015bc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80015be:	2300      	movs	r3, #0
 80015c0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 80015c2:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80015c6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 80015c8:	230e      	movs	r3, #14
 80015ca:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80015cc:	2300      	movs	r3, #0
 80015ce:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80015d0:	2301      	movs	r3, #1
 80015d2:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80015d4:	2303      	movs	r3, #3
 80015d6:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80015d8:	2301      	movs	r3, #1
 80015da:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80015dc:	2301      	movs	r3, #1
 80015de:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80015e8:	463b      	mov	r3, r7
 80015ea:	4618      	mov	r0, r3
 80015ec:	f001 f9a2 	bl	8002934 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80015f0:	2004      	movs	r0, #4
 80015f2:	f001 f97f 	bl	80028f4 <HAL_MPU_Enable>

}
 80015f6:	bf00      	nop
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001602:	b672      	cpsid	i
}
 8001604:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001606:	e7fe      	b.n	8001606 <Error_Handler+0x8>

08001608 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800160c:	4b27      	ldr	r3, [pc, #156]	; (80016ac <MX_SPI1_Init+0xa4>)
 800160e:	4a28      	ldr	r2, [pc, #160]	; (80016b0 <MX_SPI1_Init+0xa8>)
 8001610:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001612:	4b26      	ldr	r3, [pc, #152]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001614:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001618:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800161a:	4b24      	ldr	r3, [pc, #144]	; (80016ac <MX_SPI1_Init+0xa4>)
 800161c:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001620:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001622:	4b22      	ldr	r3, [pc, #136]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001624:	2207      	movs	r2, #7
 8001626:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001628:	4b20      	ldr	r3, [pc, #128]	; (80016ac <MX_SPI1_Init+0xa4>)
 800162a:	2200      	movs	r2, #0
 800162c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800162e:	4b1f      	ldr	r3, [pc, #124]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001630:	2200      	movs	r2, #0
 8001632:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001634:	4b1d      	ldr	r3, [pc, #116]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001636:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800163a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800163c:	4b1b      	ldr	r3, [pc, #108]	; (80016ac <MX_SPI1_Init+0xa4>)
 800163e:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8001642:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001644:	4b19      	ldr	r3, [pc, #100]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001646:	2200      	movs	r2, #0
 8001648:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800164a:	4b18      	ldr	r3, [pc, #96]	; (80016ac <MX_SPI1_Init+0xa4>)
 800164c:	2200      	movs	r2, #0
 800164e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001650:	4b16      	ldr	r3, [pc, #88]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001652:	2200      	movs	r2, #0
 8001654:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001656:	4b15      	ldr	r3, [pc, #84]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001658:	2200      	movs	r2, #0
 800165a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800165c:	4b13      	ldr	r3, [pc, #76]	; (80016ac <MX_SPI1_Init+0xa4>)
 800165e:	2200      	movs	r2, #0
 8001660:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001664:	2200      	movs	r2, #0
 8001666:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001668:	4b10      	ldr	r3, [pc, #64]	; (80016ac <MX_SPI1_Init+0xa4>)
 800166a:	2200      	movs	r2, #0
 800166c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800166e:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001670:	2200      	movs	r2, #0
 8001672:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001674:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001676:	2200      	movs	r2, #0
 8001678:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800167a:	4b0c      	ldr	r3, [pc, #48]	; (80016ac <MX_SPI1_Init+0xa4>)
 800167c:	2200      	movs	r2, #0
 800167e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001680:	4b0a      	ldr	r3, [pc, #40]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001682:	2200      	movs	r2, #0
 8001684:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001686:	4b09      	ldr	r3, [pc, #36]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001688:	2200      	movs	r2, #0
 800168a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800168c:	4b07      	ldr	r3, [pc, #28]	; (80016ac <MX_SPI1_Init+0xa4>)
 800168e:	2200      	movs	r2, #0
 8001690:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001692:	4b06      	ldr	r3, [pc, #24]	; (80016ac <MX_SPI1_Init+0xa4>)
 8001694:	2200      	movs	r2, #0
 8001696:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001698:	4804      	ldr	r0, [pc, #16]	; (80016ac <MX_SPI1_Init+0xa4>)
 800169a:	f006 f8cd 	bl	8007838 <HAL_SPI_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 80016a4:	f7ff ffab 	bl	80015fe <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	240003b4 	.word	0x240003b4
 80016b0:	40013000 	.word	0x40013000

080016b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b0b8      	sub	sp, #224	; 0xe0
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016cc:	f107 0318 	add.w	r3, r7, #24
 80016d0:	22b4      	movs	r2, #180	; 0xb4
 80016d2:	2100      	movs	r1, #0
 80016d4:	4618      	mov	r0, r3
 80016d6:	f013 fb5b 	bl	8014d90 <memset>
  if(spiHandle->Instance==SPI1)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a36      	ldr	r2, [pc, #216]	; (80017b8 <HAL_SPI_MspInit+0x104>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d165      	bne.n	80017b0 <HAL_SPI_MspInit+0xfc>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80016e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016ee:	f107 0318 	add.w	r3, r7, #24
 80016f2:	4618      	mov	r0, r3
 80016f4:	f004 fd84 	bl	8006200 <HAL_RCCEx_PeriphCLKConfig>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 80016fe:	f7ff ff7e 	bl	80015fe <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001702:	4b2e      	ldr	r3, [pc, #184]	; (80017bc <HAL_SPI_MspInit+0x108>)
 8001704:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001708:	4a2c      	ldr	r2, [pc, #176]	; (80017bc <HAL_SPI_MspInit+0x108>)
 800170a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800170e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001712:	4b2a      	ldr	r3, [pc, #168]	; (80017bc <HAL_SPI_MspInit+0x108>)
 8001714:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001718:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001720:	4b26      	ldr	r3, [pc, #152]	; (80017bc <HAL_SPI_MspInit+0x108>)
 8001722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001726:	4a25      	ldr	r2, [pc, #148]	; (80017bc <HAL_SPI_MspInit+0x108>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001730:	4b22      	ldr	r3, [pc, #136]	; (80017bc <HAL_SPI_MspInit+0x108>)
 8001732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800173e:	4b1f      	ldr	r3, [pc, #124]	; (80017bc <HAL_SPI_MspInit+0x108>)
 8001740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001744:	4a1d      	ldr	r2, [pc, #116]	; (80017bc <HAL_SPI_MspInit+0x108>)
 8001746:	f043 0308 	orr.w	r3, r3, #8
 800174a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800174e:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <HAL_SPI_MspInit+0x108>)
 8001750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001754:	f003 0308 	and.w	r3, r3, #8
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800175c:	2320      	movs	r3, #32
 800175e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001762:	2302      	movs	r3, #2
 8001764:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001774:	2305      	movs	r3, #5
 8001776:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800177e:	4619      	mov	r1, r3
 8001780:	480f      	ldr	r0, [pc, #60]	; (80017c0 <HAL_SPI_MspInit+0x10c>)
 8001782:	f003 fbd5 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001786:	2380      	movs	r3, #128	; 0x80
 8001788:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178c:	2302      	movs	r3, #2
 800178e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001792:	2300      	movs	r3, #0
 8001794:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001798:	2300      	movs	r3, #0
 800179a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800179e:	2305      	movs	r3, #5
 80017a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017a4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017a8:	4619      	mov	r1, r3
 80017aa:	4806      	ldr	r0, [pc, #24]	; (80017c4 <HAL_SPI_MspInit+0x110>)
 80017ac:	f003 fbc0 	bl	8004f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80017b0:	bf00      	nop
 80017b2:	37e0      	adds	r7, #224	; 0xe0
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40013000 	.word	0x40013000
 80017bc:	58024400 	.word	0x58024400
 80017c0:	58020000 	.word	0x58020000
 80017c4:	58020c00 	.word	0x58020c00

080017c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ce:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <HAL_MspInit+0x30>)
 80017d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80017d4:	4a08      	ldr	r2, [pc, #32]	; (80017f8 <HAL_MspInit+0x30>)
 80017d6:	f043 0302 	orr.w	r3, r3, #2
 80017da:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80017de:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <HAL_MspInit+0x30>)
 80017e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	58024400 	.word	0x58024400

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001800:	e7fe      	b.n	8001800 <NMI_Handler+0x4>

08001802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001806:	e7fe      	b.n	8001806 <HardFault_Handler+0x4>

08001808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800180c:	e7fe      	b.n	800180c <MemManage_Handler+0x4>

0800180e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001812:	e7fe      	b.n	8001812 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	e7fe      	b.n	8001818 <UsageFault_Handler+0x4>

0800181a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001848:	f000 fed4 	bl	80025f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}

08001850 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN1_Pin);
 8001854:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001858:	f003 fd45 	bl	80052e6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}

08001860 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
	return 1;
 8001864:	2301      	movs	r3, #1
}
 8001866:	4618      	mov	r0, r3
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <_kill>:

int _kill(int pid, int sig)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800187a:	4b05      	ldr	r3, [pc, #20]	; (8001890 <_kill+0x20>)
 800187c:	2216      	movs	r2, #22
 800187e:	601a      	str	r2, [r3, #0]
	return -1;
 8001880:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	24003620 	.word	0x24003620

08001894 <_exit>:

void _exit (int status)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800189c:	f04f 31ff 	mov.w	r1, #4294967295
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff ffe5 	bl	8001870 <_kill>
	while (1) {}		/* Make sure we hang here */
 80018a6:	e7fe      	b.n	80018a6 <_exit+0x12>

080018a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
 80018b8:	e00a      	b.n	80018d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018ba:	f3af 8000 	nop.w
 80018be:	4601      	mov	r1, r0
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	60ba      	str	r2, [r7, #8]
 80018c6:	b2ca      	uxtb	r2, r1
 80018c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	3301      	adds	r3, #1
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	697a      	ldr	r2, [r7, #20]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	dbf0      	blt.n	80018ba <_read+0x12>
	}

return len;
 80018d8:	687b      	ldr	r3, [r7, #4]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3718      	adds	r7, #24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b086      	sub	sp, #24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	60f8      	str	r0, [r7, #12]
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ee:	2300      	movs	r3, #0
 80018f0:	617b      	str	r3, [r7, #20]
 80018f2:	e009      	b.n	8001908 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	1c5a      	adds	r2, r3, #1
 80018f8:	60ba      	str	r2, [r7, #8]
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	3301      	adds	r3, #1
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	697a      	ldr	r2, [r7, #20]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	429a      	cmp	r2, r3
 800190e:	dbf1      	blt.n	80018f4 <_write+0x12>
	}
	return len;
 8001910:	687b      	ldr	r3, [r7, #4]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <_close>:

int _close(int file)
{
 800191a:	b480      	push	{r7}
 800191c:	b083      	sub	sp, #12
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
	return -1;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001942:	605a      	str	r2, [r3, #4]
	return 0;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <_isatty>:

int _isatty(int file)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
	return 1;
 800195a:	2301      	movs	r3, #1
}
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
	return 0;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
	...

08001984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001984:	b480      	push	{r7}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800198c:	4a14      	ldr	r2, [pc, #80]	; (80019e0 <_sbrk+0x5c>)
 800198e:	4b15      	ldr	r3, [pc, #84]	; (80019e4 <_sbrk+0x60>)
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001998:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <_sbrk+0x64>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019a0:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <_sbrk+0x64>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	; (80019ec <_sbrk+0x68>)
 80019a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019a6:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <_sbrk+0x64>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d205      	bcs.n	80019c0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80019b4:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <_sbrk+0x6c>)
 80019b6:	220c      	movs	r2, #12
 80019b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	e009      	b.n	80019d4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80019c0:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <_sbrk+0x64>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <_sbrk+0x64>)
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4413      	add	r3, r2
 80019ce:	4a06      	ldr	r2, [pc, #24]	; (80019e8 <_sbrk+0x64>)
 80019d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019d2:	68fb      	ldr	r3, [r7, #12]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	371c      	adds	r7, #28
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	24050000 	.word	0x24050000
 80019e4:	00000400 	.word	0x00000400
 80019e8:	240000b8 	.word	0x240000b8
 80019ec:	24003630 	.word	0x24003630
 80019f0:	24003620 	.word	0x24003620

080019f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019f8:	4b34      	ldr	r3, [pc, #208]	; (8001acc <SystemInit+0xd8>)
 80019fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019fe:	4a33      	ldr	r2, [pc, #204]	; (8001acc <SystemInit+0xd8>)
 8001a00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a08:	4b31      	ldr	r3, [pc, #196]	; (8001ad0 <SystemInit+0xdc>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 030f 	and.w	r3, r3, #15
 8001a10:	2b06      	cmp	r3, #6
 8001a12:	d807      	bhi.n	8001a24 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a14:	4b2e      	ldr	r3, [pc, #184]	; (8001ad0 <SystemInit+0xdc>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f023 030f 	bic.w	r3, r3, #15
 8001a1c:	4a2c      	ldr	r2, [pc, #176]	; (8001ad0 <SystemInit+0xdc>)
 8001a1e:	f043 0307 	orr.w	r3, r3, #7
 8001a22:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001a24:	4b2b      	ldr	r3, [pc, #172]	; (8001ad4 <SystemInit+0xe0>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a2a      	ldr	r2, [pc, #168]	; (8001ad4 <SystemInit+0xe0>)
 8001a2a:	f043 0301 	orr.w	r3, r3, #1
 8001a2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001a30:	4b28      	ldr	r3, [pc, #160]	; (8001ad4 <SystemInit+0xe0>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001a36:	4b27      	ldr	r3, [pc, #156]	; (8001ad4 <SystemInit+0xe0>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	4926      	ldr	r1, [pc, #152]	; (8001ad4 <SystemInit+0xe0>)
 8001a3c:	4b26      	ldr	r3, [pc, #152]	; (8001ad8 <SystemInit+0xe4>)
 8001a3e:	4013      	ands	r3, r2
 8001a40:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001a42:	4b23      	ldr	r3, [pc, #140]	; (8001ad0 <SystemInit+0xdc>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0308 	and.w	r3, r3, #8
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d007      	beq.n	8001a5e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a4e:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <SystemInit+0xdc>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f023 030f 	bic.w	r3, r3, #15
 8001a56:	4a1e      	ldr	r2, [pc, #120]	; (8001ad0 <SystemInit+0xdc>)
 8001a58:	f043 0307 	orr.w	r3, r3, #7
 8001a5c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001a5e:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <SystemInit+0xe0>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001a64:	4b1b      	ldr	r3, [pc, #108]	; (8001ad4 <SystemInit+0xe0>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ad4 <SystemInit+0xe0>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001a70:	4b18      	ldr	r3, [pc, #96]	; (8001ad4 <SystemInit+0xe0>)
 8001a72:	4a1a      	ldr	r2, [pc, #104]	; (8001adc <SystemInit+0xe8>)
 8001a74:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001a76:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <SystemInit+0xe0>)
 8001a78:	4a19      	ldr	r2, [pc, #100]	; (8001ae0 <SystemInit+0xec>)
 8001a7a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001a7c:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <SystemInit+0xe0>)
 8001a7e:	4a19      	ldr	r2, [pc, #100]	; (8001ae4 <SystemInit+0xf0>)
 8001a80:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001a82:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <SystemInit+0xe0>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <SystemInit+0xe0>)
 8001a8a:	4a16      	ldr	r2, [pc, #88]	; (8001ae4 <SystemInit+0xf0>)
 8001a8c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <SystemInit+0xe0>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <SystemInit+0xe0>)
 8001a96:	4a13      	ldr	r2, [pc, #76]	; (8001ae4 <SystemInit+0xf0>)
 8001a98:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <SystemInit+0xe0>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <SystemInit+0xe0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a0b      	ldr	r2, [pc, #44]	; (8001ad4 <SystemInit+0xe0>)
 8001aa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aaa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <SystemInit+0xe0>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	; (8001ae8 <SystemInit+0xf4>)
 8001ab4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001ab8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001aba:	4b04      	ldr	r3, [pc, #16]	; (8001acc <SystemInit+0xd8>)
 8001abc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ac0:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001ac2:	bf00      	nop
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	e000ed00 	.word	0xe000ed00
 8001ad0:	52002000 	.word	0x52002000
 8001ad4:	58024400 	.word	0x58024400
 8001ad8:	eaf6ed7f 	.word	0xeaf6ed7f
 8001adc:	02020200 	.word	0x02020200
 8001ae0:	01ff0000 	.word	0x01ff0000
 8001ae4:	01010280 	.word	0x01010280
 8001ae8:	52004000 	.word	0x52004000

08001aec <tcp_server_init>:
   3. Listen for the  incoming requests by the client
   4. Accept the Request, and now the server is ready for the data transfer
 */

void tcp_server_init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
	/* 1. create new tcp pcb */
	struct tcp_pcb *tpcb;

	tpcb = tcp_new();
 8001af2:	f00b fdeb 	bl	800d6cc <tcp_new>
 8001af6:	60f8      	str	r0, [r7, #12]

	err_t err;

	/* 2. bind _pcb to port 7 ( protocol) */
	ip_addr_t myIPADDR;
	IP_ADDR4(&myIPADDR, 192, 168, 1, 200);
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <tcp_server_init+0x4c>)
 8001afa:	607b      	str	r3, [r7, #4]
	err = tcp_bind(tpcb, &myIPADDR, 10);
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	220a      	movs	r2, #10
 8001b00:	4619      	mov	r1, r3
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f00a fd3e 	bl	800c584 <tcp_bind>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	72fb      	strb	r3, [r7, #11]

	if (err == ERR_OK)
 8001b0c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d109      	bne.n	8001b28 <tcp_server_init+0x3c>
	{
		/* 3. start tcp listening for _pcb */
		tpcb = tcp_listen(tpcb);
 8001b14:	21ff      	movs	r1, #255	; 0xff
 8001b16:	68f8      	ldr	r0, [r7, #12]
 8001b18:	f00a fdec 	bl	800c6f4 <tcp_listen_with_backlog>
 8001b1c:	60f8      	str	r0, [r7, #12]

		/* 4. initialize LwIP tcp_accept callback function */
		tcp_accept(tpcb, tcp_server_accept);
 8001b1e:	4907      	ldr	r1, [pc, #28]	; (8001b3c <tcp_server_init+0x50>)
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f00b fe53 	bl	800d7cc <tcp_accept>
	else
	{
		/* deallocate the pcb */
		memp_free(MEMP_TCP_PCB, tpcb);
	}
}
 8001b26:	e003      	b.n	8001b30 <tcp_server_init+0x44>
		memp_free(MEMP_TCP_PCB, tpcb);
 8001b28:	68f9      	ldr	r1, [r7, #12]
 8001b2a:	2001      	movs	r0, #1
 8001b2c:	f009 f910 	bl	800ad50 <memp_free>
}
 8001b30:	bf00      	nop
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	c801a8c0 	.word	0xc801a8c0
 8001b3c:	08001b41 	.word	0x08001b41

08001b40 <tcp_server_accept>:
  * @param  newpcb: pointer on tcp_pcb struct for the newly created tcp connection
  * @param  err: not used
  * @retval err_t: error status
  */
static err_t tcp_server_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	60f8      	str	r0, [r7, #12]
 8001b48:	60b9      	str	r1, [r7, #8]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	71fb      	strb	r3, [r7, #7]

  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  /* set priority for the newly accepted tcp connection newpcb */
  tcp_setprio(newpcb, TCP_PRIO_MIN);
 8001b4e:	2101      	movs	r1, #1
 8001b50:	68b8      	ldr	r0, [r7, #8]
 8001b52:	f00b fbc9 	bl	800d2e8 <tcp_setprio>

  /* allocate structure es to maintain tcp connection information */
  es = (struct tcp_server_struct *)mem_malloc(sizeof(struct tcp_server_struct));
 8001b56:	200c      	movs	r0, #12
 8001b58:	f008 fefa 	bl	800a950 <mem_malloc>
 8001b5c:	6138      	str	r0, [r7, #16]
  if (es != NULL)
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d01f      	beq.n	8001ba4 <tcp_server_accept+0x64>
  {
    es->state = ES_ACCEPTED;
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
    es->pcb = newpcb;
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	68ba      	ldr	r2, [r7, #8]
 8001b6e:	605a      	str	r2, [r3, #4]
    es->retries = 0;
 8001b70:	693b      	ldr	r3, [r7, #16]
 8001b72:	2200      	movs	r2, #0
 8001b74:	705a      	strb	r2, [r3, #1]
    es->p = NULL;
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]

    /* pass newly allocated es structure as argument to newpcb */
    tcp_arg(newpcb, es);
 8001b7c:	6939      	ldr	r1, [r7, #16]
 8001b7e:	68b8      	ldr	r0, [r7, #8]
 8001b80:	f00b fdac 	bl	800d6dc <tcp_arg>

    /* initialize lwip tcp_recv callback function for newpcb  */
    tcp_recv(newpcb, tcp_server_recv);
 8001b84:	490d      	ldr	r1, [pc, #52]	; (8001bbc <tcp_server_accept+0x7c>)
 8001b86:	68b8      	ldr	r0, [r7, #8]
 8001b88:	f00b fdba 	bl	800d700 <tcp_recv>

    /* initialize lwip tcp_err callback function for newpcb  */
    tcp_err(newpcb, tcp_server_error);
 8001b8c:	490c      	ldr	r1, [pc, #48]	; (8001bc0 <tcp_server_accept+0x80>)
 8001b8e:	68b8      	ldr	r0, [r7, #8]
 8001b90:	f00b fdfa 	bl	800d788 <tcp_err>

    /* initialize lwip tcp_poll callback function for newpcb */
    tcp_poll(newpcb, tcp_server_poll, 0);
 8001b94:	2200      	movs	r2, #0
 8001b96:	490b      	ldr	r1, [pc, #44]	; (8001bc4 <tcp_server_accept+0x84>)
 8001b98:	68b8      	ldr	r0, [r7, #8]
 8001b9a:	f00b fe2f 	bl	800d7fc <tcp_poll>

    ret_err = ERR_OK;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	75fb      	strb	r3, [r7, #23]
 8001ba2:	e005      	b.n	8001bb0 <tcp_server_accept+0x70>
  }
  else
  {
    /*  close tcp connection */
    tcp_server_connection_close(newpcb, es);
 8001ba4:	6939      	ldr	r1, [r7, #16]
 8001ba6:	68b8      	ldr	r0, [r7, #8]
 8001ba8:	f000 f965 	bl	8001e76 <tcp_server_connection_close>
    /* return memory error */
    ret_err = ERR_MEM;
 8001bac:	23ff      	movs	r3, #255	; 0xff
 8001bae:	75fb      	strb	r3, [r7, #23]
  }
  return ret_err;
 8001bb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	08001bc9 	.word	0x08001bc9
 8001bc0:	08001cfd 	.word	0x08001cfd
 8001bc4:	08001d21 	.word	0x08001d21

08001bc8 <tcp_server_recv>:
  * @param  pbuf: pointer on the received pbuf
  * @param  err: error information regarding the reveived pbuf
  * @retval err_t: error code
  */
static err_t tcp_server_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
 8001bd4:	70fb      	strb	r3, [r7, #3]
  struct tcp_server_struct *es;
  err_t ret_err;

  LWIP_ASSERT("arg != NULL",arg != NULL);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d105      	bne.n	8001be8 <tcp_server_recv+0x20>
 8001bdc:	4b43      	ldr	r3, [pc, #268]	; (8001cec <tcp_server_recv+0x124>)
 8001bde:	22c3      	movs	r2, #195	; 0xc3
 8001be0:	4943      	ldr	r1, [pc, #268]	; (8001cf0 <tcp_server_recv+0x128>)
 8001be2:	4844      	ldr	r0, [pc, #272]	; (8001cf4 <tcp_server_recv+0x12c>)
 8001be4:	f013 f8dc 	bl	8014da0 <iprintf>

  es = (struct tcp_server_struct *)arg;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	61bb      	str	r3, [r7, #24]

  /* if we receive an empty tcp frame from client => close connection */
  if (p == NULL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d116      	bne.n	8001c20 <tcp_server_recv+0x58>
  {
    /* remote host closed connection */
    es->state = ES_CLOSING;
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	2203      	movs	r2, #3
 8001bf6:	701a      	strb	r2, [r3, #0]
    if(es->p == NULL)
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d104      	bne.n	8001c0a <tcp_server_recv+0x42>
    {
       /* we're done sending, close connection */
       tcp_server_connection_close(tpcb, es);
 8001c00:	69b9      	ldr	r1, [r7, #24]
 8001c02:	68b8      	ldr	r0, [r7, #8]
 8001c04:	f000 f937 	bl	8001e76 <tcp_server_connection_close>
 8001c08:	e007      	b.n	8001c1a <tcp_server_recv+0x52>
    }
    else
    {
      /* we're not done yet */
      /* acknowledge received packet */
      tcp_sent(tpcb, tcp_server_sent);
 8001c0a:	493b      	ldr	r1, [pc, #236]	; (8001cf8 <tcp_server_recv+0x130>)
 8001c0c:	68b8      	ldr	r0, [r7, #8]
 8001c0e:	f00b fd99 	bl	800d744 <tcp_sent>

      /* send remaining data*/
      tcp_server_send(tpcb, es);
 8001c12:	69b9      	ldr	r1, [r7, #24]
 8001c14:	68b8      	ldr	r0, [r7, #8]
 8001c16:	f000 f8db 	bl	8001dd0 <tcp_server_send>
    }
    ret_err = ERR_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	77fb      	strb	r3, [r7, #31]
 8001c1e:	e05f      	b.n	8001ce0 <tcp_server_recv+0x118>
  }
  /* else : a non empty frame was received from client but for some reason err != ERR_OK */
  else if(err != ERR_OK)
 8001c20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d00b      	beq.n	8001c40 <tcp_server_recv+0x78>
  {
    /* free received pbuf*/
    if (p != NULL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d005      	beq.n	8001c3a <tcp_server_recv+0x72>
    {
      es->p = NULL;
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
      pbuf_free(p);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f009 ff01 	bl	800ba3c <pbuf_free>
    }
    ret_err = err;
 8001c3a:	78fb      	ldrb	r3, [r7, #3]
 8001c3c:	77fb      	strb	r3, [r7, #31]
 8001c3e:	e04f      	b.n	8001ce0 <tcp_server_recv+0x118>
  }
  else if(es->state == ES_ACCEPTED)
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d110      	bne.n	8001c6a <tcp_server_recv+0xa2>
  {
    /* first data chunk in p->payload */
    es->state = ES_RECEIVED;
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	701a      	strb	r2, [r3, #0]

    /* store reference to incoming pbuf (chain) */
    es->p = p;
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	609a      	str	r2, [r3, #8]

    /* initialize LwIP tcp_sent callback function */
    tcp_sent(tpcb, tcp_server_sent);
 8001c54:	4928      	ldr	r1, [pc, #160]	; (8001cf8 <tcp_server_recv+0x130>)
 8001c56:	68b8      	ldr	r0, [r7, #8]
 8001c58:	f00b fd74 	bl	800d744 <tcp_sent>

    /* handle the received data */
    tcp_server_handle(tpcb, es);
 8001c5c:	69b9      	ldr	r1, [r7, #24]
 8001c5e:	68b8      	ldr	r0, [r7, #8]
 8001c60:	f000 f930 	bl	8001ec4 <tcp_server_handle>

    ret_err = ERR_OK;
 8001c64:	2300      	movs	r3, #0
 8001c66:	77fb      	strb	r3, [r7, #31]
 8001c68:	e03a      	b.n	8001ce0 <tcp_server_recv+0x118>
  }
  else if (es->state == ES_RECEIVED)
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d115      	bne.n	8001c9e <tcp_server_recv+0xd6>
  {
    /* more data received from client and previous data has been already sent*/
    if(es->p == NULL)
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d107      	bne.n	8001c8a <tcp_server_recv+0xc2>
    {
      es->p = p;
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	609a      	str	r2, [r3, #8]

      /* handle the received data */
      tcp_server_handle(tpcb, es);
 8001c80:	69b9      	ldr	r1, [r7, #24]
 8001c82:	68b8      	ldr	r0, [r7, #8]
 8001c84:	f000 f91e 	bl	8001ec4 <tcp_server_handle>
 8001c88:	e006      	b.n	8001c98 <tcp_server_recv+0xd0>
    else
    {
      struct pbuf *ptr;

      /* chain pbufs to the end of what we recv'ed previously  */
      ptr = es->p;
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	617b      	str	r3, [r7, #20]
      pbuf_chain(ptr,p);
 8001c90:	6879      	ldr	r1, [r7, #4]
 8001c92:	6978      	ldr	r0, [r7, #20]
 8001c94:	f009 ffea 	bl	800bc6c <pbuf_chain>
    }
    ret_err = ERR_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	77fb      	strb	r3, [r7, #31]
 8001c9c:	e020      	b.n	8001ce0 <tcp_server_recv+0x118>
  }
  else if(es->state == ES_CLOSING)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b03      	cmp	r3, #3
 8001ca4:	d10e      	bne.n	8001cc4 <tcp_server_recv+0xfc>
  {
    /* odd case, remote side closing twice, trash data */
    tcp_recved(tpcb, p->tot_len);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	891b      	ldrh	r3, [r3, #8]
 8001caa:	4619      	mov	r1, r3
 8001cac:	68b8      	ldr	r0, [r7, #8]
 8001cae:	f00a fe37 	bl	800c920 <tcp_recved>
    es->p = NULL;
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f009 febf 	bl	800ba3c <pbuf_free>
    ret_err = ERR_OK;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	77fb      	strb	r3, [r7, #31]
 8001cc2:	e00d      	b.n	8001ce0 <tcp_server_recv+0x118>
  }
  else
  {
    /* unknown es->state, trash data  */
    tcp_recved(tpcb, p->tot_len);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	891b      	ldrh	r3, [r3, #8]
 8001cc8:	4619      	mov	r1, r3
 8001cca:	68b8      	ldr	r0, [r7, #8]
 8001ccc:	f00a fe28 	bl	800c920 <tcp_recved>
    es->p = NULL;
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f009 feb0 	bl	800ba3c <pbuf_free>
    ret_err = ERR_OK;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	77fb      	strb	r3, [r7, #31]
  }
  return ret_err;
 8001ce0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3720      	adds	r7, #32
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	08015e60 	.word	0x08015e60
 8001cf0:	08015e7c 	.word	0x08015e7c
 8001cf4:	08015e88 	.word	0x08015e88
 8001cf8:	08001d81 	.word	0x08001d81

08001cfc <tcp_server_error>:
  * @param  arg: pointer on argument parameter
  * @param  err: not used
  * @retval None
  */
static void tcp_server_error(void *arg, err_t err)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	460b      	mov	r3, r1
 8001d06:	70fb      	strb	r3, [r7, #3]
  struct tcp_server_struct *es;

  LWIP_UNUSED_ARG(err);

  es = (struct tcp_server_struct *)arg;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	60fb      	str	r3, [r7, #12]
  if (es != NULL)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d002      	beq.n	8001d18 <tcp_server_error+0x1c>
  {
    /*  free es structure */
    mem_free(es);
 8001d12:	68f8      	ldr	r0, [r7, #12]
 8001d14:	f008 fcb6 	bl	800a684 <mem_free>
  }
}
 8001d18:	bf00      	nop
 8001d1a:	3710      	adds	r7, #16
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <tcp_server_poll>:
  * @param  arg: pointer on argument passed to callback
  * @param  tpcb: pointer on the tcp_pcb for the current tcp connection
  * @retval err_t: error code
  */
static err_t tcp_server_poll(void *arg, struct tcp_pcb *tpcb)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  err_t ret_err;
  struct tcp_server_struct *es;

  es = (struct tcp_server_struct *)arg;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	60bb      	str	r3, [r7, #8]
  if (es != NULL)
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d017      	beq.n	8001d64 <tcp_server_poll+0x44>
  {
    if (es->p != NULL)
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d008      	beq.n	8001d4e <tcp_server_poll+0x2e>
    {
      tcp_sent(tpcb, tcp_server_sent);
 8001d3c:	490f      	ldr	r1, [pc, #60]	; (8001d7c <tcp_server_poll+0x5c>)
 8001d3e:	6838      	ldr	r0, [r7, #0]
 8001d40:	f00b fd00 	bl	800d744 <tcp_sent>
      /* there is a remaining pbuf (chain) , try to send data */
      tcp_server_send(tpcb, es);
 8001d44:	68b9      	ldr	r1, [r7, #8]
 8001d46:	6838      	ldr	r0, [r7, #0]
 8001d48:	f000 f842 	bl	8001dd0 <tcp_server_send>
 8001d4c:	e007      	b.n	8001d5e <tcp_server_poll+0x3e>
    }
    else
    {
      /* no remaining pbuf (chain)  */
      if(es->state == ES_CLOSING)
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b03      	cmp	r3, #3
 8001d54:	d103      	bne.n	8001d5e <tcp_server_poll+0x3e>
      {
        /*  close tcp connection */
        tcp_server_connection_close(tpcb, es);
 8001d56:	68b9      	ldr	r1, [r7, #8]
 8001d58:	6838      	ldr	r0, [r7, #0]
 8001d5a:	f000 f88c 	bl	8001e76 <tcp_server_connection_close>
      }
    }
    ret_err = ERR_OK;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	73fb      	strb	r3, [r7, #15]
 8001d62:	e004      	b.n	8001d6e <tcp_server_poll+0x4e>
  }
  else
  {
    /* nothing to be done */
    tcp_abort(tpcb);
 8001d64:	6838      	ldr	r0, [r7, #0]
 8001d66:	f00a fc01 	bl	800c56c <tcp_abort>
    ret_err = ERR_ABRT;
 8001d6a:	23f3      	movs	r3, #243	; 0xf3
 8001d6c:	73fb      	strb	r3, [r7, #15]
  }
  return ret_err;
 8001d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	08001d81 	.word	0x08001d81

08001d80 <tcp_server_sent>:
  *         is received from remote host for sent data)
  * @param  None
  * @retval None
  */
static err_t tcp_server_sent(void *arg, struct tcp_pcb *tpcb, u16_t len)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	80fb      	strh	r3, [r7, #6]
  struct tcp_server_struct *es;

  LWIP_UNUSED_ARG(len);

  es = (struct tcp_server_struct *)arg;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	617b      	str	r3, [r7, #20]
  es->retries = 0;
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2200      	movs	r2, #0
 8001d96:	705a      	strb	r2, [r3, #1]

  if(es->p != NULL)
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d008      	beq.n	8001db2 <tcp_server_sent+0x32>
  {
    /* still got pbufs to send */
    tcp_sent(tpcb, tcp_server_sent);
 8001da0:	490a      	ldr	r1, [pc, #40]	; (8001dcc <tcp_server_sent+0x4c>)
 8001da2:	68b8      	ldr	r0, [r7, #8]
 8001da4:	f00b fcce 	bl	800d744 <tcp_sent>
    tcp_server_send(tpcb, es);
 8001da8:	6979      	ldr	r1, [r7, #20]
 8001daa:	68b8      	ldr	r0, [r7, #8]
 8001dac:	f000 f810 	bl	8001dd0 <tcp_server_send>
 8001db0:	e007      	b.n	8001dc2 <tcp_server_sent+0x42>
  }
  else
  {
    /* if no more data to send and client closed connection*/
    if(es->state == ES_CLOSING)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	2b03      	cmp	r3, #3
 8001db8:	d103      	bne.n	8001dc2 <tcp_server_sent+0x42>
      tcp_server_connection_close(tpcb, es);
 8001dba:	6979      	ldr	r1, [r7, #20]
 8001dbc:	68b8      	ldr	r0, [r7, #8]
 8001dbe:	f000 f85a 	bl	8001e76 <tcp_server_connection_close>
  }
  return ERR_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	08001d81 	.word	0x08001d81

08001dd0 <tcp_server_send>:
  * @param  tpcb: pointer on the tcp_pcb connection
  * @param  es: pointer on _state structure
  * @retval None
  */
static void tcp_server_send(struct tcp_pcb *tpcb, struct tcp_server_struct *es)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b086      	sub	sp, #24
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  struct pbuf *ptr;
  err_t wr_err = ERR_OK;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	75fb      	strb	r3, [r7, #23]

  while ((wr_err == ERR_OK) &&
 8001dde:	e036      	b.n	8001e4e <tcp_server_send+0x7e>
         (es->p != NULL) &&
         (es->p->len <= tcp_sndbuf(tpcb)))
  {

    /* get pointer on pbuf from es structure */
    ptr = es->p;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	613b      	str	r3, [r7, #16]

    /* enqueue data for transmission */
    wr_err = tcp_write(tpcb, ptr->payload, ptr->len, 1);
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	6859      	ldr	r1, [r3, #4]
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	895a      	ldrh	r2, [r3, #10]
 8001dee:	2301      	movs	r3, #1
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f00e fbb1 	bl	8010558 <tcp_write>
 8001df6:	4603      	mov	r3, r0
 8001df8:	75fb      	strb	r3, [r7, #23]

    if (wr_err == ERR_OK)
 8001dfa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d11d      	bne.n	8001e3e <tcp_server_send+0x6e>
    {
      u16_t plen;
      u8_t freed;

      plen = ptr->len;
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	895b      	ldrh	r3, [r3, #10]
 8001e06:	81fb      	strh	r3, [r7, #14]

      /* continue with next pbuf in chain (if any) */
      es->p = ptr->next;
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	609a      	str	r2, [r3, #8]

      if(es->p != NULL)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d004      	beq.n	8001e22 <tcp_server_send+0x52>
      {
        /* increment reference count for es->p */
        pbuf_ref(es->p);
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f009 fead 	bl	800bb7c <pbuf_ref>

     /* chop first pbuf from chain */
      do
      {
        /* try hard to free pbuf */
        freed = pbuf_free(ptr);
 8001e22:	6938      	ldr	r0, [r7, #16]
 8001e24:	f009 fe0a 	bl	800ba3c <pbuf_free>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	737b      	strb	r3, [r7, #13]
      }
      while(freed == 0);
 8001e2c:	7b7b      	ldrb	r3, [r7, #13]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0f7      	beq.n	8001e22 <tcp_server_send+0x52>
     /* we can read more data now */
     tcp_recved(tpcb, plen);
 8001e32:	89fb      	ldrh	r3, [r7, #14]
 8001e34:	4619      	mov	r1, r3
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f00a fd72 	bl	800c920 <tcp_recved>
 8001e3c:	e007      	b.n	8001e4e <tcp_server_send+0x7e>
   }
   else if(wr_err == ERR_MEM)
 8001e3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e46:	d102      	bne.n	8001e4e <tcp_server_send+0x7e>
   {
      /* we are low on memory, try later / harder, defer to poll */
     es->p = ptr;
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	609a      	str	r2, [r3, #8]
  while ((wr_err == ERR_OK) &&
 8001e4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10b      	bne.n	8001e6e <tcp_server_send+0x9e>
         (es->p != NULL) &&
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	689b      	ldr	r3, [r3, #8]
  while ((wr_err == ERR_OK) &&
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d007      	beq.n	8001e6e <tcp_server_send+0x9e>
         (es->p->len <= tcp_sndbuf(tpcb)))
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	895a      	ldrh	r2, [r3, #10]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
         (es->p != NULL) &&
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d9b8      	bls.n	8001de0 <tcp_server_send+0x10>
   else
   {
     /* other problem ?? */
   }
  }
}
 8001e6e:	bf00      	nop
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <tcp_server_connection_close>:
  * @param  tcp_pcb: pointer on the tcp connection
  * @param  es: pointer on _state structure
  * @retval None
  */
static void tcp_server_connection_close(struct tcp_pcb *tpcb, struct tcp_server_struct *es)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b082      	sub	sp, #8
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
 8001e7e:	6039      	str	r1, [r7, #0]

  /* remove all callbacks */
  tcp_arg(tpcb, NULL);
 8001e80:	2100      	movs	r1, #0
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f00b fc2a 	bl	800d6dc <tcp_arg>
  tcp_sent(tpcb, NULL);
 8001e88:	2100      	movs	r1, #0
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f00b fc5a 	bl	800d744 <tcp_sent>
  tcp_recv(tpcb, NULL);
 8001e90:	2100      	movs	r1, #0
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f00b fc34 	bl	800d700 <tcp_recv>
  tcp_err(tpcb, NULL);
 8001e98:	2100      	movs	r1, #0
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f00b fc74 	bl	800d788 <tcp_err>
  tcp_poll(tpcb, NULL, 0);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f00b fca9 	bl	800d7fc <tcp_poll>

  /* delete es structure */
  if (es != NULL)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d002      	beq.n	8001eb6 <tcp_server_connection_close+0x40>
  {
    mem_free(es);
 8001eb0:	6838      	ldr	r0, [r7, #0]
 8001eb2:	f008 fbe7 	bl	800a684 <mem_free>
  }

  /* close tcp connection */
  tcp_close(tpcb);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f00a fa6e 	bl	800c398 <tcp_close>
}
 8001ebc:	bf00      	nop
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <tcp_server_handle>:

/* Handle the incoming TCP Data */

static void tcp_server_handle(struct tcp_pcb *tpcb, struct tcp_server_struct *es)
{
 8001ec4:	b5b0      	push	{r4, r5, r7, lr}
 8001ec6:	b0a0      	sub	sp, #128	; 0x80
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
	struct tcp_server_struct *esTx = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	67fb      	str	r3, [r7, #124]	; 0x7c

	/* get the Remote IP */
	ip4_addr_t inIP = tpcb->remote_ip;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	673b      	str	r3, [r7, #112]	; 0x70
	uint16_t inPort = tpcb->remote_port;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	8b1b      	ldrh	r3, [r3, #24]
 8001edc:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

	/* Extract the IP */
	char *remIP = ipaddr_ntoa(&inIP);
 8001ee0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f011 ff73 	bl	8013dd0 <ip4addr_ntoa>
 8001eea:	6778      	str	r0, [r7, #116]	; 0x74

	esTx->state = es->state;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	781a      	ldrb	r2, [r3, #0]
 8001ef0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ef2:	701a      	strb	r2, [r3, #0]
	esTx->pcb = es->pcb;
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001efa:	605a      	str	r2, [r3, #4]
	esTx->p = es->p;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f02:	609a      	str	r2, [r3, #8]

	char buf[100];
	memset (buf, '\0', 100);
 8001f04:	f107 030c 	add.w	r3, r7, #12
 8001f08:	2264      	movs	r2, #100	; 0x64
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f012 ff3f 	bl	8014d90 <memset>

	strncpy(buf, (char *)es->p->payload, es->p->tot_len);
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	6859      	ldr	r1, [r3, #4]
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	891b      	ldrh	r3, [r3, #8]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	f107 030c 	add.w	r3, r7, #12
 8001f24:	4618      	mov	r0, r3
 8001f26:	f012 ff9b 	bl	8014e60 <strncpy>
	strncpy(globalCluster.myString, (char *)es->p->payload, es->p->tot_len);
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	6859      	ldr	r1, [r3, #4]
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	891b      	ldrh	r3, [r3, #8]
 8001f36:	461a      	mov	r2, r3
 8001f38:	4824      	ldr	r0, [pc, #144]	; (8001fcc <tcp_server_handle+0x108>)
 8001f3a:	f012 ff91 	bl	8014e60 <strncpy>
	strcat (buf, "+ Hello from TCP SERVER\n");
 8001f3e:	f107 030c 	add.w	r3, r7, #12
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe f9e4 	bl	8000310 <strlen>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	f107 030c 	add.w	r3, r7, #12
 8001f50:	4413      	add	r3, r2
 8001f52:	4a1f      	ldr	r2, [pc, #124]	; (8001fd0 <tcp_server_handle+0x10c>)
 8001f54:	461d      	mov	r5, r3
 8001f56:	4614      	mov	r4, r2
 8001f58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f5a:	6028      	str	r0, [r5, #0]
 8001f5c:	6069      	str	r1, [r5, #4]
 8001f5e:	60aa      	str	r2, [r5, #8]
 8001f60:	60eb      	str	r3, [r5, #12]
 8001f62:	cc03      	ldmia	r4!, {r0, r1}
 8001f64:	6128      	str	r0, [r5, #16]
 8001f66:	6169      	str	r1, [r5, #20]
 8001f68:	7823      	ldrb	r3, [r4, #0]
 8001f6a:	762b      	strb	r3, [r5, #24]


	esTx->p->payload = (void *)buf;
 8001f6c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f107 020c 	add.w	r2, r7, #12
 8001f74:	605a      	str	r2, [r3, #4]
	esTx->p->tot_len = (es->p->tot_len - es->p->len) + strlen (buf);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	891a      	ldrh	r2, [r3, #8]
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	895b      	ldrh	r3, [r3, #10]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	b29c      	uxth	r4, r3
 8001f86:	f107 030c 	add.w	r3, r7, #12
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7fe f9c0 	bl	8000310 <strlen>
 8001f90:	4603      	mov	r3, r0
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	4422      	add	r2, r4
 8001f9a:	b292      	uxth	r2, r2
 8001f9c:	811a      	strh	r2, [r3, #8]
	esTx->p->len = strlen (buf);
 8001f9e:	f107 030c 	add.w	r3, r7, #12
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe f9b4 	bl	8000310 <strlen>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	b292      	uxth	r2, r2
 8001fb0:	815a      	strh	r2, [r3, #10]

	tcp_server_send(tpcb, esTx);
 8001fb2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7ff ff0b 	bl	8001dd0 <tcp_server_send>

	pbuf_free(es->p);
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f009 fd3c 	bl	800ba3c <pbuf_free>

}
 8001fc4:	bf00      	nop
 8001fc6:	3780      	adds	r7, #128	; 0x80
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bdb0      	pop	{r4, r5, r7, pc}
 8001fcc:	24000300 	.word	0x24000300
 8001fd0:	08015eb0 	.word	0x08015eb0

08001fd4 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fda:	1d3b      	adds	r3, r7, #4
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001fe4:	4b15      	ldr	r3, [pc, #84]	; (800203c <MX_TIM6_Init+0x68>)
 8001fe6:	4a16      	ldr	r2, [pc, #88]	; (8002040 <MX_TIM6_Init+0x6c>)
 8001fe8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000 - 1;
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <MX_TIM6_Init+0x68>)
 8001fec:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001ff0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff2:	4b12      	ldr	r3, [pc, #72]	; (800203c <MX_TIM6_Init+0x68>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001ff8:	4b10      	ldr	r3, [pc, #64]	; (800203c <MX_TIM6_Init+0x68>)
 8001ffa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ffe:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002000:	4b0e      	ldr	r3, [pc, #56]	; (800203c <MX_TIM6_Init+0x68>)
 8002002:	2200      	movs	r2, #0
 8002004:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002006:	480d      	ldr	r0, [pc, #52]	; (800203c <MX_TIM6_Init+0x68>)
 8002008:	f005 fff7 	bl	8007ffa <HAL_TIM_Base_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002012:	f7ff faf4 	bl	80015fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	4619      	mov	r1, r3
 8002022:	4806      	ldr	r0, [pc, #24]	; (800203c <MX_TIM6_Init+0x68>)
 8002024:	f006 f964 	bl	80082f0 <HAL_TIMEx_MasterConfigSynchronization>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800202e:	f7ff fae6 	bl	80015fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	2400043c 	.word	0x2400043c
 8002040:	40001000 	.word	0x40001000

08002044 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a0b      	ldr	r2, [pc, #44]	; (8002080 <HAL_TIM_Base_MspInit+0x3c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d10e      	bne.n	8002074 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002056:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <HAL_TIM_Base_MspInit+0x40>)
 8002058:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800205c:	4a09      	ldr	r2, [pc, #36]	; (8002084 <HAL_TIM_Base_MspInit+0x40>)
 800205e:	f043 0310 	orr.w	r3, r3, #16
 8002062:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002066:	4b07      	ldr	r3, [pc, #28]	; (8002084 <HAL_TIM_Base_MspInit+0x40>)
 8002068:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800206c:	f003 0310 	and.w	r3, r3, #16
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002074:	bf00      	nop
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	40001000 	.word	0x40001000
 8002084:	58024400 	.word	0x58024400

08002088 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800208c:	4b22      	ldr	r3, [pc, #136]	; (8002118 <MX_USART3_UART_Init+0x90>)
 800208e:	4a23      	ldr	r2, [pc, #140]	; (800211c <MX_USART3_UART_Init+0x94>)
 8002090:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002092:	4b21      	ldr	r3, [pc, #132]	; (8002118 <MX_USART3_UART_Init+0x90>)
 8002094:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002098:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800209a:	4b1f      	ldr	r3, [pc, #124]	; (8002118 <MX_USART3_UART_Init+0x90>)
 800209c:	2200      	movs	r2, #0
 800209e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020a0:	4b1d      	ldr	r3, [pc, #116]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020a6:	4b1c      	ldr	r3, [pc, #112]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020ac:	4b1a      	ldr	r3, [pc, #104]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020ae:	220c      	movs	r2, #12
 80020b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020b2:	4b19      	ldr	r3, [pc, #100]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020b8:	4b17      	ldr	r3, [pc, #92]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020be:	4b16      	ldr	r3, [pc, #88]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020c4:	4b14      	ldr	r3, [pc, #80]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020ca:	4b13      	ldr	r3, [pc, #76]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020d0:	4811      	ldr	r0, [pc, #68]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020d2:	f006 f9a9 	bl	8008428 <HAL_UART_Init>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80020dc:	f7ff fa8f 	bl	80015fe <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020e0:	2100      	movs	r1, #0
 80020e2:	480d      	ldr	r0, [pc, #52]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020e4:	f007 fad2 	bl	800968c <HAL_UARTEx_SetTxFifoThreshold>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80020ee:	f7ff fa86 	bl	80015fe <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020f2:	2100      	movs	r1, #0
 80020f4:	4808      	ldr	r0, [pc, #32]	; (8002118 <MX_USART3_UART_Init+0x90>)
 80020f6:	f007 fb07 	bl	8009708 <HAL_UARTEx_SetRxFifoThreshold>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002100:	f7ff fa7d 	bl	80015fe <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002104:	4804      	ldr	r0, [pc, #16]	; (8002118 <MX_USART3_UART_Init+0x90>)
 8002106:	f007 fa88 	bl	800961a <HAL_UARTEx_DisableFifoMode>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002110:	f7ff fa75 	bl	80015fe <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002114:	bf00      	nop
 8002116:	bd80      	pop	{r7, pc}
 8002118:	24000488 	.word	0x24000488
 800211c:	40004800 	.word	0x40004800

08002120 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b0b6      	sub	sp, #216	; 0xd8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002128:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002138:	f107 0310 	add.w	r3, r7, #16
 800213c:	22b4      	movs	r2, #180	; 0xb4
 800213e:	2100      	movs	r1, #0
 8002140:	4618      	mov	r0, r3
 8002142:	f012 fe25 	bl	8014d90 <memset>
  if(uartHandle->Instance==USART3)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a25      	ldr	r2, [pc, #148]	; (80021e0 <HAL_UART_MspInit+0xc0>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d142      	bne.n	80021d6 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002150:	2302      	movs	r3, #2
 8002152:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002154:	2300      	movs	r3, #0
 8002156:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800215a:	f107 0310 	add.w	r3, r7, #16
 800215e:	4618      	mov	r0, r3
 8002160:	f004 f84e 	bl	8006200 <HAL_RCCEx_PeriphCLKConfig>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800216a:	f7ff fa48 	bl	80015fe <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800216e:	4b1d      	ldr	r3, [pc, #116]	; (80021e4 <HAL_UART_MspInit+0xc4>)
 8002170:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002174:	4a1b      	ldr	r2, [pc, #108]	; (80021e4 <HAL_UART_MspInit+0xc4>)
 8002176:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800217a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800217e:	4b19      	ldr	r3, [pc, #100]	; (80021e4 <HAL_UART_MspInit+0xc4>)
 8002180:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002184:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800218c:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <HAL_UART_MspInit+0xc4>)
 800218e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002192:	4a14      	ldr	r2, [pc, #80]	; (80021e4 <HAL_UART_MspInit+0xc4>)
 8002194:	f043 0308 	orr.w	r3, r3, #8
 8002198:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800219c:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <HAL_UART_MspInit+0xc4>)
 800219e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021a2:	f003 0308 	and.w	r3, r3, #8
 80021a6:	60bb      	str	r3, [r7, #8]
 80021a8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 80021aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021ae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021be:	2300      	movs	r3, #0
 80021c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021c4:	2307      	movs	r3, #7
 80021c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021ca:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80021ce:	4619      	mov	r1, r3
 80021d0:	4805      	ldr	r0, [pc, #20]	; (80021e8 <HAL_UART_MspInit+0xc8>)
 80021d2:	f002 fead 	bl	8004f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80021d6:	bf00      	nop
 80021d8:	37d8      	adds	r7, #216	; 0xd8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40004800 	.word	0x40004800
 80021e4:	58024400 	.word	0x58024400
 80021e8:	58020c00 	.word	0x58020c00

080021ec <MX_USB_OTG_HS_USB_Init>:
/* USER CODE END 0 */

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_USB_Init(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
	...

080021fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80021fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002234 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002200:	f7ff fbf8 	bl	80019f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002204:	480c      	ldr	r0, [pc, #48]	; (8002238 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002206:	490d      	ldr	r1, [pc, #52]	; (800223c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002208:	4a0d      	ldr	r2, [pc, #52]	; (8002240 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800220a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800220c:	e002      	b.n	8002214 <LoopCopyDataInit>

0800220e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800220e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002212:	3304      	adds	r3, #4

08002214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002218:	d3f9      	bcc.n	800220e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800221a:	4a0a      	ldr	r2, [pc, #40]	; (8002244 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800221c:	4c0a      	ldr	r4, [pc, #40]	; (8002248 <LoopFillZerobss+0x22>)
  movs r3, #0
 800221e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002220:	e001      	b.n	8002226 <LoopFillZerobss>

08002222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002224:	3204      	adds	r2, #4

08002226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002228:	d3fb      	bcc.n	8002222 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800222a:	f012 fd71 	bl	8014d10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800222e:	f7ff f811 	bl	8001254 <main>
  bx  lr
 8002232:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002234:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002238:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800223c:	2400009c 	.word	0x2400009c
  ldr r2, =_sidata
 8002240:	0801995c 	.word	0x0801995c
  ldr r2, =_sbss
 8002244:	2400009c 	.word	0x2400009c
  ldr r4, =_ebss
 8002248:	24003630 	.word	0x24003630

0800224c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800224c:	e7fe      	b.n	800224c <ADC3_IRQHandler>

0800224e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
 8002256:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00b      	beq.n	8002276 <LAN8742_RegisterBusIO+0x28>
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d007      	beq.n	8002276 <LAN8742_RegisterBusIO+0x28>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <LAN8742_RegisterBusIO+0x28>
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d102      	bne.n	800227c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
 800227a:	e014      	b.n	80022a6 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	68da      	ldr	r2, [r3, #12]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b086      	sub	sp, #24
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 80022ba:	2300      	movs	r3, #0
 80022bc:	60fb      	str	r3, [r7, #12]
 80022be:	2300      	movs	r3, #0
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80022c6:	2300      	movs	r3, #0
 80022c8:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d17c      	bne.n	80023cc <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d002      	beq.n	80022e0 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2220      	movs	r2, #32
 80022e4:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80022e6:	2300      	movs	r3, #0
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	e01c      	b.n	8002326 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	f107 0208 	add.w	r2, r7, #8
 80022f4:	2112      	movs	r1, #18
 80022f6:	6978      	ldr	r0, [r7, #20]
 80022f8:	4798      	blx	r3
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	da03      	bge.n	8002308 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8002300:	f06f 0304 	mvn.w	r3, #4
 8002304:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 8002306:	e00b      	b.n	8002320 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	f003 031f 	and.w	r3, r3, #31
 800230e:	697a      	ldr	r2, [r7, #20]
 8002310:	429a      	cmp	r2, r3
 8002312:	d105      	bne.n	8002320 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800231a:	2300      	movs	r3, #0
 800231c:	613b      	str	r3, [r7, #16]
         break;
 800231e:	e005      	b.n	800232c <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	3301      	adds	r3, #1
 8002324:	617b      	str	r3, [r7, #20]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	2b1f      	cmp	r3, #31
 800232a:	d9df      	bls.n	80022ec <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b1f      	cmp	r3, #31
 8002332:	d902      	bls.n	800233a <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002334:	f06f 0302 	mvn.w	r3, #2
 8002338:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d145      	bne.n	80023cc <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	6810      	ldr	r0, [r2, #0]
 8002348:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800234c:	2100      	movs	r1, #0
 800234e:	4798      	blx	r3
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	db37      	blt.n	80023c6 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	6810      	ldr	r0, [r2, #0]
 800235e:	f107 0208 	add.w	r2, r7, #8
 8002362:	2100      	movs	r1, #0
 8002364:	4798      	blx	r3
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	db28      	blt.n	80023be <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	4798      	blx	r3
 8002372:	4603      	mov	r3, r0
 8002374:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8002376:	e01c      	b.n	80023b2 <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	4798      	blx	r3
 800237e:	4603      	mov	r3, r0
 8002380:	461a      	mov	r2, r3
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800238a:	d80e      	bhi.n	80023aa <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	695b      	ldr	r3, [r3, #20]
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	6810      	ldr	r0, [r2, #0]
 8002394:	f107 0208 	add.w	r2, r7, #8
 8002398:	2100      	movs	r1, #0
 800239a:	4798      	blx	r3
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	da07      	bge.n	80023b2 <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 80023a2:	f06f 0304 	mvn.w	r3, #4
 80023a6:	613b      	str	r3, [r7, #16]
                 break;
 80023a8:	e010      	b.n	80023cc <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 80023aa:	f06f 0301 	mvn.w	r3, #1
 80023ae:	613b      	str	r3, [r7, #16]
               break;
 80023b0:	e00c      	b.n	80023cc <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1dd      	bne.n	8002378 <LAN8742_Init+0xc6>
 80023bc:	e006      	b.n	80023cc <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 80023be:	f06f 0304 	mvn.w	r3, #4
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	e002      	b.n	80023cc <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 80023c6:	f06f 0303 	mvn.w	r3, #3
 80023ca:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d112      	bne.n	80023f8 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	4798      	blx	r3
 80023d8:	4603      	mov	r3, r0
 80023da:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 80023dc:	bf00      	nop
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	4798      	blx	r3
 80023e4:	4603      	mov	r3, r0
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80023f0:	d9f5      	bls.n	80023de <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2201      	movs	r2, #1
 80023f6:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 80023f8:	693b      	ldr	r3, [r7, #16]
 }
 80023fa:	4618      	mov	r0, r3
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b084      	sub	sp, #16
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800240a:	2300      	movs	r3, #0
 800240c:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6810      	ldr	r0, [r2, #0]
 8002416:	f107 020c 	add.w	r2, r7, #12
 800241a:	2101      	movs	r1, #1
 800241c:	4798      	blx	r3
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	da02      	bge.n	800242a <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002424:	f06f 0304 	mvn.w	r3, #4
 8002428:	e06e      	b.n	8002508 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6810      	ldr	r0, [r2, #0]
 8002432:	f107 020c 	add.w	r2, r7, #12
 8002436:	2101      	movs	r1, #1
 8002438:	4798      	blx	r3
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	da02      	bge.n	8002446 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002440:	f06f 0304 	mvn.w	r3, #4
 8002444:	e060      	b.n	8002508 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b00      	cmp	r3, #0
 800244e:	d101      	bne.n	8002454 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8002450:	2301      	movs	r3, #1
 8002452:	e059      	b.n	8002508 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	695b      	ldr	r3, [r3, #20]
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	6810      	ldr	r0, [r2, #0]
 800245c:	f107 020c 	add.w	r2, r7, #12
 8002460:	2100      	movs	r1, #0
 8002462:	4798      	blx	r3
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	da02      	bge.n	8002470 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 800246a:	f06f 0304 	mvn.w	r3, #4
 800246e:	e04b      	b.n	8002508 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d11b      	bne.n	80024b2 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d006      	beq.n	8002492 <LAN8742_GetLinkState+0x90>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800248e:	2302      	movs	r3, #2
 8002490:	e03a      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800249c:	2303      	movs	r3, #3
 800249e:	e033      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80024aa:	2304      	movs	r3, #4
 80024ac:	e02c      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80024ae:	2305      	movs	r3, #5
 80024b0:	e02a      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	695b      	ldr	r3, [r3, #20]
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6810      	ldr	r0, [r2, #0]
 80024ba:	f107 020c 	add.w	r2, r7, #12
 80024be:	211f      	movs	r1, #31
 80024c0:	4798      	blx	r3
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	da02      	bge.n	80024ce <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80024c8:	f06f 0304 	mvn.w	r3, #4
 80024cc:	e01c      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80024d8:	2306      	movs	r3, #6
 80024da:	e015      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f003 031c 	and.w	r3, r3, #28
 80024e2:	2b18      	cmp	r3, #24
 80024e4:	d101      	bne.n	80024ea <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80024e6:	2302      	movs	r3, #2
 80024e8:	e00e      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f003 031c 	and.w	r3, r3, #28
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d101      	bne.n	80024f8 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e007      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f003 031c 	and.w	r3, r3, #28
 80024fe:	2b14      	cmp	r3, #20
 8002500:	d101      	bne.n	8002506 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002502:	2304      	movs	r3, #4
 8002504:	e000      	b.n	8002508 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002506:	2305      	movs	r3, #5
    }				
  }
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002516:	2003      	movs	r0, #3
 8002518:	f000 f994 	bl	8002844 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800251c:	f003 fc9a 	bl	8005e54 <HAL_RCC_GetSysClockFreq>
 8002520:	4602      	mov	r2, r0
 8002522:	4b15      	ldr	r3, [pc, #84]	; (8002578 <HAL_Init+0x68>)
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	0a1b      	lsrs	r3, r3, #8
 8002528:	f003 030f 	and.w	r3, r3, #15
 800252c:	4913      	ldr	r1, [pc, #76]	; (800257c <HAL_Init+0x6c>)
 800252e:	5ccb      	ldrb	r3, [r1, r3]
 8002530:	f003 031f 	and.w	r3, r3, #31
 8002534:	fa22 f303 	lsr.w	r3, r2, r3
 8002538:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800253a:	4b0f      	ldr	r3, [pc, #60]	; (8002578 <HAL_Init+0x68>)
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	4a0e      	ldr	r2, [pc, #56]	; (800257c <HAL_Init+0x6c>)
 8002544:	5cd3      	ldrb	r3, [r2, r3]
 8002546:	f003 031f 	and.w	r3, r3, #31
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
 8002550:	4a0b      	ldr	r2, [pc, #44]	; (8002580 <HAL_Init+0x70>)
 8002552:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002554:	4a0b      	ldr	r2, [pc, #44]	; (8002584 <HAL_Init+0x74>)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800255a:	2000      	movs	r0, #0
 800255c:	f000 f814 	bl	8002588 <HAL_InitTick>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e002      	b.n	8002570 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800256a:	f7ff f92d 	bl	80017c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	58024400 	.word	0x58024400
 800257c:	080196c8 	.word	0x080196c8
 8002580:	2400000c 	.word	0x2400000c
 8002584:	24000008 	.word	0x24000008

08002588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002590:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <HAL_InitTick+0x60>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e021      	b.n	80025e0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800259c:	4b13      	ldr	r3, [pc, #76]	; (80025ec <HAL_InitTick+0x64>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <HAL_InitTick+0x60>)
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	4619      	mov	r1, r3
 80025a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80025b2:	4618      	mov	r0, r3
 80025b4:	f000 f979 	bl	80028aa <HAL_SYSTICK_Config>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e00e      	b.n	80025e0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b0f      	cmp	r3, #15
 80025c6:	d80a      	bhi.n	80025de <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025c8:	2200      	movs	r2, #0
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	f04f 30ff 	mov.w	r0, #4294967295
 80025d0:	f000 f943 	bl	800285a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025d4:	4a06      	ldr	r2, [pc, #24]	; (80025f0 <HAL_InitTick+0x68>)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025da:	2300      	movs	r3, #0
 80025dc:	e000      	b.n	80025e0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	24000014 	.word	0x24000014
 80025ec:	24000008 	.word	0x24000008
 80025f0:	24000010 	.word	0x24000010

080025f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025f8:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_IncTick+0x20>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	461a      	mov	r2, r3
 80025fe:	4b06      	ldr	r3, [pc, #24]	; (8002618 <HAL_IncTick+0x24>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4413      	add	r3, r2
 8002604:	4a04      	ldr	r2, [pc, #16]	; (8002618 <HAL_IncTick+0x24>)
 8002606:	6013      	str	r3, [r2, #0]
}
 8002608:	bf00      	nop
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	24000014 	.word	0x24000014
 8002618:	24000518 	.word	0x24000518

0800261c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  return uwTick;
 8002620:	4b03      	ldr	r3, [pc, #12]	; (8002630 <HAL_GetTick+0x14>)
 8002622:	681b      	ldr	r3, [r3, #0]
}
 8002624:	4618      	mov	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	24000518 	.word	0x24000518

08002634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800263c:	f7ff ffee 	bl	800261c <HAL_GetTick>
 8002640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800264c:	d005      	beq.n	800265a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800264e:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <HAL_Delay+0x44>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	461a      	mov	r2, r3
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4413      	add	r3, r2
 8002658:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800265a:	bf00      	nop
 800265c:	f7ff ffde 	bl	800261c <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	68fa      	ldr	r2, [r7, #12]
 8002668:	429a      	cmp	r2, r3
 800266a:	d8f7      	bhi.n	800265c <HAL_Delay+0x28>
  {
  }
}
 800266c:	bf00      	nop
 800266e:	bf00      	nop
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	24000014 	.word	0x24000014

0800267c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002684:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800268c:	4904      	ldr	r1, [pc, #16]	; (80026a0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4313      	orrs	r3, r2
 8002692:	604b      	str	r3, [r1, #4]
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	58000400 	.word	0x58000400

080026a4 <__NVIC_SetPriorityGrouping>:
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026b4:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <__NVIC_SetPriorityGrouping+0x40>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026c0:	4013      	ands	r3, r2
 80026c2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <__NVIC_SetPriorityGrouping+0x44>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026d2:	4a04      	ldr	r2, [pc, #16]	; (80026e4 <__NVIC_SetPriorityGrouping+0x40>)
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	60d3      	str	r3, [r2, #12]
}
 80026d8:	bf00      	nop
 80026da:	3714      	adds	r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr
 80026e4:	e000ed00 	.word	0xe000ed00
 80026e8:	05fa0000 	.word	0x05fa0000

080026ec <__NVIC_GetPriorityGrouping>:
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026f0:	4b04      	ldr	r3, [pc, #16]	; (8002704 <__NVIC_GetPriorityGrouping+0x18>)
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	0a1b      	lsrs	r3, r3, #8
 80026f6:	f003 0307 	and.w	r3, r3, #7
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <__NVIC_EnableIRQ>:
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002712:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002716:	2b00      	cmp	r3, #0
 8002718:	db0b      	blt.n	8002732 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800271a:	88fb      	ldrh	r3, [r7, #6]
 800271c:	f003 021f 	and.w	r2, r3, #31
 8002720:	4907      	ldr	r1, [pc, #28]	; (8002740 <__NVIC_EnableIRQ+0x38>)
 8002722:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002726:	095b      	lsrs	r3, r3, #5
 8002728:	2001      	movs	r0, #1
 800272a:	fa00 f202 	lsl.w	r2, r0, r2
 800272e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	e000e100 	.word	0xe000e100

08002744 <__NVIC_SetPriority>:
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	6039      	str	r1, [r7, #0]
 800274e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002750:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002754:	2b00      	cmp	r3, #0
 8002756:	db0a      	blt.n	800276e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	b2da      	uxtb	r2, r3
 800275c:	490c      	ldr	r1, [pc, #48]	; (8002790 <__NVIC_SetPriority+0x4c>)
 800275e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002762:	0112      	lsls	r2, r2, #4
 8002764:	b2d2      	uxtb	r2, r2
 8002766:	440b      	add	r3, r1
 8002768:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800276c:	e00a      	b.n	8002784 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	b2da      	uxtb	r2, r3
 8002772:	4908      	ldr	r1, [pc, #32]	; (8002794 <__NVIC_SetPriority+0x50>)
 8002774:	88fb      	ldrh	r3, [r7, #6]
 8002776:	f003 030f 	and.w	r3, r3, #15
 800277a:	3b04      	subs	r3, #4
 800277c:	0112      	lsls	r2, r2, #4
 800277e:	b2d2      	uxtb	r2, r2
 8002780:	440b      	add	r3, r1
 8002782:	761a      	strb	r2, [r3, #24]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	e000e100 	.word	0xe000e100
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <NVIC_EncodePriority>:
{
 8002798:	b480      	push	{r7}
 800279a:	b089      	sub	sp, #36	; 0x24
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f003 0307 	and.w	r3, r3, #7
 80027aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	f1c3 0307 	rsb	r3, r3, #7
 80027b2:	2b04      	cmp	r3, #4
 80027b4:	bf28      	it	cs
 80027b6:	2304      	movcs	r3, #4
 80027b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	3304      	adds	r3, #4
 80027be:	2b06      	cmp	r3, #6
 80027c0:	d902      	bls.n	80027c8 <NVIC_EncodePriority+0x30>
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	3b03      	subs	r3, #3
 80027c6:	e000      	b.n	80027ca <NVIC_EncodePriority+0x32>
 80027c8:	2300      	movs	r3, #0
 80027ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027cc:	f04f 32ff 	mov.w	r2, #4294967295
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	fa02 f303 	lsl.w	r3, r2, r3
 80027d6:	43da      	mvns	r2, r3
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	401a      	ands	r2, r3
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027e0:	f04f 31ff 	mov.w	r1, #4294967295
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ea:	43d9      	mvns	r1, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f0:	4313      	orrs	r3, r2
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3724      	adds	r7, #36	; 0x24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
	...

08002800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3b01      	subs	r3, #1
 800280c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002810:	d301      	bcc.n	8002816 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002812:	2301      	movs	r3, #1
 8002814:	e00f      	b.n	8002836 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002816:	4a0a      	ldr	r2, [pc, #40]	; (8002840 <SysTick_Config+0x40>)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	3b01      	subs	r3, #1
 800281c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800281e:	210f      	movs	r1, #15
 8002820:	f04f 30ff 	mov.w	r0, #4294967295
 8002824:	f7ff ff8e 	bl	8002744 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002828:	4b05      	ldr	r3, [pc, #20]	; (8002840 <SysTick_Config+0x40>)
 800282a:	2200      	movs	r2, #0
 800282c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800282e:	4b04      	ldr	r3, [pc, #16]	; (8002840 <SysTick_Config+0x40>)
 8002830:	2207      	movs	r2, #7
 8002832:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	e000e010 	.word	0xe000e010

08002844 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f7ff ff29 	bl	80026a4 <__NVIC_SetPriorityGrouping>
}
 8002852:	bf00      	nop
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b086      	sub	sp, #24
 800285e:	af00      	add	r7, sp, #0
 8002860:	4603      	mov	r3, r0
 8002862:	60b9      	str	r1, [r7, #8]
 8002864:	607a      	str	r2, [r7, #4]
 8002866:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002868:	f7ff ff40 	bl	80026ec <__NVIC_GetPriorityGrouping>
 800286c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	68b9      	ldr	r1, [r7, #8]
 8002872:	6978      	ldr	r0, [r7, #20]
 8002874:	f7ff ff90 	bl	8002798 <NVIC_EncodePriority>
 8002878:	4602      	mov	r2, r0
 800287a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff5f 	bl	8002744 <__NVIC_SetPriority>
}
 8002886:	bf00      	nop
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	4603      	mov	r3, r0
 8002896:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002898:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff ff33 	bl	8002708 <__NVIC_EnableIRQ>
}
 80028a2:	bf00      	nop
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b082      	sub	sp, #8
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff ffa4 	bl	8002800 <SysTick_Config>
 80028b8:	4603      	mov	r3, r0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80028c8:	f3bf 8f5f 	dmb	sy
}
 80028cc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80028ce:	4b07      	ldr	r3, [pc, #28]	; (80028ec <HAL_MPU_Disable+0x28>)
 80028d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d2:	4a06      	ldr	r2, [pc, #24]	; (80028ec <HAL_MPU_Disable+0x28>)
 80028d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028d8:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80028da:	4b05      	ldr	r3, [pc, #20]	; (80028f0 <HAL_MPU_Disable+0x2c>)
 80028dc:	2200      	movs	r2, #0
 80028de:	605a      	str	r2, [r3, #4]
}
 80028e0:	bf00      	nop
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	e000ed00 	.word	0xe000ed00
 80028f0:	e000ed90 	.word	0xe000ed90

080028f4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80028fc:	4a0b      	ldr	r2, [pc, #44]	; (800292c <HAL_MPU_Enable+0x38>)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002906:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <HAL_MPU_Enable+0x3c>)
 8002908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290a:	4a09      	ldr	r2, [pc, #36]	; (8002930 <HAL_MPU_Enable+0x3c>)
 800290c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002910:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002912:	f3bf 8f4f 	dsb	sy
}
 8002916:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002918:	f3bf 8f6f 	isb	sy
}
 800291c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	e000ed90 	.word	0xe000ed90
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	785a      	ldrb	r2, [r3, #1]
 8002940:	4b1d      	ldr	r3, [pc, #116]	; (80029b8 <HAL_MPU_ConfigRegion+0x84>)
 8002942:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d029      	beq.n	80029a0 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 800294c:	4a1a      	ldr	r2, [pc, #104]	; (80029b8 <HAL_MPU_ConfigRegion+0x84>)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	7b1b      	ldrb	r3, [r3, #12]
 8002958:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	7adb      	ldrb	r3, [r3, #11]
 800295e:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002960:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	7a9b      	ldrb	r3, [r3, #10]
 8002966:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002968:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	7b5b      	ldrb	r3, [r3, #13]
 800296e:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002970:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	7b9b      	ldrb	r3, [r3, #14]
 8002976:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002978:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	7bdb      	ldrb	r3, [r3, #15]
 800297e:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002980:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	7a5b      	ldrb	r3, [r3, #9]
 8002986:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002988:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	7a1b      	ldrb	r3, [r3, #8]
 800298e:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002990:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	7812      	ldrb	r2, [r2, #0]
 8002996:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002998:	4a07      	ldr	r2, [pc, #28]	; (80029b8 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800299a:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800299c:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 800299e:	e005      	b.n	80029ac <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 80029a0:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <HAL_MPU_ConfigRegion+0x84>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 80029a6:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <HAL_MPU_ConfigRegion+0x84>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	611a      	str	r2, [r3, #16]
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	e000ed90 	.word	0xe000ed90

080029bc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e0c6      	b.n	8002b5c <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d102      	bne.n	80029dc <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f007 f85e 	bl	8009a98 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2223      	movs	r2, #35	; 0x23
 80029e0:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029e2:	4b60      	ldr	r3, [pc, #384]	; (8002b64 <HAL_ETH_Init+0x1a8>)
 80029e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80029e8:	4a5e      	ldr	r2, [pc, #376]	; (8002b64 <HAL_ETH_Init+0x1a8>)
 80029ea:	f043 0302 	orr.w	r3, r3, #2
 80029ee:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80029f2:	4b5c      	ldr	r3, [pc, #368]	; (8002b64 <HAL_ETH_Init+0x1a8>)
 80029f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	60bb      	str	r3, [r7, #8]
 80029fe:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	7a1b      	ldrb	r3, [r3, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d103      	bne.n	8002a10 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8002a08:	2000      	movs	r0, #0
 8002a0a:	f7ff fe37 	bl	800267c <HAL_SYSCFG_ETHInterfaceSelect>
 8002a0e:	e003      	b.n	8002a18 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8002a10:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8002a14:	f7ff fe32 	bl	800267c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0201 	orr.w	r2, r2, #1
 8002a2a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a30:	f7ff fdf4 	bl	800261c <HAL_GetTick>
 8002a34:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002a36:	e00f      	b.n	8002a58 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8002a38:	f7ff fdf0 	bl	800261c <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a46:	d907      	bls.n	8002a58 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2204      	movs	r2, #4
 8002a4c:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	22e0      	movs	r2, #224	; 0xe0
 8002a52:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e081      	b.n	8002b5c <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1e6      	bne.n	8002a38 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f001 f95c 	bl	8003d28 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8002a70:	f003 fb6a 	bl	8006148 <HAL_RCC_GetHCLKFreq>
 8002a74:	4603      	mov	r3, r0
 8002a76:	4a3c      	ldr	r2, [pc, #240]	; (8002b68 <HAL_ETH_Init+0x1ac>)
 8002a78:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7c:	0c9a      	lsrs	r2, r3, #18
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	3a01      	subs	r2, #1
 8002a84:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f001 f8af 	bl	8003bec <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002aa4:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8002aa8:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	22e0      	movs	r2, #224	; 0xe0
 8002ac0:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e04a      	b.n	8002b5c <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	f241 1308 	movw	r3, #4360	; 0x1108
 8002ace:	4413      	add	r3, r2
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4b26      	ldr	r3, [pc, #152]	; (8002b6c <HAL_ETH_Init+0x1b0>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	6952      	ldr	r2, [r2, #20]
 8002ada:	0052      	lsls	r2, r2, #1
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	6809      	ldr	r1, [r1, #0]
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	f241 1308 	movw	r3, #4360	; 0x1108
 8002ae6:	440b      	add	r3, r1
 8002ae8:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f001 f974 	bl	8003dd8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f001 f9b8 	bl	8003e66 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	3305      	adds	r3, #5
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	021a      	lsls	r2, r3, #8
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	3304      	adds	r3, #4
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	4619      	mov	r1, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	3303      	adds	r3, #3
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	061a      	lsls	r2, r3, #24
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	3302      	adds	r3, #2
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	041b      	lsls	r3, r3, #16
 8002b28:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002b34:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002b42:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002b44:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2210      	movs	r2, #16
 8002b52:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2210      	movs	r2, #16
 8002b58:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	58024400 	.word	0x58024400
 8002b68:	431bde83 	.word	0x431bde83
 8002b6c:	ffff8001 	.word	0xffff8001

08002b70 <HAL_ETH_DescAssignMemory>:
  * @param  pBuffer1: address of buffer 1
  * @param  pBuffer2: address of buffer 2 if available
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DescAssignMemory(ETH_HandleTypeDef *heth, uint32_t Index, uint8_t *pBuffer1, uint8_t *pBuffer2)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b087      	sub	sp, #28
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
 8002b7c:	603b      	str	r3, [r7, #0]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[Index];
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	3310      	adds	r3, #16
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4413      	add	r3, r2
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	617b      	str	r3, [r7, #20]

  if((pBuffer1 == NULL) || (Index >= (uint32_t)ETH_RX_DESC_CNT))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <HAL_ETH_DescAssignMemory+0x28>
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	d904      	bls.n	8002ba2 <HAL_ETH_DescAssignMemory+0x32>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	675a      	str	r2, [r3, #116]	; 0x74
    /* Return Error */
    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e021      	b.n	8002be6 <HAL_ETH_DescAssignMemory+0x76>
  }

  /* write buffer address to RDES0 */
  WRITE_REG(dmarxdesc->DESC0, (uint32_t)pBuffer1);
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	601a      	str	r2, [r3, #0]
  /* store buffer address */
  WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)pBuffer1);
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	611a      	str	r2, [r3, #16]
  /* set buffer address valid bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	60da      	str	r2, [r3, #12]

  if(pBuffer2 != NULL)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00b      	beq.n	8002bd8 <HAL_ETH_DescAssignMemory+0x68>
  {
    /* write buffer 2 address to RDES1 */
    WRITE_REG(dmarxdesc->DESC2, (uint32_t)pBuffer2);
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	609a      	str	r2, [r3, #8]
     /* store buffer 2 address */
    WRITE_REG(dmarxdesc->BackupAddr1, (uint32_t)pBuffer2);
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	615a      	str	r2, [r3, #20]
    /* set buffer 2 address valid bit to RDES3 */
    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	60da      	str	r2, [r3, #12]
  }
  /* set OWN bit to RDES3 */
  SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	371c      	adds	r7, #28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr

08002bf2 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	b083      	sub	sp, #12
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
  if(heth->gState == HAL_ETH_STATE_READY)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bfe:	2b10      	cmp	r3, #16
 8002c00:	d14c      	bne.n	8002c9c <HAL_ETH_Start+0xaa>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2223      	movs	r2, #35	; 0x23
 8002c06:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0202 	orr.w	r2, r2, #2
 8002c16:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f042 0201 	orr.w	r2, r2, #1
 8002c26:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f042 0201 	orr.w	r2, r2, #1
 8002c38:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	f241 1304 	movw	r3, #4356	; 0x1104
 8002c44:	4413      	add	r3, r2
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6811      	ldr	r1, [r2, #0]
 8002c4c:	f043 0201 	orr.w	r2, r3, #1
 8002c50:	f241 1304 	movw	r3, #4356	; 0x1104
 8002c54:	440b      	add	r3, r1
 8002c56:	601a      	str	r2, [r3, #0]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	f241 1308 	movw	r3, #4360	; 0x1108
 8002c60:	4413      	add	r3, r2
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6811      	ldr	r1, [r2, #0]
 8002c68:	f043 0201 	orr.w	r2, r3, #1
 8002c6c:	f241 1308 	movw	r3, #4360	; 0x1108
 8002c70:	440b      	add	r3, r1
 8002c72:	601a      	str	r2, [r3, #0]

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f442 7281 	orr.w	r2, r2, #258	; 0x102
 8002c86:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002c8a:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2210      	movs	r2, #16
 8002c90:	66da      	str	r2, [r3, #108]	; 0x6c
    heth->RxState = HAL_ETH_STATE_BUSY_RX;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2222      	movs	r2, #34	; 0x22
 8002c96:	671a      	str	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	e000      	b.n	8002c9e <HAL_ETH_Start+0xac>
  }
  else
  {
    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
  }
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  if(heth->gState != HAL_ETH_STATE_RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d040      	beq.n	8002d3c <HAL_ETH_Stop+0x92>
  {
     /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2223      	movs	r2, #35	; 0x23
 8002cbe:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	f241 1304 	movw	r3, #4356	; 0x1104
 8002cc8:	4413      	add	r3, r2
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	6811      	ldr	r1, [r2, #0]
 8002cd0:	f023 0201 	bic.w	r2, r3, #1
 8002cd4:	f241 1304 	movw	r3, #4356	; 0x1104
 8002cd8:	440b      	add	r3, r1
 8002cda:	601a      	str	r2, [r3, #0]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	f241 1308 	movw	r3, #4360	; 0x1108
 8002ce4:	4413      	add	r3, r2
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6811      	ldr	r1, [r2, #0]
 8002cec:	f023 0201 	bic.w	r2, r3, #1
 8002cf0:	f241 1308 	movw	r3, #4360	; 0x1108
 8002cf4:	440b      	add	r3, r1
 8002cf6:	601a      	str	r2, [r3, #0]

    /* Disable the MAC reception */
    CLEAR_BIT( heth->Instance->MACCR, ETH_MACCR_RE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 0201 	bic.w	r2, r2, #1
 8002d06:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f042 0201 	orr.w	r2, r2, #1
 8002d18:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0202 	bic.w	r2, r2, #2
 8002d2a:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2210      	movs	r2, #16
 8002d30:	66da      	str	r2, [r3, #108]	; 0x6c
    heth->RxState = HAL_ETH_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2210      	movs	r2, #16
 8002d36:	671a      	str	r2, [r3, #112]	; 0x70

    /* Return function status */
    return HAL_OK;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	e000      	b.n	8002d3e <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
  }
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  const ETH_DMADescTypeDef *dmatxdesc;

  if(pTxConfig == NULL)
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d107      	bne.n	8002d6c <HAL_ETH_Transmit+0x22>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d60:	f043 0201 	orr.w	r2, r3, #1
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	675a      	str	r2, [r3, #116]	; 0x74
    return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e073      	b.n	8002e54 <HAL_ETH_Transmit+0x10a>
  }

  if(heth->gState == HAL_ETH_STATE_READY)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d70:	2b10      	cmp	r3, #16
 8002d72:	d16e      	bne.n	8002e52 <HAL_ETH_Transmit+0x108>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8002d74:	2200      	movs	r2, #0
 8002d76:	68b9      	ldr	r1, [r7, #8]
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f001 f8d1 	bl	8003f20 <ETH_Prepare_Tx_Descriptors>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d007      	beq.n	8002d94 <HAL_ETH_Transmit+0x4a>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d88:	f043 0202 	orr.w	r2, r3, #2
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	675a      	str	r2, [r3, #116]	; 0x74
      return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e05f      	b.n	8002e54 <HAL_ETH_Transmit+0x10a>
    }

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	3206      	adds	r2, #6
 8002d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002da0:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da6:	1c5a      	adds	r2, r3, #1
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	629a      	str	r2, [r3, #40]	; 0x28
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db0:	2b03      	cmp	r3, #3
 8002db2:	d904      	bls.n	8002dbe <HAL_ETH_Transmit+0x74>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db8:	1f1a      	subs	r2, r3, #4
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	3106      	adds	r1, #6
 8002dca:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8002dce:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8002dd2:	601a      	str	r2, [r3, #0]

    tickstart = HAL_GetTick();
 8002dd4:	f7ff fc22 	bl	800261c <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8002dda:	e034      	b.n	8002e46 <HAL_ETH_Transmit+0xfc>
    {
      if((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d011      	beq.n	8002e12 <HAL_ETH_Transmit+0xc8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df2:	f043 0208 	orr.w	r2, r3, #8
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	675a      	str	r2, [r3, #116]	; 0x74
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f503 538b 	add.w	r3, r3, #4448	; 0x1160
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	679a      	str	r2, [r3, #120]	; 0x78
        /* Set ETH HAL State to Ready */
        heth->gState = HAL_ETH_STATE_ERROR;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	22e0      	movs	r2, #224	; 0xe0
 8002e0c:	66da      	str	r2, [r3, #108]	; 0x6c
        /* Return function status */
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e020      	b.n	8002e54 <HAL_ETH_Transmit+0x10a>
      }

      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e18:	d015      	beq.n	8002e46 <HAL_ETH_Transmit+0xfc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout) || (Timeout == 0U))
 8002e1a:	f7ff fbff 	bl	800261c <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d302      	bcc.n	8002e30 <HAL_ETH_Transmit+0xe6>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10a      	bne.n	8002e46 <HAL_ETH_Transmit+0xfc>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e34:	f043 0204 	orr.w	r2, r3, #4
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	675a      	str	r2, [r3, #116]	; 0x74
          heth->gState = HAL_ETH_STATE_ERROR;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	22e0      	movs	r2, #224	; 0xe0
 8002e40:	66da      	str	r2, [r3, #108]	; 0x6c
          return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e006      	b.n	8002e54 <HAL_ETH_Transmit+0x10a>
    while((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	dbc6      	blt.n	8002ddc <HAL_ETH_Transmit+0x92>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	e000      	b.n	8002e54 <HAL_ETH_Transmit+0x10a>
  }
  else
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
  }
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_ETH_IsRxDataAvailable>:
  *         the configuration information for ETHERNET module
  * @retval  1: A Packet is received
  *          0: no Packet received
  */
uint8_t HAL_ETH_IsRxDataAvailable(ETH_HandleTypeDef *heth)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b089      	sub	sp, #36	; 0x24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	3344      	adds	r3, #68	; 0x44
 8002e68:	60bb      	str	r3, [r7, #8]
  uint32_t descidx = dmarxdesclist->CurRxDesc;
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	61fb      	str	r3, [r7, #28]
  ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	69fa      	ldr	r2, [r7, #28]
 8002e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e78:	61bb      	str	r3, [r7, #24]
  uint32_t descscancnt = 0;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	617b      	str	r3, [r7, #20]
  uint32_t appdesccnt = 0, firstappdescidx = 0;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	2300      	movs	r3, #0
 8002e84:	60fb      	str	r3, [r7, #12]

  if(dmarxdesclist->AppDescNbr != 0U)
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d06b      	beq.n	8002f66 <HAL_ETH_IsRxDataAvailable+0x10a>
  {
    /* data already received by not yet processed*/
    return 0;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	e0ce      	b.n	8003030 <HAL_ETH_IsRxDataAvailable+0x1d4>
  }

  /* Check if descriptor is not owned by DMA */
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
  {
    descscancnt++;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	3301      	adds	r3, #1
 8002e96:	617b      	str	r3, [r7, #20]

    /* Check if last descriptor */
    if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d036      	beq.n	8002f12 <HAL_ETH_IsRxDataAvailable+0xb6>
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	613b      	str	r3, [r7, #16]

      if(appdesccnt == 1U)
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d101      	bne.n	8002eb4 <HAL_ETH_IsRxDataAvailable+0x58>
      {
        WRITE_REG(firstappdescidx, descidx);
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	60fb      	str	r3, [r7, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	61fb      	str	r3, [r7, #28]
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	2b03      	cmp	r3, #3
 8002ebe:	d902      	bls.n	8002ec6 <HAL_ETH_IsRxDataAvailable+0x6a>
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	3b04      	subs	r3, #4
 8002ec4:	61fb      	str	r3, [r7, #28]

      /* Check for Context descriptor */
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	69fa      	ldr	r2, [r7, #28]
 8002eca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ece:	61bb      	str	r3, [r7, #24]

      if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_OWN)  == (uint32_t)RESET)
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	db11      	blt.n	8002efc <HAL_ETH_IsRxDataAvailable+0xa0>
      {
        if(READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00b      	beq.n	8002efc <HAL_ETH_IsRxDataAvailable+0xa0>
        {
          /* Increment the number of descriptors to be passed to the application */
          dmarxdesclist->AppContextDesc = 1;
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	61da      	str	r2, [r3, #28]
          /* Increment current rx descriptor index */
          INCR_RX_DESC_INDEX(descidx, 1U);
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	3301      	adds	r3, #1
 8002eee:	61fb      	str	r3, [r7, #28]
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	2b03      	cmp	r3, #3
 8002ef4:	d902      	bls.n	8002efc <HAL_ETH_IsRxDataAvailable+0xa0>
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	3b04      	subs	r3, #4
 8002efa:	61fb      	str	r3, [r7, #28]
        }
      }
      /* Fill information to Rx descriptors list */
      dmarxdesclist->CurRxDesc = descidx;
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	69fa      	ldr	r2, [r7, #28]
 8002f00:	611a      	str	r2, [r3, #16]
      dmarxdesclist->FirstAppDesc = firstappdescidx;
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	615a      	str	r2, [r3, #20]
      dmarxdesclist->AppDescNbr = appdesccnt;
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	619a      	str	r2, [r3, #24]

      /* Return function status */
      return 1;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e08e      	b.n	8003030 <HAL_ETH_IsRxDataAvailable+0x1d4>
    }
    /* Check if first descriptor */
    else if(READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d012      	beq.n	8002f44 <HAL_ETH_IsRxDataAvailable+0xe8>
    {
      WRITE_REG(firstappdescidx, descidx);
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	60fb      	str	r3, [r7, #12]
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt = 1U;
 8002f22:	2301      	movs	r3, #1
 8002f24:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	2b03      	cmp	r3, #3
 8002f30:	d902      	bls.n	8002f38 <HAL_ETH_IsRxDataAvailable+0xdc>
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	3b04      	subs	r3, #4
 8002f36:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	69fa      	ldr	r2, [r7, #28]
 8002f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f40:	61bb      	str	r3, [r7, #24]
 8002f42:	e010      	b.n	8002f66 <HAL_ETH_IsRxDataAvailable+0x10a>
    }
    /* It should be an intermediate descriptor */
    else
    {
      /* Increment the number of descriptors to be passed to the application */
      appdesccnt += 1U;
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	3301      	adds	r3, #1
 8002f48:	613b      	str	r3, [r7, #16]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	61fb      	str	r3, [r7, #28]
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	2b03      	cmp	r3, #3
 8002f54:	d902      	bls.n	8002f5c <HAL_ETH_IsRxDataAvailable+0x100>
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	3b04      	subs	r3, #4
 8002f5a:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	69fa      	ldr	r2, [r7, #28]
 8002f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f64:	61bb      	str	r3, [r7, #24]
  while((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (descscancnt < (uint32_t)ETH_RX_DESC_CNT))
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	db02      	blt.n	8002f74 <HAL_ETH_IsRxDataAvailable+0x118>
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d98e      	bls.n	8002e92 <HAL_ETH_IsRxDataAvailable+0x36>
    }
  }

  /* Build Descriptors if an incomplete Packet is received */
  if(appdesccnt > 0U)
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d056      	beq.n	8003028 <HAL_ETH_IsRxDataAvailable+0x1cc>
  {
    dmarxdesclist->CurRxDesc = descidx;
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	69fa      	ldr	r2, [r7, #28]
 8002f7e:	611a      	str	r2, [r3, #16]
    dmarxdesclist->FirstAppDesc = firstappdescidx;
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	615a      	str	r2, [r3, #20]
    descidx = firstappdescidx;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	61fb      	str	r3, [r7, #28]
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	69fa      	ldr	r2, [r7, #28]
 8002f8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f92:	61bb      	str	r3, [r7, #24]

    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	e03b      	b.n	8003012 <HAL_ETH_IsRxDataAvailable+0x1b6>
    {
      WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	691a      	ldr	r2, [r3, #16]
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	601a      	str	r2, [r3, #0]
      WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002fa8:	60da      	str	r2, [r3, #12]

      if (READ_REG(dmarxdesc->BackupAddr1) != ((uint32_t)RESET))
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d009      	beq.n	8002fc6 <HAL_ETH_IsRxDataAvailable+0x16a>
      {
        WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	695a      	ldr	r2, [r3, #20]
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	609a      	str	r2, [r3, #8]
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8002fba:	69bb      	ldr	r3, [r7, #24]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	60da      	str	r2, [r3, #12]
      }

      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	60da      	str	r2, [r3, #12]

      if(dmarxdesclist->ItMode != ((uint32_t)RESET))
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d005      	beq.n	8002fe6 <HAL_ETH_IsRxDataAvailable+0x18a>
      {
        SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	60da      	str	r2, [r3, #12]
      }
      if(descscancnt < (appdesccnt - 1U))
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d20d      	bcs.n	800300c <HAL_ETH_IsRxDataAvailable+0x1b0>
      {
        /* Increment rx descriptor index */
        INCR_RX_DESC_INDEX(descidx, 1U);
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	61fb      	str	r3, [r7, #28]
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	2b03      	cmp	r3, #3
 8002ffa:	d902      	bls.n	8003002 <HAL_ETH_IsRxDataAvailable+0x1a6>
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	3b04      	subs	r3, #4
 8003000:	61fb      	str	r3, [r7, #28]
        /* Get descriptor address */
        dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	69fa      	ldr	r2, [r7, #28]
 8003006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800300a:	61bb      	str	r3, [r7, #24]
    for(descscancnt = 0; descscancnt < appdesccnt; descscancnt++)
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	3301      	adds	r3, #1
 8003010:	617b      	str	r3, [r7, #20]
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	429a      	cmp	r2, r3
 8003018:	d3bf      	bcc.n	8002f9a <HAL_ETH_IsRxDataAvailable+0x13e>
      }
    }

    /* Set the Tail pointer address to the last rx descriptor hold by the app */
    WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6819      	ldr	r1, [r3, #0]
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	f241 1328 	movw	r3, #4392	; 0x1128
 8003024:	440b      	add	r3, r1
 8003026:	601a      	str	r2, [r3, #0]
  }

  /* Fill information to Rx descriptors list: No received Packet */
  dmarxdesclist->AppDescNbr = 0U;
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	2200      	movs	r2, #0
 800302c:	619a      	str	r2, [r3, #24]

  return 0;
 800302e:	2300      	movs	r3, #0
}
 8003030:	4618      	mov	r0, r3
 8003032:	3724      	adds	r7, #36	; 0x24
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <HAL_ETH_GetRxDataBuffer>:
  *         the configuration information for ETHERNET module
  * @param  RxBuffer: Pointer to a ETH_BufferTypeDef structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataBuffer(ETH_HandleTypeDef *heth, ETH_BufferTypeDef *RxBuffer)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b08a      	sub	sp, #40	; 0x28
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	3344      	adds	r3, #68	; 0x44
 800304a:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t index, accumulatedlen = 0, lastdesclen;
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
  __IO const ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800305a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800305e:	61bb      	str	r3, [r7, #24]
  ETH_BufferTypeDef *rxbuff = RxBuffer;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	617b      	str	r3, [r7, #20]

  if(rxbuff == NULL)
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d104      	bne.n	8003074 <HAL_ETH_GetRxDataBuffer+0x38>
  {
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	675a      	str	r2, [r3, #116]	; 0x74
    return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e07d      	b.n	8003170 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  if(dmarxdesclist->AppDescNbr == 0U)
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d10f      	bne.n	800309c <HAL_ETH_GetRxDataBuffer+0x60>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f7ff feed 	bl	8002e5c <HAL_ETH_IsRxDataAvailable>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <HAL_ETH_GetRxDataBuffer+0x50>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e071      	b.n	8003170 <HAL_ETH_GetRxDataBuffer+0x134>
    }
    else
    {
      descidx = dmarxdesclist->FirstAppDesc;
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800309a:	61bb      	str	r3, [r7, #24]
    }
  }

  /* Get intermediate descriptors buffers: in case of the Packet is split into multi descriptors */
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 800309c:	2300      	movs	r3, #0
 800309e:	623b      	str	r3, [r7, #32]
 80030a0:	e031      	b.n	8003106 <HAL_ETH_GetRxDataBuffer+0xca>
  {
    /* Get Address and length of the first buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	461a      	mov	r2, r3
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	601a      	str	r2, [r3, #0]
    rxbuff->len =  heth->Init.RxBuffLen;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	695a      	ldr	r2, [r3, #20]
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	605a      	str	r2, [r3, #4]

    /* Check if the second buffer address of this descriptor is valid */
    if(dmarxdesc->BackupAddr1 != 0U)
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00b      	beq.n	80030d4 <HAL_ETH_GetRxDataBuffer+0x98>
    {
      /* Point to next buffer */
      rxbuff = rxbuff->next;
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	617b      	str	r3, [r7, #20]
      /* Get Address and length of the second buffer address */
      rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	461a      	mov	r2, r3
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	601a      	str	r2, [r3, #0]
      rxbuff->len =  heth->Init.RxBuffLen;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	605a      	str	r2, [r3, #4]
    {
      /* Nothing to do here */
    }

    /* get total length until this descriptor */
    accumulatedlen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80030dc:	61fb      	str	r3, [r7, #28]

    /* Increment to next descriptor */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80030de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e0:	3301      	adds	r3, #1
 80030e2:	627b      	str	r3, [r7, #36]	; 0x24
 80030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e6:	2b03      	cmp	r3, #3
 80030e8:	d902      	bls.n	80030f0 <HAL_ETH_GetRxDataBuffer+0xb4>
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	3b04      	subs	r3, #4
 80030ee:	627b      	str	r3, [r7, #36]	; 0x24
    dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030f8:	61bb      	str	r3, [r7, #24]

    /* Point to next buffer */
    rxbuff = rxbuff->next;
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	617b      	str	r3, [r7, #20]
  for(index = 0; index < (dmarxdesclist->AppDescNbr - 1U); index++)
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	3301      	adds	r3, #1
 8003104:	623b      	str	r3, [r7, #32]
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	3b01      	subs	r3, #1
 800310c:	6a3a      	ldr	r2, [r7, #32]
 800310e:	429a      	cmp	r2, r3
 8003110:	d3c7      	bcc.n	80030a2 <HAL_ETH_GetRxDataBuffer+0x66>
  }

  /* last descriptor data length */
  lastdesclen = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - accumulatedlen;
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	60fb      	str	r3, [r7, #12]

  /* Get Address of the first buffer address */
  rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr0;
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	461a      	mov	r2, r3
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	601a      	str	r2, [r3, #0]

  /* data is in only one buffer */
  if(lastdesclen <= heth->Init.RxBuffLen)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	429a      	cmp	r2, r3
 8003132:	d803      	bhi.n	800313c <HAL_ETH_GetRxDataBuffer+0x100>
  {
    rxbuff->len = lastdesclen;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	605a      	str	r2, [r3, #4]
 800313a:	e018      	b.n	800316e <HAL_ETH_GetRxDataBuffer+0x132>
  }
  /* data is in two buffers */
  else if(dmarxdesc->BackupAddr1 != 0U)
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	695b      	ldr	r3, [r3, #20]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d012      	beq.n	800316a <HAL_ETH_GetRxDataBuffer+0x12e>
  {
    /* Get the Length of the first buffer address */
    rxbuff->len = heth->Init.RxBuffLen;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	695a      	ldr	r2, [r3, #20]
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	605a      	str	r2, [r3, #4]
    /* Point to next buffer */
    rxbuff = rxbuff->next;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	617b      	str	r3, [r7, #20]
    /* Get the Address the Length of the second buffer address */
    rxbuff->buffer = (uint8_t *) dmarxdesc->BackupAddr1;
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	461a      	mov	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	601a      	str	r2, [r3, #0]
    rxbuff->len =  lastdesclen - (heth->Init.RxBuffLen);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	695b      	ldr	r3, [r3, #20]
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	1ad2      	subs	r2, r2, r3
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	605a      	str	r2, [r3, #4]
 8003168:	e001      	b.n	800316e <HAL_ETH_GetRxDataBuffer+0x132>
  }
  else /* Buffer 2 not valid*/
  {
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e000      	b.n	8003170 <HAL_ETH_GetRxDataBuffer+0x134>
  }

  return HAL_OK;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3728      	adds	r7, #40	; 0x28
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_ETH_GetRxDataLength>:
  *         the configuration information for ETHERNET module
  * @param  Length: parameter to hold Rx packet length
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataLength(ETH_HandleTypeDef *heth, uint32_t *Length)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	3344      	adds	r3, #68	; 0x44
 8003186:	613b      	str	r3, [r7, #16]
  uint32_t descidx = dmarxdesclist->FirstAppDesc;
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	695b      	ldr	r3, [r3, #20]
 800318c:	617b      	str	r3, [r7, #20]
  __IO const ETH_DMADescTypeDef *dmarxdesc;

  if(dmarxdesclist->AppDescNbr == 0U)
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d107      	bne.n	80031a6 <HAL_ETH_GetRxDataLength+0x2e>
  {
    if(HAL_ETH_IsRxDataAvailable(heth) == 0U)
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f7ff fe60 	bl	8002e5c <HAL_ETH_IsRxDataAvailable>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_ETH_GetRxDataLength+0x2e>
    {
      /* No data to be transferred to the application */
      return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e017      	b.n	80031d6 <HAL_ETH_GetRxDataLength+0x5e>
    }
  }

  /* Get index of last descriptor */
  INCR_RX_DESC_INDEX(descidx, (dmarxdesclist->AppDescNbr - 1U));
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	699a      	ldr	r2, [r3, #24]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	4413      	add	r3, r2
 80031ae:	3b01      	subs	r3, #1
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d902      	bls.n	80031be <HAL_ETH_GetRxDataLength+0x46>
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	3b04      	subs	r3, #4
 80031bc:	617b      	str	r3, [r7, #20]
  /* Point to last descriptor */
  dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descidx];
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c6:	60fb      	str	r3, [r7, #12]

  *Length = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <HAL_ETH_BuildRxDescriptors>:
* @param  heth: pointer to a ETH_HandleTypeDef structure that contains
*         the configuration information for ETHERNET module
* @retval HAL status.
*/
HAL_StatusTypeDef HAL_ETH_BuildRxDescriptors(ETH_HandleTypeDef *heth)
{
 80031de:	b480      	push	{r7}
 80031e0:	b089      	sub	sp, #36	; 0x24
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  ETH_RxDescListTypeDef *dmarxdesclist = &heth->RxDescList;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	3344      	adds	r3, #68	; 0x44
 80031ea:	60fb      	str	r3, [r7, #12]
  uint32_t descindex = dmarxdesclist->FirstAppDesc;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	69fa      	ldr	r2, [r7, #28]
 80031f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031fa:	61bb      	str	r3, [r7, #24]
  uint32_t totalappdescnbr = dmarxdesclist->AppDescNbr;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	617b      	str	r3, [r7, #20]
  uint32_t descscan;

  if(dmarxdesclist->AppDescNbr == 0U)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	699b      	ldr	r3, [r3, #24]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_ETH_BuildRxDescriptors+0x30>
  {
    /* No Rx descriptors to build */
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e057      	b.n	80032be <HAL_ETH_BuildRxDescriptors+0xe0>
  }

  if(dmarxdesclist->AppContextDesc != 0U)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d002      	beq.n	800321c <HAL_ETH_BuildRxDescriptors+0x3e>
  {
    /* A context descriptor is available */
    totalappdescnbr += 1U;
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	3301      	adds	r3, #1
 800321a:	617b      	str	r3, [r7, #20]
  }

  for(descscan =0; descscan < totalappdescnbr; descscan++)
 800321c:	2300      	movs	r3, #0
 800321e:	613b      	str	r3, [r7, #16]
 8003220:	e03b      	b.n	800329a <HAL_ETH_BuildRxDescriptors+0xbc>
  {
    WRITE_REG(dmarxdesc->DESC0, dmarxdesc->BackupAddr0);
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF1V);
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003230:	60da      	str	r2, [r3, #12]

    if (READ_REG(dmarxdesc->BackupAddr1) != 0U)
 8003232:	69bb      	ldr	r3, [r7, #24]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d009      	beq.n	800324e <HAL_ETH_BuildRxDescriptors+0x70>
    {
      WRITE_REG(dmarxdesc->DESC2, dmarxdesc->BackupAddr1);
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	609a      	str	r2, [r3, #8]
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_BUF2V);
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	60da      	str	r2, [r3, #12]
    }

    SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN);
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	60da      	str	r2, [r3, #12]

    if(dmarxdesclist->ItMode != 0U)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d005      	beq.n	800326e <HAL_ETH_BuildRxDescriptors+0x90>
    {
      SET_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	60da      	str	r2, [r3, #12]
    }

    if(descscan < (totalappdescnbr - 1U))
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	3b01      	subs	r3, #1
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	429a      	cmp	r2, r3
 8003276:	d20d      	bcs.n	8003294 <HAL_ETH_BuildRxDescriptors+0xb6>
    {
      /* Increment rx descriptor index */
      INCR_RX_DESC_INDEX(descindex, 1U);
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	3301      	adds	r3, #1
 800327c:	61fb      	str	r3, [r7, #28]
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	2b03      	cmp	r3, #3
 8003282:	d902      	bls.n	800328a <HAL_ETH_BuildRxDescriptors+0xac>
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	3b04      	subs	r3, #4
 8003288:	61fb      	str	r3, [r7, #28]
      /* Get descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)dmarxdesclist->RxDesc[descindex];
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	69fa      	ldr	r2, [r7, #28]
 800328e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003292:	61bb      	str	r3, [r7, #24]
  for(descscan =0; descscan < totalappdescnbr; descscan++)
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	3301      	adds	r3, #1
 8003298:	613b      	str	r3, [r7, #16]
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d3bf      	bcc.n	8003222 <HAL_ETH_BuildRxDescriptors+0x44>
    }
  }

  /* Set the Tail pointer address to the last rx descriptor hold by the app */
  WRITE_REG(heth->Instance->DMACRDTPR, (uint32_t)dmarxdesc);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6819      	ldr	r1, [r3, #0]
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	f241 1328 	movw	r3, #4392	; 0x1128
 80032ac:	440b      	add	r3, r1
 80032ae:	601a      	str	r2, [r3, #0]

  /* reset the Application desc number */
  WRITE_REG(dmarxdesclist->AppDescNbr, 0);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	619a      	str	r2, [r3, #24]

  /*  reset the application context descriptor */
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	661a      	str	r2, [r3, #96]	; 0x60

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3724      	adds	r7, #36	; 0x24
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr

080032ca <HAL_ETH_ReadPHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t *pRegValue)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b086      	sub	sp, #24
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	60f8      	str	r0, [r7, #12]
 80032d2:	60b9      	str	r1, [r7, #8]
 80032d4:	607a      	str	r2, [r7, #4]
 80032d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032e0:	f003 0301 	and.w	r3, r3, #1
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e03e      	b.n	800336a <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032f4:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	055b      	lsls	r3, r3, #21
 8003300:	4313      	orrs	r3, r2
 8003302:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	041b      	lsls	r3, r3, #16
 800330e:	4313      	orrs	r3, r2
 8003310:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f043 030c 	orr.w	r3, r3, #12
 8003318:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f043 0301 	orr.w	r3, r3, #1
 8003320:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 800332c:	f7ff f976 	bl	800261c <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003332:	e009      	b.n	8003348 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 8003334:	f7ff f972 	bl	800261c <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003342:	d901      	bls.n	8003348 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e010      	b.n	800336a <HAL_ETH_ReadPHYRegister+0xa0>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1ed      	bne.n	8003334 <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003360:	b29b      	uxth	r3, r3
 8003362:	461a      	mov	r2, r3
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3718      	adds	r7, #24
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <HAL_ETH_WritePHYRegister>:
  * @param  PHYReg: PHY register address, must be a value from 0 to 31
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg, uint32_t RegValue)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
 8003380:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg, tickstart;

  /* Check for the Busy flag */
  if(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != 0U)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e03c      	b.n	8003410 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800339e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr <<21));
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	055b      	lsls	r3, r3, #21
 80033aa:	4313      	orrs	r3, r2
 80033ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	041b      	lsls	r3, r3, #16
 80033b8:	4313      	orrs	r3, r2
 80033ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f023 030c 	bic.w	r3, r3, #12
 80033c2:	f043 0304 	orr.w	r3, r3, #4
 80033c6:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f043 0301 	orr.w	r3, r3, #1
 80033ce:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	4b10      	ldr	r3, [pc, #64]	; (8003418 <HAL_ETH_WritePHYRegister+0xa4>)
 80033d6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 80033da:	4a0f      	ldr	r2, [pc, #60]	; (8003418 <HAL_ETH_WritePHYRegister+0xa4>)
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 80033e2:	f7ff f91b 	bl	800261c <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80033e8:	e009      	b.n	80033fe <HAL_ETH_WritePHYRegister+0x8a>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_MDIO_BUS_TIMEOUT))
 80033ea:	f7ff f917 	bl	800261c <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033f8:	d901      	bls.n	80033fe <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e008      	b.n	8003410 <HAL_ETH_WritePHYRegister+0x9c>
  while(READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1ed      	bne.n	80033ea <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40028000 	.word	0x40028000

0800341c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e1c3      	b.n	80037b8 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 020c 	and.w	r2, r3, #12
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC)>> 4) > 0U) ? ENABLE : DISABLE;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0310 	and.w	r3, r3, #16
 8003448:	2b00      	cmp	r3, #0
 800344a:	bf14      	ite	ne
 800344c:	2301      	movne	r3, #1
 800344e:	2300      	moveq	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	461a      	mov	r2, r3
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003472:	2b00      	cmp	r3, #0
 8003474:	bf0c      	ite	eq
 8003476:	2301      	moveq	r3, #1
 8003478:	2300      	movne	r3, #0
 800347a:	b2db      	uxtb	r3, r3
 800347c:	461a      	mov	r2, r3
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U) ? ENABLE : DISABLE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800348e:	2b00      	cmp	r3, #0
 8003490:	bf14      	ite	ne
 8003492:	2301      	movne	r3, #1
 8003494:	2300      	moveq	r3, #0
 8003496:	b2db      	uxtb	r3, r3
 8003498:	461a      	mov	r2, r3
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	bf0c      	ite	eq
 80034ac:	2301      	moveq	r3, #1
 80034ae:	2300      	movne	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	461a      	mov	r2, r3
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	bf14      	ite	ne
 80034c6:	2301      	movne	r3, #1
 80034c8:	2300      	moveq	r3, #0
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	461a      	mov	r2, r3
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	bf14      	ite	ne
 80034e0:	2301      	movne	r3, #1
 80034e2:	2300      	moveq	r3, #0
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	461a      	mov	r2, r3
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003512:	2b00      	cmp	r3, #0
 8003514:	bf14      	ite	ne
 8003516:	2301      	movne	r3, #1
 8003518:	2300      	moveq	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	461a      	mov	r2, r3
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >>17) == 0U) ? ENABLE : DISABLE;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352c:	2b00      	cmp	r3, #0
 800352e:	bf0c      	ite	eq
 8003530:	2301      	moveq	r3, #1
 8003532:	2300      	movne	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	461a      	mov	r2, r3
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >>19) == 0U) ? ENABLE : DISABLE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003546:	2b00      	cmp	r3, #0
 8003548:	bf0c      	ite	eq
 800354a:	2301      	moveq	r3, #1
 800354c:	2300      	movne	r3, #0
 800354e:	b2db      	uxtb	r3, r3
 8003550:	461a      	mov	r2, r3
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003560:	2b00      	cmp	r3, #0
 8003562:	bf14      	ite	ne
 8003564:	2301      	movne	r3, #1
 8003566:	2300      	moveq	r3, #0
 8003568:	b2db      	uxtb	r3, r3
 800356a:	461a      	mov	r2, r3
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800357a:	2b00      	cmp	r3, #0
 800357c:	bf14      	ite	ne
 800357e:	2301      	movne	r3, #1
 8003580:	2300      	moveq	r3, #0
 8003582:	b2db      	uxtb	r3, r3
 8003584:	461a      	mov	r2, r3
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003594:	2b00      	cmp	r3, #0
 8003596:	bf14      	ite	ne
 8003598:	2301      	movne	r3, #1
 800359a:	2300      	moveq	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	461a      	mov	r2, r3
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	bf14      	ite	ne
 80035b2:	2301      	movne	r3, #1
 80035b4:	2300      	moveq	r3, #0
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	461a      	mov	r2, r3
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	bf14      	ite	ne
 80035da:	2301      	movne	r3, #1
 80035dc:	2300      	moveq	r3, #0
 80035de:	b2db      	uxtb	r3, r3
 80035e0:	461a      	mov	r2, r3
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800360c:	2b00      	cmp	r3, #0
 800360e:	bf0c      	ite	eq
 8003610:	2301      	moveq	r3, #1
 8003612:	2300      	movne	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	461a      	mov	r2, r3
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003628:	2b00      	cmp	r3, #0
 800362a:	bf14      	ite	ne
 800362c:	2301      	movne	r3, #1
 800362e:	2300      	moveq	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	461a      	mov	r2, r3
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003644:	2b00      	cmp	r3, #0
 8003646:	bf14      	ite	ne
 8003648:	2301      	movne	r3, #1
 800364a:	2300      	moveq	r3, #0
 800364c:	b2db      	uxtb	r3, r3
 800364e:	461a      	mov	r2, r3
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U) ? ENABLE : DISABLE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003660:	2b00      	cmp	r3, #0
 8003662:	bf14      	ite	ne
 8003664:	2301      	movne	r3, #1
 8003666:	2300      	moveq	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	461a      	mov	r2, r3
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	0e5b      	lsrs	r3, r3, #25
 800367a:	f003 021f 	and.w	r2, r3, #31
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368c:	2b00      	cmp	r3, #0
 800368e:	bf14      	ite	ne
 8003690:	2301      	movne	r3, #1
 8003692:	2300      	moveq	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	f003 020f 	and.w	r2, r3, #15
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	bf14      	ite	ne
 80036ba:	2301      	movne	r3, #1
 80036bc:	2300      	moveq	r3, #0
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	461a      	mov	r2, r3
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	bf0c      	ite	eq
 80036d6:	2301      	moveq	r3, #1
 80036d8:	2300      	movne	r3, #0
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	461a      	mov	r2, r3
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ea:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f8:	0c1b      	lsrs	r3, r3, #16
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	2b00      	cmp	r3, #0
 800370e:	bf14      	ite	ne
 8003710:	2301      	movne	r3, #1
 8003712:	2300      	moveq	r3, #0
 8003714:	b2db      	uxtb	r3, r3
 8003716:	461a      	mov	r2, r3
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U) ? ENABLE : DISABLE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	bf14      	ite	ne
 800372e:	2301      	movne	r3, #1
 8003730:	2300      	moveq	r3, #0
 8003732:	b2db      	uxtb	r3, r3
 8003734:	461a      	mov	r2, r3
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8003744:	f003 0272 	and.w	r2, r3, #114	; 0x72
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8003754:	f003 0223 	and.w	r2, r3, #35	; 0x23
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8003764:	f003 0308 	and.w	r3, r3, #8
 8003768:	2b00      	cmp	r3, #0
 800376a:	bf14      	ite	ne
 800376c:	2301      	movne	r3, #1
 800376e:	2300      	moveq	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	461a      	mov	r2, r3
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8003782:	f003 0310 	and.w	r3, r3, #16
 8003786:	2b00      	cmp	r3, #0
 8003788:	bf14      	ite	ne
 800378a:	2301      	movne	r3, #1
 800378c:	2300      	moveq	r3, #0
 800378e:	b2db      	uxtb	r3, r3
 8003790:	461a      	mov	r2, r3
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80037a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	bf0c      	ite	eq
 80037a8:	2301      	moveq	r3, #1
 80037aa:	2300      	movne	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  if(macconf == NULL)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e00a      	b.n	80037ee <HAL_ETH_SetMACConfig+0x2a>
  }

  if(heth->RxState == HAL_ETH_STATE_READY)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037dc:	2b10      	cmp	r3, #16
 80037de:	d105      	bne.n	80037ec <HAL_ETH_SetMACConfig+0x28>
  {
    ETH_SetMACConfig(heth, macconf);
 80037e0:	6839      	ldr	r1, [r7, #0]
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f860 	bl	80038a8 <ETH_SetMACConfig>

    return HAL_OK;
 80037e8:	2300      	movs	r3, #0
 80037ea:	e000      	b.n	80037ee <HAL_ETH_SetMACConfig+0x2a>
  }
  else
  {
    return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
  }
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
	...

080037f8 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003808:	60fb      	str	r3, [r7, #12]

	/* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003810:	60fb      	str	r3, [r7, #12]

	/* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003812:	f002 fc99 	bl	8006148 <HAL_RCC_GetHCLKFreq>
 8003816:	60b8      	str	r0, [r7, #8]

	/* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	4a1e      	ldr	r2, [pc, #120]	; (8003894 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d908      	bls.n	8003832 <HAL_ETH_SetMDIOClockRange+0x3a>
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	4a1d      	ldr	r2, [pc, #116]	; (8003898 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d804      	bhi.n	8003832 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	e027      	b.n	8003882 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	4a18      	ldr	r2, [pc, #96]	; (8003898 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d908      	bls.n	800384c <HAL_ETH_SetMDIOClockRange+0x54>
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	4a17      	ldr	r2, [pc, #92]	; (800389c <HAL_ETH_SetMDIOClockRange+0xa4>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d204      	bcs.n	800384c <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003848:	60fb      	str	r3, [r7, #12]
 800384a:	e01a      	b.n	8003882 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	4a13      	ldr	r2, [pc, #76]	; (800389c <HAL_ETH_SetMDIOClockRange+0xa4>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d303      	bcc.n	800385c <HAL_ETH_SetMDIOClockRange+0x64>
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	4a12      	ldr	r2, [pc, #72]	; (80038a0 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d911      	bls.n	8003880 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	4a10      	ldr	r2, [pc, #64]	; (80038a0 <HAL_ETH_SetMDIOClockRange+0xa8>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d908      	bls.n	8003876 <HAL_ETH_SetMDIOClockRange+0x7e>
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4a0f      	ldr	r2, [pc, #60]	; (80038a4 <HAL_ETH_SetMDIOClockRange+0xac>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d804      	bhi.n	8003876 <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	e005      	b.n	8003882 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	e000      	b.n	8003882 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8003880:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800388c:	bf00      	nop
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	01312cff 	.word	0x01312cff
 8003898:	02160ebf 	.word	0x02160ebf
 800389c:	03938700 	.word	0x03938700
 80038a0:	05f5e0ff 	.word	0x05f5e0ff
 80038a4:	08f0d17f 	.word	0x08f0d17f

080038a8 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 80038ba:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	791b      	ldrb	r3, [r3, #4]
 80038c0:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 80038c2:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	7b1b      	ldrb	r3, [r3, #12]
 80038c8:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 80038ca:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	7b5b      	ldrb	r3, [r3, #13]
 80038d0:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80038d2:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	7b9b      	ldrb	r3, [r3, #14]
 80038d8:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 80038da:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	7bdb      	ldrb	r3, [r3, #15]
 80038e0:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80038e2:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	7c12      	ldrb	r2, [r2, #16]
 80038e8:	2a00      	cmp	r2, #0
 80038ea:	d102      	bne.n	80038f2 <ETH_SetMACConfig+0x4a>
 80038ec:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80038f0:	e000      	b.n	80038f4 <ETH_SetMACConfig+0x4c>
 80038f2:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80038f4:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	7c52      	ldrb	r2, [r2, #17]
 80038fa:	2a00      	cmp	r2, #0
 80038fc:	d102      	bne.n	8003904 <ETH_SetMACConfig+0x5c>
 80038fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003902:	e000      	b.n	8003906 <ETH_SetMACConfig+0x5e>
 8003904:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8003906:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	7c9b      	ldrb	r3, [r3, #18]
 800390c:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800390e:	431a      	orrs	r2, r3
                                macconf->Speed |
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8003914:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 800391a:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	7f1b      	ldrb	r3, [r3, #28]
 8003920:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8003922:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	7f5b      	ldrb	r3, [r3, #29]
 8003928:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800392a:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800392c:	683a      	ldr	r2, [r7, #0]
 800392e:	7f92      	ldrb	r2, [r2, #30]
 8003930:	2a00      	cmp	r2, #0
 8003932:	d102      	bne.n	800393a <ETH_SetMACConfig+0x92>
 8003934:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003938:	e000      	b.n	800393c <ETH_SetMACConfig+0x94>
 800393a:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 800393c:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	7fdb      	ldrb	r3, [r3, #31]
 8003942:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8003944:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8003946:	683a      	ldr	r2, [r7, #0]
 8003948:	f892 2020 	ldrb.w	r2, [r2, #32]
 800394c:	2a00      	cmp	r2, #0
 800394e:	d102      	bne.n	8003956 <ETH_SetMACConfig+0xae>
 8003950:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003954:	e000      	b.n	8003958 <ETH_SetMACConfig+0xb0>
 8003956:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8003958:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800395e:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003966:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8003968:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 800396e:	4313      	orrs	r3, r2
 8003970:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	4b56      	ldr	r3, [pc, #344]	; (8003ad4 <ETH_SetMACConfig+0x22c>)
 800397a:	4013      	ands	r3, r2
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	6812      	ldr	r2, [r2, #0]
 8003980:	68f9      	ldr	r1, [r7, #12]
 8003982:	430b      	orrs	r3, r1
 8003984:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800398a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003992:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8003994:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800399c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800399e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80039a6:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80039a8:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80039b0:	2a00      	cmp	r2, #0
 80039b2:	d102      	bne.n	80039ba <ETH_SetMACConfig+0x112>
 80039b4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80039b8:	e000      	b.n	80039bc <ETH_SetMACConfig+0x114>
 80039ba:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80039bc:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80039c2:	4313      	orrs	r3, r2
 80039c4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	4b42      	ldr	r3, [pc, #264]	; (8003ad8 <ETH_SetMACConfig+0x230>)
 80039ce:	4013      	ands	r3, r2
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	6812      	ldr	r2, [r2, #0]
 80039d4:	68f9      	ldr	r1, [r7, #12]
 80039d6:	430b      	orrs	r3, r1
 80039d8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039e0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80039e6:	4313      	orrs	r3, r2
 80039e8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	4b3a      	ldr	r3, [pc, #232]	; (8003adc <ETH_SetMACConfig+0x234>)
 80039f2:	4013      	ands	r3, r2
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6812      	ldr	r2, [r2, #0]
 80039f8:	68f9      	ldr	r1, [r7, #12]
 80039fa:	430b      	orrs	r3, r1
 80039fc:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003a04:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003a0a:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003a12:	2a00      	cmp	r2, #0
 8003a14:	d101      	bne.n	8003a1a <ETH_SetMACConfig+0x172>
 8003a16:	2280      	movs	r2, #128	; 0x80
 8003a18:	e000      	b.n	8003a1c <ETH_SetMACConfig+0x174>
 8003a1a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8003a1c:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a22:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003a24:	4313      	orrs	r3, r2
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a2e:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8003a32:	4013      	ands	r3, r2
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	6812      	ldr	r2, [r2, #0]
 8003a38:	68f9      	ldr	r1, [r7, #12]
 8003a3a:	430b      	orrs	r3, r1
 8003a3c:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8003a44:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003a4c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a5a:	f023 0103 	bic.w	r1, r3, #3
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8003a72:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003a88:	683a      	ldr	r2, [r7, #0]
 8003a8a:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8003a8e:	2a00      	cmp	r2, #0
 8003a90:	d101      	bne.n	8003a96 <ETH_SetMACConfig+0x1ee>
 8003a92:	2240      	movs	r2, #64	; 0x40
 8003a94:	e000      	b.n	8003a98 <ETH_SetMACConfig+0x1f0>
 8003a96:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8003a98:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8003aa0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003aa2:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8003aaa:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8003aac:	4313      	orrs	r3, r2
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8003ab8:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68fa      	ldr	r2, [r7, #12]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8003ac8:	bf00      	nop
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr
 8003ad4:	00048083 	.word	0x00048083
 8003ad8:	c0f88000 	.word	0xc0f88000
 8003adc:	fffffef0 	.word	0xfffffef0

08003ae0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	4b38      	ldr	r3, [pc, #224]	; (8003bd8 <ETH_SetDMAConfig+0xf8>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	6879      	ldr	r1, [r7, #4]
 8003afe:	6809      	ldr	r1, [r1, #0]
 8003b00:	431a      	orrs	r2, r3
 8003b02:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8003b06:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	791b      	ldrb	r3, [r3, #4]
 8003b0c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003b12:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	7b1b      	ldrb	r3, [r3, #12]
 8003b18:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	f241 0304 	movw	r3, #4100	; 0x1004
 8003b26:	4413      	add	r3, r2
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	4b2c      	ldr	r3, [pc, #176]	; (8003bdc <ETH_SetDMAConfig+0xfc>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6811      	ldr	r1, [r2, #0]
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	431a      	orrs	r2, r3
 8003b36:	f241 0304 	movw	r3, #4100	; 0x1004
 8003b3a:	440b      	add	r3, r1
 8003b3c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	7b5b      	ldrb	r3, [r3, #13]
 8003b42:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	4b22      	ldr	r3, [pc, #136]	; (8003be0 <ETH_SetDMAConfig+0x100>)
 8003b58:	4013      	ands	r3, r2
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6811      	ldr	r1, [r2, #0]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	431a      	orrs	r2, r3
 8003b62:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8003b66:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	7d1b      	ldrb	r3, [r3, #20]
 8003b70:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8003b72:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	7f5b      	ldrb	r3, [r3, #29]
 8003b78:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	f241 1304 	movw	r3, #4356	; 0x1104
 8003b86:	4413      	add	r3, r2
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	4b16      	ldr	r3, [pc, #88]	; (8003be4 <ETH_SetDMAConfig+0x104>)
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6811      	ldr	r1, [r2, #0]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	431a      	orrs	r2, r3
 8003b96:	f241 1304 	movw	r3, #4356	; 0x1104
 8003b9a:	440b      	add	r3, r1
 8003b9c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	7f1b      	ldrb	r3, [r3, #28]
 8003ba2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	f241 1308 	movw	r3, #4360	; 0x1108
 8003bb4:	4413      	add	r3, r2
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	4b0b      	ldr	r3, [pc, #44]	; (8003be8 <ETH_SetDMAConfig+0x108>)
 8003bba:	4013      	ands	r3, r2
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6811      	ldr	r1, [r2, #0]
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	f241 1308 	movw	r3, #4360	; 0x1108
 8003bc8:	440b      	add	r3, r1
 8003bca:	601a      	str	r2, [r3, #0]
}
 8003bcc:	bf00      	nop
 8003bce:	3714      	adds	r7, #20
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	ffff87fd 	.word	0xffff87fd
 8003bdc:	ffff2ffe 	.word	0xffff2ffe
 8003be0:	fffec000 	.word	0xfffec000
 8003be4:	ffc0efef 	.word	0xffc0efef
 8003be8:	7fc0ffff 	.word	0x7fc0ffff

08003bec <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b0a4      	sub	sp, #144	; 0x90
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003c04:	2300      	movs	r3, #0
 8003c06:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003c10:	2301      	movs	r3, #1
 8003c12:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8003c22:	2301      	movs	r3, #1
 8003c24:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003c28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c2c:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8003c34:	2300      	movs	r3, #0
 8003c36:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8003c44:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8003c48:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8003c50:	2300      	movs	r3, #0
 8003c52:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8003c54:	2301      	movs	r3, #1
 8003c56:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8003c60:	2300      	movs	r3, #0
 8003c62:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8003c66:	2300      	movs	r3, #0
 8003c68:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8003c72:	2300      	movs	r3, #0
 8003c74:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8003c84:	2320      	movs	r3, #32
 8003c86:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8003c90:	2300      	movs	r3, #0
 8003c92:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8003c96:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8003c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003c9c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ca0:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003ca8:	2302      	movs	r3, #2
 8003caa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003cd0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7ff fde6 	bl	80038a8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003cf6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003cfa:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003d00:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003d04:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8003d06:	2300      	movs	r3, #0
 8003d08:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8003d0c:	f44f 7306 	mov.w	r3, #536	; 0x218
 8003d10:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003d12:	f107 0308 	add.w	r3, r7, #8
 8003d16:	4619      	mov	r1, r3
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	f7ff fee1 	bl	8003ae0 <ETH_SetDMAConfig>
}
 8003d1e:	bf00      	nop
 8003d20:	3790      	adds	r7, #144	; 0x90
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
	...

08003d28 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d38:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003d40:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003d42:	f002 fa01 	bl	8006148 <HAL_RCC_GetHCLKFreq>
 8003d46:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	4a1e      	ldr	r2, [pc, #120]	; (8003dc4 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d908      	bls.n	8003d62 <ETH_MAC_MDIO_ClkConfig+0x3a>
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	4a1d      	ldr	r2, [pc, #116]	; (8003dc8 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d804      	bhi.n	8003d62 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d5e:	60fb      	str	r3, [r7, #12]
 8003d60:	e027      	b.n	8003db2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	4a18      	ldr	r2, [pc, #96]	; (8003dc8 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d908      	bls.n	8003d7c <ETH_MAC_MDIO_ClkConfig+0x54>
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	4a17      	ldr	r2, [pc, #92]	; (8003dcc <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d204      	bcs.n	8003d7c <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003d78:	60fb      	str	r3, [r7, #12]
 8003d7a:	e01a      	b.n	8003db2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	4a13      	ldr	r2, [pc, #76]	; (8003dcc <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d303      	bcc.n	8003d8c <ETH_MAC_MDIO_ClkConfig+0x64>
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	4a12      	ldr	r2, [pc, #72]	; (8003dd0 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d911      	bls.n	8003db0 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	4a10      	ldr	r2, [pc, #64]	; (8003dd0 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d908      	bls.n	8003da6 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	4a0f      	ldr	r2, [pc, #60]	; (8003dd4 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d804      	bhi.n	8003da6 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	e005      	b.n	8003db2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dac:	60fb      	str	r3, [r7, #12]
 8003dae:	e000      	b.n	8003db2 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8003db0:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8003dbc:	bf00      	nop
 8003dbe:	3710      	adds	r7, #16
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	01312cff 	.word	0x01312cff
 8003dc8:	02160ebf 	.word	0x02160ebf
 8003dcc:	03938700 	.word	0x03938700
 8003dd0:	05f5e0ff 	.word	0x05f5e0ff
 8003dd4:	08f0d17f 	.word	0x08f0d17f

08003dd8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003de0:	2300      	movs	r3, #0
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	e01d      	b.n	8003e22 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68d9      	ldr	r1, [r3, #12]
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	4613      	mov	r3, r2
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	4413      	add	r3, r2
 8003df2:	00db      	lsls	r3, r3, #3
 8003df4:	440b      	add	r3, r1
 8003df6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2200      	movs	r2, #0
 8003e02:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	2200      	movs	r2, #0
 8003e08:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003e10:	68b9      	ldr	r1, [r7, #8]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	3206      	adds	r2, #6
 8003e18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2b03      	cmp	r3, #3
 8003e26:	d9de      	bls.n	8003de6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	f241 132c 	movw	r3, #4396	; 0x112c
 8003e36:	4413      	add	r3, r2
 8003e38:	2203      	movs	r2, #3
 8003e3a:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68d9      	ldr	r1, [r3, #12]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	f241 1314 	movw	r3, #4372	; 0x1114
 8003e48:	4413      	add	r3, r2
 8003e4a:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68da      	ldr	r2, [r3, #12]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8003e58:	601a      	str	r2, [r3, #0]
}
 8003e5a:	bf00      	nop
 8003e5c:	3714      	adds	r7, #20
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b085      	sub	sp, #20
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60fb      	str	r3, [r7, #12]
 8003e72:	e024      	b.n	8003ebe <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6919      	ldr	r1, [r3, #16]
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	005b      	lsls	r3, r3, #1
 8003e7e:	4413      	add	r3, r2
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	440b      	add	r3, r1
 8003e84:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2200      	movs	r2, #0
 8003e96:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	3310      	adds	r3, #16
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	3301      	adds	r3, #1
 8003ebc:	60fb      	str	r3, [r7, #12]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2b03      	cmp	r3, #3
 8003ec2:	d9d7      	bls.n	8003e74 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	f241 1330 	movw	r3, #4400	; 0x1130
 8003eea:	4413      	add	r3, r2
 8003eec:	2203      	movs	r2, #3
 8003eee:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6919      	ldr	r1, [r3, #16]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	f241 131c 	movw	r3, #4380	; 0x111c
 8003efc:	4413      	add	r3, r2
 8003efe:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	f241 1328 	movw	r3, #4392	; 0x1128
 8003f10:	4413      	add	r3, r2
 8003f12:	6019      	str	r1, [r3, #0]
}
 8003f14:	bf00      	nop
 8003f16:	3714      	adds	r7, #20
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b08d      	sub	sp, #52	; 0x34
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	3318      	adds	r3, #24
 8003f30:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	691b      	ldr	r3, [r3, #16]
 8003f3c:	613b      	str	r3, [r7, #16]
  uint32_t descnbr = 0, idx;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	62bb      	str	r3, [r7, #40]	; 0x28
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f4a:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 8003f52:	2300      	movs	r3, #0
 8003f54:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN) || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003f56:	6a3b      	ldr	r3, [r7, #32]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003f5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f62:	d007      	beq.n	8003f74 <ETH_Prepare_Tx_Descriptors+0x54>
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f68:	3304      	adds	r3, #4
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	4413      	add	r3, r2
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003f74:	2302      	movs	r3, #2
 8003f76:	e24a      	b.n	800440e <ETH_Prepare_Tx_Descriptors+0x4ee>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0304 	and.w	r3, r3, #4
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d044      	beq.n	800400e <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8003f84:	6a3b      	ldr	r3, [r7, #32]
 8003f86:	68da      	ldr	r2, [r3, #12]
 8003f88:	4b72      	ldr	r3, [pc, #456]	; (8004154 <ETH_Prepare_Tx_Descriptors+0x234>)
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f90:	431a      	orrs	r2, r3
 8003f92:	6a3b      	ldr	r3, [r7, #32]
 8003f94:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8003f96:	6a3b      	ldr	r3, [r7, #32]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003fb0:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != 0U)
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0308 	and.w	r3, r3, #8
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d027      	beq.n	800400e <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8003fbe:	6a3b      	ldr	r3, [r7, #32]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc8:	041b      	lsls	r3, r3, #16
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8003fd0:	6a3b      	ldr	r3, [r7, #32]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003fd8:	6a3b      	ldr	r3, [r7, #32]
 8003fda:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	6a3b      	ldr	r3, [r7, #32]
 8003fec:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003ffc:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800400c:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0310 	and.w	r3, r3, #16
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00e      	beq.n	8004038 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 800401a:	6a3b      	ldr	r3, [r7, #32]
 800401c:	689a      	ldr	r2, [r3, #8]
 800401e:	4b4e      	ldr	r3, [pc, #312]	; (8004158 <ETH_Prepare_Tx_Descriptors+0x238>)
 8004020:	4013      	ands	r3, r2
 8004022:	68ba      	ldr	r2, [r7, #8]
 8004024:	6992      	ldr	r2, [r2, #24]
 8004026:	431a      	orrs	r2, r3
 8004028:	6a3b      	ldr	r3, [r7, #32]
 800402a:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 800402c:	6a3b      	ldr	r3, [r7, #32]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	60da      	str	r2, [r3, #12]
  }

  if((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)|| (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U))
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b00      	cmp	r3, #0
 8004042:	d105      	bne.n	8004050 <ETH_Prepare_Tx_Descriptors+0x130>
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	2b00      	cmp	r3, #0
 800404e:	d030      	beq.n	80040b2 <ETH_Prepare_Tx_Descriptors+0x192>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	60da      	str	r2, [r3, #12]
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800405c:	6a3b      	ldr	r3, [r7, #32]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004064:	6a3b      	ldr	r3, [r7, #32]
 8004066:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8004068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800406a:	3301      	adds	r3, #1
 800406c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800406e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004070:	2b03      	cmp	r3, #3
 8004072:	d902      	bls.n	800407a <ETH_Prepare_Tx_Descriptors+0x15a>
 8004074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004076:	3b04      	subs	r3, #4
 8004078:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800407e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004082:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8004084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004086:	3301      	adds	r3, #1
 8004088:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if(READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800408a:	6a3b      	ldr	r3, [r7, #32]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004092:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004096:	d10c      	bne.n	80040b2 <ETH_Prepare_Tx_Descriptors+0x192>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040a0:	623b      	str	r3, [r7, #32]
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80040a2:	6a3b      	ldr	r3, [r7, #32]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040aa:	6a3b      	ldr	r3, [r7, #32]
 80040ac:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 80040ae:	2302      	movs	r3, #2
 80040b0:	e1ad      	b.n	800440e <ETH_Prepare_Tx_Descriptors+0x4ee>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 80040b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b4:	3301      	adds	r3, #1
 80040b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	461a      	mov	r2, r3
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	689a      	ldr	r2, [r3, #8]
 80040c6:	4b24      	ldr	r3, [pc, #144]	; (8004158 <ETH_Prepare_Tx_Descriptors+0x238>)
 80040c8:	4013      	ands	r3, r2
 80040ca:	69fa      	ldr	r2, [r7, #28]
 80040cc:	6852      	ldr	r2, [r2, #4]
 80040ce:	431a      	orrs	r2, r3
 80040d0:	6a3b      	ldr	r3, [r7, #32]
 80040d2:	609a      	str	r2, [r3, #8]

  if(txbuffer->next != NULL)
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d012      	beq.n	8004102 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    txbuffer = txbuffer->next;
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	461a      	mov	r2, r3
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80040ec:	6a3b      	ldr	r3, [r7, #32]
 80040ee:	689a      	ldr	r2, [r3, #8]
 80040f0:	4b1a      	ldr	r3, [pc, #104]	; (800415c <ETH_Prepare_Tx_Descriptors+0x23c>)
 80040f2:	4013      	ands	r3, r2
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	6852      	ldr	r2, [r2, #4]
 80040f8:	0412      	lsls	r2, r2, #16
 80040fa:	431a      	orrs	r2, r3
 80040fc:	6a3b      	ldr	r3, [r7, #32]
 80040fe:	609a      	str	r2, [r3, #8]
 8004100:	e008      	b.n	8004114 <ETH_Prepare_Tx_Descriptors+0x1f4>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004102:	6a3b      	ldr	r3, [r7, #32]
 8004104:	2200      	movs	r2, #0
 8004106:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8004108:	6a3b      	ldr	r3, [r7, #32]
 800410a:	689a      	ldr	r2, [r3, #8]
 800410c:	4b13      	ldr	r3, [pc, #76]	; (800415c <ETH_Prepare_Tx_Descriptors+0x23c>)
 800410e:	4013      	ands	r3, r2
 8004110:	6a3a      	ldr	r2, [r7, #32]
 8004112:	6093      	str	r3, [r2, #8]
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0310 	and.w	r3, r3, #16
 800411c:	2b00      	cmp	r3, #0
 800411e:	d021      	beq.n	8004164 <ETH_Prepare_Tx_Descriptors+0x244>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8004120:	6a3b      	ldr	r3, [r7, #32]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	04db      	lsls	r3, r3, #19
 800412e:	431a      	orrs	r2, r3
 8004130:	6a3b      	ldr	r3, [r7, #32]
 8004132:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8004134:	6a3b      	ldr	r3, [r7, #32]
 8004136:	68da      	ldr	r2, [r3, #12]
 8004138:	4b09      	ldr	r3, [pc, #36]	; (8004160 <ETH_Prepare_Tx_Descriptors+0x240>)
 800413a:	4013      	ands	r3, r2
 800413c:	68ba      	ldr	r2, [r7, #8]
 800413e:	69d2      	ldr	r2, [r2, #28]
 8004140:	431a      	orrs	r2, r3
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8004146:	6a3b      	ldr	r3, [r7, #32]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800414e:	6a3b      	ldr	r3, [r7, #32]
 8004150:	60da      	str	r2, [r3, #12]
 8004152:	e02e      	b.n	80041b2 <ETH_Prepare_Tx_Descriptors+0x292>
 8004154:	ffff0000 	.word	0xffff0000
 8004158:	ffffc000 	.word	0xffffc000
 800415c:	c000ffff 	.word	0xc000ffff
 8004160:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	4b93      	ldr	r3, [pc, #588]	; (80043b8 <ETH_Prepare_Tx_Descriptors+0x498>)
 800416a:	4013      	ands	r3, r2
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	6852      	ldr	r2, [r2, #4]
 8004170:	431a      	orrs	r2, r3
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	60da      	str	r2, [r3, #12]

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b00      	cmp	r3, #0
 8004180:	d008      	beq.n	8004194 <ETH_Prepare_Tx_Descriptors+0x274>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	431a      	orrs	r2, r3
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	60da      	str	r2, [r3, #12]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 0320 	and.w	r3, r3, #32
 800419c:	2b00      	cmp	r3, #0
 800419e:	d008      	beq.n	80041b2 <ETH_Prepare_Tx_Descriptors+0x292>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80041a0:	6a3b      	ldr	r3, [r7, #32]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	431a      	orrs	r2, r3
 80041ae:	6a3b      	ldr	r3, [r7, #32]
 80041b0:	60da      	str	r2, [r3, #12]
    }
  }

  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0304 	and.w	r3, r3, #4
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d008      	beq.n	80041d0 <ETH_Prepare_Tx_Descriptors+0x2b0>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 80041be:	6a3b      	ldr	r3, [r7, #32]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ca:	431a      	orrs	r2, r3
 80041cc:	6a3b      	ldr	r3, [r7, #32]
 80041ce:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80041d0:	6a3b      	ldr	r3, [r7, #32]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80041d8:	6a3b      	ldr	r3, [r7, #32]
 80041da:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80041e4:	6a3b      	ldr	r3, [r7, #32]
 80041e6:	60da      	str	r2, [r3, #12]
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80041e8:	6a3b      	ldr	r3, [r7, #32]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80041f0:	6a3b      	ldr	r3, [r7, #32]
 80041f2:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != 0U)
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 80cb 	beq.w	8004398 <ETH_Prepare_Tx_Descriptors+0x478>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8004202:	6a3b      	ldr	r3, [r7, #32]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	431a      	orrs	r2, r3
 8004210:	6a3b      	ldr	r3, [r7, #32]
 8004212:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8004214:	e0c0      	b.n	8004398 <ETH_Prepare_Tx_Descriptors+0x478>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800421e:	6a3b      	ldr	r3, [r7, #32]
 8004220:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8004222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004224:	3301      	adds	r3, #1
 8004226:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800422a:	2b03      	cmp	r3, #3
 800422c:	d902      	bls.n	8004234 <ETH_Prepare_Tx_Descriptors+0x314>
 800422e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004230:	3b04      	subs	r3, #4
 8004232:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800423c:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800423e:	6a3b      	ldr	r3, [r7, #32]
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004246:	6a3b      	ldr	r3, [r7, #32]
 8004248:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN) || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004252:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004256:	d007      	beq.n	8004268 <ETH_Prepare_Tx_Descriptors+0x348>
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800425c:	3304      	adds	r3, #4
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	4413      	add	r3, r2
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d026      	beq.n	80042b6 <ETH_Prepare_Tx_Descriptors+0x396>
    {
      descidx = firstdescidx;
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004274:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for(idx = 0; idx < descnbr; idx ++)
 8004276:	2300      	movs	r3, #0
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
 800427a:	e016      	b.n	80042aa <ETH_Prepare_Tx_Descriptors+0x38a>
      {
        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800427c:	6a3b      	ldr	r3, [r7, #32]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004284:	6a3b      	ldr	r3, [r7, #32]
 8004286:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8004288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800428a:	3301      	adds	r3, #1
 800428c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800428e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004290:	2b03      	cmp	r3, #3
 8004292:	d902      	bls.n	800429a <ETH_Prepare_Tx_Descriptors+0x37a>
 8004294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004296:	3b04      	subs	r3, #4
 8004298:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800429e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042a2:	623b      	str	r3, [r7, #32]
      for(idx = 0; idx < descnbr; idx ++)
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	3301      	adds	r3, #1
 80042a8:	627b      	str	r3, [r7, #36]	; 0x24
 80042aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d3e4      	bcc.n	800427c <ETH_Prepare_Tx_Descriptors+0x35c>
      }

      return HAL_ETH_ERROR_BUSY;
 80042b2:	2302      	movs	r3, #2
 80042b4:	e0ab      	b.n	800440e <ETH_Prepare_Tx_Descriptors+0x4ee>
    }

    descnbr += 1U;
 80042b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042b8:	3301      	adds	r3, #1
 80042ba:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	461a      	mov	r2, r3
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80042cc:	6a3b      	ldr	r3, [r7, #32]
 80042ce:	689a      	ldr	r2, [r3, #8]
 80042d0:	4b3a      	ldr	r3, [pc, #232]	; (80043bc <ETH_Prepare_Tx_Descriptors+0x49c>)
 80042d2:	4013      	ands	r3, r2
 80042d4:	69fa      	ldr	r2, [r7, #28]
 80042d6:	6852      	ldr	r2, [r2, #4]
 80042d8:	431a      	orrs	r2, r3
 80042da:	6a3b      	ldr	r3, [r7, #32]
 80042dc:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d012      	beq.n	800430c <ETH_Prepare_Tx_Descriptors+0x3ec>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	461a      	mov	r2, r3
 80042f2:	6a3b      	ldr	r3, [r7, #32]
 80042f4:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80042f6:	6a3b      	ldr	r3, [r7, #32]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	4b31      	ldr	r3, [pc, #196]	; (80043c0 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	69fa      	ldr	r2, [r7, #28]
 8004300:	6852      	ldr	r2, [r2, #4]
 8004302:	0412      	lsls	r2, r2, #16
 8004304:	431a      	orrs	r2, r3
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	609a      	str	r2, [r3, #8]
 800430a:	e008      	b.n	800431e <ETH_Prepare_Tx_Descriptors+0x3fe>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 800430c:	6a3b      	ldr	r3, [r7, #32]
 800430e:	2200      	movs	r2, #0
 8004310:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	689a      	ldr	r2, [r3, #8]
 8004316:	4b2a      	ldr	r3, [pc, #168]	; (80043c0 <ETH_Prepare_Tx_Descriptors+0x4a0>)
 8004318:	4013      	ands	r3, r2
 800431a:	6a3a      	ldr	r2, [r7, #32]
 800431c:	6093      	str	r3, [r2, #8]
    }

    if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != 0U)
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0310 	and.w	r3, r3, #16
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00f      	beq.n	800434a <ETH_Prepare_Tx_Descriptors+0x42a>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	68da      	ldr	r2, [r3, #12]
 800432e:	4b25      	ldr	r3, [pc, #148]	; (80043c4 <ETH_Prepare_Tx_Descriptors+0x4a4>)
 8004330:	4013      	ands	r3, r2
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	69d2      	ldr	r2, [r2, #28]
 8004336:	431a      	orrs	r2, r3
 8004338:	6a3b      	ldr	r3, [r7, #32]
 800433a:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800433c:	6a3b      	ldr	r3, [r7, #32]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004344:	6a3b      	ldr	r3, [r7, #32]
 8004346:	60da      	str	r2, [r3, #12]
 8004348:	e017      	b.n	800437a <ETH_Prepare_Tx_Descriptors+0x45a>
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 800434a:	6a3b      	ldr	r3, [r7, #32]
 800434c:	68da      	ldr	r2, [r3, #12]
 800434e:	4b1a      	ldr	r3, [pc, #104]	; (80043b8 <ETH_Prepare_Tx_Descriptors+0x498>)
 8004350:	4013      	ands	r3, r2
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	6852      	ldr	r2, [r2, #4]
 8004356:	431a      	orrs	r2, r3
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	60da      	str	r2, [r3, #12]

      if(READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0301 	and.w	r3, r3, #1
 8004364:	2b00      	cmp	r3, #0
 8004366:	d008      	beq.n	800437a <ETH_Prepare_Tx_Descriptors+0x45a>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	431a      	orrs	r2, r3
 8004376:	6a3b      	ldr	r3, [r7, #32]
 8004378:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	3301      	adds	r3, #1
 800437e:	61bb      	str	r3, [r7, #24]
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004388:	6a3b      	ldr	r3, [r7, #32]
 800438a:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	2b00      	cmp	r3, #0
 800439e:	f47f af3a 	bne.w	8004216 <ETH_Prepare_Tx_Descriptors+0x2f6>
  }

  if(ItMode != ((uint32_t)RESET))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00f      	beq.n	80043c8 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80043b0:	6a3b      	ldr	r3, [r7, #32]
 80043b2:	609a      	str	r2, [r3, #8]
 80043b4:	e00e      	b.n	80043d4 <ETH_Prepare_Tx_Descriptors+0x4b4>
 80043b6:	bf00      	nop
 80043b8:	ffff8000 	.word	0xffff8000
 80043bc:	ffffc000 	.word	0xffffc000
 80043c0:	c000ffff 	.word	0xc000ffff
 80043c4:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80043c8:	6a3b      	ldr	r3, [r7, #32]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043d0:	6a3b      	ldr	r3, [r7, #32]
 80043d2:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80043d4:	6a3b      	ldr	r3, [r7, #32]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80043dc:	6a3b      	ldr	r3, [r7, #32]
 80043de:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043e4:	6979      	ldr	r1, [r7, #20]
 80043e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e8:	3304      	adds	r3, #4
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043f4:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80043f6:	b672      	cpsid	i
}
 80043f8:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	4413      	add	r3, r2
 8004402:	1c5a      	adds	r2, r3, #1
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 8004408:	b662      	cpsie	i
}
 800440a:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3734      	adds	r7, #52	; 0x34
 8004412:	46bd      	mov	sp, r7
 8004414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop

0800441c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b098      	sub	sp, #96	; 0x60
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004424:	4a84      	ldr	r2, [pc, #528]	; (8004638 <HAL_FDCAN_Init+0x21c>)
 8004426:	f107 030c 	add.w	r3, r7, #12
 800442a:	4611      	mov	r1, r2
 800442c:	224c      	movs	r2, #76	; 0x4c
 800442e:	4618      	mov	r0, r3
 8004430:	f010 fca0 	bl	8014d74 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e1ca      	b.n	80047d4 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a7e      	ldr	r2, [pc, #504]	; (800463c <HAL_FDCAN_Init+0x220>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d106      	bne.n	8004456 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004450:	461a      	mov	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800445c:	b2db      	uxtb	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d106      	bne.n	8004470 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f7fc fcb0 	bl	8000dd0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	699a      	ldr	r2, [r3, #24]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f022 0210 	bic.w	r2, r2, #16
 800447e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004480:	f7fe f8cc 	bl	800261c <HAL_GetTick>
 8004484:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004486:	e014      	b.n	80044b2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004488:	f7fe f8c8 	bl	800261c <HAL_GetTick>
 800448c:	4602      	mov	r2, r0
 800448e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	2b0a      	cmp	r3, #10
 8004494:	d90d      	bls.n	80044b2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800449c:	f043 0201 	orr.w	r2, r3, #1
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2203      	movs	r2, #3
 80044aa:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e190      	b.n	80047d4 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	f003 0308 	and.w	r3, r3, #8
 80044bc:	2b08      	cmp	r3, #8
 80044be:	d0e3      	beq.n	8004488 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	699a      	ldr	r2, [r3, #24]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0201 	orr.w	r2, r2, #1
 80044ce:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044d0:	f7fe f8a4 	bl	800261c <HAL_GetTick>
 80044d4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80044d6:	e014      	b.n	8004502 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80044d8:	f7fe f8a0 	bl	800261c <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b0a      	cmp	r3, #10
 80044e4:	d90d      	bls.n	8004502 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80044ec:	f043 0201 	orr.w	r2, r3, #1
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2203      	movs	r2, #3
 80044fa:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e168      	b.n	80047d4 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	f003 0301 	and.w	r3, r3, #1
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0e3      	beq.n	80044d8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	699a      	ldr	r2, [r3, #24]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0202 	orr.w	r2, r2, #2
 800451e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	7c1b      	ldrb	r3, [r3, #16]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d108      	bne.n	800453a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	699a      	ldr	r2, [r3, #24]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004536:	619a      	str	r2, [r3, #24]
 8004538:	e007      	b.n	800454a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	699a      	ldr	r2, [r3, #24]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004548:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	7c5b      	ldrb	r3, [r3, #17]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d108      	bne.n	8004564 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	699a      	ldr	r2, [r3, #24]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004560:	619a      	str	r2, [r3, #24]
 8004562:	e007      	b.n	8004574 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699a      	ldr	r2, [r3, #24]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004572:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	7c9b      	ldrb	r3, [r3, #18]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d108      	bne.n	800458e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	699a      	ldr	r2, [r3, #24]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800458a:	619a      	str	r2, [r3, #24]
 800458c:	e007      	b.n	800459e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	699a      	ldr	r2, [r3, #24]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800459c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689a      	ldr	r2, [r3, #8]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	430a      	orrs	r2, r1
 80045b2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	699a      	ldr	r2, [r3, #24]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80045c2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	691a      	ldr	r2, [r3, #16]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0210 	bic.w	r2, r2, #16
 80045d2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d108      	bne.n	80045ee <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	699a      	ldr	r2, [r3, #24]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f042 0204 	orr.w	r2, r2, #4
 80045ea:	619a      	str	r2, [r3, #24]
 80045ec:	e030      	b.n	8004650 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d02c      	beq.n	8004650 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d020      	beq.n	8004640 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	699a      	ldr	r2, [r3, #24]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800460c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	691a      	ldr	r2, [r3, #16]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 0210 	orr.w	r2, r2, #16
 800461c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	2b03      	cmp	r3, #3
 8004624:	d114      	bne.n	8004650 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	699a      	ldr	r2, [r3, #24]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 0220 	orr.w	r2, r2, #32
 8004634:	619a      	str	r2, [r3, #24]
 8004636:	e00b      	b.n	8004650 <HAL_FDCAN_Init+0x234>
 8004638:	08015ecc 	.word	0x08015ecc
 800463c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699a      	ldr	r2, [r3, #24]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0220 	orr.w	r2, r2, #32
 800464e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	699b      	ldr	r3, [r3, #24]
 8004654:	3b01      	subs	r3, #1
 8004656:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	69db      	ldr	r3, [r3, #28]
 800465c:	3b01      	subs	r3, #1
 800465e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004660:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004668:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	3b01      	subs	r3, #1
 8004672:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004678:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800467a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004684:	d115      	bne.n	80046b2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004690:	3b01      	subs	r3, #1
 8004692:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8004694:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469a:	3b01      	subs	r3, #1
 800469c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800469e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a6:	3b01      	subs	r3, #1
 80046a8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80046ae:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80046b0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00a      	beq.n	80046d0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046d8:	4413      	add	r3, r2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d012      	beq.n	8004704 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80046e6:	f023 0107 	bic.w	r1, r3, #7
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80046f4:	4413      	add	r3, r2
 80046f6:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	430a      	orrs	r2, r1
 8004700:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004708:	2b00      	cmp	r3, #0
 800470a:	d012      	beq.n	8004732 <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004714:	f023 0107 	bic.w	r1, r3, #7
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800471c:	009b      	lsls	r3, r3, #2
 800471e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004722:	4413      	add	r3, r2
 8004724:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	430a      	orrs	r2, r1
 800472e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004736:	2b00      	cmp	r3, #0
 8004738:	d013      	beq.n	8004762 <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004742:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004750:	4413      	add	r3, r2
 8004752:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004756:	011a      	lsls	r2, r3, #4
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004766:	2b00      	cmp	r3, #0
 8004768:	d013      	beq.n	8004792 <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004772:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004780:	4413      	add	r3, r2
 8004782:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004786:	021a      	lsls	r2, r3, #8
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	430a      	orrs	r2, r1
 800478e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a11      	ldr	r2, [pc, #68]	; (80047dc <HAL_FDCAN_Init+0x3c0>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d107      	bne.n	80047ac <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	689a      	ldr	r2, [r3, #8]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f022 0203 	bic.w	r2, r2, #3
 80047aa:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f9af 	bl	8004b28 <FDCAN_CalcultateRamBlockAddresses>
 80047ca:	4603      	mov	r3, r0
 80047cc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80047d0:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3760      	adds	r7, #96	; 0x60
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	4000a000 	.word	0x4000a000

080047e0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80047f0:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80047f2:	7bfb      	ldrb	r3, [r7, #15]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d002      	beq.n	80047fe <HAL_FDCAN_ConfigFilter+0x1e>
 80047f8:	7bfb      	ldrb	r3, [r7, #15]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d157      	bne.n	80048ae <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d12b      	bne.n	800485e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	2b07      	cmp	r3, #7
 800480c:	d10d      	bne.n	800482a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	69db      	ldr	r3, [r3, #28]
 8004818:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800481a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004820:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004822:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	e00e      	b.n	8004848 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004836:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800483e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004844:	4313      	orrs	r3, r2
 8004846:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4413      	add	r3, r2
 8004854:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	601a      	str	r2, [r3, #0]
 800485c:	e025      	b.n	80048aa <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	075a      	lsls	r2, r3, #29
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	691b      	ldr	r3, [r3, #16]
 8004868:	4313      	orrs	r3, r2
 800486a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	2b07      	cmp	r3, #7
 8004872:	d103      	bne.n	800487c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	613b      	str	r3, [r7, #16]
 800487a:	e006      	b.n	800488a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	079a      	lsls	r2, r3, #30
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	4313      	orrs	r3, r2
 8004888:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	4413      	add	r3, r2
 8004896:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	3304      	adds	r3, #4
 80048a2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80048aa:	2300      	movs	r3, #0
 80048ac:	e008      	b.n	80048c0 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048b4:	f043 0202 	orr.w	r2, r3, #2
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
  }
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	371c      	adds	r7, #28
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d110      	bne.n	8004908 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80048ee:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80048f4:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004900:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8004904:	2300      	movs	r3, #0
 8004906:	e008      	b.n	800491a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800490e:	f043 0204 	orr.w	r2, r3, #4
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
  }
}
 800491a:	4618      	mov	r0, r3
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b01      	cmp	r3, #1
 8004938:	d111      	bne.n	800495e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2202      	movs	r2, #2
 800493e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699a      	ldr	r2, [r3, #24]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 0201 	bic.w	r2, r2, #1
 8004950:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	e008      	b.n	8004970 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004964:	f043 0204 	orr.w	r2, r3, #4
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
  }
}
 8004970:	4618      	mov	r0, r3
 8004972:	370c      	adds	r7, #12
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b086      	sub	sp, #24
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800498e:	b2db      	uxtb	r3, r3
 8004990:	2b02      	cmp	r3, #2
 8004992:	d141      	bne.n	8004a18 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800499c:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d109      	bne.n	80049b8 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80049aa:	f043 0220 	orr.w	r2, r3, #32
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e038      	b.n	8004a2a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80049c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d009      	beq.n	80049dc <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80049ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e026      	b.n	8004a2a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80049e4:	0c1b      	lsrs	r3, r3, #16
 80049e6:	f003 031f 	and.w	r3, r3, #31
 80049ea:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 fa1e 	bl	8004e34 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2101      	movs	r1, #1
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	fa01 f202 	lsl.w	r2, r1, r2
 8004a04:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004a08:	2201      	movs	r2, #1
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	409a      	lsls	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    }

    /* Return function status */
    return HAL_OK;
 8004a14:	2300      	movs	r3, #0
 8004a16:	e008      	b.n	8004a2a <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a1e:	f043 0208 	orr.w	r2, r3, #8
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
  }
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3718      	adds	r7, #24
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b087      	sub	sp, #28
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8004a46:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004a48:	7dfb      	ldrb	r3, [r7, #23]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d002      	beq.n	8004a54 <HAL_FDCAN_ActivateNotification+0x20>
 8004a4e:	7dfb      	ldrb	r3, [r7, #23]
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d155      	bne.n	8004b00 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d108      	bne.n	8004a74 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f042 0201 	orr.w	r2, r2, #1
 8004a70:	65da      	str	r2, [r3, #92]	; 0x5c
 8004a72:	e014      	b.n	8004a9e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d108      	bne.n	8004a96 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0202 	orr.w	r2, r2, #2
 8004a92:	65da      	str	r2, [r3, #92]	; 0x5c
 8004a94:	e003      	b.n	8004a9e <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2203      	movs	r2, #3
 8004a9c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d009      	beq.n	8004abc <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d009      	beq.n	8004ada <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	4b0f      	ldr	r3, [pc, #60]	; (8004b20 <HAL_FDCAN_ActivateNotification+0xec>)
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	430b      	orrs	r3, r1
 8004aec:	6553      	str	r3, [r2, #84]	; 0x54
 8004aee:	4b0d      	ldr	r3, [pc, #52]	; (8004b24 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004af0:	695a      	ldr	r2, [r3, #20]
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	0f9b      	lsrs	r3, r3, #30
 8004af6:	490b      	ldr	r1, [pc, #44]	; (8004b24 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8004afc:	2300      	movs	r3, #0
 8004afe:	e008      	b.n	8004b12 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b06:	f043 0202 	orr.w	r2, r3, #2
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
  }
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	371c      	adds	r7, #28
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	3fcfffff 	.word	0x3fcfffff
 8004b24:	4000a800 	.word	0x4000a800

08004b28 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b085      	sub	sp, #20
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b34:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004b3e:	4ba7      	ldr	r3, [pc, #668]	; (8004ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004b40:	4013      	ands	r3, r2
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	0091      	lsls	r1, r2, #2
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	6812      	ldr	r2, [r2, #0]
 8004b4a:	430b      	orrs	r3, r1
 8004b4c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b58:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b60:	041a      	lsls	r2, r3, #16
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	4413      	add	r3, r2
 8004b74:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004b7e:	4b97      	ldr	r3, [pc, #604]	; (8004ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004b80:	4013      	ands	r3, r2
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	0091      	lsls	r1, r2, #2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6812      	ldr	r2, [r2, #0]
 8004b8a:	430b      	orrs	r3, r1
 8004b8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b98:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba0:	041a      	lsls	r2, r3, #16
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	68ba      	ldr	r2, [r7, #8]
 8004bb4:	4413      	add	r3, r2
 8004bb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004bc0:	4b86      	ldr	r3, [pc, #536]	; (8004ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	0091      	lsls	r1, r2, #2
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6812      	ldr	r2, [r2, #0]
 8004bcc:	430b      	orrs	r3, r1
 8004bce:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004bda:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	041a      	lsls	r2, r3, #16
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	430a      	orrs	r2, r1
 8004bea:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004bf6:	fb02 f303 	mul.w	r3, r2, r3
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004c08:	4b74      	ldr	r3, [pc, #464]	; (8004ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	68ba      	ldr	r2, [r7, #8]
 8004c0e:	0091      	lsls	r1, r2, #2
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	6812      	ldr	r2, [r2, #0]
 8004c14:	430b      	orrs	r3, r1
 8004c16:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004c22:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c2a:	041a      	lsls	r2, r3, #16
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	430a      	orrs	r2, r1
 8004c32:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004c3e:	fb02 f303 	mul.w	r3, r2, r3
 8004c42:	68ba      	ldr	r2, [r7, #8]
 8004c44:	4413      	add	r3, r2
 8004c46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004c50:	4b62      	ldr	r3, [pc, #392]	; (8004ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c52:	4013      	ands	r3, r2
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	0091      	lsls	r1, r2, #2
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	6812      	ldr	r2, [r2, #0]
 8004c5c:	430b      	orrs	r3, r1
 8004c5e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004c6a:	fb02 f303 	mul.w	r3, r2, r3
 8004c6e:	68ba      	ldr	r2, [r7, #8]
 8004c70:	4413      	add	r3, r2
 8004c72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8004c7c:	4b57      	ldr	r3, [pc, #348]	; (8004ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c7e:	4013      	ands	r3, r2
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	0091      	lsls	r1, r2, #2
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	6812      	ldr	r2, [r2, #0]
 8004c88:	430b      	orrs	r3, r1
 8004c8a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004c96:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c9e:	041a      	lsls	r2, r3, #16
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cae:	005b      	lsls	r3, r3, #1
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004cbe:	4b47      	ldr	r3, [pc, #284]	; (8004ddc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	68ba      	ldr	r2, [r7, #8]
 8004cc4:	0091      	lsls	r1, r2, #2
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	6812      	ldr	r2, [r2, #0]
 8004cca:	430b      	orrs	r3, r1
 8004ccc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004cd8:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ce0:	041a      	lsls	r2, r3, #16
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004cf4:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cfc:	061a      	lsls	r2, r3, #24
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d0c:	4b34      	ldr	r3, [pc, #208]	; (8004de0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004d0e:	4413      	add	r3, r2
 8004d10:	009a      	lsls	r2, r3, #2
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	441a      	add	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d2e:	00db      	lsls	r3, r3, #3
 8004d30:	441a      	add	r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3e:	6879      	ldr	r1, [r7, #4]
 8004d40:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8004d42:	fb01 f303 	mul.w	r3, r1, r3
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	441a      	add	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8004d5a:	fb01 f303 	mul.w	r3, r1, r3
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	441a      	add	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d6e:	6879      	ldr	r1, [r7, #4]
 8004d70:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8004d72:	fb01 f303 	mul.w	r3, r1, r3
 8004d76:	009b      	lsls	r3, r3, #2
 8004d78:	441a      	add	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d8a:	00db      	lsls	r3, r3, #3
 8004d8c:	441a      	add	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d9e:	6879      	ldr	r1, [r7, #4]
 8004da0:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8004da2:	fb01 f303 	mul.w	r3, r1, r3
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	441a      	add	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dba:	6879      	ldr	r1, [r7, #4]
 8004dbc:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8004dbe:	fb01 f303 	mul.w	r3, r1, r3
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	441a      	add	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd2:	4a04      	ldr	r2, [pc, #16]	; (8004de4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d915      	bls.n	8004e04 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004dd8:	e006      	b.n	8004de8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8004dda:	bf00      	nop
 8004ddc:	ffff0003 	.word	0xffff0003
 8004de0:	10002b00 	.word	0x10002b00
 8004de4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004dee:	f043 0220 	orr.w	r2, r3, #32
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2203      	movs	r2, #3
 8004dfc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e010      	b.n	8004e26 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e08:	60fb      	str	r3, [r7, #12]
 8004e0a:	e005      	b.n	8004e18 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	3304      	adds	r3, #4
 8004e16:	60fb      	str	r3, [r7, #12]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d3f3      	bcc.n	8004e0c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop

08004e34 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval HAL status
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b089      	sub	sp, #36	; 0x24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
 8004e40:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10a      	bne.n	8004e60 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004e52:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18));
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	61fb      	str	r3, [r7, #28]
 8004e5e:	e00a      	b.n	8004e76 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004e68:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004e6e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004e74:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8004e80:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004e86:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004e8c:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24) |
 8004e92:	4313      	orrs	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ea0:	6839      	ldr	r1, [r7, #0]
 8004ea2:	fb01 f303 	mul.w	r3, r1, r3
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	4413      	add	r3, r2
 8004eaa:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	69fa      	ldr	r2, [r7, #28]
 8004eb0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	3304      	adds	r3, #4
 8004eb6:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	693a      	ldr	r2, [r7, #16]
 8004ebc:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	3304      	adds	r3, #4
 8004ec2:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	617b      	str	r3, [r7, #20]
 8004ec8:	e020      	b.n	8004f0c <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	3303      	adds	r3, #3
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	3302      	adds	r3, #2
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	440b      	add	r3, r1
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8004ee2:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	6879      	ldr	r1, [r7, #4]
 8004eea:	440b      	add	r3, r1
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16) |
 8004ef0:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004ef2:	6879      	ldr	r1, [r7, #4]
 8004ef4:	697a      	ldr	r2, [r7, #20]
 8004ef6:	440a      	add	r2, r1
 8004ef8:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8) |
 8004efa:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24) |
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	3304      	adds	r3, #4
 8004f04:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16]; ByteCounter += 4U)
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	3304      	adds	r3, #4
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	0c1b      	lsrs	r3, r3, #16
 8004f12:	4a06      	ldr	r2, [pc, #24]	; (8004f2c <FDCAN_CopyMessageToRAM+0xf8>)
 8004f14:	5cd3      	ldrb	r3, [r2, r3]
 8004f16:	461a      	mov	r2, r3
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d3d5      	bcc.n	8004eca <FDCAN_CopyMessageToRAM+0x96>
  }
}
 8004f1e:	bf00      	nop
 8004f20:	bf00      	nop
 8004f22:	3724      	adds	r7, #36	; 0x24
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr
 8004f2c:	080196d8 	.word	0x080196d8

08004f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b089      	sub	sp, #36	; 0x24
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004f3e:	4b86      	ldr	r3, [pc, #536]	; (8005158 <HAL_GPIO_Init+0x228>)
 8004f40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f42:	e18c      	b.n	800525e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	2101      	movs	r1, #1
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f50:	4013      	ands	r3, r2
 8004f52:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	f000 817e 	beq.w	8005258 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f003 0303 	and.w	r3, r3, #3
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d005      	beq.n	8004f74 <HAL_GPIO_Init+0x44>
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f003 0303 	and.w	r3, r3, #3
 8004f70:	2b02      	cmp	r3, #2
 8004f72:	d130      	bne.n	8004fd6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	005b      	lsls	r3, r3, #1
 8004f7e:	2203      	movs	r2, #3
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	43db      	mvns	r3, r3
 8004f86:	69ba      	ldr	r2, [r7, #24]
 8004f88:	4013      	ands	r3, r2
 8004f8a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	68da      	ldr	r2, [r3, #12]
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	005b      	lsls	r3, r3, #1
 8004f94:	fa02 f303 	lsl.w	r3, r2, r3
 8004f98:	69ba      	ldr	r2, [r7, #24]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004faa:	2201      	movs	r2, #1
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	091b      	lsrs	r3, r3, #4
 8004fc0:	f003 0201 	and.w	r2, r3, #1
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fca:	69ba      	ldr	r2, [r7, #24]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	f003 0303 	and.w	r3, r3, #3
 8004fde:	2b03      	cmp	r3, #3
 8004fe0:	d017      	beq.n	8005012 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	005b      	lsls	r3, r3, #1
 8004fec:	2203      	movs	r2, #3
 8004fee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff2:	43db      	mvns	r3, r3
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	689a      	ldr	r2, [r3, #8]
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	fa02 f303 	lsl.w	r3, r2, r3
 8005006:	69ba      	ldr	r2, [r7, #24]
 8005008:	4313      	orrs	r3, r2
 800500a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	69ba      	ldr	r2, [r7, #24]
 8005010:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d123      	bne.n	8005066 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	08da      	lsrs	r2, r3, #3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	3208      	adds	r2, #8
 8005026:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800502a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	f003 0307 	and.w	r3, r3, #7
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	220f      	movs	r2, #15
 8005036:	fa02 f303 	lsl.w	r3, r2, r3
 800503a:	43db      	mvns	r3, r3
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	4013      	ands	r3, r2
 8005040:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	691a      	ldr	r2, [r3, #16]
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	f003 0307 	and.w	r3, r3, #7
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	fa02 f303 	lsl.w	r3, r2, r3
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	4313      	orrs	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	08da      	lsrs	r2, r3, #3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	3208      	adds	r2, #8
 8005060:	69b9      	ldr	r1, [r7, #24]
 8005062:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	2203      	movs	r2, #3
 8005072:	fa02 f303 	lsl.w	r3, r2, r3
 8005076:	43db      	mvns	r3, r3
 8005078:	69ba      	ldr	r2, [r7, #24]
 800507a:	4013      	ands	r3, r2
 800507c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f003 0203 	and.w	r2, r3, #3
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	005b      	lsls	r3, r3, #1
 800508a:	fa02 f303 	lsl.w	r3, r2, r3
 800508e:	69ba      	ldr	r2, [r7, #24]
 8005090:	4313      	orrs	r3, r2
 8005092:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	69ba      	ldr	r2, [r7, #24]
 8005098:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 80d8 	beq.w	8005258 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050a8:	4b2c      	ldr	r3, [pc, #176]	; (800515c <HAL_GPIO_Init+0x22c>)
 80050aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80050ae:	4a2b      	ldr	r2, [pc, #172]	; (800515c <HAL_GPIO_Init+0x22c>)
 80050b0:	f043 0302 	orr.w	r3, r3, #2
 80050b4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80050b8:	4b28      	ldr	r3, [pc, #160]	; (800515c <HAL_GPIO_Init+0x22c>)
 80050ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	60fb      	str	r3, [r7, #12]
 80050c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80050c6:	4a26      	ldr	r2, [pc, #152]	; (8005160 <HAL_GPIO_Init+0x230>)
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	089b      	lsrs	r3, r3, #2
 80050cc:	3302      	adds	r3, #2
 80050ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	f003 0303 	and.w	r3, r3, #3
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	220f      	movs	r2, #15
 80050de:	fa02 f303 	lsl.w	r3, r2, r3
 80050e2:	43db      	mvns	r3, r3
 80050e4:	69ba      	ldr	r2, [r7, #24]
 80050e6:	4013      	ands	r3, r2
 80050e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a1d      	ldr	r2, [pc, #116]	; (8005164 <HAL_GPIO_Init+0x234>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d04a      	beq.n	8005188 <HAL_GPIO_Init+0x258>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a1c      	ldr	r2, [pc, #112]	; (8005168 <HAL_GPIO_Init+0x238>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d02b      	beq.n	8005152 <HAL_GPIO_Init+0x222>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a1b      	ldr	r2, [pc, #108]	; (800516c <HAL_GPIO_Init+0x23c>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d025      	beq.n	800514e <HAL_GPIO_Init+0x21e>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a1a      	ldr	r2, [pc, #104]	; (8005170 <HAL_GPIO_Init+0x240>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d01f      	beq.n	800514a <HAL_GPIO_Init+0x21a>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a19      	ldr	r2, [pc, #100]	; (8005174 <HAL_GPIO_Init+0x244>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d019      	beq.n	8005146 <HAL_GPIO_Init+0x216>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a18      	ldr	r2, [pc, #96]	; (8005178 <HAL_GPIO_Init+0x248>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d013      	beq.n	8005142 <HAL_GPIO_Init+0x212>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a17      	ldr	r2, [pc, #92]	; (800517c <HAL_GPIO_Init+0x24c>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d00d      	beq.n	800513e <HAL_GPIO_Init+0x20e>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a16      	ldr	r2, [pc, #88]	; (8005180 <HAL_GPIO_Init+0x250>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d007      	beq.n	800513a <HAL_GPIO_Init+0x20a>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a15      	ldr	r2, [pc, #84]	; (8005184 <HAL_GPIO_Init+0x254>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d101      	bne.n	8005136 <HAL_GPIO_Init+0x206>
 8005132:	2309      	movs	r3, #9
 8005134:	e029      	b.n	800518a <HAL_GPIO_Init+0x25a>
 8005136:	230a      	movs	r3, #10
 8005138:	e027      	b.n	800518a <HAL_GPIO_Init+0x25a>
 800513a:	2307      	movs	r3, #7
 800513c:	e025      	b.n	800518a <HAL_GPIO_Init+0x25a>
 800513e:	2306      	movs	r3, #6
 8005140:	e023      	b.n	800518a <HAL_GPIO_Init+0x25a>
 8005142:	2305      	movs	r3, #5
 8005144:	e021      	b.n	800518a <HAL_GPIO_Init+0x25a>
 8005146:	2304      	movs	r3, #4
 8005148:	e01f      	b.n	800518a <HAL_GPIO_Init+0x25a>
 800514a:	2303      	movs	r3, #3
 800514c:	e01d      	b.n	800518a <HAL_GPIO_Init+0x25a>
 800514e:	2302      	movs	r3, #2
 8005150:	e01b      	b.n	800518a <HAL_GPIO_Init+0x25a>
 8005152:	2301      	movs	r3, #1
 8005154:	e019      	b.n	800518a <HAL_GPIO_Init+0x25a>
 8005156:	bf00      	nop
 8005158:	58000080 	.word	0x58000080
 800515c:	58024400 	.word	0x58024400
 8005160:	58000400 	.word	0x58000400
 8005164:	58020000 	.word	0x58020000
 8005168:	58020400 	.word	0x58020400
 800516c:	58020800 	.word	0x58020800
 8005170:	58020c00 	.word	0x58020c00
 8005174:	58021000 	.word	0x58021000
 8005178:	58021400 	.word	0x58021400
 800517c:	58021800 	.word	0x58021800
 8005180:	58021c00 	.word	0x58021c00
 8005184:	58022400 	.word	0x58022400
 8005188:	2300      	movs	r3, #0
 800518a:	69fa      	ldr	r2, [r7, #28]
 800518c:	f002 0203 	and.w	r2, r2, #3
 8005190:	0092      	lsls	r2, r2, #2
 8005192:	4093      	lsls	r3, r2
 8005194:	69ba      	ldr	r2, [r7, #24]
 8005196:	4313      	orrs	r3, r2
 8005198:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800519a:	4938      	ldr	r1, [pc, #224]	; (800527c <HAL_GPIO_Init+0x34c>)
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	089b      	lsrs	r3, r3, #2
 80051a0:	3302      	adds	r3, #2
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	43db      	mvns	r3, r3
 80051b4:	69ba      	ldr	r2, [r7, #24]
 80051b6:	4013      	ands	r3, r2
 80051b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d003      	beq.n	80051ce <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80051ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80051d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	43db      	mvns	r3, r3
 80051e2:	69ba      	ldr	r2, [r7, #24]
 80051e4:	4013      	ands	r3, r2
 80051e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d003      	beq.n	80051fc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80051f4:	69ba      	ldr	r2, [r7, #24]
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80051fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	43db      	mvns	r3, r3
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	4013      	ands	r3, r2
 8005212:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d003      	beq.n	8005228 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005220:	69ba      	ldr	r2, [r7, #24]
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	4313      	orrs	r3, r2
 8005226:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	69ba      	ldr	r2, [r7, #24]
 800522c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	43db      	mvns	r3, r3
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	4013      	ands	r3, r2
 800523c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800524a:	69ba      	ldr	r2, [r7, #24]
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	4313      	orrs	r3, r2
 8005250:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	69ba      	ldr	r2, [r7, #24]
 8005256:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	3301      	adds	r3, #1
 800525c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	fa22 f303 	lsr.w	r3, r2, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	f47f ae6b 	bne.w	8004f44 <HAL_GPIO_Init+0x14>
  }
}
 800526e:	bf00      	nop
 8005270:	bf00      	nop
 8005272:	3724      	adds	r7, #36	; 0x24
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr
 800527c:	58000400 	.word	0x58000400

08005280 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	460b      	mov	r3, r1
 800528a:	807b      	strh	r3, [r7, #2]
 800528c:	4613      	mov	r3, r2
 800528e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005290:	787b      	ldrb	r3, [r7, #1]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005296:	887a      	ldrh	r2, [r7, #2]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800529c:	e003      	b.n	80052a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800529e:	887b      	ldrh	r3, [r7, #2]
 80052a0:	041a      	lsls	r2, r3, #16
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	619a      	str	r2, [r3, #24]
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr

080052b2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80052b2:	b480      	push	{r7}
 80052b4:	b085      	sub	sp, #20
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
 80052ba:	460b      	mov	r3, r1
 80052bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80052c4:	887a      	ldrh	r2, [r7, #2]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	4013      	ands	r3, r2
 80052ca:	041a      	lsls	r2, r3, #16
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	43d9      	mvns	r1, r3
 80052d0:	887b      	ldrh	r3, [r7, #2]
 80052d2:	400b      	ands	r3, r1
 80052d4:	431a      	orrs	r2, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	619a      	str	r2, [r3, #24]
}
 80052da:	bf00      	nop
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b082      	sub	sp, #8
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	4603      	mov	r3, r0
 80052ee:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80052f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052f4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80052f8:	88fb      	ldrh	r3, [r7, #6]
 80052fa:	4013      	ands	r3, r2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d008      	beq.n	8005312 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005300:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005304:	88fb      	ldrh	r3, [r7, #6]
 8005306:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800530a:	88fb      	ldrh	r3, [r7, #6]
 800530c:	4618      	mov	r0, r3
 800530e:	f7fb ff8d 	bl	800122c <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005312:	bf00      	nop
 8005314:	3708      	adds	r7, #8
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
	...

0800531c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005324:	4b19      	ldr	r3, [pc, #100]	; (800538c <HAL_PWREx_ConfigSupply+0x70>)
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f003 0304 	and.w	r3, r3, #4
 800532c:	2b04      	cmp	r3, #4
 800532e:	d00a      	beq.n	8005346 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005330:	4b16      	ldr	r3, [pc, #88]	; (800538c <HAL_PWREx_ConfigSupply+0x70>)
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	f003 0307 	and.w	r3, r3, #7
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	429a      	cmp	r2, r3
 800533c:	d001      	beq.n	8005342 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e01f      	b.n	8005382 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005342:	2300      	movs	r3, #0
 8005344:	e01d      	b.n	8005382 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005346:	4b11      	ldr	r3, [pc, #68]	; (800538c <HAL_PWREx_ConfigSupply+0x70>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f023 0207 	bic.w	r2, r3, #7
 800534e:	490f      	ldr	r1, [pc, #60]	; (800538c <HAL_PWREx_ConfigSupply+0x70>)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4313      	orrs	r3, r2
 8005354:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005356:	f7fd f961 	bl	800261c <HAL_GetTick>
 800535a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800535c:	e009      	b.n	8005372 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800535e:	f7fd f95d 	bl	800261c <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800536c:	d901      	bls.n	8005372 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e007      	b.n	8005382 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005372:	4b06      	ldr	r3, [pc, #24]	; (800538c <HAL_PWREx_ConfigSupply+0x70>)
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800537a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800537e:	d1ee      	bne.n	800535e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	58024800 	.word	0x58024800

08005390 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b08c      	sub	sp, #48	; 0x30
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e397      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f000 8087 	beq.w	80054be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053b0:	4b9e      	ldr	r3, [pc, #632]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80053ba:	4b9c      	ldr	r3, [pc, #624]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80053bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053be:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80053c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c2:	2b10      	cmp	r3, #16
 80053c4:	d007      	beq.n	80053d6 <HAL_RCC_OscConfig+0x46>
 80053c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c8:	2b18      	cmp	r3, #24
 80053ca:	d110      	bne.n	80053ee <HAL_RCC_OscConfig+0x5e>
 80053cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ce:	f003 0303 	and.w	r3, r3, #3
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d10b      	bne.n	80053ee <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053d6:	4b95      	ldr	r3, [pc, #596]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d06c      	beq.n	80054bc <HAL_RCC_OscConfig+0x12c>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d168      	bne.n	80054bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e371      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053f6:	d106      	bne.n	8005406 <HAL_RCC_OscConfig+0x76>
 80053f8:	4b8c      	ldr	r3, [pc, #560]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a8b      	ldr	r2, [pc, #556]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80053fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005402:	6013      	str	r3, [r2, #0]
 8005404:	e02e      	b.n	8005464 <HAL_RCC_OscConfig+0xd4>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10c      	bne.n	8005428 <HAL_RCC_OscConfig+0x98>
 800540e:	4b87      	ldr	r3, [pc, #540]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a86      	ldr	r2, [pc, #536]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005418:	6013      	str	r3, [r2, #0]
 800541a:	4b84      	ldr	r3, [pc, #528]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a83      	ldr	r2, [pc, #524]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005420:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005424:	6013      	str	r3, [r2, #0]
 8005426:	e01d      	b.n	8005464 <HAL_RCC_OscConfig+0xd4>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005430:	d10c      	bne.n	800544c <HAL_RCC_OscConfig+0xbc>
 8005432:	4b7e      	ldr	r3, [pc, #504]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a7d      	ldr	r2, [pc, #500]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005438:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	4b7b      	ldr	r3, [pc, #492]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a7a      	ldr	r2, [pc, #488]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005448:	6013      	str	r3, [r2, #0]
 800544a:	e00b      	b.n	8005464 <HAL_RCC_OscConfig+0xd4>
 800544c:	4b77      	ldr	r3, [pc, #476]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a76      	ldr	r2, [pc, #472]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005456:	6013      	str	r3, [r2, #0]
 8005458:	4b74      	ldr	r3, [pc, #464]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a73      	ldr	r2, [pc, #460]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 800545e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005462:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d013      	beq.n	8005494 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800546c:	f7fd f8d6 	bl	800261c <HAL_GetTick>
 8005470:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005472:	e008      	b.n	8005486 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005474:	f7fd f8d2 	bl	800261c <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b64      	cmp	r3, #100	; 0x64
 8005480:	d901      	bls.n	8005486 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e325      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005486:	4b69      	ldr	r3, [pc, #420]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d0f0      	beq.n	8005474 <HAL_RCC_OscConfig+0xe4>
 8005492:	e014      	b.n	80054be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005494:	f7fd f8c2 	bl	800261c <HAL_GetTick>
 8005498:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800549a:	e008      	b.n	80054ae <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800549c:	f7fd f8be 	bl	800261c <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b64      	cmp	r3, #100	; 0x64
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e311      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054ae:	4b5f      	ldr	r3, [pc, #380]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d1f0      	bne.n	800549c <HAL_RCC_OscConfig+0x10c>
 80054ba:	e000      	b.n	80054be <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0302 	and.w	r3, r3, #2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f000 808a 	beq.w	80055e0 <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054cc:	4b57      	ldr	r3, [pc, #348]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80054d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80054d6:	4b55      	ldr	r3, [pc, #340]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80054d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054da:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d007      	beq.n	80054f2 <HAL_RCC_OscConfig+0x162>
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	2b18      	cmp	r3, #24
 80054e6:	d137      	bne.n	8005558 <HAL_RCC_OscConfig+0x1c8>
 80054e8:	69fb      	ldr	r3, [r7, #28]
 80054ea:	f003 0303 	and.w	r3, r3, #3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d132      	bne.n	8005558 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054f2:	4b4e      	ldr	r3, [pc, #312]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0304 	and.w	r3, r3, #4
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d005      	beq.n	800550a <HAL_RCC_OscConfig+0x17a>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e2e3      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800550a:	4b48      	ldr	r3, [pc, #288]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f023 0219 	bic.w	r2, r3, #25
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	4945      	ldr	r1, [pc, #276]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005518:	4313      	orrs	r3, r2
 800551a:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800551c:	f7fd f87e 	bl	800261c <HAL_GetTick>
 8005520:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005522:	e008      	b.n	8005536 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005524:	f7fd f87a 	bl	800261c <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	2b02      	cmp	r3, #2
 8005530:	d901      	bls.n	8005536 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e2cd      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005536:	4b3d      	ldr	r3, [pc, #244]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b00      	cmp	r3, #0
 8005540:	d0f0      	beq.n	8005524 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005542:	4b3a      	ldr	r3, [pc, #232]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	061b      	lsls	r3, r3, #24
 8005550:	4936      	ldr	r1, [pc, #216]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005552:	4313      	orrs	r3, r2
 8005554:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005556:	e043      	b.n	80055e0 <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d026      	beq.n	80055ae <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005560:	4b32      	ldr	r3, [pc, #200]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f023 0219 	bic.w	r2, r3, #25
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	492f      	ldr	r1, [pc, #188]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 800556e:	4313      	orrs	r3, r2
 8005570:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005572:	f7fd f853 	bl	800261c <HAL_GetTick>
 8005576:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005578:	e008      	b.n	800558c <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800557a:	f7fd f84f 	bl	800261c <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	2b02      	cmp	r3, #2
 8005586:	d901      	bls.n	800558c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e2a2      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800558c:	4b27      	ldr	r3, [pc, #156]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0304 	and.w	r3, r3, #4
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0f0      	beq.n	800557a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005598:	4b24      	ldr	r3, [pc, #144]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	061b      	lsls	r3, r3, #24
 80055a6:	4921      	ldr	r1, [pc, #132]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80055a8:	4313      	orrs	r3, r2
 80055aa:	604b      	str	r3, [r1, #4]
 80055ac:	e018      	b.n	80055e0 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055ae:	4b1f      	ldr	r3, [pc, #124]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a1e      	ldr	r2, [pc, #120]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80055b4:	f023 0301 	bic.w	r3, r3, #1
 80055b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ba:	f7fd f82f 	bl	800261c <HAL_GetTick>
 80055be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80055c0:	e008      	b.n	80055d4 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055c2:	f7fd f82b 	bl	800261c <HAL_GetTick>
 80055c6:	4602      	mov	r2, r0
 80055c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ca:	1ad3      	subs	r3, r2, r3
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d901      	bls.n	80055d4 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 80055d0:	2303      	movs	r3, #3
 80055d2:	e27e      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80055d4:	4b15      	ldr	r3, [pc, #84]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1f0      	bne.n	80055c2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0310 	and.w	r3, r3, #16
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d06d      	beq.n	80056c8 <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055ec:	4b0f      	ldr	r3, [pc, #60]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80055f4:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80055f6:	4b0d      	ldr	r3, [pc, #52]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 80055f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055fa:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	2b08      	cmp	r3, #8
 8005600:	d007      	beq.n	8005612 <HAL_RCC_OscConfig+0x282>
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	2b18      	cmp	r3, #24
 8005606:	d11e      	bne.n	8005646 <HAL_RCC_OscConfig+0x2b6>
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f003 0303 	and.w	r3, r3, #3
 800560e:	2b01      	cmp	r3, #1
 8005610:	d119      	bne.n	8005646 <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005612:	4b06      	ldr	r3, [pc, #24]	; (800562c <HAL_RCC_OscConfig+0x29c>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800561a:	2b00      	cmp	r3, #0
 800561c:	d008      	beq.n	8005630 <HAL_RCC_OscConfig+0x2a0>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	69db      	ldr	r3, [r3, #28]
 8005622:	2b80      	cmp	r3, #128	; 0x80
 8005624:	d004      	beq.n	8005630 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e253      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
 800562a:	bf00      	nop
 800562c:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005630:	4ba3      	ldr	r3, [pc, #652]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	061b      	lsls	r3, r3, #24
 800563e:	49a0      	ldr	r1, [pc, #640]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005640:	4313      	orrs	r3, r2
 8005642:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005644:	e040      	b.n	80056c8 <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	69db      	ldr	r3, [r3, #28]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d023      	beq.n	8005696 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800564e:	4b9c      	ldr	r3, [pc, #624]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a9b      	ldr	r2, [pc, #620]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005658:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800565a:	f7fc ffdf 	bl	800261c <HAL_GetTick>
 800565e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005660:	e008      	b.n	8005674 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005662:	f7fc ffdb 	bl	800261c <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	2b02      	cmp	r3, #2
 800566e:	d901      	bls.n	8005674 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e22e      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005674:	4b92      	ldr	r3, [pc, #584]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800567c:	2b00      	cmp	r3, #0
 800567e:	d0f0      	beq.n	8005662 <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005680:	4b8f      	ldr	r3, [pc, #572]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	061b      	lsls	r3, r3, #24
 800568e:	498c      	ldr	r1, [pc, #560]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005690:	4313      	orrs	r3, r2
 8005692:	60cb      	str	r3, [r1, #12]
 8005694:	e018      	b.n	80056c8 <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005696:	4b8a      	ldr	r3, [pc, #552]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a89      	ldr	r2, [pc, #548]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800569c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056a2:	f7fc ffbb 	bl	800261c <HAL_GetTick>
 80056a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80056a8:	e008      	b.n	80056bc <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80056aa:	f7fc ffb7 	bl	800261c <HAL_GetTick>
 80056ae:	4602      	mov	r2, r0
 80056b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d901      	bls.n	80056bc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e20a      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80056bc:	4b80      	ldr	r3, [pc, #512]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1f0      	bne.n	80056aa <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0308 	and.w	r3, r3, #8
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d036      	beq.n	8005742 <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d019      	beq.n	8005710 <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056dc:	4b78      	ldr	r3, [pc, #480]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 80056de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056e0:	4a77      	ldr	r2, [pc, #476]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 80056e2:	f043 0301 	orr.w	r3, r3, #1
 80056e6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056e8:	f7fc ff98 	bl	800261c <HAL_GetTick>
 80056ec:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80056ee:	e008      	b.n	8005702 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056f0:	f7fc ff94 	bl	800261c <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d901      	bls.n	8005702 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e1e7      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005702:	4b6f      	ldr	r3, [pc, #444]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005704:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d0f0      	beq.n	80056f0 <HAL_RCC_OscConfig+0x360>
 800570e:	e018      	b.n	8005742 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005710:	4b6b      	ldr	r3, [pc, #428]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005712:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005714:	4a6a      	ldr	r2, [pc, #424]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005716:	f023 0301 	bic.w	r3, r3, #1
 800571a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800571c:	f7fc ff7e 	bl	800261c <HAL_GetTick>
 8005720:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005722:	e008      	b.n	8005736 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005724:	f7fc ff7a 	bl	800261c <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	2b02      	cmp	r3, #2
 8005730:	d901      	bls.n	8005736 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e1cd      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005736:	4b62      	ldr	r3, [pc, #392]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800573a:	f003 0302 	and.w	r3, r3, #2
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1f0      	bne.n	8005724 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0320 	and.w	r3, r3, #32
 800574a:	2b00      	cmp	r3, #0
 800574c:	d036      	beq.n	80057bc <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d019      	beq.n	800578a <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005756:	4b5a      	ldr	r3, [pc, #360]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a59      	ldr	r2, [pc, #356]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800575c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005760:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005762:	f7fc ff5b 	bl	800261c <HAL_GetTick>
 8005766:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005768:	e008      	b.n	800577c <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800576a:	f7fc ff57 	bl	800261c <HAL_GetTick>
 800576e:	4602      	mov	r2, r0
 8005770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	2b02      	cmp	r3, #2
 8005776:	d901      	bls.n	800577c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e1aa      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800577c:	4b50      	ldr	r3, [pc, #320]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d0f0      	beq.n	800576a <HAL_RCC_OscConfig+0x3da>
 8005788:	e018      	b.n	80057bc <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800578a:	4b4d      	ldr	r3, [pc, #308]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a4c      	ldr	r2, [pc, #304]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005790:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005794:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005796:	f7fc ff41 	bl	800261c <HAL_GetTick>
 800579a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800579c:	e008      	b.n	80057b0 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800579e:	f7fc ff3d 	bl	800261c <HAL_GetTick>
 80057a2:	4602      	mov	r2, r0
 80057a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d901      	bls.n	80057b0 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e190      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80057b0:	4b43      	ldr	r3, [pc, #268]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d1f0      	bne.n	800579e <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0304 	and.w	r3, r3, #4
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 8085 	beq.w	80058d4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80057ca:	4b3e      	ldr	r3, [pc, #248]	; (80058c4 <HAL_RCC_OscConfig+0x534>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a3d      	ldr	r2, [pc, #244]	; (80058c4 <HAL_RCC_OscConfig+0x534>)
 80057d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057d4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057d6:	f7fc ff21 	bl	800261c <HAL_GetTick>
 80057da:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057dc:	e008      	b.n	80057f0 <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80057de:	f7fc ff1d 	bl	800261c <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	2b64      	cmp	r3, #100	; 0x64
 80057ea:	d901      	bls.n	80057f0 <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e170      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057f0:	4b34      	ldr	r3, [pc, #208]	; (80058c4 <HAL_RCC_OscConfig+0x534>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d0f0      	beq.n	80057de <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	2b01      	cmp	r3, #1
 8005802:	d106      	bne.n	8005812 <HAL_RCC_OscConfig+0x482>
 8005804:	4b2e      	ldr	r3, [pc, #184]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005808:	4a2d      	ldr	r2, [pc, #180]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800580a:	f043 0301 	orr.w	r3, r3, #1
 800580e:	6713      	str	r3, [r2, #112]	; 0x70
 8005810:	e02d      	b.n	800586e <HAL_RCC_OscConfig+0x4de>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10c      	bne.n	8005834 <HAL_RCC_OscConfig+0x4a4>
 800581a:	4b29      	ldr	r3, [pc, #164]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800581c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800581e:	4a28      	ldr	r2, [pc, #160]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005820:	f023 0301 	bic.w	r3, r3, #1
 8005824:	6713      	str	r3, [r2, #112]	; 0x70
 8005826:	4b26      	ldr	r3, [pc, #152]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800582a:	4a25      	ldr	r2, [pc, #148]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800582c:	f023 0304 	bic.w	r3, r3, #4
 8005830:	6713      	str	r3, [r2, #112]	; 0x70
 8005832:	e01c      	b.n	800586e <HAL_RCC_OscConfig+0x4de>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	2b05      	cmp	r3, #5
 800583a:	d10c      	bne.n	8005856 <HAL_RCC_OscConfig+0x4c6>
 800583c:	4b20      	ldr	r3, [pc, #128]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800583e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005840:	4a1f      	ldr	r2, [pc, #124]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005842:	f043 0304 	orr.w	r3, r3, #4
 8005846:	6713      	str	r3, [r2, #112]	; 0x70
 8005848:	4b1d      	ldr	r3, [pc, #116]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800584a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800584c:	4a1c      	ldr	r2, [pc, #112]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	6713      	str	r3, [r2, #112]	; 0x70
 8005854:	e00b      	b.n	800586e <HAL_RCC_OscConfig+0x4de>
 8005856:	4b1a      	ldr	r3, [pc, #104]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800585a:	4a19      	ldr	r2, [pc, #100]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 800585c:	f023 0301 	bic.w	r3, r3, #1
 8005860:	6713      	str	r3, [r2, #112]	; 0x70
 8005862:	4b17      	ldr	r3, [pc, #92]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005866:	4a16      	ldr	r2, [pc, #88]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005868:	f023 0304 	bic.w	r3, r3, #4
 800586c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d015      	beq.n	80058a2 <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005876:	f7fc fed1 	bl	800261c <HAL_GetTick>
 800587a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800587c:	e00a      	b.n	8005894 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800587e:	f7fc fecd 	bl	800261c <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	f241 3288 	movw	r2, #5000	; 0x1388
 800588c:	4293      	cmp	r3, r2
 800588e:	d901      	bls.n	8005894 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e11e      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005894:	4b0a      	ldr	r3, [pc, #40]	; (80058c0 <HAL_RCC_OscConfig+0x530>)
 8005896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005898:	f003 0302 	and.w	r3, r3, #2
 800589c:	2b00      	cmp	r3, #0
 800589e:	d0ee      	beq.n	800587e <HAL_RCC_OscConfig+0x4ee>
 80058a0:	e018      	b.n	80058d4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a2:	f7fc febb 	bl	800261c <HAL_GetTick>
 80058a6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80058a8:	e00e      	b.n	80058c8 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058aa:	f7fc feb7 	bl	800261c <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d905      	bls.n	80058c8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e108      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
 80058c0:	58024400 	.word	0x58024400
 80058c4:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80058c8:	4b84      	ldr	r3, [pc, #528]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80058ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058cc:	f003 0302 	and.w	r3, r3, #2
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1ea      	bne.n	80058aa <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 80f9 	beq.w	8005ad0 <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80058de:	4b7f      	ldr	r3, [pc, #508]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058e6:	2b18      	cmp	r3, #24
 80058e8:	f000 80b4 	beq.w	8005a54 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	f040 8095 	bne.w	8005a20 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058f6:	4b79      	ldr	r3, [pc, #484]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a78      	ldr	r2, [pc, #480]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80058fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005902:	f7fc fe8b 	bl	800261c <HAL_GetTick>
 8005906:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005908:	e008      	b.n	800591c <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800590a:	f7fc fe87 	bl	800261c <HAL_GetTick>
 800590e:	4602      	mov	r2, r0
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	1ad3      	subs	r3, r2, r3
 8005914:	2b02      	cmp	r3, #2
 8005916:	d901      	bls.n	800591c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e0da      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800591c:	4b6f      	ldr	r3, [pc, #444]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1f0      	bne.n	800590a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005928:	4b6c      	ldr	r3, [pc, #432]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 800592a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800592c:	4b6c      	ldr	r3, [pc, #432]	; (8005ae0 <HAL_RCC_OscConfig+0x750>)
 800592e:	4013      	ands	r3, r2
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005938:	0112      	lsls	r2, r2, #4
 800593a:	430a      	orrs	r2, r1
 800593c:	4967      	ldr	r1, [pc, #412]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 800593e:	4313      	orrs	r3, r2
 8005940:	628b      	str	r3, [r1, #40]	; 0x28
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005946:	3b01      	subs	r3, #1
 8005948:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005950:	3b01      	subs	r3, #1
 8005952:	025b      	lsls	r3, r3, #9
 8005954:	b29b      	uxth	r3, r3
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800595c:	3b01      	subs	r3, #1
 800595e:	041b      	lsls	r3, r3, #16
 8005960:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005964:	431a      	orrs	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800596a:	3b01      	subs	r3, #1
 800596c:	061b      	lsls	r3, r3, #24
 800596e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005972:	495a      	ldr	r1, [pc, #360]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005974:	4313      	orrs	r3, r2
 8005976:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005978:	4b58      	ldr	r3, [pc, #352]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 800597a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597c:	4a57      	ldr	r2, [pc, #348]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 800597e:	f023 0301 	bic.w	r3, r3, #1
 8005982:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005984:	4b55      	ldr	r3, [pc, #340]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005986:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005988:	4b56      	ldr	r3, [pc, #344]	; (8005ae4 <HAL_RCC_OscConfig+0x754>)
 800598a:	4013      	ands	r3, r2
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005990:	00d2      	lsls	r2, r2, #3
 8005992:	4952      	ldr	r1, [pc, #328]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005994:	4313      	orrs	r3, r2
 8005996:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005998:	4b50      	ldr	r3, [pc, #320]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 800599a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800599c:	f023 020c 	bic.w	r2, r3, #12
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a4:	494d      	ldr	r1, [pc, #308]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80059aa:	4b4c      	ldr	r3, [pc, #304]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ae:	f023 0202 	bic.w	r2, r3, #2
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059b6:	4949      	ldr	r1, [pc, #292]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80059bc:	4b47      	ldr	r3, [pc, #284]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c0:	4a46      	ldr	r2, [pc, #280]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059c6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059c8:	4b44      	ldr	r3, [pc, #272]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059cc:	4a43      	ldr	r2, [pc, #268]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059d2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80059d4:	4b41      	ldr	r3, [pc, #260]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059d8:	4a40      	ldr	r2, [pc, #256]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059de:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80059e0:	4b3e      	ldr	r3, [pc, #248]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e4:	4a3d      	ldr	r2, [pc, #244]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059e6:	f043 0301 	orr.w	r3, r3, #1
 80059ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059ec:	4b3b      	ldr	r3, [pc, #236]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a3a      	ldr	r2, [pc, #232]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 80059f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f8:	f7fc fe10 	bl	800261c <HAL_GetTick>
 80059fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a00:	f7fc fe0c 	bl	800261c <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e05f      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a12:	4b32      	ldr	r3, [pc, #200]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d0f0      	beq.n	8005a00 <HAL_RCC_OscConfig+0x670>
 8005a1e:	e057      	b.n	8005ad0 <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a20:	4b2e      	ldr	r3, [pc, #184]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a2d      	ldr	r2, [pc, #180]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005a26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a2c:	f7fc fdf6 	bl	800261c <HAL_GetTick>
 8005a30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a34:	f7fc fdf2 	bl	800261c <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e045      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a46:	4b25      	ldr	r3, [pc, #148]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1f0      	bne.n	8005a34 <HAL_RCC_OscConfig+0x6a4>
 8005a52:	e03d      	b.n	8005ad0 <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005a54:	4b21      	ldr	r3, [pc, #132]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a58:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005a5a:	4b20      	ldr	r3, [pc, #128]	; (8005adc <HAL_RCC_OscConfig+0x74c>)
 8005a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d031      	beq.n	8005acc <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	f003 0203 	and.w	r2, r3, #3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d12a      	bne.n	8005acc <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	091b      	lsrs	r3, r3, #4
 8005a7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d122      	bne.n	8005acc <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a90:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d11a      	bne.n	8005acc <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	0a5b      	lsrs	r3, r3, #9
 8005a9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d111      	bne.n	8005acc <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	0c1b      	lsrs	r3, r3, #16
 8005aac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d108      	bne.n	8005acc <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	0e1b      	lsrs	r3, r3, #24
 8005abe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ac6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d001      	beq.n	8005ad0 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e000      	b.n	8005ad2 <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3730      	adds	r7, #48	; 0x30
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	58024400 	.word	0x58024400
 8005ae0:	fffffc0c 	.word	0xfffffc0c
 8005ae4:	ffff0007 	.word	0xffff0007

08005ae8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d101      	bne.n	8005afc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e19c      	b.n	8005e36 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005afc:	4b8a      	ldr	r3, [pc, #552]	; (8005d28 <HAL_RCC_ClockConfig+0x240>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 030f 	and.w	r3, r3, #15
 8005b04:	683a      	ldr	r2, [r7, #0]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d910      	bls.n	8005b2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b0a:	4b87      	ldr	r3, [pc, #540]	; (8005d28 <HAL_RCC_ClockConfig+0x240>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f023 020f 	bic.w	r2, r3, #15
 8005b12:	4985      	ldr	r1, [pc, #532]	; (8005d28 <HAL_RCC_ClockConfig+0x240>)
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b1a:	4b83      	ldr	r3, [pc, #524]	; (8005d28 <HAL_RCC_ClockConfig+0x240>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 030f 	and.w	r3, r3, #15
 8005b22:	683a      	ldr	r2, [r7, #0]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d001      	beq.n	8005b2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e184      	b.n	8005e36 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d010      	beq.n	8005b5a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	691a      	ldr	r2, [r3, #16]
 8005b3c:	4b7b      	ldr	r3, [pc, #492]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d908      	bls.n	8005b5a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005b48:	4b78      	ldr	r3, [pc, #480]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	4975      	ldr	r1, [pc, #468]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005b56:	4313      	orrs	r3, r2
 8005b58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0308 	and.w	r3, r3, #8
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d010      	beq.n	8005b88 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	695a      	ldr	r2, [r3, #20]
 8005b6a:	4b70      	ldr	r3, [pc, #448]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005b6c:	69db      	ldr	r3, [r3, #28]
 8005b6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d908      	bls.n	8005b88 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005b76:	4b6d      	ldr	r3, [pc, #436]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	695b      	ldr	r3, [r3, #20]
 8005b82:	496a      	ldr	r1, [pc, #424]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005b84:	4313      	orrs	r3, r2
 8005b86:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0310 	and.w	r3, r3, #16
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d010      	beq.n	8005bb6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	699a      	ldr	r2, [r3, #24]
 8005b98:	4b64      	ldr	r3, [pc, #400]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d908      	bls.n	8005bb6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005ba4:	4b61      	ldr	r3, [pc, #388]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005ba6:	69db      	ldr	r3, [r3, #28]
 8005ba8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	699b      	ldr	r3, [r3, #24]
 8005bb0:	495e      	ldr	r1, [pc, #376]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0320 	and.w	r3, r3, #32
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d010      	beq.n	8005be4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	69da      	ldr	r2, [r3, #28]
 8005bc6:	4b59      	ldr	r3, [pc, #356]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d908      	bls.n	8005be4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005bd2:	4b56      	ldr	r3, [pc, #344]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005bd4:	6a1b      	ldr	r3, [r3, #32]
 8005bd6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	4953      	ldr	r1, [pc, #332]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005be0:	4313      	orrs	r3, r2
 8005be2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d010      	beq.n	8005c12 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	68da      	ldr	r2, [r3, #12]
 8005bf4:	4b4d      	ldr	r3, [pc, #308]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	f003 030f 	and.w	r3, r3, #15
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d908      	bls.n	8005c12 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c00:	4b4a      	ldr	r3, [pc, #296]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	f023 020f 	bic.w	r2, r3, #15
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	4947      	ldr	r1, [pc, #284]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d055      	beq.n	8005cca <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005c1e:	4b43      	ldr	r3, [pc, #268]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	4940      	ldr	r1, [pc, #256]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d107      	bne.n	8005c48 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c38:	4b3c      	ldr	r3, [pc, #240]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d121      	bne.n	8005c88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	e0f6      	b.n	8005e36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	2b03      	cmp	r3, #3
 8005c4e:	d107      	bne.n	8005c60 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005c50:	4b36      	ldr	r3, [pc, #216]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d115      	bne.n	8005c88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e0ea      	b.n	8005e36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d107      	bne.n	8005c78 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005c68:	4b30      	ldr	r3, [pc, #192]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d109      	bne.n	8005c88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e0de      	b.n	8005e36 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c78:	4b2c      	ldr	r3, [pc, #176]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0304 	and.w	r3, r3, #4
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d101      	bne.n	8005c88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	e0d6      	b.n	8005e36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c88:	4b28      	ldr	r3, [pc, #160]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	f023 0207 	bic.w	r2, r3, #7
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	4925      	ldr	r1, [pc, #148]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c9a:	f7fc fcbf 	bl	800261c <HAL_GetTick>
 8005c9e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ca0:	e00a      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca2:	f7fc fcbb 	bl	800261c <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d901      	bls.n	8005cb8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e0be      	b.n	8005e36 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb8:	4b1c      	ldr	r3, [pc, #112]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	00db      	lsls	r3, r3, #3
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d1eb      	bne.n	8005ca2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d010      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	4b14      	ldr	r3, [pc, #80]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	f003 030f 	and.w	r3, r3, #15
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d208      	bcs.n	8005cf8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ce6:	4b11      	ldr	r3, [pc, #68]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005ce8:	699b      	ldr	r3, [r3, #24]
 8005cea:	f023 020f 	bic.w	r2, r3, #15
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	490e      	ldr	r1, [pc, #56]	; (8005d2c <HAL_RCC_ClockConfig+0x244>)
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cf8:	4b0b      	ldr	r3, [pc, #44]	; (8005d28 <HAL_RCC_ClockConfig+0x240>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 030f 	and.w	r3, r3, #15
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d214      	bcs.n	8005d30 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d06:	4b08      	ldr	r3, [pc, #32]	; (8005d28 <HAL_RCC_ClockConfig+0x240>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f023 020f 	bic.w	r2, r3, #15
 8005d0e:	4906      	ldr	r1, [pc, #24]	; (8005d28 <HAL_RCC_ClockConfig+0x240>)
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d16:	4b04      	ldr	r3, [pc, #16]	; (8005d28 <HAL_RCC_ClockConfig+0x240>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 030f 	and.w	r3, r3, #15
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d005      	beq.n	8005d30 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e086      	b.n	8005e36 <HAL_RCC_ClockConfig+0x34e>
 8005d28:	52002000 	.word	0x52002000
 8005d2c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0304 	and.w	r3, r3, #4
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d010      	beq.n	8005d5e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	691a      	ldr	r2, [r3, #16]
 8005d40:	4b3f      	ldr	r3, [pc, #252]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d208      	bcs.n	8005d5e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005d4c:	4b3c      	ldr	r3, [pc, #240]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005d4e:	699b      	ldr	r3, [r3, #24]
 8005d50:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	4939      	ldr	r1, [pc, #228]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0308 	and.w	r3, r3, #8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d010      	beq.n	8005d8c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	695a      	ldr	r2, [r3, #20]
 8005d6e:	4b34      	ldr	r3, [pc, #208]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005d70:	69db      	ldr	r3, [r3, #28]
 8005d72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d208      	bcs.n	8005d8c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005d7a:	4b31      	ldr	r3, [pc, #196]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	492e      	ldr	r1, [pc, #184]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f003 0310 	and.w	r3, r3, #16
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d010      	beq.n	8005dba <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	699a      	ldr	r2, [r3, #24]
 8005d9c:	4b28      	ldr	r3, [pc, #160]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d208      	bcs.n	8005dba <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005da8:	4b25      	ldr	r3, [pc, #148]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005daa:	69db      	ldr	r3, [r3, #28]
 8005dac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	4922      	ldr	r1, [pc, #136]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0320 	and.w	r3, r3, #32
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d010      	beq.n	8005de8 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	69da      	ldr	r2, [r3, #28]
 8005dca:	4b1d      	ldr	r3, [pc, #116]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d208      	bcs.n	8005de8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005dd6:	4b1a      	ldr	r3, [pc, #104]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	4917      	ldr	r1, [pc, #92]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005de4:	4313      	orrs	r3, r2
 8005de6:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005de8:	f000 f834 	bl	8005e54 <HAL_RCC_GetSysClockFreq>
 8005dec:	4602      	mov	r2, r0
 8005dee:	4b14      	ldr	r3, [pc, #80]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	0a1b      	lsrs	r3, r3, #8
 8005df4:	f003 030f 	and.w	r3, r3, #15
 8005df8:	4912      	ldr	r1, [pc, #72]	; (8005e44 <HAL_RCC_ClockConfig+0x35c>)
 8005dfa:	5ccb      	ldrb	r3, [r1, r3]
 8005dfc:	f003 031f 	and.w	r3, r3, #31
 8005e00:	fa22 f303 	lsr.w	r3, r2, r3
 8005e04:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005e06:	4b0e      	ldr	r3, [pc, #56]	; (8005e40 <HAL_RCC_ClockConfig+0x358>)
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	f003 030f 	and.w	r3, r3, #15
 8005e0e:	4a0d      	ldr	r2, [pc, #52]	; (8005e44 <HAL_RCC_ClockConfig+0x35c>)
 8005e10:	5cd3      	ldrb	r3, [r2, r3]
 8005e12:	f003 031f 	and.w	r3, r3, #31
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	fa22 f303 	lsr.w	r3, r2, r3
 8005e1c:	4a0a      	ldr	r2, [pc, #40]	; (8005e48 <HAL_RCC_ClockConfig+0x360>)
 8005e1e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005e20:	4a0a      	ldr	r2, [pc, #40]	; (8005e4c <HAL_RCC_ClockConfig+0x364>)
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005e26:	4b0a      	ldr	r3, [pc, #40]	; (8005e50 <HAL_RCC_ClockConfig+0x368>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f7fc fbac 	bl	8002588 <HAL_InitTick>
 8005e30:	4603      	mov	r3, r0
 8005e32:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3718      	adds	r7, #24
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	58024400 	.word	0x58024400
 8005e44:	080196c8 	.word	0x080196c8
 8005e48:	2400000c 	.word	0x2400000c
 8005e4c:	24000008 	.word	0x24000008
 8005e50:	24000010 	.word	0x24000010

08005e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b089      	sub	sp, #36	; 0x24
 8005e58:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e5a:	4bb3      	ldr	r3, [pc, #716]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e62:	2b18      	cmp	r3, #24
 8005e64:	f200 8155 	bhi.w	8006112 <HAL_RCC_GetSysClockFreq+0x2be>
 8005e68:	a201      	add	r2, pc, #4	; (adr r2, 8005e70 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e6e:	bf00      	nop
 8005e70:	08005ed5 	.word	0x08005ed5
 8005e74:	08006113 	.word	0x08006113
 8005e78:	08006113 	.word	0x08006113
 8005e7c:	08006113 	.word	0x08006113
 8005e80:	08006113 	.word	0x08006113
 8005e84:	08006113 	.word	0x08006113
 8005e88:	08006113 	.word	0x08006113
 8005e8c:	08006113 	.word	0x08006113
 8005e90:	08005efb 	.word	0x08005efb
 8005e94:	08006113 	.word	0x08006113
 8005e98:	08006113 	.word	0x08006113
 8005e9c:	08006113 	.word	0x08006113
 8005ea0:	08006113 	.word	0x08006113
 8005ea4:	08006113 	.word	0x08006113
 8005ea8:	08006113 	.word	0x08006113
 8005eac:	08006113 	.word	0x08006113
 8005eb0:	08005f01 	.word	0x08005f01
 8005eb4:	08006113 	.word	0x08006113
 8005eb8:	08006113 	.word	0x08006113
 8005ebc:	08006113 	.word	0x08006113
 8005ec0:	08006113 	.word	0x08006113
 8005ec4:	08006113 	.word	0x08006113
 8005ec8:	08006113 	.word	0x08006113
 8005ecc:	08006113 	.word	0x08006113
 8005ed0:	08005f07 	.word	0x08005f07
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ed4:	4b94      	ldr	r3, [pc, #592]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0320 	and.w	r3, r3, #32
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d009      	beq.n	8005ef4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005ee0:	4b91      	ldr	r3, [pc, #580]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	08db      	lsrs	r3, r3, #3
 8005ee6:	f003 0303 	and.w	r3, r3, #3
 8005eea:	4a90      	ldr	r2, [pc, #576]	; (800612c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005eec:	fa22 f303 	lsr.w	r3, r2, r3
 8005ef0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005ef2:	e111      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005ef4:	4b8d      	ldr	r3, [pc, #564]	; (800612c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005ef6:	61bb      	str	r3, [r7, #24]
    break;
 8005ef8:	e10e      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005efa:	4b8d      	ldr	r3, [pc, #564]	; (8006130 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005efc:	61bb      	str	r3, [r7, #24]
    break;
 8005efe:	e10b      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005f00:	4b8c      	ldr	r3, [pc, #560]	; (8006134 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005f02:	61bb      	str	r3, [r7, #24]
    break;
 8005f04:	e108      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f06:	4b88      	ldr	r3, [pc, #544]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0a:	f003 0303 	and.w	r3, r3, #3
 8005f0e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005f10:	4b85      	ldr	r3, [pc, #532]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f14:	091b      	lsrs	r3, r3, #4
 8005f16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f1a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005f1c:	4b82      	ldr	r3, [pc, #520]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005f26:	4b80      	ldr	r3, [pc, #512]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f2a:	08db      	lsrs	r3, r3, #3
 8005f2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	fb02 f303 	mul.w	r3, r2, r3
 8005f36:	ee07 3a90 	vmov	s15, r3
 8005f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f3e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f000 80e1 	beq.w	800610c <HAL_RCC_GetSysClockFreq+0x2b8>
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	f000 8083 	beq.w	8006058 <HAL_RCC_GetSysClockFreq+0x204>
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	f200 80a1 	bhi.w	800609c <HAL_RCC_GetSysClockFreq+0x248>
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d003      	beq.n	8005f68 <HAL_RCC_GetSysClockFreq+0x114>
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d056      	beq.n	8006014 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005f66:	e099      	b.n	800609c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f68:	4b6f      	ldr	r3, [pc, #444]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0320 	and.w	r3, r3, #32
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d02d      	beq.n	8005fd0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005f74:	4b6c      	ldr	r3, [pc, #432]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	08db      	lsrs	r3, r3, #3
 8005f7a:	f003 0303 	and.w	r3, r3, #3
 8005f7e:	4a6b      	ldr	r2, [pc, #428]	; (800612c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f80:	fa22 f303 	lsr.w	r3, r2, r3
 8005f84:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	ee07 3a90 	vmov	s15, r3
 8005f8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	ee07 3a90 	vmov	s15, r3
 8005f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f9e:	4b62      	ldr	r3, [pc, #392]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fa6:	ee07 3a90 	vmov	s15, r3
 8005faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fae:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fb2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006138 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005fce:	e087      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	ee07 3a90 	vmov	s15, r3
 8005fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fda:	eddf 6a58 	vldr	s13, [pc, #352]	; 800613c <HAL_RCC_GetSysClockFreq+0x2e8>
 8005fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fe2:	4b51      	ldr	r3, [pc, #324]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fea:	ee07 3a90 	vmov	s15, r3
 8005fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ff2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ff6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006138 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006002:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800600a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800600e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006012:	e065      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	ee07 3a90 	vmov	s15, r3
 800601a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800601e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006140 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006026:	4b40      	ldr	r3, [pc, #256]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800602a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800602e:	ee07 3a90 	vmov	s15, r3
 8006032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006036:	ed97 6a02 	vldr	s12, [r7, #8]
 800603a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006138 <HAL_RCC_GetSysClockFreq+0x2e4>
 800603e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006046:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800604a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800604e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006052:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006056:	e043      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	ee07 3a90 	vmov	s15, r3
 800605e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006062:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006144 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800606a:	4b2f      	ldr	r3, [pc, #188]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800606c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800606e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006072:	ee07 3a90 	vmov	s15, r3
 8006076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800607a:	ed97 6a02 	vldr	s12, [r7, #8]
 800607e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006138 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800608a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800608e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006096:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800609a:	e021      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	ee07 3a90 	vmov	s15, r3
 80060a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060a6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006140 <HAL_RCC_GetSysClockFreq+0x2ec>
 80060aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060ae:	4b1e      	ldr	r3, [pc, #120]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060b6:	ee07 3a90 	vmov	s15, r3
 80060ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060be:	ed97 6a02 	vldr	s12, [r7, #8]
 80060c2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006138 <HAL_RCC_GetSysClockFreq+0x2e4>
 80060c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80060de:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80060e0:	4b11      	ldr	r3, [pc, #68]	; (8006128 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e4:	0a5b      	lsrs	r3, r3, #9
 80060e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060ea:	3301      	adds	r3, #1
 80060ec:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	ee07 3a90 	vmov	s15, r3
 80060f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80060fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006100:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006104:	ee17 3a90 	vmov	r3, s15
 8006108:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800610a:	e005      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800610c:	2300      	movs	r3, #0
 800610e:	61bb      	str	r3, [r7, #24]
    break;
 8006110:	e002      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8006112:	4b07      	ldr	r3, [pc, #28]	; (8006130 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006114:	61bb      	str	r3, [r7, #24]
    break;
 8006116:	bf00      	nop
  }

  return sysclockfreq;
 8006118:	69bb      	ldr	r3, [r7, #24]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3724      	adds	r7, #36	; 0x24
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
 8006126:	bf00      	nop
 8006128:	58024400 	.word	0x58024400
 800612c:	03d09000 	.word	0x03d09000
 8006130:	003d0900 	.word	0x003d0900
 8006134:	007a1200 	.word	0x007a1200
 8006138:	46000000 	.word	0x46000000
 800613c:	4c742400 	.word	0x4c742400
 8006140:	4a742400 	.word	0x4a742400
 8006144:	4af42400 	.word	0x4af42400

08006148 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b082      	sub	sp, #8
 800614c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800614e:	f7ff fe81 	bl	8005e54 <HAL_RCC_GetSysClockFreq>
 8006152:	4602      	mov	r2, r0
 8006154:	4b10      	ldr	r3, [pc, #64]	; (8006198 <HAL_RCC_GetHCLKFreq+0x50>)
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	0a1b      	lsrs	r3, r3, #8
 800615a:	f003 030f 	and.w	r3, r3, #15
 800615e:	490f      	ldr	r1, [pc, #60]	; (800619c <HAL_RCC_GetHCLKFreq+0x54>)
 8006160:	5ccb      	ldrb	r3, [r1, r3]
 8006162:	f003 031f 	and.w	r3, r3, #31
 8006166:	fa22 f303 	lsr.w	r3, r2, r3
 800616a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800616c:	4b0a      	ldr	r3, [pc, #40]	; (8006198 <HAL_RCC_GetHCLKFreq+0x50>)
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	f003 030f 	and.w	r3, r3, #15
 8006174:	4a09      	ldr	r2, [pc, #36]	; (800619c <HAL_RCC_GetHCLKFreq+0x54>)
 8006176:	5cd3      	ldrb	r3, [r2, r3]
 8006178:	f003 031f 	and.w	r3, r3, #31
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	fa22 f303 	lsr.w	r3, r2, r3
 8006182:	4a07      	ldr	r2, [pc, #28]	; (80061a0 <HAL_RCC_GetHCLKFreq+0x58>)
 8006184:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006186:	4a07      	ldr	r2, [pc, #28]	; (80061a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800618c:	4b04      	ldr	r3, [pc, #16]	; (80061a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800618e:	681b      	ldr	r3, [r3, #0]
}
 8006190:	4618      	mov	r0, r3
 8006192:	3708      	adds	r7, #8
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	58024400 	.word	0x58024400
 800619c:	080196c8 	.word	0x080196c8
 80061a0:	2400000c 	.word	0x2400000c
 80061a4:	24000008 	.word	0x24000008

080061a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80061ac:	f7ff ffcc 	bl	8006148 <HAL_RCC_GetHCLKFreq>
 80061b0:	4602      	mov	r2, r0
 80061b2:	4b06      	ldr	r3, [pc, #24]	; (80061cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80061b4:	69db      	ldr	r3, [r3, #28]
 80061b6:	091b      	lsrs	r3, r3, #4
 80061b8:	f003 0307 	and.w	r3, r3, #7
 80061bc:	4904      	ldr	r1, [pc, #16]	; (80061d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80061be:	5ccb      	ldrb	r3, [r1, r3]
 80061c0:	f003 031f 	and.w	r3, r3, #31
 80061c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	58024400 	.word	0x58024400
 80061d0:	080196c8 	.word	0x080196c8

080061d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80061d8:	f7ff ffb6 	bl	8006148 <HAL_RCC_GetHCLKFreq>
 80061dc:	4602      	mov	r2, r0
 80061de:	4b06      	ldr	r3, [pc, #24]	; (80061f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	0a1b      	lsrs	r3, r3, #8
 80061e4:	f003 0307 	and.w	r3, r3, #7
 80061e8:	4904      	ldr	r1, [pc, #16]	; (80061fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80061ea:	5ccb      	ldrb	r3, [r1, r3]
 80061ec:	f003 031f 	and.w	r3, r3, #31
 80061f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	bd80      	pop	{r7, pc}
 80061f8:	58024400 	.word	0x58024400
 80061fc:	080196c8 	.word	0x080196c8

08006200 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b086      	sub	sp, #24
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006208:	2300      	movs	r3, #0
 800620a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800620c:	2300      	movs	r3, #0
 800620e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d03f      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006220:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006224:	d02a      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006226:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800622a:	d824      	bhi.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800622c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006230:	d018      	beq.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006232:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006236:	d81e      	bhi.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006238:	2b00      	cmp	r3, #0
 800623a:	d003      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800623c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006240:	d007      	beq.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006242:	e018      	b.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006244:	4bab      	ldr	r3, [pc, #684]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006248:	4aaa      	ldr	r2, [pc, #680]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800624a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800624e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006250:	e015      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	3304      	adds	r3, #4
 8006256:	2102      	movs	r1, #2
 8006258:	4618      	mov	r0, r3
 800625a:	f001 f989 	bl	8007570 <RCCEx_PLL2_Config>
 800625e:	4603      	mov	r3, r0
 8006260:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006262:	e00c      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	3324      	adds	r3, #36	; 0x24
 8006268:	2102      	movs	r1, #2
 800626a:	4618      	mov	r0, r3
 800626c:	f001 fa32 	bl	80076d4 <RCCEx_PLL3_Config>
 8006270:	4603      	mov	r3, r0
 8006272:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006274:	e003      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	75fb      	strb	r3, [r7, #23]
      break;
 800627a:	e000      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800627c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800627e:	7dfb      	ldrb	r3, [r7, #23]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d109      	bne.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006284:	4b9b      	ldr	r3, [pc, #620]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006286:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006288:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006290:	4998      	ldr	r1, [pc, #608]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006292:	4313      	orrs	r3, r2
 8006294:	650b      	str	r3, [r1, #80]	; 0x50
 8006296:	e001      	b.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006298:	7dfb      	ldrb	r3, [r7, #23]
 800629a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d03d      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ac:	2b04      	cmp	r3, #4
 80062ae:	d826      	bhi.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80062b0:	a201      	add	r2, pc, #4	; (adr r2, 80062b8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80062b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b6:	bf00      	nop
 80062b8:	080062cd 	.word	0x080062cd
 80062bc:	080062db 	.word	0x080062db
 80062c0:	080062ed 	.word	0x080062ed
 80062c4:	08006305 	.word	0x08006305
 80062c8:	08006305 	.word	0x08006305
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062cc:	4b89      	ldr	r3, [pc, #548]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d0:	4a88      	ldr	r2, [pc, #544]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80062d8:	e015      	b.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	3304      	adds	r3, #4
 80062de:	2100      	movs	r1, #0
 80062e0:	4618      	mov	r0, r3
 80062e2:	f001 f945 	bl	8007570 <RCCEx_PLL2_Config>
 80062e6:	4603      	mov	r3, r0
 80062e8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80062ea:	e00c      	b.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	3324      	adds	r3, #36	; 0x24
 80062f0:	2100      	movs	r1, #0
 80062f2:	4618      	mov	r0, r3
 80062f4:	f001 f9ee 	bl	80076d4 <RCCEx_PLL3_Config>
 80062f8:	4603      	mov	r3, r0
 80062fa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80062fc:	e003      	b.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	75fb      	strb	r3, [r7, #23]
      break;
 8006302:	e000      	b.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006306:	7dfb      	ldrb	r3, [r7, #23]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d109      	bne.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800630c:	4b79      	ldr	r3, [pc, #484]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800630e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006310:	f023 0207 	bic.w	r2, r3, #7
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006318:	4976      	ldr	r1, [pc, #472]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800631a:	4313      	orrs	r3, r2
 800631c:	650b      	str	r3, [r1, #80]	; 0x50
 800631e:	e001      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006320:	7dfb      	ldrb	r3, [r7, #23]
 8006322:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800632c:	2b00      	cmp	r3, #0
 800632e:	d051      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006336:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800633a:	d036      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800633c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006340:	d830      	bhi.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006342:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006346:	d032      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8006348:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800634c:	d82a      	bhi.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800634e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006352:	d02e      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8006354:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006358:	d824      	bhi.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800635a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800635e:	d018      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006360:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006364:	d81e      	bhi.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006366:	2b00      	cmp	r3, #0
 8006368:	d003      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800636a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800636e:	d007      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8006370:	e018      	b.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006372:	4b60      	ldr	r3, [pc, #384]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006376:	4a5f      	ldr	r2, [pc, #380]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800637c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800637e:	e019      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	3304      	adds	r3, #4
 8006384:	2100      	movs	r1, #0
 8006386:	4618      	mov	r0, r3
 8006388:	f001 f8f2 	bl	8007570 <RCCEx_PLL2_Config>
 800638c:	4603      	mov	r3, r0
 800638e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006390:	e010      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	3324      	adds	r3, #36	; 0x24
 8006396:	2100      	movs	r1, #0
 8006398:	4618      	mov	r0, r3
 800639a:	f001 f99b 	bl	80076d4 <RCCEx_PLL3_Config>
 800639e:	4603      	mov	r3, r0
 80063a0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80063a2:	e007      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	75fb      	strb	r3, [r7, #23]
      break;
 80063a8:	e004      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80063aa:	bf00      	nop
 80063ac:	e002      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80063ae:	bf00      	nop
 80063b0:	e000      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80063b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063b4:	7dfb      	ldrb	r3, [r7, #23]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10a      	bne.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80063ba:	4b4e      	ldr	r3, [pc, #312]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063be:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80063c8:	494a      	ldr	r1, [pc, #296]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80063ca:	4313      	orrs	r3, r2
 80063cc:	658b      	str	r3, [r1, #88]	; 0x58
 80063ce:	e001      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063d0:	7dfb      	ldrb	r3, [r7, #23]
 80063d2:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d051      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80063e6:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80063ea:	d036      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x25a>
 80063ec:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80063f0:	d830      	bhi.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80063f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063f6:	d032      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80063f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80063fc:	d82a      	bhi.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80063fe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006402:	d02e      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8006404:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006408:	d824      	bhi.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800640a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800640e:	d018      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8006410:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006414:	d81e      	bhi.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006416:	2b00      	cmp	r3, #0
 8006418:	d003      	beq.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800641a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800641e:	d007      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006420:	e018      	b.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006422:	4b34      	ldr	r3, [pc, #208]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006426:	4a33      	ldr	r2, [pc, #204]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006428:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800642c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800642e:	e019      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	3304      	adds	r3, #4
 8006434:	2100      	movs	r1, #0
 8006436:	4618      	mov	r0, r3
 8006438:	f001 f89a 	bl	8007570 <RCCEx_PLL2_Config>
 800643c:	4603      	mov	r3, r0
 800643e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006440:	e010      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	3324      	adds	r3, #36	; 0x24
 8006446:	2100      	movs	r1, #0
 8006448:	4618      	mov	r0, r3
 800644a:	f001 f943 	bl	80076d4 <RCCEx_PLL3_Config>
 800644e:	4603      	mov	r3, r0
 8006450:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006452:	e007      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	75fb      	strb	r3, [r7, #23]
      break;
 8006458:	e004      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800645a:	bf00      	nop
 800645c:	e002      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800645e:	bf00      	nop
 8006460:	e000      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006462:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006464:	7dfb      	ldrb	r3, [r7, #23]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10a      	bne.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800646a:	4b22      	ldr	r3, [pc, #136]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800646c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800646e:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006478:	491e      	ldr	r1, [pc, #120]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800647a:	4313      	orrs	r3, r2
 800647c:	658b      	str	r3, [r1, #88]	; 0x58
 800647e:	e001      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006480:	7dfb      	ldrb	r3, [r7, #23]
 8006482:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d035      	beq.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006494:	2b30      	cmp	r3, #48	; 0x30
 8006496:	d01c      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006498:	2b30      	cmp	r3, #48	; 0x30
 800649a:	d817      	bhi.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800649c:	2b20      	cmp	r3, #32
 800649e:	d00c      	beq.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80064a0:	2b20      	cmp	r3, #32
 80064a2:	d813      	bhi.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d016      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80064a8:	2b10      	cmp	r3, #16
 80064aa:	d10f      	bne.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064ac:	4b11      	ldr	r3, [pc, #68]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064b0:	4a10      	ldr	r2, [pc, #64]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80064b8:	e00e      	b.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	3304      	adds	r3, #4
 80064be:	2102      	movs	r1, #2
 80064c0:	4618      	mov	r0, r3
 80064c2:	f001 f855 	bl	8007570 <RCCEx_PLL2_Config>
 80064c6:	4603      	mov	r3, r0
 80064c8:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80064ca:	e005      	b.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	75fb      	strb	r3, [r7, #23]
      break;
 80064d0:	e002      	b.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80064d2:	bf00      	nop
 80064d4:	e000      	b.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80064d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064d8:	7dfb      	ldrb	r3, [r7, #23]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10c      	bne.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80064de:	4b05      	ldr	r3, [pc, #20]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064e2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064ea:	4902      	ldr	r1, [pc, #8]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	64cb      	str	r3, [r1, #76]	; 0x4c
 80064f0:	e004      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80064f2:	bf00      	nop
 80064f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064f8:	7dfb      	ldrb	r3, [r7, #23]
 80064fa:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d047      	beq.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800650c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006510:	d030      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8006512:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006516:	d82a      	bhi.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006518:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800651c:	d02c      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x378>
 800651e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006522:	d824      	bhi.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006524:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006528:	d018      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800652a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800652e:	d81e      	bhi.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006530:	2b00      	cmp	r3, #0
 8006532:	d003      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006538:	d007      	beq.n	800654a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800653a:	e018      	b.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800653c:	4bac      	ldr	r3, [pc, #688]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800653e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006540:	4aab      	ldr	r2, [pc, #684]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006542:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006546:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006548:	e017      	b.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	3304      	adds	r3, #4
 800654e:	2100      	movs	r1, #0
 8006550:	4618      	mov	r0, r3
 8006552:	f001 f80d 	bl	8007570 <RCCEx_PLL2_Config>
 8006556:	4603      	mov	r3, r0
 8006558:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800655a:	e00e      	b.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	3324      	adds	r3, #36	; 0x24
 8006560:	2100      	movs	r1, #0
 8006562:	4618      	mov	r0, r3
 8006564:	f001 f8b6 	bl	80076d4 <RCCEx_PLL3_Config>
 8006568:	4603      	mov	r3, r0
 800656a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800656c:	e005      	b.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	75fb      	strb	r3, [r7, #23]
      break;
 8006572:	e002      	b.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8006574:	bf00      	nop
 8006576:	e000      	b.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8006578:	bf00      	nop
    }

    if(ret == HAL_OK)
 800657a:	7dfb      	ldrb	r3, [r7, #23]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d109      	bne.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006580:	4b9b      	ldr	r3, [pc, #620]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006582:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006584:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800658c:	4998      	ldr	r1, [pc, #608]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800658e:	4313      	orrs	r3, r2
 8006590:	650b      	str	r3, [r1, #80]	; 0x50
 8006592:	e001      	b.n	8006598 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006594:	7dfb      	ldrb	r3, [r7, #23]
 8006596:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d049      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065ac:	d02e      	beq.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80065ae:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065b2:	d828      	bhi.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80065b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80065b8:	d02a      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80065ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80065be:	d822      	bhi.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80065c0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80065c4:	d026      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80065c6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80065ca:	d81c      	bhi.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80065cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80065d0:	d010      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80065d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80065d6:	d816      	bhi.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x406>
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d01d      	beq.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80065dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065e0:	d111      	bne.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	3304      	adds	r3, #4
 80065e6:	2101      	movs	r1, #1
 80065e8:	4618      	mov	r0, r3
 80065ea:	f000 ffc1 	bl	8007570 <RCCEx_PLL2_Config>
 80065ee:	4603      	mov	r3, r0
 80065f0:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80065f2:	e012      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	3324      	adds	r3, #36	; 0x24
 80065f8:	2101      	movs	r1, #1
 80065fa:	4618      	mov	r0, r3
 80065fc:	f001 f86a 	bl	80076d4 <RCCEx_PLL3_Config>
 8006600:	4603      	mov	r3, r0
 8006602:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006604:	e009      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	75fb      	strb	r3, [r7, #23]
      break;
 800660a:	e006      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800660c:	bf00      	nop
 800660e:	e004      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006610:	bf00      	nop
 8006612:	e002      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006614:	bf00      	nop
 8006616:	e000      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006618:	bf00      	nop
    }

    if(ret == HAL_OK)
 800661a:	7dfb      	ldrb	r3, [r7, #23]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d109      	bne.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006620:	4b73      	ldr	r3, [pc, #460]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006624:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800662c:	4970      	ldr	r1, [pc, #448]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800662e:	4313      	orrs	r3, r2
 8006630:	650b      	str	r3, [r1, #80]	; 0x50
 8006632:	e001      	b.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006634:	7dfb      	ldrb	r3, [r7, #23]
 8006636:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d04b      	beq.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800664a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800664e:	d02e      	beq.n	80066ae <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8006650:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006654:	d828      	bhi.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800665a:	d02a      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800665c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006660:	d822      	bhi.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006662:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006666:	d026      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8006668:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800666c:	d81c      	bhi.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800666e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006672:	d010      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8006674:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006678:	d816      	bhi.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800667a:	2b00      	cmp	r3, #0
 800667c:	d01d      	beq.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800667e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006682:	d111      	bne.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	3304      	adds	r3, #4
 8006688:	2101      	movs	r1, #1
 800668a:	4618      	mov	r0, r3
 800668c:	f000 ff70 	bl	8007570 <RCCEx_PLL2_Config>
 8006690:	4603      	mov	r3, r0
 8006692:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006694:	e012      	b.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	3324      	adds	r3, #36	; 0x24
 800669a:	2101      	movs	r1, #1
 800669c:	4618      	mov	r0, r3
 800669e:	f001 f819 	bl	80076d4 <RCCEx_PLL3_Config>
 80066a2:	4603      	mov	r3, r0
 80066a4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80066a6:	e009      	b.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	75fb      	strb	r3, [r7, #23]
      break;
 80066ac:	e006      	b.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80066ae:	bf00      	nop
 80066b0:	e004      	b.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80066b2:	bf00      	nop
 80066b4:	e002      	b.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80066b6:	bf00      	nop
 80066b8:	e000      	b.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80066ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066bc:	7dfb      	ldrb	r3, [r7, #23]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d10a      	bne.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80066c2:	4b4b      	ldr	r3, [pc, #300]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80066c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80066d0:	4947      	ldr	r1, [pc, #284]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	658b      	str	r3, [r1, #88]	; 0x58
 80066d6:	e001      	b.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d8:	7dfb      	ldrb	r3, [r7, #23]
 80066da:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d02f      	beq.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80066ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066f0:	d00e      	beq.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80066f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066f6:	d814      	bhi.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d015      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80066fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006700:	d10f      	bne.n	8006722 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006702:	4b3b      	ldr	r3, [pc, #236]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006706:	4a3a      	ldr	r2, [pc, #232]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800670c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800670e:	e00c      	b.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	3304      	adds	r3, #4
 8006714:	2101      	movs	r1, #1
 8006716:	4618      	mov	r0, r3
 8006718:	f000 ff2a 	bl	8007570 <RCCEx_PLL2_Config>
 800671c:	4603      	mov	r3, r0
 800671e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006720:	e003      	b.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	75fb      	strb	r3, [r7, #23]
      break;
 8006726:	e000      	b.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8006728:	bf00      	nop
    }

    if(ret == HAL_OK)
 800672a:	7dfb      	ldrb	r3, [r7, #23]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d109      	bne.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006730:	4b2f      	ldr	r3, [pc, #188]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006732:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006734:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800673c:	492c      	ldr	r1, [pc, #176]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800673e:	4313      	orrs	r3, r2
 8006740:	650b      	str	r3, [r1, #80]	; 0x50
 8006742:	e001      	b.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006744:	7dfb      	ldrb	r3, [r7, #23]
 8006746:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006750:	2b00      	cmp	r3, #0
 8006752:	d032      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006758:	2b03      	cmp	r3, #3
 800675a:	d81b      	bhi.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800675c:	a201      	add	r2, pc, #4	; (adr r2, 8006764 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800675e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006762:	bf00      	nop
 8006764:	0800679b 	.word	0x0800679b
 8006768:	08006775 	.word	0x08006775
 800676c:	08006783 	.word	0x08006783
 8006770:	0800679b 	.word	0x0800679b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006774:	4b1e      	ldr	r3, [pc, #120]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006778:	4a1d      	ldr	r2, [pc, #116]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800677a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800677e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006780:	e00c      	b.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	3304      	adds	r3, #4
 8006786:	2102      	movs	r1, #2
 8006788:	4618      	mov	r0, r3
 800678a:	f000 fef1 	bl	8007570 <RCCEx_PLL2_Config>
 800678e:	4603      	mov	r3, r0
 8006790:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006792:	e003      	b.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	75fb      	strb	r3, [r7, #23]
      break;
 8006798:	e000      	b.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800679a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800679c:	7dfb      	ldrb	r3, [r7, #23]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d109      	bne.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80067a2:	4b13      	ldr	r3, [pc, #76]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80067a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067a6:	f023 0203 	bic.w	r2, r3, #3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ae:	4910      	ldr	r1, [pc, #64]	; (80067f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80067b0:	4313      	orrs	r3, r2
 80067b2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80067b4:	e001      	b.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067b6:	7dfb      	ldrb	r3, [r7, #23]
 80067b8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f000 808a 	beq.w	80068dc <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067c8:	4b0a      	ldr	r3, [pc, #40]	; (80067f4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a09      	ldr	r2, [pc, #36]	; (80067f4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80067ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067d2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067d4:	f7fb ff22 	bl	800261c <HAL_GetTick>
 80067d8:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067da:	e00d      	b.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067dc:	f7fb ff1e 	bl	800261c <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	2b64      	cmp	r3, #100	; 0x64
 80067e8:	d906      	bls.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	75fb      	strb	r3, [r7, #23]
        break;
 80067ee:	e009      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80067f0:	58024400 	.word	0x58024400
 80067f4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067f8:	4bb9      	ldr	r3, [pc, #740]	; (8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006800:	2b00      	cmp	r3, #0
 8006802:	d0eb      	beq.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8006804:	7dfb      	ldrb	r3, [r7, #23]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d166      	bne.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800680a:	4bb6      	ldr	r3, [pc, #728]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800680c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006814:	4053      	eors	r3, r2
 8006816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800681a:	2b00      	cmp	r3, #0
 800681c:	d013      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800681e:	4bb1      	ldr	r3, [pc, #708]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006826:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006828:	4bae      	ldr	r3, [pc, #696]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800682a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800682c:	4aad      	ldr	r2, [pc, #692]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800682e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006832:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006834:	4bab      	ldr	r3, [pc, #684]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006838:	4aaa      	ldr	r2, [pc, #680]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800683a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800683e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006840:	4aa8      	ldr	r2, [pc, #672]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800684c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006850:	d115      	bne.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006852:	f7fb fee3 	bl	800261c <HAL_GetTick>
 8006856:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006858:	e00b      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800685a:	f7fb fedf 	bl	800261c <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	f241 3288 	movw	r2, #5000	; 0x1388
 8006868:	4293      	cmp	r3, r2
 800686a:	d902      	bls.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	75fb      	strb	r3, [r7, #23]
            break;
 8006870:	e005      	b.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006872:	4b9c      	ldr	r3, [pc, #624]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006876:	f003 0302 	and.w	r3, r3, #2
 800687a:	2b00      	cmp	r3, #0
 800687c:	d0ed      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 800687e:	7dfb      	ldrb	r3, [r7, #23]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d126      	bne.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800688a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800688e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006892:	d10d      	bne.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8006894:	4b93      	ldr	r3, [pc, #588]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006896:	691b      	ldr	r3, [r3, #16]
 8006898:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80068a2:	0919      	lsrs	r1, r3, #4
 80068a4:	4b90      	ldr	r3, [pc, #576]	; (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80068a6:	400b      	ands	r3, r1
 80068a8:	498e      	ldr	r1, [pc, #568]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80068aa:	4313      	orrs	r3, r2
 80068ac:	610b      	str	r3, [r1, #16]
 80068ae:	e005      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 80068b0:	4b8c      	ldr	r3, [pc, #560]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	4a8b      	ldr	r2, [pc, #556]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80068b6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80068ba:	6113      	str	r3, [r2, #16]
 80068bc:	4b89      	ldr	r3, [pc, #548]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80068be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80068c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068ca:	4986      	ldr	r1, [pc, #536]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	670b      	str	r3, [r1, #112]	; 0x70
 80068d0:	e004      	b.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80068d2:	7dfb      	ldrb	r3, [r7, #23]
 80068d4:	75bb      	strb	r3, [r7, #22]
 80068d6:	e001      	b.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068d8:	7dfb      	ldrb	r3, [r7, #23]
 80068da:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0301 	and.w	r3, r3, #1
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d07e      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068ec:	2b28      	cmp	r3, #40	; 0x28
 80068ee:	d867      	bhi.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80068f0:	a201      	add	r2, pc, #4	; (adr r2, 80068f8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 80068f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f6:	bf00      	nop
 80068f8:	080069c7 	.word	0x080069c7
 80068fc:	080069c1 	.word	0x080069c1
 8006900:	080069c1 	.word	0x080069c1
 8006904:	080069c1 	.word	0x080069c1
 8006908:	080069c1 	.word	0x080069c1
 800690c:	080069c1 	.word	0x080069c1
 8006910:	080069c1 	.word	0x080069c1
 8006914:	080069c1 	.word	0x080069c1
 8006918:	0800699d 	.word	0x0800699d
 800691c:	080069c1 	.word	0x080069c1
 8006920:	080069c1 	.word	0x080069c1
 8006924:	080069c1 	.word	0x080069c1
 8006928:	080069c1 	.word	0x080069c1
 800692c:	080069c1 	.word	0x080069c1
 8006930:	080069c1 	.word	0x080069c1
 8006934:	080069c1 	.word	0x080069c1
 8006938:	080069af 	.word	0x080069af
 800693c:	080069c1 	.word	0x080069c1
 8006940:	080069c1 	.word	0x080069c1
 8006944:	080069c1 	.word	0x080069c1
 8006948:	080069c1 	.word	0x080069c1
 800694c:	080069c1 	.word	0x080069c1
 8006950:	080069c1 	.word	0x080069c1
 8006954:	080069c1 	.word	0x080069c1
 8006958:	080069c7 	.word	0x080069c7
 800695c:	080069c1 	.word	0x080069c1
 8006960:	080069c1 	.word	0x080069c1
 8006964:	080069c1 	.word	0x080069c1
 8006968:	080069c1 	.word	0x080069c1
 800696c:	080069c1 	.word	0x080069c1
 8006970:	080069c1 	.word	0x080069c1
 8006974:	080069c1 	.word	0x080069c1
 8006978:	080069c7 	.word	0x080069c7
 800697c:	080069c1 	.word	0x080069c1
 8006980:	080069c1 	.word	0x080069c1
 8006984:	080069c1 	.word	0x080069c1
 8006988:	080069c1 	.word	0x080069c1
 800698c:	080069c1 	.word	0x080069c1
 8006990:	080069c1 	.word	0x080069c1
 8006994:	080069c1 	.word	0x080069c1
 8006998:	080069c7 	.word	0x080069c7
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	3304      	adds	r3, #4
 80069a0:	2101      	movs	r1, #1
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 fde4 	bl	8007570 <RCCEx_PLL2_Config>
 80069a8:	4603      	mov	r3, r0
 80069aa:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80069ac:	e00c      	b.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	3324      	adds	r3, #36	; 0x24
 80069b2:	2101      	movs	r1, #1
 80069b4:	4618      	mov	r0, r3
 80069b6:	f000 fe8d 	bl	80076d4 <RCCEx_PLL3_Config>
 80069ba:	4603      	mov	r3, r0
 80069bc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80069be:	e003      	b.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	75fb      	strb	r3, [r7, #23]
      break;
 80069c4:	e000      	b.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 80069c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069c8:	7dfb      	ldrb	r3, [r7, #23]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d109      	bne.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80069ce:	4b45      	ldr	r3, [pc, #276]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069d2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069da:	4942      	ldr	r1, [pc, #264]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80069dc:	4313      	orrs	r3, r2
 80069de:	654b      	str	r3, [r1, #84]	; 0x54
 80069e0:	e001      	b.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069e2:	7dfb      	ldrb	r3, [r7, #23]
 80069e4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f003 0302 	and.w	r3, r3, #2
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d037      	beq.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069f6:	2b05      	cmp	r3, #5
 80069f8:	d820      	bhi.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80069fa:	a201      	add	r2, pc, #4	; (adr r2, 8006a00 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 80069fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a00:	08006a43 	.word	0x08006a43
 8006a04:	08006a19 	.word	0x08006a19
 8006a08:	08006a2b 	.word	0x08006a2b
 8006a0c:	08006a43 	.word	0x08006a43
 8006a10:	08006a43 	.word	0x08006a43
 8006a14:	08006a43 	.word	0x08006a43
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	2101      	movs	r1, #1
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f000 fda6 	bl	8007570 <RCCEx_PLL2_Config>
 8006a24:	4603      	mov	r3, r0
 8006a26:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006a28:	e00c      	b.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	3324      	adds	r3, #36	; 0x24
 8006a2e:	2101      	movs	r1, #1
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 fe4f 	bl	80076d4 <RCCEx_PLL3_Config>
 8006a36:	4603      	mov	r3, r0
 8006a38:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8006a3a:	e003      	b.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a40:	e000      	b.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8006a42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a44:	7dfb      	ldrb	r3, [r7, #23]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d109      	bne.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006a4a:	4b26      	ldr	r3, [pc, #152]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a4e:	f023 0207 	bic.w	r2, r3, #7
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a56:	4923      	ldr	r1, [pc, #140]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	654b      	str	r3, [r1, #84]	; 0x54
 8006a5c:	e001      	b.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a5e:	7dfb      	ldrb	r3, [r7, #23]
 8006a60:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0304 	and.w	r3, r3, #4
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d040      	beq.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a74:	2b05      	cmp	r3, #5
 8006a76:	d821      	bhi.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8006a78:	a201      	add	r2, pc, #4	; (adr r2, 8006a80 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8006a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a7e:	bf00      	nop
 8006a80:	08006ac3 	.word	0x08006ac3
 8006a84:	08006a99 	.word	0x08006a99
 8006a88:	08006aab 	.word	0x08006aab
 8006a8c:	08006ac3 	.word	0x08006ac3
 8006a90:	08006ac3 	.word	0x08006ac3
 8006a94:	08006ac3 	.word	0x08006ac3
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	3304      	adds	r3, #4
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 fd66 	bl	8007570 <RCCEx_PLL2_Config>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006aa8:	e00c      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	3324      	adds	r3, #36	; 0x24
 8006aae:	2101      	movs	r1, #1
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f000 fe0f 	bl	80076d4 <RCCEx_PLL3_Config>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006aba:	e003      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	75fb      	strb	r3, [r7, #23]
      break;
 8006ac0:	e000      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8006ac2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ac4:	7dfb      	ldrb	r3, [r7, #23]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d110      	bne.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006aca:	4b06      	ldr	r3, [pc, #24]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ace:	f023 0207 	bic.w	r2, r3, #7
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006ad8:	4902      	ldr	r1, [pc, #8]	; (8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006ada:	4313      	orrs	r3, r2
 8006adc:	658b      	str	r3, [r1, #88]	; 0x58
 8006ade:	e007      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8006ae0:	58024800 	.word	0x58024800
 8006ae4:	58024400 	.word	0x58024400
 8006ae8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aec:	7dfb      	ldrb	r3, [r7, #23]
 8006aee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0320 	and.w	r3, r3, #32
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d04b      	beq.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b02:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006b06:	d02e      	beq.n	8006b66 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8006b08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006b0c:	d828      	bhi.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b12:	d02a      	beq.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006b14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b18:	d822      	bhi.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006b1a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006b1e:	d026      	beq.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006b20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006b24:	d81c      	bhi.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006b26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b2a:	d010      	beq.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8006b2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b30:	d816      	bhi.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d01d      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8006b36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b3a:	d111      	bne.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	3304      	adds	r3, #4
 8006b40:	2100      	movs	r1, #0
 8006b42:	4618      	mov	r0, r3
 8006b44:	f000 fd14 	bl	8007570 <RCCEx_PLL2_Config>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006b4c:	e012      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	3324      	adds	r3, #36	; 0x24
 8006b52:	2102      	movs	r1, #2
 8006b54:	4618      	mov	r0, r3
 8006b56:	f000 fdbd 	bl	80076d4 <RCCEx_PLL3_Config>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006b5e:	e009      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	75fb      	strb	r3, [r7, #23]
      break;
 8006b64:	e006      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006b66:	bf00      	nop
 8006b68:	e004      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006b6a:	bf00      	nop
 8006b6c:	e002      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006b6e:	bf00      	nop
 8006b70:	e000      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006b72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b74:	7dfb      	ldrb	r3, [r7, #23]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d10a      	bne.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b7a:	4bb2      	ldr	r3, [pc, #712]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b7e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b88:	49ae      	ldr	r1, [pc, #696]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	654b      	str	r3, [r1, #84]	; 0x54
 8006b8e:	e001      	b.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b90:	7dfb      	ldrb	r3, [r7, #23]
 8006b92:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d04b      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ba6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006baa:	d02e      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8006bac:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006bb0:	d828      	bhi.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006bb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bb6:	d02a      	beq.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8006bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bbc:	d822      	bhi.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006bbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bc2:	d026      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006bc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bc8:	d81c      	bhi.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bce:	d010      	beq.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8006bd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bd4:	d816      	bhi.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d01d      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8006bda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bde:	d111      	bne.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	3304      	adds	r3, #4
 8006be4:	2100      	movs	r1, #0
 8006be6:	4618      	mov	r0, r3
 8006be8:	f000 fcc2 	bl	8007570 <RCCEx_PLL2_Config>
 8006bec:	4603      	mov	r3, r0
 8006bee:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006bf0:	e012      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	3324      	adds	r3, #36	; 0x24
 8006bf6:	2102      	movs	r1, #2
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f000 fd6b 	bl	80076d4 <RCCEx_PLL3_Config>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006c02:	e009      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	75fb      	strb	r3, [r7, #23]
      break;
 8006c08:	e006      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006c0a:	bf00      	nop
 8006c0c:	e004      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006c0e:	bf00      	nop
 8006c10:	e002      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006c12:	bf00      	nop
 8006c14:	e000      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006c16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c18:	7dfb      	ldrb	r3, [r7, #23]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d10a      	bne.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006c1e:	4b89      	ldr	r3, [pc, #548]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c22:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c2c:	4985      	ldr	r1, [pc, #532]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	658b      	str	r3, [r1, #88]	; 0x58
 8006c32:	e001      	b.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c34:	7dfb      	ldrb	r3, [r7, #23]
 8006c36:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d04b      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c4a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006c4e:	d02e      	beq.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8006c50:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006c54:	d828      	bhi.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c5a:	d02a      	beq.n	8006cb2 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8006c5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c60:	d822      	bhi.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006c62:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006c66:	d026      	beq.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8006c68:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006c6c:	d81c      	bhi.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006c6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c72:	d010      	beq.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8006c74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c78:	d816      	bhi.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d01d      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8006c7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c82:	d111      	bne.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	3304      	adds	r3, #4
 8006c88:	2100      	movs	r1, #0
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f000 fc70 	bl	8007570 <RCCEx_PLL2_Config>
 8006c90:	4603      	mov	r3, r0
 8006c92:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006c94:	e012      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	3324      	adds	r3, #36	; 0x24
 8006c9a:	2102      	movs	r1, #2
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f000 fd19 	bl	80076d4 <RCCEx_PLL3_Config>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006ca6:	e009      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	75fb      	strb	r3, [r7, #23]
      break;
 8006cac:	e006      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006cae:	bf00      	nop
 8006cb0:	e004      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006cb2:	bf00      	nop
 8006cb4:	e002      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006cb6:	bf00      	nop
 8006cb8:	e000      	b.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006cba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cbc:	7dfb      	ldrb	r3, [r7, #23]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d10a      	bne.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006cc2:	4b60      	ldr	r3, [pc, #384]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cc6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cd0:	495c      	ldr	r1, [pc, #368]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	658b      	str	r3, [r1, #88]	; 0x58
 8006cd6:	e001      	b.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cd8:	7dfb      	ldrb	r3, [r7, #23]
 8006cda:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0308 	and.w	r3, r3, #8
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d018      	beq.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006cec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cf0:	d10a      	bne.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	3324      	adds	r3, #36	; 0x24
 8006cf6:	2102      	movs	r1, #2
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f000 fceb 	bl	80076d4 <RCCEx_PLL3_Config>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d001      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006d08:	4b4e      	ldr	r3, [pc, #312]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d0c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d14:	494b      	ldr	r1, [pc, #300]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006d16:	4313      	orrs	r3, r2
 8006d18:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 0310 	and.w	r3, r3, #16
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d01a      	beq.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d30:	d10a      	bne.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	3324      	adds	r3, #36	; 0x24
 8006d36:	2102      	movs	r1, #2
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f000 fccb 	bl	80076d4 <RCCEx_PLL3_Config>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d001      	beq.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006d48:	4b3e      	ldr	r3, [pc, #248]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d56:	493b      	ldr	r1, [pc, #236]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d034      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d6e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d72:	d01d      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006d74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006d78:	d817      	bhi.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d003      	beq.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8006d7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d82:	d009      	beq.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006d84:	e011      	b.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	3304      	adds	r3, #4
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	f000 fbef 	bl	8007570 <RCCEx_PLL2_Config>
 8006d92:	4603      	mov	r3, r0
 8006d94:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006d96:	e00c      	b.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	3324      	adds	r3, #36	; 0x24
 8006d9c:	2102      	movs	r1, #2
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f000 fc98 	bl	80076d4 <RCCEx_PLL3_Config>
 8006da4:	4603      	mov	r3, r0
 8006da6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006da8:	e003      	b.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	75fb      	strb	r3, [r7, #23]
      break;
 8006dae:	e000      	b.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8006db0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006db2:	7dfb      	ldrb	r3, [r7, #23]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10a      	bne.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006db8:	4b22      	ldr	r3, [pc, #136]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dbc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006dc6:	491f      	ldr	r1, [pc, #124]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	658b      	str	r3, [r1, #88]	; 0x58
 8006dcc:	e001      	b.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dce:	7dfb      	ldrb	r3, [r7, #23]
 8006dd0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d036      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006de4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006de8:	d01c      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006dea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006dee:	d816      	bhi.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006df0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006df4:	d003      	beq.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8006df6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006dfa:	d007      	beq.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8006dfc:	e00f      	b.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006dfe:	4b11      	ldr	r3, [pc, #68]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e02:	4a10      	ldr	r2, [pc, #64]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e08:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006e0a:	e00c      	b.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	3324      	adds	r3, #36	; 0x24
 8006e10:	2101      	movs	r1, #1
 8006e12:	4618      	mov	r0, r3
 8006e14:	f000 fc5e 	bl	80076d4 <RCCEx_PLL3_Config>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006e1c:	e003      	b.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	75fb      	strb	r3, [r7, #23]
      break;
 8006e22:	e000      	b.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8006e24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e26:	7dfb      	ldrb	r3, [r7, #23]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d10d      	bne.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006e2c:	4b05      	ldr	r3, [pc, #20]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e30:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e3a:	4902      	ldr	r1, [pc, #8]	; (8006e44 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	654b      	str	r3, [r1, #84]	; 0x54
 8006e40:	e004      	b.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8006e42:	bf00      	nop
 8006e44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e48:	7dfb      	ldrb	r3, [r7, #23]
 8006e4a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d029      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d003      	beq.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e64:	d007      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8006e66:	e00f      	b.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e68:	4b61      	ldr	r3, [pc, #388]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e6c:	4a60      	ldr	r2, [pc, #384]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006e74:	e00b      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	3304      	adds	r3, #4
 8006e7a:	2102      	movs	r1, #2
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f000 fb77 	bl	8007570 <RCCEx_PLL2_Config>
 8006e82:	4603      	mov	r3, r0
 8006e84:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006e86:	e002      	b.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	75fb      	strb	r3, [r7, #23]
      break;
 8006e8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e8e:	7dfb      	ldrb	r3, [r7, #23]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d109      	bne.n	8006ea8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006e94:	4b56      	ldr	r3, [pc, #344]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006e96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e98:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ea0:	4953      	ldr	r1, [pc, #332]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006ea6:	e001      	b.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ea8:	7dfb      	ldrb	r3, [r7, #23]
 8006eaa:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00a      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	3324      	adds	r3, #36	; 0x24
 8006ebc:	2102      	movs	r1, #2
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f000 fc08 	bl	80076d4 <RCCEx_PLL3_Config>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d001      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d030      	beq.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ede:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ee2:	d017      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006ee4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ee8:	d811      	bhi.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006eea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006eee:	d013      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8006ef0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ef4:	d80b      	bhi.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d010      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8006efa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006efe:	d106      	bne.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f00:	4b3b      	ldr	r3, [pc, #236]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f04:	4a3a      	ldr	r2, [pc, #232]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f0a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006f0c:	e007      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	75fb      	strb	r3, [r7, #23]
      break;
 8006f12:	e004      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006f14:	bf00      	nop
 8006f16:	e002      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006f18:	bf00      	nop
 8006f1a:	e000      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006f1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f1e:	7dfb      	ldrb	r3, [r7, #23]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d109      	bne.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006f24:	4b32      	ldr	r3, [pc, #200]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f30:	492f      	ldr	r1, [pc, #188]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f32:	4313      	orrs	r3, r2
 8006f34:	654b      	str	r3, [r1, #84]	; 0x54
 8006f36:	e001      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f38:	7dfb      	ldrb	r3, [r7, #23]
 8006f3a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d008      	beq.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006f48:	4b29      	ldr	r3, [pc, #164]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f4c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f54:	4926      	ldr	r1, [pc, #152]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f56:	4313      	orrs	r3, r2
 8006f58:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d008      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f66:	4b22      	ldr	r3, [pc, #136]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f6a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006f72:	491f      	ldr	r1, [pc, #124]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f74:	4313      	orrs	r3, r2
 8006f76:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00d      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006f84:	4b1a      	ldr	r3, [pc, #104]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	4a19      	ldr	r2, [pc, #100]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f8a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006f8e:	6113      	str	r3, [r2, #16]
 8006f90:	4b17      	ldr	r3, [pc, #92]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f92:	691a      	ldr	r2, [r3, #16]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006f9a:	4915      	ldr	r1, [pc, #84]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	da08      	bge.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006fa8:	4b11      	ldr	r3, [pc, #68]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fb4:	490e      	ldr	r1, [pc, #56]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d009      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006fc6:	4b0a      	ldr	r3, [pc, #40]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006fd4:	4906      	ldr	r1, [pc, #24]	; (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006fda:	7dbb      	ldrb	r3, [r7, #22]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d101      	bne.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	e000      	b.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3718      	adds	r7, #24
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}
 8006fee:	bf00      	nop
 8006ff0:	58024400 	.word	0x58024400

08006ff4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006ff8:	f7ff f8a6 	bl	8006148 <HAL_RCC_GetHCLKFreq>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	4b06      	ldr	r3, [pc, #24]	; (8007018 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007000:	6a1b      	ldr	r3, [r3, #32]
 8007002:	091b      	lsrs	r3, r3, #4
 8007004:	f003 0307 	and.w	r3, r3, #7
 8007008:	4904      	ldr	r1, [pc, #16]	; (800701c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800700a:	5ccb      	ldrb	r3, [r1, r3]
 800700c:	f003 031f 	and.w	r3, r3, #31
 8007010:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007014:	4618      	mov	r0, r3
 8007016:	bd80      	pop	{r7, pc}
 8007018:	58024400 	.word	0x58024400
 800701c:	080196c8 	.word	0x080196c8

08007020 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007020:	b480      	push	{r7}
 8007022:	b089      	sub	sp, #36	; 0x24
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007028:	4ba1      	ldr	r3, [pc, #644]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800702a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800702c:	f003 0303 	and.w	r3, r3, #3
 8007030:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007032:	4b9f      	ldr	r3, [pc, #636]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007036:	0b1b      	lsrs	r3, r3, #12
 8007038:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800703c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800703e:	4b9c      	ldr	r3, [pc, #624]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007042:	091b      	lsrs	r3, r3, #4
 8007044:	f003 0301 	and.w	r3, r3, #1
 8007048:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800704a:	4b99      	ldr	r3, [pc, #612]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800704c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800704e:	08db      	lsrs	r3, r3, #3
 8007050:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007054:	693a      	ldr	r2, [r7, #16]
 8007056:	fb02 f303 	mul.w	r3, r2, r3
 800705a:	ee07 3a90 	vmov	s15, r3
 800705e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007062:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2b00      	cmp	r3, #0
 800706a:	f000 8111 	beq.w	8007290 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	2b02      	cmp	r3, #2
 8007072:	f000 8083 	beq.w	800717c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	2b02      	cmp	r3, #2
 800707a:	f200 80a1 	bhi.w	80071c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d003      	beq.n	800708c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	2b01      	cmp	r3, #1
 8007088:	d056      	beq.n	8007138 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800708a:	e099      	b.n	80071c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800708c:	4b88      	ldr	r3, [pc, #544]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 0320 	and.w	r3, r3, #32
 8007094:	2b00      	cmp	r3, #0
 8007096:	d02d      	beq.n	80070f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007098:	4b85      	ldr	r3, [pc, #532]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	08db      	lsrs	r3, r3, #3
 800709e:	f003 0303 	and.w	r3, r3, #3
 80070a2:	4a84      	ldr	r2, [pc, #528]	; (80072b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80070a4:	fa22 f303 	lsr.w	r3, r2, r3
 80070a8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	ee07 3a90 	vmov	s15, r3
 80070b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	ee07 3a90 	vmov	s15, r3
 80070ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070c2:	4b7b      	ldr	r3, [pc, #492]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ca:	ee07 3a90 	vmov	s15, r3
 80070ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80070d6:	eddf 5a78 	vldr	s11, [pc, #480]	; 80072b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80070da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ee:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80070f2:	e087      	b.n	8007204 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	ee07 3a90 	vmov	s15, r3
 80070fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070fe:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80072bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007106:	4b6a      	ldr	r3, [pc, #424]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800710a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800710e:	ee07 3a90 	vmov	s15, r3
 8007112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007116:	ed97 6a03 	vldr	s12, [r7, #12]
 800711a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80072b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800711e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007126:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800712a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800712e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007132:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007136:	e065      	b.n	8007204 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	ee07 3a90 	vmov	s15, r3
 800713e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007142:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80072c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800714a:	4b59      	ldr	r3, [pc, #356]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800714c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800714e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007152:	ee07 3a90 	vmov	s15, r3
 8007156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800715a:	ed97 6a03 	vldr	s12, [r7, #12]
 800715e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80072b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800716a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800716e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007176:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800717a:	e043      	b.n	8007204 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	ee07 3a90 	vmov	s15, r3
 8007182:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007186:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80072c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800718a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800718e:	4b48      	ldr	r3, [pc, #288]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007196:	ee07 3a90 	vmov	s15, r3
 800719a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800719e:	ed97 6a03 	vldr	s12, [r7, #12]
 80071a2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80072b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80071a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071ba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80071be:	e021      	b.n	8007204 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	ee07 3a90 	vmov	s15, r3
 80071c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ca:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80072c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80071ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071d2:	4b37      	ldr	r3, [pc, #220]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071da:	ee07 3a90 	vmov	s15, r3
 80071de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80071e6:	eddf 5a34 	vldr	s11, [pc, #208]	; 80072b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80071ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071fe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007202:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007204:	4b2a      	ldr	r3, [pc, #168]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007208:	0a5b      	lsrs	r3, r3, #9
 800720a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800720e:	ee07 3a90 	vmov	s15, r3
 8007212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007216:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800721a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800721e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007222:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007226:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800722a:	ee17 2a90 	vmov	r2, s15
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007232:	4b1f      	ldr	r3, [pc, #124]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007236:	0c1b      	lsrs	r3, r3, #16
 8007238:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800723c:	ee07 3a90 	vmov	s15, r3
 8007240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007244:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007248:	ee37 7a87 	vadd.f32	s14, s15, s14
 800724c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007250:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007254:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007258:	ee17 2a90 	vmov	r2, s15
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007260:	4b13      	ldr	r3, [pc, #76]	; (80072b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007264:	0e1b      	lsrs	r3, r3, #24
 8007266:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800726a:	ee07 3a90 	vmov	s15, r3
 800726e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007272:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007276:	ee37 7a87 	vadd.f32	s14, s15, s14
 800727a:	edd7 6a07 	vldr	s13, [r7, #28]
 800727e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007282:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007286:	ee17 2a90 	vmov	r2, s15
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800728e:	e008      	b.n	80072a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	609a      	str	r2, [r3, #8]
}
 80072a2:	bf00      	nop
 80072a4:	3724      	adds	r7, #36	; 0x24
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr
 80072ae:	bf00      	nop
 80072b0:	58024400 	.word	0x58024400
 80072b4:	03d09000 	.word	0x03d09000
 80072b8:	46000000 	.word	0x46000000
 80072bc:	4c742400 	.word	0x4c742400
 80072c0:	4a742400 	.word	0x4a742400
 80072c4:	4af42400 	.word	0x4af42400

080072c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b089      	sub	sp, #36	; 0x24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80072d0:	4ba1      	ldr	r3, [pc, #644]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072d4:	f003 0303 	and.w	r3, r3, #3
 80072d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80072da:	4b9f      	ldr	r3, [pc, #636]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072de:	0d1b      	lsrs	r3, r3, #20
 80072e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80072e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80072e6:	4b9c      	ldr	r3, [pc, #624]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ea:	0a1b      	lsrs	r3, r3, #8
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80072f2:	4b99      	ldr	r3, [pc, #612]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072f6:	08db      	lsrs	r3, r3, #3
 80072f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80072fc:	693a      	ldr	r2, [r7, #16]
 80072fe:	fb02 f303 	mul.w	r3, r2, r3
 8007302:	ee07 3a90 	vmov	s15, r3
 8007306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800730a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	2b00      	cmp	r3, #0
 8007312:	f000 8111 	beq.w	8007538 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	2b02      	cmp	r3, #2
 800731a:	f000 8083 	beq.w	8007424 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	2b02      	cmp	r3, #2
 8007322:	f200 80a1 	bhi.w	8007468 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800732c:	69bb      	ldr	r3, [r7, #24]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d056      	beq.n	80073e0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007332:	e099      	b.n	8007468 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007334:	4b88      	ldr	r3, [pc, #544]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f003 0320 	and.w	r3, r3, #32
 800733c:	2b00      	cmp	r3, #0
 800733e:	d02d      	beq.n	800739c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007340:	4b85      	ldr	r3, [pc, #532]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	08db      	lsrs	r3, r3, #3
 8007346:	f003 0303 	and.w	r3, r3, #3
 800734a:	4a84      	ldr	r2, [pc, #528]	; (800755c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800734c:	fa22 f303 	lsr.w	r3, r2, r3
 8007350:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	ee07 3a90 	vmov	s15, r3
 8007358:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	ee07 3a90 	vmov	s15, r3
 8007362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800736a:	4b7b      	ldr	r3, [pc, #492]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800736c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800736e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007372:	ee07 3a90 	vmov	s15, r3
 8007376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800737a:	ed97 6a03 	vldr	s12, [r7, #12]
 800737e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007560 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800738a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800738e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007396:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800739a:	e087      	b.n	80074ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	ee07 3a90 	vmov	s15, r3
 80073a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073a6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007564 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80073aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073ae:	4b6a      	ldr	r3, [pc, #424]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073b6:	ee07 3a90 	vmov	s15, r3
 80073ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073be:	ed97 6a03 	vldr	s12, [r7, #12]
 80073c2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007560 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80073c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80073d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80073de:	e065      	b.n	80074ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	ee07 3a90 	vmov	s15, r3
 80073e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073ea:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007568 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80073ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073f2:	4b59      	ldr	r3, [pc, #356]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073fa:	ee07 3a90 	vmov	s15, r3
 80073fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007402:	ed97 6a03 	vldr	s12, [r7, #12]
 8007406:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007560 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800740a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800740e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007412:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007416:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800741a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800741e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007422:	e043      	b.n	80074ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	ee07 3a90 	vmov	s15, r3
 800742a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800742e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800756c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007436:	4b48      	ldr	r3, [pc, #288]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800743a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800743e:	ee07 3a90 	vmov	s15, r3
 8007442:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007446:	ed97 6a03 	vldr	s12, [r7, #12]
 800744a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007560 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800744e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007452:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007456:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800745a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800745e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007462:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007466:	e021      	b.n	80074ac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	ee07 3a90 	vmov	s15, r3
 800746e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007472:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007568 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800747a:	4b37      	ldr	r3, [pc, #220]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800747c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800747e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007482:	ee07 3a90 	vmov	s15, r3
 8007486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800748a:	ed97 6a03 	vldr	s12, [r7, #12]
 800748e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007560 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800749a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800749e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80074aa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80074ac:	4b2a      	ldr	r3, [pc, #168]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b0:	0a5b      	lsrs	r3, r3, #9
 80074b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074b6:	ee07 3a90 	vmov	s15, r3
 80074ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80074c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80074c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80074ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074d2:	ee17 2a90 	vmov	r2, s15
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80074da:	4b1f      	ldr	r3, [pc, #124]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074de:	0c1b      	lsrs	r3, r3, #16
 80074e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074e4:	ee07 3a90 	vmov	s15, r3
 80074e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80074f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80074f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80074f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007500:	ee17 2a90 	vmov	r2, s15
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007508:	4b13      	ldr	r3, [pc, #76]	; (8007558 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800750a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800750c:	0e1b      	lsrs	r3, r3, #24
 800750e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007512:	ee07 3a90 	vmov	s15, r3
 8007516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800751a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800751e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007522:	edd7 6a07 	vldr	s13, [r7, #28]
 8007526:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800752a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800752e:	ee17 2a90 	vmov	r2, s15
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007536:	e008      	b.n	800754a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	609a      	str	r2, [r3, #8]
}
 800754a:	bf00      	nop
 800754c:	3724      	adds	r7, #36	; 0x24
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr
 8007556:	bf00      	nop
 8007558:	58024400 	.word	0x58024400
 800755c:	03d09000 	.word	0x03d09000
 8007560:	46000000 	.word	0x46000000
 8007564:	4c742400 	.word	0x4c742400
 8007568:	4a742400 	.word	0x4a742400
 800756c:	4af42400 	.word	0x4af42400

08007570 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800757a:	2300      	movs	r3, #0
 800757c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800757e:	4b53      	ldr	r3, [pc, #332]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007582:	f003 0303 	and.w	r3, r3, #3
 8007586:	2b03      	cmp	r3, #3
 8007588:	d101      	bne.n	800758e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e099      	b.n	80076c2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800758e:	4b4f      	ldr	r3, [pc, #316]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a4e      	ldr	r2, [pc, #312]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007594:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007598:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800759a:	f7fb f83f 	bl	800261c <HAL_GetTick>
 800759e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80075a0:	e008      	b.n	80075b4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80075a2:	f7fb f83b 	bl	800261c <HAL_GetTick>
 80075a6:	4602      	mov	r2, r0
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	1ad3      	subs	r3, r2, r3
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d901      	bls.n	80075b4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80075b0:	2303      	movs	r3, #3
 80075b2:	e086      	b.n	80076c2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80075b4:	4b45      	ldr	r3, [pc, #276]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1f0      	bne.n	80075a2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80075c0:	4b42      	ldr	r3, [pc, #264]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 80075c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	031b      	lsls	r3, r3, #12
 80075ce:	493f      	ldr	r1, [pc, #252]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 80075d0:	4313      	orrs	r3, r2
 80075d2:	628b      	str	r3, [r1, #40]	; 0x28
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	3b01      	subs	r3, #1
 80075da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	3b01      	subs	r3, #1
 80075e4:	025b      	lsls	r3, r3, #9
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	431a      	orrs	r2, r3
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	3b01      	subs	r3, #1
 80075f0:	041b      	lsls	r3, r3, #16
 80075f2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80075f6:	431a      	orrs	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	691b      	ldr	r3, [r3, #16]
 80075fc:	3b01      	subs	r3, #1
 80075fe:	061b      	lsls	r3, r3, #24
 8007600:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007604:	4931      	ldr	r1, [pc, #196]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007606:	4313      	orrs	r3, r2
 8007608:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800760a:	4b30      	ldr	r3, [pc, #192]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 800760c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800760e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	695b      	ldr	r3, [r3, #20]
 8007616:	492d      	ldr	r1, [pc, #180]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007618:	4313      	orrs	r3, r2
 800761a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800761c:	4b2b      	ldr	r3, [pc, #172]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 800761e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007620:	f023 0220 	bic.w	r2, r3, #32
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	4928      	ldr	r1, [pc, #160]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 800762a:	4313      	orrs	r3, r2
 800762c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800762e:	4b27      	ldr	r3, [pc, #156]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007632:	4a26      	ldr	r2, [pc, #152]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007634:	f023 0310 	bic.w	r3, r3, #16
 8007638:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800763a:	4b24      	ldr	r3, [pc, #144]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 800763c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800763e:	4b24      	ldr	r3, [pc, #144]	; (80076d0 <RCCEx_PLL2_Config+0x160>)
 8007640:	4013      	ands	r3, r2
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	69d2      	ldr	r2, [r2, #28]
 8007646:	00d2      	lsls	r2, r2, #3
 8007648:	4920      	ldr	r1, [pc, #128]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 800764a:	4313      	orrs	r3, r2
 800764c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800764e:	4b1f      	ldr	r3, [pc, #124]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007652:	4a1e      	ldr	r2, [pc, #120]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007654:	f043 0310 	orr.w	r3, r3, #16
 8007658:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d106      	bne.n	800766e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007660:	4b1a      	ldr	r3, [pc, #104]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007664:	4a19      	ldr	r2, [pc, #100]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007666:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800766a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800766c:	e00f      	b.n	800768e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	2b01      	cmp	r3, #1
 8007672:	d106      	bne.n	8007682 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007674:	4b15      	ldr	r3, [pc, #84]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007678:	4a14      	ldr	r2, [pc, #80]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 800767a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800767e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007680:	e005      	b.n	800768e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007682:	4b12      	ldr	r3, [pc, #72]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007686:	4a11      	ldr	r2, [pc, #68]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007688:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800768c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800768e:	4b0f      	ldr	r3, [pc, #60]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a0e      	ldr	r2, [pc, #56]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 8007694:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007698:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800769a:	f7fa ffbf 	bl	800261c <HAL_GetTick>
 800769e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80076a0:	e008      	b.n	80076b4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80076a2:	f7fa ffbb 	bl	800261c <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d901      	bls.n	80076b4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	e006      	b.n	80076c2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80076b4:	4b05      	ldr	r3, [pc, #20]	; (80076cc <RCCEx_PLL2_Config+0x15c>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d0f0      	beq.n	80076a2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80076c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3710      	adds	r7, #16
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}
 80076ca:	bf00      	nop
 80076cc:	58024400 	.word	0x58024400
 80076d0:	ffff0007 	.word	0xffff0007

080076d4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076de:	2300      	movs	r3, #0
 80076e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80076e2:	4b53      	ldr	r3, [pc, #332]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80076e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e6:	f003 0303 	and.w	r3, r3, #3
 80076ea:	2b03      	cmp	r3, #3
 80076ec:	d101      	bne.n	80076f2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e099      	b.n	8007826 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80076f2:	4b4f      	ldr	r3, [pc, #316]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a4e      	ldr	r2, [pc, #312]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80076f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076fe:	f7fa ff8d 	bl	800261c <HAL_GetTick>
 8007702:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007704:	e008      	b.n	8007718 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007706:	f7fa ff89 	bl	800261c <HAL_GetTick>
 800770a:	4602      	mov	r2, r0
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	1ad3      	subs	r3, r2, r3
 8007710:	2b02      	cmp	r3, #2
 8007712:	d901      	bls.n	8007718 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007714:	2303      	movs	r3, #3
 8007716:	e086      	b.n	8007826 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007718:	4b45      	ldr	r3, [pc, #276]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d1f0      	bne.n	8007706 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007724:	4b42      	ldr	r3, [pc, #264]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 8007726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007728:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	051b      	lsls	r3, r3, #20
 8007732:	493f      	ldr	r1, [pc, #252]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 8007734:	4313      	orrs	r3, r2
 8007736:	628b      	str	r3, [r1, #40]	; 0x28
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	3b01      	subs	r3, #1
 800773e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	3b01      	subs	r3, #1
 8007748:	025b      	lsls	r3, r3, #9
 800774a:	b29b      	uxth	r3, r3
 800774c:	431a      	orrs	r2, r3
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	3b01      	subs	r3, #1
 8007754:	041b      	lsls	r3, r3, #16
 8007756:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800775a:	431a      	orrs	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	3b01      	subs	r3, #1
 8007762:	061b      	lsls	r3, r3, #24
 8007764:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007768:	4931      	ldr	r1, [pc, #196]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 800776a:	4313      	orrs	r3, r2
 800776c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800776e:	4b30      	ldr	r3, [pc, #192]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 8007770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007772:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	492d      	ldr	r1, [pc, #180]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 800777c:	4313      	orrs	r3, r2
 800777e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007780:	4b2b      	ldr	r3, [pc, #172]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 8007782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007784:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	4928      	ldr	r1, [pc, #160]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 800778e:	4313      	orrs	r3, r2
 8007790:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007792:	4b27      	ldr	r3, [pc, #156]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 8007794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007796:	4a26      	ldr	r2, [pc, #152]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 8007798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800779c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800779e:	4b24      	ldr	r3, [pc, #144]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077a2:	4b24      	ldr	r3, [pc, #144]	; (8007834 <RCCEx_PLL3_Config+0x160>)
 80077a4:	4013      	ands	r3, r2
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	69d2      	ldr	r2, [r2, #28]
 80077aa:	00d2      	lsls	r2, r2, #3
 80077ac:	4920      	ldr	r1, [pc, #128]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077ae:	4313      	orrs	r3, r2
 80077b0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80077b2:	4b1f      	ldr	r3, [pc, #124]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b6:	4a1e      	ldr	r2, [pc, #120]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077bc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d106      	bne.n	80077d2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80077c4:	4b1a      	ldr	r3, [pc, #104]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c8:	4a19      	ldr	r2, [pc, #100]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80077ce:	62d3      	str	r3, [r2, #44]	; 0x2c
 80077d0:	e00f      	b.n	80077f2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d106      	bne.n	80077e6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80077d8:	4b15      	ldr	r3, [pc, #84]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077dc:	4a14      	ldr	r2, [pc, #80]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80077e2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80077e4:	e005      	b.n	80077f2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80077e6:	4b12      	ldr	r3, [pc, #72]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ea:	4a11      	ldr	r2, [pc, #68]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80077f0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80077f2:	4b0f      	ldr	r3, [pc, #60]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a0e      	ldr	r2, [pc, #56]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 80077f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077fe:	f7fa ff0d 	bl	800261c <HAL_GetTick>
 8007802:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007804:	e008      	b.n	8007818 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8007806:	f7fa ff09 	bl	800261c <HAL_GetTick>
 800780a:	4602      	mov	r2, r0
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	1ad3      	subs	r3, r2, r3
 8007810:	2b02      	cmp	r3, #2
 8007812:	d901      	bls.n	8007818 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007814:	2303      	movs	r3, #3
 8007816:	e006      	b.n	8007826 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007818:	4b05      	ldr	r3, [pc, #20]	; (8007830 <RCCEx_PLL3_Config+0x15c>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007820:	2b00      	cmp	r3, #0
 8007822:	d0f0      	beq.n	8007806 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007824:	7bfb      	ldrb	r3, [r7, #15]
}
 8007826:	4618      	mov	r0, r3
 8007828:	3710      	adds	r7, #16
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
 800782e:	bf00      	nop
 8007830:	58024400 	.word	0x58024400
 8007834:	ffff0007 	.word	0xffff0007

08007838 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b084      	sub	sp, #16
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d101      	bne.n	800784a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	e0f1      	b.n	8007a2e <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2200      	movs	r2, #0
 800784e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a78      	ldr	r2, [pc, #480]	; (8007a38 <HAL_SPI_Init+0x200>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d00f      	beq.n	800787a <HAL_SPI_Init+0x42>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a77      	ldr	r2, [pc, #476]	; (8007a3c <HAL_SPI_Init+0x204>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d00a      	beq.n	800787a <HAL_SPI_Init+0x42>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a75      	ldr	r2, [pc, #468]	; (8007a40 <HAL_SPI_Init+0x208>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d005      	beq.n	800787a <HAL_SPI_Init+0x42>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	2b0f      	cmp	r3, #15
 8007874:	d901      	bls.n	800787a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e0d9      	b.n	8007a2e <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	f000 fba2 	bl	8007fc4 <SPI_GetPacketSize>
 8007880:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a6c      	ldr	r2, [pc, #432]	; (8007a38 <HAL_SPI_Init+0x200>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d00c      	beq.n	80078a6 <HAL_SPI_Init+0x6e>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a6a      	ldr	r2, [pc, #424]	; (8007a3c <HAL_SPI_Init+0x204>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d007      	beq.n	80078a6 <HAL_SPI_Init+0x6e>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a69      	ldr	r2, [pc, #420]	; (8007a40 <HAL_SPI_Init+0x208>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d002      	beq.n	80078a6 <HAL_SPI_Init+0x6e>
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	2b08      	cmp	r3, #8
 80078a4:	d811      	bhi.n	80078ca <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80078aa:	4a63      	ldr	r2, [pc, #396]	; (8007a38 <HAL_SPI_Init+0x200>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d009      	beq.n	80078c4 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a61      	ldr	r2, [pc, #388]	; (8007a3c <HAL_SPI_Init+0x204>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d004      	beq.n	80078c4 <HAL_SPI_Init+0x8c>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a60      	ldr	r2, [pc, #384]	; (8007a40 <HAL_SPI_Init+0x208>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d104      	bne.n	80078ce <HAL_SPI_Init+0x96>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2b10      	cmp	r3, #16
 80078c8:	d901      	bls.n	80078ce <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e0af      	b.n	8007a2e <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d106      	bne.n	80078e8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	2200      	movs	r2, #0
 80078de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f7f9 fee6 	bl	80016b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2202      	movs	r2, #2
 80078ec:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f022 0201 	bic.w	r2, r2, #1
 80078fe:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800790a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	699b      	ldr	r3, [r3, #24]
 8007910:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007914:	d119      	bne.n	800794a <HAL_SPI_Init+0x112>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800791e:	d103      	bne.n	8007928 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007924:	2b00      	cmp	r3, #0
 8007926:	d008      	beq.n	800793a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800792c:	2b00      	cmp	r3, #0
 800792e:	d10c      	bne.n	800794a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007934:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007938:	d107      	bne.n	800794a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007948:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	69da      	ldr	r2, [r3, #28]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007952:	431a      	orrs	r2, r3
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	431a      	orrs	r2, r3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800795c:	ea42 0103 	orr.w	r1, r2, r3
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	68da      	ldr	r2, [r3, #12]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	430a      	orrs	r2, r1
 800796a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007974:	431a      	orrs	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800797a:	431a      	orrs	r2, r3
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	699b      	ldr	r3, [r3, #24]
 8007980:	431a      	orrs	r2, r3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	431a      	orrs	r2, r3
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	695b      	ldr	r3, [r3, #20]
 800798c:	431a      	orrs	r2, r3
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	431a      	orrs	r2, r3
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	431a      	orrs	r2, r3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800799e:	431a      	orrs	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	431a      	orrs	r2, r3
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079aa:	ea42 0103 	orr.w	r1, r2, r3
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	430a      	orrs	r2, r1
 80079b8:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d113      	bne.n	80079ea <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079d4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079e8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f022 0201 	bic.w	r2, r2, #1
 80079f8:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00a      	beq.n	8007a1c <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	430a      	orrs	r2, r1
 8007a1a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3710      	adds	r7, #16
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}
 8007a36:	bf00      	nop
 8007a38:	40013000 	.word	0x40013000
 8007a3c:	40003800 	.word	0x40003800
 8007a40:	40003c00 	.word	0x40003c00

08007a44 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b08a      	sub	sp, #40	; 0x28
 8007a48:	af02      	add	r7, sp, #8
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	603b      	str	r3, [r7, #0]
 8007a50:	4613      	mov	r3, r2
 8007a52:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	3320      	adds	r3, #32
 8007a5a:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d101      	bne.n	8007a6e <HAL_SPI_Transmit+0x2a>
 8007a6a:	2302      	movs	r3, #2
 8007a6c:	e1d7      	b.n	8007e1e <HAL_SPI_Transmit+0x3da>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2201      	movs	r2, #1
 8007a72:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a76:	f7fa fdd1 	bl	800261c <HAL_GetTick>
 8007a7a:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d007      	beq.n	8007a98 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8007a88:	2302      	movs	r3, #2
 8007a8a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8007a94:	7efb      	ldrb	r3, [r7, #27]
 8007a96:	e1c2      	b.n	8007e1e <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d002      	beq.n	8007aa4 <HAL_SPI_Transmit+0x60>
 8007a9e:	88fb      	ldrh	r3, [r7, #6]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d107      	bne.n	8007ab4 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8007ab0:	7efb      	ldrb	r3, [r7, #27]
 8007ab2:	e1b4      	b.n	8007e1e <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2203      	movs	r2, #3
 8007ab8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	68ba      	ldr	r2, [r7, #8]
 8007ac8:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	88fa      	ldrh	r2, [r7, #6]
 8007ace:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	88fa      	ldrh	r2, [r7, #6]
 8007ad6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2200      	movs	r2, #0
 8007ade:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2200      	movs	r2, #0
 8007aec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2200      	movs	r2, #0
 8007af4:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2200      	movs	r2, #0
 8007afa:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8007b04:	d107      	bne.n	8007b16 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b14:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	4b96      	ldr	r3, [pc, #600]	; (8007d78 <HAL_SPI_Transmit+0x334>)
 8007b1e:	4013      	ands	r3, r2
 8007b20:	88f9      	ldrh	r1, [r7, #6]
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	6812      	ldr	r2, [r2, #0]
 8007b26:	430b      	orrs	r3, r1
 8007b28:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f042 0201 	orr.w	r2, r2, #1
 8007b38:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b42:	d107      	bne.n	8007b54 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	2b0f      	cmp	r3, #15
 8007b5a:	d947      	bls.n	8007bec <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007b5c:	e03f      	b.n	8007bde <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	695b      	ldr	r3, [r3, #20]
 8007b64:	f003 0302 	and.w	r3, r3, #2
 8007b68:	2b02      	cmp	r3, #2
 8007b6a:	d114      	bne.n	8007b96 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	6812      	ldr	r2, [r2, #0]
 8007b76:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b7c:	1d1a      	adds	r2, r3, #4
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	b29a      	uxth	r2, r3
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8007b94:	e023      	b.n	8007bde <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b96:	f7fa fd41 	bl	800261c <HAL_GetTick>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	683a      	ldr	r2, [r7, #0]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d803      	bhi.n	8007bae <HAL_SPI_Transmit+0x16a>
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bac:	d102      	bne.n	8007bb4 <HAL_SPI_Transmit+0x170>
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d114      	bne.n	8007bde <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f000 f937 	bl	8007e28 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bc8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e11f      	b.n	8007e1e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1b9      	bne.n	8007b5e <HAL_SPI_Transmit+0x11a>
 8007bea:	e0f2      	b.n	8007dd2 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	2b07      	cmp	r3, #7
 8007bf2:	f240 80e7 	bls.w	8007dc4 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007bf6:	e05d      	b.n	8007cb4 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b02      	cmp	r3, #2
 8007c04:	d132      	bne.n	8007c6c <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007c0c:	b29b      	uxth	r3, r3
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d918      	bls.n	8007c44 <HAL_SPI_Transmit+0x200>
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d014      	beq.n	8007c44 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	6812      	ldr	r2, [r2, #0]
 8007c24:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c2a:	1d1a      	adds	r2, r3, #4
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	3b02      	subs	r3, #2
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8007c42:	e037      	b.n	8007cb4 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c48:	881a      	ldrh	r2, [r3, #0]
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c52:	1c9a      	adds	r2, r3, #2
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007c5e:	b29b      	uxth	r3, r3
 8007c60:	3b01      	subs	r3, #1
 8007c62:	b29a      	uxth	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8007c6a:	e023      	b.n	8007cb4 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c6c:	f7fa fcd6 	bl	800261c <HAL_GetTick>
 8007c70:	4602      	mov	r2, r0
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	1ad3      	subs	r3, r2, r3
 8007c76:	683a      	ldr	r2, [r7, #0]
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d803      	bhi.n	8007c84 <HAL_SPI_Transmit+0x240>
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c82:	d102      	bne.n	8007c8a <HAL_SPI_Transmit+0x246>
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d114      	bne.n	8007cb4 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007c8a:	68f8      	ldr	r0, [r7, #12]
 8007c8c:	f000 f8cc 	bl	8007e28 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2200      	movs	r2, #0
 8007c94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c9e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8007cb0:	2303      	movs	r3, #3
 8007cb2:	e0b4      	b.n	8007e1e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d19b      	bne.n	8007bf8 <HAL_SPI_Transmit+0x1b4>
 8007cc0:	e087      	b.n	8007dd2 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	695b      	ldr	r3, [r3, #20]
 8007cc8:	f003 0302 	and.w	r3, r3, #2
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d155      	bne.n	8007d7c <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	2b03      	cmp	r3, #3
 8007cda:	d918      	bls.n	8007d0e <HAL_SPI_Transmit+0x2ca>
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ce0:	2b40      	cmp	r3, #64	; 0x40
 8007ce2:	d914      	bls.n	8007d0e <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	6812      	ldr	r2, [r2, #0]
 8007cee:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007cf4:	1d1a      	adds	r2, r3, #4
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	3b04      	subs	r3, #4
 8007d04:	b29a      	uxth	r2, r3
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8007d0c:	e05a      	b.n	8007dc4 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d917      	bls.n	8007d4a <HAL_SPI_Transmit+0x306>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d013      	beq.n	8007d4a <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d26:	881a      	ldrh	r2, [r3, #0]
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d30:	1c9a      	adds	r2, r3, #2
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	3b02      	subs	r3, #2
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8007d48:	e03c      	b.n	8007dc4 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	3320      	adds	r3, #32
 8007d54:	7812      	ldrb	r2, [r2, #0]
 8007d56:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d5c:	1c5a      	adds	r2, r3, #1
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007d68:	b29b      	uxth	r3, r3
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8007d74:	e026      	b.n	8007dc4 <HAL_SPI_Transmit+0x380>
 8007d76:	bf00      	nop
 8007d78:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d7c:	f7fa fc4e 	bl	800261c <HAL_GetTick>
 8007d80:	4602      	mov	r2, r0
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	683a      	ldr	r2, [r7, #0]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d803      	bhi.n	8007d94 <HAL_SPI_Transmit+0x350>
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d92:	d102      	bne.n	8007d9a <HAL_SPI_Transmit+0x356>
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d114      	bne.n	8007dc4 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007d9a:	68f8      	ldr	r0, [r7, #12]
 8007d9c:	f000 f844 	bl	8007e28 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e02c      	b.n	8007e1e <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f47f af78 	bne.w	8007cc2 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	9300      	str	r3, [sp, #0]
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	2108      	movs	r1, #8
 8007ddc:	68f8      	ldr	r0, [r7, #12]
 8007dde:	f000 f8c3 	bl	8007f68 <SPI_WaitOnFlagUntilTimeout>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d007      	beq.n	8007df8 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dee:	f043 0220 	orr.w	r2, r3, #32
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8007df8:	68f8      	ldr	r0, [r7, #12]
 8007dfa:	f000 f815 	bl	8007e28 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d001      	beq.n	8007e1c <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e000      	b.n	8007e1e <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 8007e1c:	7efb      	ldrb	r3, [r7, #27]
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3720      	adds	r7, #32
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop

08007e28 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	695b      	ldr	r3, [r3, #20]
 8007e36:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	699a      	ldr	r2, [r3, #24]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f042 0208 	orr.w	r2, r2, #8
 8007e46:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	699a      	ldr	r2, [r3, #24]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f042 0210 	orr.w	r2, r2, #16
 8007e56:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f022 0201 	bic.w	r2, r2, #1
 8007e66:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	6919      	ldr	r1, [r3, #16]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	4b3c      	ldr	r3, [pc, #240]	; (8007f64 <SPI_CloseTransfer+0x13c>)
 8007e74:	400b      	ands	r3, r1
 8007e76:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689a      	ldr	r2, [r3, #8]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007e86:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b04      	cmp	r3, #4
 8007e92:	d014      	beq.n	8007ebe <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f003 0320 	and.w	r3, r3, #32
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d00f      	beq.n	8007ebe <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ea4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	699a      	ldr	r2, [r3, #24]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f042 0220 	orr.w	r2, r2, #32
 8007ebc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	2b03      	cmp	r3, #3
 8007ec8:	d014      	beq.n	8007ef4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d00f      	beq.n	8007ef4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007eda:	f043 0204 	orr.w	r2, r3, #4
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	699a      	ldr	r2, [r3, #24]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ef2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00f      	beq.n	8007f1e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f04:	f043 0201 	orr.w	r2, r3, #1
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	699a      	ldr	r2, [r3, #24]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f1c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d00f      	beq.n	8007f48 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007f2e:	f043 0208 	orr.w	r2, r3, #8
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	699a      	ldr	r2, [r3, #24]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f46:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8007f58:	bf00      	nop
 8007f5a:	3714      	adds	r7, #20
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr
 8007f64:	fffffc90 	.word	0xfffffc90

08007f68 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	603b      	str	r3, [r7, #0]
 8007f74:	4613      	mov	r3, r2
 8007f76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007f78:	e010      	b.n	8007f9c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f7a:	f7fa fb4f 	bl	800261c <HAL_GetTick>
 8007f7e:	4602      	mov	r2, r0
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	1ad3      	subs	r3, r2, r3
 8007f84:	69ba      	ldr	r2, [r7, #24]
 8007f86:	429a      	cmp	r2, r3
 8007f88:	d803      	bhi.n	8007f92 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007f8a:	69bb      	ldr	r3, [r7, #24]
 8007f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f90:	d102      	bne.n	8007f98 <SPI_WaitOnFlagUntilTimeout+0x30>
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d101      	bne.n	8007f9c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	e00f      	b.n	8007fbc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	695a      	ldr	r2, [r3, #20]
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	4013      	ands	r3, r2
 8007fa6:	68ba      	ldr	r2, [r7, #8]
 8007fa8:	429a      	cmp	r2, r3
 8007faa:	bf0c      	ite	eq
 8007fac:	2301      	moveq	r3, #1
 8007fae:	2300      	movne	r3, #0
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	79fb      	ldrb	r3, [r7, #7]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d0df      	beq.n	8007f7a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007fba:	2300      	movs	r3, #0
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3710      	adds	r7, #16
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b085      	sub	sp, #20
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fd0:	095b      	lsrs	r3, r3, #5
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	3301      	adds	r3, #1
 8007fdc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	3307      	adds	r3, #7
 8007fe2:	08db      	lsrs	r3, r3, #3
 8007fe4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	fb02 f303 	mul.w	r3, r2, r3
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3714      	adds	r7, #20
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b082      	sub	sp, #8
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d101      	bne.n	800800c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e049      	b.n	80080a0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008012:	b2db      	uxtb	r3, r3
 8008014:	2b00      	cmp	r3, #0
 8008016:	d106      	bne.n	8008026 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f7fa f80f 	bl	8002044 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2202      	movs	r2, #2
 800802a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681a      	ldr	r2, [r3, #0]
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	3304      	adds	r3, #4
 8008036:	4619      	mov	r1, r3
 8008038:	4610      	mov	r0, r2
 800803a:	f000 f8b3 	bl	80081a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2201      	movs	r2, #1
 8008052:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2201      	movs	r2, #1
 800805a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2201      	movs	r2, #1
 8008062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2201      	movs	r2, #1
 800806a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2201      	movs	r2, #1
 800807a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2201      	movs	r2, #1
 800808a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2201      	movs	r2, #1
 8008092:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2201      	movs	r2, #1
 800809a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800809e:	2300      	movs	r3, #0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b085      	sub	sp, #20
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d001      	beq.n	80080c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e056      	b.n	800816e <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2202      	movs	r2, #2
 80080c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a2b      	ldr	r2, [pc, #172]	; (800817c <HAL_TIM_Base_Start+0xd4>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d02c      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080da:	d027      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a27      	ldr	r2, [pc, #156]	; (8008180 <HAL_TIM_Base_Start+0xd8>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d022      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a26      	ldr	r2, [pc, #152]	; (8008184 <HAL_TIM_Base_Start+0xdc>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d01d      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a24      	ldr	r2, [pc, #144]	; (8008188 <HAL_TIM_Base_Start+0xe0>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d018      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a23      	ldr	r2, [pc, #140]	; (800818c <HAL_TIM_Base_Start+0xe4>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d013      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a21      	ldr	r2, [pc, #132]	; (8008190 <HAL_TIM_Base_Start+0xe8>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d00e      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a20      	ldr	r2, [pc, #128]	; (8008194 <HAL_TIM_Base_Start+0xec>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d009      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a1e      	ldr	r2, [pc, #120]	; (8008198 <HAL_TIM_Base_Start+0xf0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d004      	beq.n	800812c <HAL_TIM_Base_Start+0x84>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a1d      	ldr	r2, [pc, #116]	; (800819c <HAL_TIM_Base_Start+0xf4>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d115      	bne.n	8008158 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	689a      	ldr	r2, [r3, #8]
 8008132:	4b1b      	ldr	r3, [pc, #108]	; (80081a0 <HAL_TIM_Base_Start+0xf8>)
 8008134:	4013      	ands	r3, r2
 8008136:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2b06      	cmp	r3, #6
 800813c:	d015      	beq.n	800816a <HAL_TIM_Base_Start+0xc2>
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008144:	d011      	beq.n	800816a <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f042 0201 	orr.w	r2, r2, #1
 8008154:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008156:	e008      	b.n	800816a <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f042 0201 	orr.w	r2, r2, #1
 8008166:	601a      	str	r2, [r3, #0]
 8008168:	e000      	b.n	800816c <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800816a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	40010000 	.word	0x40010000
 8008180:	40000400 	.word	0x40000400
 8008184:	40000800 	.word	0x40000800
 8008188:	40000c00 	.word	0x40000c00
 800818c:	40010400 	.word	0x40010400
 8008190:	40001800 	.word	0x40001800
 8008194:	40014000 	.word	0x40014000
 8008198:	4000e000 	.word	0x4000e000
 800819c:	4000e400 	.word	0x4000e400
 80081a0:	00010007 	.word	0x00010007

080081a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b085      	sub	sp, #20
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	4a44      	ldr	r2, [pc, #272]	; (80082c8 <TIM_Base_SetConfig+0x124>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d013      	beq.n	80081e4 <TIM_Base_SetConfig+0x40>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081c2:	d00f      	beq.n	80081e4 <TIM_Base_SetConfig+0x40>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4a41      	ldr	r2, [pc, #260]	; (80082cc <TIM_Base_SetConfig+0x128>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d00b      	beq.n	80081e4 <TIM_Base_SetConfig+0x40>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4a40      	ldr	r2, [pc, #256]	; (80082d0 <TIM_Base_SetConfig+0x12c>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d007      	beq.n	80081e4 <TIM_Base_SetConfig+0x40>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a3f      	ldr	r2, [pc, #252]	; (80082d4 <TIM_Base_SetConfig+0x130>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d003      	beq.n	80081e4 <TIM_Base_SetConfig+0x40>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a3e      	ldr	r2, [pc, #248]	; (80082d8 <TIM_Base_SetConfig+0x134>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d108      	bne.n	80081f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	4a33      	ldr	r2, [pc, #204]	; (80082c8 <TIM_Base_SetConfig+0x124>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d027      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008204:	d023      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4a30      	ldr	r2, [pc, #192]	; (80082cc <TIM_Base_SetConfig+0x128>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d01f      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	4a2f      	ldr	r2, [pc, #188]	; (80082d0 <TIM_Base_SetConfig+0x12c>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d01b      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	4a2e      	ldr	r2, [pc, #184]	; (80082d4 <TIM_Base_SetConfig+0x130>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d017      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a2d      	ldr	r2, [pc, #180]	; (80082d8 <TIM_Base_SetConfig+0x134>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d013      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a2c      	ldr	r2, [pc, #176]	; (80082dc <TIM_Base_SetConfig+0x138>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d00f      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a2b      	ldr	r2, [pc, #172]	; (80082e0 <TIM_Base_SetConfig+0x13c>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d00b      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	4a2a      	ldr	r2, [pc, #168]	; (80082e4 <TIM_Base_SetConfig+0x140>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d007      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a29      	ldr	r2, [pc, #164]	; (80082e8 <TIM_Base_SetConfig+0x144>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d003      	beq.n	800824e <TIM_Base_SetConfig+0xaa>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	4a28      	ldr	r2, [pc, #160]	; (80082ec <TIM_Base_SetConfig+0x148>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d108      	bne.n	8008260 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008254:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	68fa      	ldr	r2, [r7, #12]
 800825c:	4313      	orrs	r3, r2
 800825e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	4313      	orrs	r3, r2
 800826c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	68fa      	ldr	r2, [r7, #12]
 8008272:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	689a      	ldr	r2, [r3, #8]
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	681a      	ldr	r2, [r3, #0]
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a10      	ldr	r2, [pc, #64]	; (80082c8 <TIM_Base_SetConfig+0x124>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d00f      	beq.n	80082ac <TIM_Base_SetConfig+0x108>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4a12      	ldr	r2, [pc, #72]	; (80082d8 <TIM_Base_SetConfig+0x134>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d00b      	beq.n	80082ac <TIM_Base_SetConfig+0x108>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a11      	ldr	r2, [pc, #68]	; (80082dc <TIM_Base_SetConfig+0x138>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d007      	beq.n	80082ac <TIM_Base_SetConfig+0x108>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a10      	ldr	r2, [pc, #64]	; (80082e0 <TIM_Base_SetConfig+0x13c>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d003      	beq.n	80082ac <TIM_Base_SetConfig+0x108>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a0f      	ldr	r2, [pc, #60]	; (80082e4 <TIM_Base_SetConfig+0x140>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d103      	bne.n	80082b4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	691a      	ldr	r2, [r3, #16]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	615a      	str	r2, [r3, #20]
}
 80082ba:	bf00      	nop
 80082bc:	3714      	adds	r7, #20
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr
 80082c6:	bf00      	nop
 80082c8:	40010000 	.word	0x40010000
 80082cc:	40000400 	.word	0x40000400
 80082d0:	40000800 	.word	0x40000800
 80082d4:	40000c00 	.word	0x40000c00
 80082d8:	40010400 	.word	0x40010400
 80082dc:	40014000 	.word	0x40014000
 80082e0:	40014400 	.word	0x40014400
 80082e4:	40014800 	.word	0x40014800
 80082e8:	4000e000 	.word	0x4000e000
 80082ec:	4000e400 	.word	0x4000e400

080082f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b085      	sub	sp, #20
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008300:	2b01      	cmp	r3, #1
 8008302:	d101      	bne.n	8008308 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008304:	2302      	movs	r3, #2
 8008306:	e077      	b.n	80083f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2202      	movs	r2, #2
 8008314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	685b      	ldr	r3, [r3, #4]
 800831e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a35      	ldr	r2, [pc, #212]	; (8008404 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d004      	beq.n	800833c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a34      	ldr	r2, [pc, #208]	; (8008408 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d108      	bne.n	800834e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008342:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	4313      	orrs	r3, r2
 800834c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008354:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	68fa      	ldr	r2, [r7, #12]
 800835c:	4313      	orrs	r3, r2
 800835e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	68fa      	ldr	r2, [r7, #12]
 8008366:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a25      	ldr	r2, [pc, #148]	; (8008404 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d02c      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800837a:	d027      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a22      	ldr	r2, [pc, #136]	; (800840c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d022      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a21      	ldr	r2, [pc, #132]	; (8008410 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d01d      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a1f      	ldr	r2, [pc, #124]	; (8008414 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d018      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a1a      	ldr	r2, [pc, #104]	; (8008408 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d013      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a1b      	ldr	r2, [pc, #108]	; (8008418 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d00e      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a1a      	ldr	r2, [pc, #104]	; (800841c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d009      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a18      	ldr	r2, [pc, #96]	; (8008420 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d004      	beq.n	80083cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a17      	ldr	r2, [pc, #92]	; (8008424 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d10c      	bne.n	80083e6 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	68ba      	ldr	r2, [r7, #8]
 80083da:	4313      	orrs	r3, r2
 80083dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	68ba      	ldr	r2, [r7, #8]
 80083e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2201      	movs	r2, #1
 80083ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083f6:	2300      	movs	r3, #0
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3714      	adds	r7, #20
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr
 8008404:	40010000 	.word	0x40010000
 8008408:	40010400 	.word	0x40010400
 800840c:	40000400 	.word	0x40000400
 8008410:	40000800 	.word	0x40000800
 8008414:	40000c00 	.word	0x40000c00
 8008418:	40001800 	.word	0x40001800
 800841c:	40014000 	.word	0x40014000
 8008420:	4000e000 	.word	0x4000e000
 8008424:	4000e400 	.word	0x4000e400

08008428 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d101      	bne.n	800843a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e042      	b.n	80084c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008440:	2b00      	cmp	r3, #0
 8008442:	d106      	bne.n	8008452 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2200      	movs	r2, #0
 8008448:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f7f9 fe67 	bl	8002120 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2224      	movs	r2, #36	; 0x24
 8008456:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f022 0201 	bic.w	r2, r2, #1
 8008468:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f8c2 	bl	80085f4 <UART_SetConfig>
 8008470:	4603      	mov	r3, r0
 8008472:	2b01      	cmp	r3, #1
 8008474:	d101      	bne.n	800847a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	e022      	b.n	80084c0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800847e:	2b00      	cmp	r3, #0
 8008480:	d002      	beq.n	8008488 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 ff14 	bl	80092b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	685a      	ldr	r2, [r3, #4]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008496:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	689a      	ldr	r2, [r3, #8]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80084a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681a      	ldr	r2, [r3, #0]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f042 0201 	orr.w	r2, r2, #1
 80084b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 ff9b 	bl	80093f4 <UART_CheckIdleState>
 80084be:	4603      	mov	r3, r0
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3708      	adds	r7, #8
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b08a      	sub	sp, #40	; 0x28
 80084cc:	af02      	add	r7, sp, #8
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	60b9      	str	r1, [r7, #8]
 80084d2:	603b      	str	r3, [r7, #0]
 80084d4:	4613      	mov	r3, r2
 80084d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084de:	2b20      	cmp	r3, #32
 80084e0:	f040 8083 	bne.w	80085ea <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d002      	beq.n	80084f0 <HAL_UART_Transmit+0x28>
 80084ea:	88fb      	ldrh	r3, [r7, #6]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d101      	bne.n	80084f4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	e07b      	b.n	80085ec <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d101      	bne.n	8008502 <HAL_UART_Transmit+0x3a>
 80084fe:	2302      	movs	r3, #2
 8008500:	e074      	b.n	80085ec <HAL_UART_Transmit+0x124>
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2201      	movs	r2, #1
 8008506:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2200      	movs	r2, #0
 800850e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2221      	movs	r2, #33	; 0x21
 8008516:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800851a:	f7fa f87f 	bl	800261c <HAL_GetTick>
 800851e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	88fa      	ldrh	r2, [r7, #6]
 8008524:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	88fa      	ldrh	r2, [r7, #6]
 800852c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008538:	d108      	bne.n	800854c <HAL_UART_Transmit+0x84>
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	691b      	ldr	r3, [r3, #16]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d104      	bne.n	800854c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8008542:	2300      	movs	r3, #0
 8008544:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	61bb      	str	r3, [r7, #24]
 800854a:	e003      	b.n	8008554 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008550:	2300      	movs	r3, #0
 8008552:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800855c:	e02c      	b.n	80085b8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	9300      	str	r3, [sp, #0]
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	2200      	movs	r2, #0
 8008566:	2180      	movs	r1, #128	; 0x80
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	f000 ff8e 	bl	800948a <UART_WaitOnFlagUntilTimeout>
 800856e:	4603      	mov	r3, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d001      	beq.n	8008578 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8008574:	2303      	movs	r3, #3
 8008576:	e039      	b.n	80085ec <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d10b      	bne.n	8008596 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800857e:	69bb      	ldr	r3, [r7, #24]
 8008580:	881b      	ldrh	r3, [r3, #0]
 8008582:	461a      	mov	r2, r3
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800858c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	3302      	adds	r3, #2
 8008592:	61bb      	str	r3, [r7, #24]
 8008594:	e007      	b.n	80085a6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008596:	69fb      	ldr	r3, [r7, #28]
 8008598:	781a      	ldrb	r2, [r3, #0]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	3301      	adds	r3, #1
 80085a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	3b01      	subs	r3, #1
 80085b0:	b29a      	uxth	r2, r3
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80085be:	b29b      	uxth	r3, r3
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1cc      	bne.n	800855e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	2200      	movs	r2, #0
 80085cc:	2140      	movs	r1, #64	; 0x40
 80085ce:	68f8      	ldr	r0, [r7, #12]
 80085d0:	f000 ff5b 	bl	800948a <UART_WaitOnFlagUntilTimeout>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d001      	beq.n	80085de <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e006      	b.n	80085ec <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2220      	movs	r2, #32
 80085e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80085e6:	2300      	movs	r3, #0
 80085e8:	e000      	b.n	80085ec <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80085ea:	2302      	movs	r3, #2
  }
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3720      	adds	r7, #32
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085f4:	b5b0      	push	{r4, r5, r7, lr}
 80085f6:	b08e      	sub	sp, #56	; 0x38
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80085fc:	2300      	movs	r3, #0
 80085fe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	689a      	ldr	r2, [r3, #8]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	691b      	ldr	r3, [r3, #16]
 800860a:	431a      	orrs	r2, r3
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	695b      	ldr	r3, [r3, #20]
 8008610:	431a      	orrs	r2, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	69db      	ldr	r3, [r3, #28]
 8008616:	4313      	orrs	r3, r2
 8008618:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	4bbf      	ldr	r3, [pc, #764]	; (8008920 <UART_SetConfig+0x32c>)
 8008622:	4013      	ands	r3, r2
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	6812      	ldr	r2, [r2, #0]
 8008628:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800862a:	430b      	orrs	r3, r1
 800862c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	68da      	ldr	r2, [r3, #12]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	430a      	orrs	r2, r1
 8008642:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	699b      	ldr	r3, [r3, #24]
 8008648:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4ab5      	ldr	r2, [pc, #724]	; (8008924 <UART_SetConfig+0x330>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d004      	beq.n	800865e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a1b      	ldr	r3, [r3, #32]
 8008658:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800865a:	4313      	orrs	r3, r2
 800865c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	689a      	ldr	r2, [r3, #8]
 8008664:	4bb0      	ldr	r3, [pc, #704]	; (8008928 <UART_SetConfig+0x334>)
 8008666:	4013      	ands	r3, r2
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	6812      	ldr	r2, [r2, #0]
 800866c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800866e:	430b      	orrs	r3, r1
 8008670:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008678:	f023 010f 	bic.w	r1, r3, #15
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	430a      	orrs	r2, r1
 8008686:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4aa7      	ldr	r2, [pc, #668]	; (800892c <UART_SetConfig+0x338>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d176      	bne.n	8008780 <UART_SetConfig+0x18c>
 8008692:	4ba7      	ldr	r3, [pc, #668]	; (8008930 <UART_SetConfig+0x33c>)
 8008694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008696:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800869a:	2b28      	cmp	r3, #40	; 0x28
 800869c:	d86c      	bhi.n	8008778 <UART_SetConfig+0x184>
 800869e:	a201      	add	r2, pc, #4	; (adr r2, 80086a4 <UART_SetConfig+0xb0>)
 80086a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086a4:	08008749 	.word	0x08008749
 80086a8:	08008779 	.word	0x08008779
 80086ac:	08008779 	.word	0x08008779
 80086b0:	08008779 	.word	0x08008779
 80086b4:	08008779 	.word	0x08008779
 80086b8:	08008779 	.word	0x08008779
 80086bc:	08008779 	.word	0x08008779
 80086c0:	08008779 	.word	0x08008779
 80086c4:	08008751 	.word	0x08008751
 80086c8:	08008779 	.word	0x08008779
 80086cc:	08008779 	.word	0x08008779
 80086d0:	08008779 	.word	0x08008779
 80086d4:	08008779 	.word	0x08008779
 80086d8:	08008779 	.word	0x08008779
 80086dc:	08008779 	.word	0x08008779
 80086e0:	08008779 	.word	0x08008779
 80086e4:	08008759 	.word	0x08008759
 80086e8:	08008779 	.word	0x08008779
 80086ec:	08008779 	.word	0x08008779
 80086f0:	08008779 	.word	0x08008779
 80086f4:	08008779 	.word	0x08008779
 80086f8:	08008779 	.word	0x08008779
 80086fc:	08008779 	.word	0x08008779
 8008700:	08008779 	.word	0x08008779
 8008704:	08008761 	.word	0x08008761
 8008708:	08008779 	.word	0x08008779
 800870c:	08008779 	.word	0x08008779
 8008710:	08008779 	.word	0x08008779
 8008714:	08008779 	.word	0x08008779
 8008718:	08008779 	.word	0x08008779
 800871c:	08008779 	.word	0x08008779
 8008720:	08008779 	.word	0x08008779
 8008724:	08008769 	.word	0x08008769
 8008728:	08008779 	.word	0x08008779
 800872c:	08008779 	.word	0x08008779
 8008730:	08008779 	.word	0x08008779
 8008734:	08008779 	.word	0x08008779
 8008738:	08008779 	.word	0x08008779
 800873c:	08008779 	.word	0x08008779
 8008740:	08008779 	.word	0x08008779
 8008744:	08008771 	.word	0x08008771
 8008748:	2301      	movs	r3, #1
 800874a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800874e:	e326      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008750:	2304      	movs	r3, #4
 8008752:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008756:	e322      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008758:	2308      	movs	r3, #8
 800875a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800875e:	e31e      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008760:	2310      	movs	r3, #16
 8008762:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008766:	e31a      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008768:	2320      	movs	r3, #32
 800876a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800876e:	e316      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008770:	2340      	movs	r3, #64	; 0x40
 8008772:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008776:	e312      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008778:	2380      	movs	r3, #128	; 0x80
 800877a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800877e:	e30e      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a6b      	ldr	r2, [pc, #428]	; (8008934 <UART_SetConfig+0x340>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d130      	bne.n	80087ec <UART_SetConfig+0x1f8>
 800878a:	4b69      	ldr	r3, [pc, #420]	; (8008930 <UART_SetConfig+0x33c>)
 800878c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800878e:	f003 0307 	and.w	r3, r3, #7
 8008792:	2b05      	cmp	r3, #5
 8008794:	d826      	bhi.n	80087e4 <UART_SetConfig+0x1f0>
 8008796:	a201      	add	r2, pc, #4	; (adr r2, 800879c <UART_SetConfig+0x1a8>)
 8008798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800879c:	080087b5 	.word	0x080087b5
 80087a0:	080087bd 	.word	0x080087bd
 80087a4:	080087c5 	.word	0x080087c5
 80087a8:	080087cd 	.word	0x080087cd
 80087ac:	080087d5 	.word	0x080087d5
 80087b0:	080087dd 	.word	0x080087dd
 80087b4:	2300      	movs	r3, #0
 80087b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087ba:	e2f0      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80087bc:	2304      	movs	r3, #4
 80087be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087c2:	e2ec      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80087c4:	2308      	movs	r3, #8
 80087c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087ca:	e2e8      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80087cc:	2310      	movs	r3, #16
 80087ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087d2:	e2e4      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80087d4:	2320      	movs	r3, #32
 80087d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087da:	e2e0      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80087dc:	2340      	movs	r3, #64	; 0x40
 80087de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087e2:	e2dc      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80087e4:	2380      	movs	r3, #128	; 0x80
 80087e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087ea:	e2d8      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a51      	ldr	r2, [pc, #324]	; (8008938 <UART_SetConfig+0x344>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d130      	bne.n	8008858 <UART_SetConfig+0x264>
 80087f6:	4b4e      	ldr	r3, [pc, #312]	; (8008930 <UART_SetConfig+0x33c>)
 80087f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087fa:	f003 0307 	and.w	r3, r3, #7
 80087fe:	2b05      	cmp	r3, #5
 8008800:	d826      	bhi.n	8008850 <UART_SetConfig+0x25c>
 8008802:	a201      	add	r2, pc, #4	; (adr r2, 8008808 <UART_SetConfig+0x214>)
 8008804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008808:	08008821 	.word	0x08008821
 800880c:	08008829 	.word	0x08008829
 8008810:	08008831 	.word	0x08008831
 8008814:	08008839 	.word	0x08008839
 8008818:	08008841 	.word	0x08008841
 800881c:	08008849 	.word	0x08008849
 8008820:	2300      	movs	r3, #0
 8008822:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008826:	e2ba      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008828:	2304      	movs	r3, #4
 800882a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800882e:	e2b6      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008830:	2308      	movs	r3, #8
 8008832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008836:	e2b2      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008838:	2310      	movs	r3, #16
 800883a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800883e:	e2ae      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008840:	2320      	movs	r3, #32
 8008842:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008846:	e2aa      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008848:	2340      	movs	r3, #64	; 0x40
 800884a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800884e:	e2a6      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008850:	2380      	movs	r3, #128	; 0x80
 8008852:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008856:	e2a2      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a37      	ldr	r2, [pc, #220]	; (800893c <UART_SetConfig+0x348>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d130      	bne.n	80088c4 <UART_SetConfig+0x2d0>
 8008862:	4b33      	ldr	r3, [pc, #204]	; (8008930 <UART_SetConfig+0x33c>)
 8008864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008866:	f003 0307 	and.w	r3, r3, #7
 800886a:	2b05      	cmp	r3, #5
 800886c:	d826      	bhi.n	80088bc <UART_SetConfig+0x2c8>
 800886e:	a201      	add	r2, pc, #4	; (adr r2, 8008874 <UART_SetConfig+0x280>)
 8008870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008874:	0800888d 	.word	0x0800888d
 8008878:	08008895 	.word	0x08008895
 800887c:	0800889d 	.word	0x0800889d
 8008880:	080088a5 	.word	0x080088a5
 8008884:	080088ad 	.word	0x080088ad
 8008888:	080088b5 	.word	0x080088b5
 800888c:	2300      	movs	r3, #0
 800888e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008892:	e284      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008894:	2304      	movs	r3, #4
 8008896:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800889a:	e280      	b.n	8008d9e <UART_SetConfig+0x7aa>
 800889c:	2308      	movs	r3, #8
 800889e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088a2:	e27c      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80088a4:	2310      	movs	r3, #16
 80088a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088aa:	e278      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80088ac:	2320      	movs	r3, #32
 80088ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088b2:	e274      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80088b4:	2340      	movs	r3, #64	; 0x40
 80088b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088ba:	e270      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80088bc:	2380      	movs	r3, #128	; 0x80
 80088be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088c2:	e26c      	b.n	8008d9e <UART_SetConfig+0x7aa>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a1d      	ldr	r2, [pc, #116]	; (8008940 <UART_SetConfig+0x34c>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d142      	bne.n	8008954 <UART_SetConfig+0x360>
 80088ce:	4b18      	ldr	r3, [pc, #96]	; (8008930 <UART_SetConfig+0x33c>)
 80088d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088d2:	f003 0307 	and.w	r3, r3, #7
 80088d6:	2b05      	cmp	r3, #5
 80088d8:	d838      	bhi.n	800894c <UART_SetConfig+0x358>
 80088da:	a201      	add	r2, pc, #4	; (adr r2, 80088e0 <UART_SetConfig+0x2ec>)
 80088dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e0:	080088f9 	.word	0x080088f9
 80088e4:	08008901 	.word	0x08008901
 80088e8:	08008909 	.word	0x08008909
 80088ec:	08008911 	.word	0x08008911
 80088f0:	08008919 	.word	0x08008919
 80088f4:	08008945 	.word	0x08008945
 80088f8:	2300      	movs	r3, #0
 80088fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088fe:	e24e      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008900:	2304      	movs	r3, #4
 8008902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008906:	e24a      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008908:	2308      	movs	r3, #8
 800890a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800890e:	e246      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008910:	2310      	movs	r3, #16
 8008912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008916:	e242      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008918:	2320      	movs	r3, #32
 800891a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800891e:	e23e      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008920:	cfff69f3 	.word	0xcfff69f3
 8008924:	58000c00 	.word	0x58000c00
 8008928:	11fff4ff 	.word	0x11fff4ff
 800892c:	40011000 	.word	0x40011000
 8008930:	58024400 	.word	0x58024400
 8008934:	40004400 	.word	0x40004400
 8008938:	40004800 	.word	0x40004800
 800893c:	40004c00 	.word	0x40004c00
 8008940:	40005000 	.word	0x40005000
 8008944:	2340      	movs	r3, #64	; 0x40
 8008946:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800894a:	e228      	b.n	8008d9e <UART_SetConfig+0x7aa>
 800894c:	2380      	movs	r3, #128	; 0x80
 800894e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008952:	e224      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4ab1      	ldr	r2, [pc, #708]	; (8008c20 <UART_SetConfig+0x62c>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d176      	bne.n	8008a4c <UART_SetConfig+0x458>
 800895e:	4bb1      	ldr	r3, [pc, #708]	; (8008c24 <UART_SetConfig+0x630>)
 8008960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008962:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008966:	2b28      	cmp	r3, #40	; 0x28
 8008968:	d86c      	bhi.n	8008a44 <UART_SetConfig+0x450>
 800896a:	a201      	add	r2, pc, #4	; (adr r2, 8008970 <UART_SetConfig+0x37c>)
 800896c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008970:	08008a15 	.word	0x08008a15
 8008974:	08008a45 	.word	0x08008a45
 8008978:	08008a45 	.word	0x08008a45
 800897c:	08008a45 	.word	0x08008a45
 8008980:	08008a45 	.word	0x08008a45
 8008984:	08008a45 	.word	0x08008a45
 8008988:	08008a45 	.word	0x08008a45
 800898c:	08008a45 	.word	0x08008a45
 8008990:	08008a1d 	.word	0x08008a1d
 8008994:	08008a45 	.word	0x08008a45
 8008998:	08008a45 	.word	0x08008a45
 800899c:	08008a45 	.word	0x08008a45
 80089a0:	08008a45 	.word	0x08008a45
 80089a4:	08008a45 	.word	0x08008a45
 80089a8:	08008a45 	.word	0x08008a45
 80089ac:	08008a45 	.word	0x08008a45
 80089b0:	08008a25 	.word	0x08008a25
 80089b4:	08008a45 	.word	0x08008a45
 80089b8:	08008a45 	.word	0x08008a45
 80089bc:	08008a45 	.word	0x08008a45
 80089c0:	08008a45 	.word	0x08008a45
 80089c4:	08008a45 	.word	0x08008a45
 80089c8:	08008a45 	.word	0x08008a45
 80089cc:	08008a45 	.word	0x08008a45
 80089d0:	08008a2d 	.word	0x08008a2d
 80089d4:	08008a45 	.word	0x08008a45
 80089d8:	08008a45 	.word	0x08008a45
 80089dc:	08008a45 	.word	0x08008a45
 80089e0:	08008a45 	.word	0x08008a45
 80089e4:	08008a45 	.word	0x08008a45
 80089e8:	08008a45 	.word	0x08008a45
 80089ec:	08008a45 	.word	0x08008a45
 80089f0:	08008a35 	.word	0x08008a35
 80089f4:	08008a45 	.word	0x08008a45
 80089f8:	08008a45 	.word	0x08008a45
 80089fc:	08008a45 	.word	0x08008a45
 8008a00:	08008a45 	.word	0x08008a45
 8008a04:	08008a45 	.word	0x08008a45
 8008a08:	08008a45 	.word	0x08008a45
 8008a0c:	08008a45 	.word	0x08008a45
 8008a10:	08008a3d 	.word	0x08008a3d
 8008a14:	2301      	movs	r3, #1
 8008a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a1a:	e1c0      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a1c:	2304      	movs	r3, #4
 8008a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a22:	e1bc      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a24:	2308      	movs	r3, #8
 8008a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a2a:	e1b8      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a2c:	2310      	movs	r3, #16
 8008a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a32:	e1b4      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a34:	2320      	movs	r3, #32
 8008a36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a3a:	e1b0      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a3c:	2340      	movs	r3, #64	; 0x40
 8008a3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a42:	e1ac      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a44:	2380      	movs	r3, #128	; 0x80
 8008a46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a4a:	e1a8      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a75      	ldr	r2, [pc, #468]	; (8008c28 <UART_SetConfig+0x634>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d130      	bne.n	8008ab8 <UART_SetConfig+0x4c4>
 8008a56:	4b73      	ldr	r3, [pc, #460]	; (8008c24 <UART_SetConfig+0x630>)
 8008a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a5a:	f003 0307 	and.w	r3, r3, #7
 8008a5e:	2b05      	cmp	r3, #5
 8008a60:	d826      	bhi.n	8008ab0 <UART_SetConfig+0x4bc>
 8008a62:	a201      	add	r2, pc, #4	; (adr r2, 8008a68 <UART_SetConfig+0x474>)
 8008a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a68:	08008a81 	.word	0x08008a81
 8008a6c:	08008a89 	.word	0x08008a89
 8008a70:	08008a91 	.word	0x08008a91
 8008a74:	08008a99 	.word	0x08008a99
 8008a78:	08008aa1 	.word	0x08008aa1
 8008a7c:	08008aa9 	.word	0x08008aa9
 8008a80:	2300      	movs	r3, #0
 8008a82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a86:	e18a      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a88:	2304      	movs	r3, #4
 8008a8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a8e:	e186      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a90:	2308      	movs	r3, #8
 8008a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a96:	e182      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008a98:	2310      	movs	r3, #16
 8008a9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a9e:	e17e      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008aa0:	2320      	movs	r3, #32
 8008aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008aa6:	e17a      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008aa8:	2340      	movs	r3, #64	; 0x40
 8008aaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008aae:	e176      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008ab0:	2380      	movs	r3, #128	; 0x80
 8008ab2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ab6:	e172      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a5b      	ldr	r2, [pc, #364]	; (8008c2c <UART_SetConfig+0x638>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d130      	bne.n	8008b24 <UART_SetConfig+0x530>
 8008ac2:	4b58      	ldr	r3, [pc, #352]	; (8008c24 <UART_SetConfig+0x630>)
 8008ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ac6:	f003 0307 	and.w	r3, r3, #7
 8008aca:	2b05      	cmp	r3, #5
 8008acc:	d826      	bhi.n	8008b1c <UART_SetConfig+0x528>
 8008ace:	a201      	add	r2, pc, #4	; (adr r2, 8008ad4 <UART_SetConfig+0x4e0>)
 8008ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad4:	08008aed 	.word	0x08008aed
 8008ad8:	08008af5 	.word	0x08008af5
 8008adc:	08008afd 	.word	0x08008afd
 8008ae0:	08008b05 	.word	0x08008b05
 8008ae4:	08008b0d 	.word	0x08008b0d
 8008ae8:	08008b15 	.word	0x08008b15
 8008aec:	2300      	movs	r3, #0
 8008aee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008af2:	e154      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008af4:	2304      	movs	r3, #4
 8008af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008afa:	e150      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008afc:	2308      	movs	r3, #8
 8008afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008b02:	e14c      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008b04:	2310      	movs	r3, #16
 8008b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008b0a:	e148      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008b0c:	2320      	movs	r3, #32
 8008b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008b12:	e144      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008b14:	2340      	movs	r3, #64	; 0x40
 8008b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008b1a:	e140      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008b1c:	2380      	movs	r3, #128	; 0x80
 8008b1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008b22:	e13c      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a41      	ldr	r2, [pc, #260]	; (8008c30 <UART_SetConfig+0x63c>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	f040 8082 	bne.w	8008c34 <UART_SetConfig+0x640>
 8008b30:	4b3c      	ldr	r3, [pc, #240]	; (8008c24 <UART_SetConfig+0x630>)
 8008b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008b38:	2b28      	cmp	r3, #40	; 0x28
 8008b3a:	d86d      	bhi.n	8008c18 <UART_SetConfig+0x624>
 8008b3c:	a201      	add	r2, pc, #4	; (adr r2, 8008b44 <UART_SetConfig+0x550>)
 8008b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b42:	bf00      	nop
 8008b44:	08008be9 	.word	0x08008be9
 8008b48:	08008c19 	.word	0x08008c19
 8008b4c:	08008c19 	.word	0x08008c19
 8008b50:	08008c19 	.word	0x08008c19
 8008b54:	08008c19 	.word	0x08008c19
 8008b58:	08008c19 	.word	0x08008c19
 8008b5c:	08008c19 	.word	0x08008c19
 8008b60:	08008c19 	.word	0x08008c19
 8008b64:	08008bf1 	.word	0x08008bf1
 8008b68:	08008c19 	.word	0x08008c19
 8008b6c:	08008c19 	.word	0x08008c19
 8008b70:	08008c19 	.word	0x08008c19
 8008b74:	08008c19 	.word	0x08008c19
 8008b78:	08008c19 	.word	0x08008c19
 8008b7c:	08008c19 	.word	0x08008c19
 8008b80:	08008c19 	.word	0x08008c19
 8008b84:	08008bf9 	.word	0x08008bf9
 8008b88:	08008c19 	.word	0x08008c19
 8008b8c:	08008c19 	.word	0x08008c19
 8008b90:	08008c19 	.word	0x08008c19
 8008b94:	08008c19 	.word	0x08008c19
 8008b98:	08008c19 	.word	0x08008c19
 8008b9c:	08008c19 	.word	0x08008c19
 8008ba0:	08008c19 	.word	0x08008c19
 8008ba4:	08008c01 	.word	0x08008c01
 8008ba8:	08008c19 	.word	0x08008c19
 8008bac:	08008c19 	.word	0x08008c19
 8008bb0:	08008c19 	.word	0x08008c19
 8008bb4:	08008c19 	.word	0x08008c19
 8008bb8:	08008c19 	.word	0x08008c19
 8008bbc:	08008c19 	.word	0x08008c19
 8008bc0:	08008c19 	.word	0x08008c19
 8008bc4:	08008c09 	.word	0x08008c09
 8008bc8:	08008c19 	.word	0x08008c19
 8008bcc:	08008c19 	.word	0x08008c19
 8008bd0:	08008c19 	.word	0x08008c19
 8008bd4:	08008c19 	.word	0x08008c19
 8008bd8:	08008c19 	.word	0x08008c19
 8008bdc:	08008c19 	.word	0x08008c19
 8008be0:	08008c19 	.word	0x08008c19
 8008be4:	08008c11 	.word	0x08008c11
 8008be8:	2301      	movs	r3, #1
 8008bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bee:	e0d6      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008bf0:	2304      	movs	r3, #4
 8008bf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bf6:	e0d2      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008bf8:	2308      	movs	r3, #8
 8008bfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bfe:	e0ce      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008c00:	2310      	movs	r3, #16
 8008c02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c06:	e0ca      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008c08:	2320      	movs	r3, #32
 8008c0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c0e:	e0c6      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008c10:	2340      	movs	r3, #64	; 0x40
 8008c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c16:	e0c2      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008c18:	2380      	movs	r3, #128	; 0x80
 8008c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c1e:	e0be      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008c20:	40011400 	.word	0x40011400
 8008c24:	58024400 	.word	0x58024400
 8008c28:	40007800 	.word	0x40007800
 8008c2c:	40007c00 	.word	0x40007c00
 8008c30:	40011800 	.word	0x40011800
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4aad      	ldr	r2, [pc, #692]	; (8008ef0 <UART_SetConfig+0x8fc>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d176      	bne.n	8008d2c <UART_SetConfig+0x738>
 8008c3e:	4bad      	ldr	r3, [pc, #692]	; (8008ef4 <UART_SetConfig+0x900>)
 8008c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008c46:	2b28      	cmp	r3, #40	; 0x28
 8008c48:	d86c      	bhi.n	8008d24 <UART_SetConfig+0x730>
 8008c4a:	a201      	add	r2, pc, #4	; (adr r2, 8008c50 <UART_SetConfig+0x65c>)
 8008c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c50:	08008cf5 	.word	0x08008cf5
 8008c54:	08008d25 	.word	0x08008d25
 8008c58:	08008d25 	.word	0x08008d25
 8008c5c:	08008d25 	.word	0x08008d25
 8008c60:	08008d25 	.word	0x08008d25
 8008c64:	08008d25 	.word	0x08008d25
 8008c68:	08008d25 	.word	0x08008d25
 8008c6c:	08008d25 	.word	0x08008d25
 8008c70:	08008cfd 	.word	0x08008cfd
 8008c74:	08008d25 	.word	0x08008d25
 8008c78:	08008d25 	.word	0x08008d25
 8008c7c:	08008d25 	.word	0x08008d25
 8008c80:	08008d25 	.word	0x08008d25
 8008c84:	08008d25 	.word	0x08008d25
 8008c88:	08008d25 	.word	0x08008d25
 8008c8c:	08008d25 	.word	0x08008d25
 8008c90:	08008d05 	.word	0x08008d05
 8008c94:	08008d25 	.word	0x08008d25
 8008c98:	08008d25 	.word	0x08008d25
 8008c9c:	08008d25 	.word	0x08008d25
 8008ca0:	08008d25 	.word	0x08008d25
 8008ca4:	08008d25 	.word	0x08008d25
 8008ca8:	08008d25 	.word	0x08008d25
 8008cac:	08008d25 	.word	0x08008d25
 8008cb0:	08008d0d 	.word	0x08008d0d
 8008cb4:	08008d25 	.word	0x08008d25
 8008cb8:	08008d25 	.word	0x08008d25
 8008cbc:	08008d25 	.word	0x08008d25
 8008cc0:	08008d25 	.word	0x08008d25
 8008cc4:	08008d25 	.word	0x08008d25
 8008cc8:	08008d25 	.word	0x08008d25
 8008ccc:	08008d25 	.word	0x08008d25
 8008cd0:	08008d15 	.word	0x08008d15
 8008cd4:	08008d25 	.word	0x08008d25
 8008cd8:	08008d25 	.word	0x08008d25
 8008cdc:	08008d25 	.word	0x08008d25
 8008ce0:	08008d25 	.word	0x08008d25
 8008ce4:	08008d25 	.word	0x08008d25
 8008ce8:	08008d25 	.word	0x08008d25
 8008cec:	08008d25 	.word	0x08008d25
 8008cf0:	08008d1d 	.word	0x08008d1d
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cfa:	e050      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008cfc:	2304      	movs	r3, #4
 8008cfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d02:	e04c      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d04:	2308      	movs	r3, #8
 8008d06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d0a:	e048      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d0c:	2310      	movs	r3, #16
 8008d0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d12:	e044      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d14:	2320      	movs	r3, #32
 8008d16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d1a:	e040      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d1c:	2340      	movs	r3, #64	; 0x40
 8008d1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d22:	e03c      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d24:	2380      	movs	r3, #128	; 0x80
 8008d26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d2a:	e038      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a71      	ldr	r2, [pc, #452]	; (8008ef8 <UART_SetConfig+0x904>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d130      	bne.n	8008d98 <UART_SetConfig+0x7a4>
 8008d36:	4b6f      	ldr	r3, [pc, #444]	; (8008ef4 <UART_SetConfig+0x900>)
 8008d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d3a:	f003 0307 	and.w	r3, r3, #7
 8008d3e:	2b05      	cmp	r3, #5
 8008d40:	d826      	bhi.n	8008d90 <UART_SetConfig+0x79c>
 8008d42:	a201      	add	r2, pc, #4	; (adr r2, 8008d48 <UART_SetConfig+0x754>)
 8008d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d48:	08008d61 	.word	0x08008d61
 8008d4c:	08008d69 	.word	0x08008d69
 8008d50:	08008d71 	.word	0x08008d71
 8008d54:	08008d79 	.word	0x08008d79
 8008d58:	08008d81 	.word	0x08008d81
 8008d5c:	08008d89 	.word	0x08008d89
 8008d60:	2302      	movs	r3, #2
 8008d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d66:	e01a      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d68:	2304      	movs	r3, #4
 8008d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d6e:	e016      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d70:	2308      	movs	r3, #8
 8008d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d76:	e012      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d78:	2310      	movs	r3, #16
 8008d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d7e:	e00e      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d80:	2320      	movs	r3, #32
 8008d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d86:	e00a      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d88:	2340      	movs	r3, #64	; 0x40
 8008d8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d8e:	e006      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d90:	2380      	movs	r3, #128	; 0x80
 8008d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d96:	e002      	b.n	8008d9e <UART_SetConfig+0x7aa>
 8008d98:	2380      	movs	r3, #128	; 0x80
 8008d9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a55      	ldr	r2, [pc, #340]	; (8008ef8 <UART_SetConfig+0x904>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	f040 80f0 	bne.w	8008f8a <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008daa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008dae:	2b20      	cmp	r3, #32
 8008db0:	dc46      	bgt.n	8008e40 <UART_SetConfig+0x84c>
 8008db2:	2b02      	cmp	r3, #2
 8008db4:	db75      	blt.n	8008ea2 <UART_SetConfig+0x8ae>
 8008db6:	3b02      	subs	r3, #2
 8008db8:	2b1e      	cmp	r3, #30
 8008dba:	d872      	bhi.n	8008ea2 <UART_SetConfig+0x8ae>
 8008dbc:	a201      	add	r2, pc, #4	; (adr r2, 8008dc4 <UART_SetConfig+0x7d0>)
 8008dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dc2:	bf00      	nop
 8008dc4:	08008e47 	.word	0x08008e47
 8008dc8:	08008ea3 	.word	0x08008ea3
 8008dcc:	08008e4f 	.word	0x08008e4f
 8008dd0:	08008ea3 	.word	0x08008ea3
 8008dd4:	08008ea3 	.word	0x08008ea3
 8008dd8:	08008ea3 	.word	0x08008ea3
 8008ddc:	08008e5f 	.word	0x08008e5f
 8008de0:	08008ea3 	.word	0x08008ea3
 8008de4:	08008ea3 	.word	0x08008ea3
 8008de8:	08008ea3 	.word	0x08008ea3
 8008dec:	08008ea3 	.word	0x08008ea3
 8008df0:	08008ea3 	.word	0x08008ea3
 8008df4:	08008ea3 	.word	0x08008ea3
 8008df8:	08008ea3 	.word	0x08008ea3
 8008dfc:	08008e6f 	.word	0x08008e6f
 8008e00:	08008ea3 	.word	0x08008ea3
 8008e04:	08008ea3 	.word	0x08008ea3
 8008e08:	08008ea3 	.word	0x08008ea3
 8008e0c:	08008ea3 	.word	0x08008ea3
 8008e10:	08008ea3 	.word	0x08008ea3
 8008e14:	08008ea3 	.word	0x08008ea3
 8008e18:	08008ea3 	.word	0x08008ea3
 8008e1c:	08008ea3 	.word	0x08008ea3
 8008e20:	08008ea3 	.word	0x08008ea3
 8008e24:	08008ea3 	.word	0x08008ea3
 8008e28:	08008ea3 	.word	0x08008ea3
 8008e2c:	08008ea3 	.word	0x08008ea3
 8008e30:	08008ea3 	.word	0x08008ea3
 8008e34:	08008ea3 	.word	0x08008ea3
 8008e38:	08008ea3 	.word	0x08008ea3
 8008e3c:	08008e95 	.word	0x08008e95
 8008e40:	2b40      	cmp	r3, #64	; 0x40
 8008e42:	d02a      	beq.n	8008e9a <UART_SetConfig+0x8a6>
 8008e44:	e02d      	b.n	8008ea2 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008e46:	f7fe f8d5 	bl	8006ff4 <HAL_RCCEx_GetD3PCLK1Freq>
 8008e4a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008e4c:	e02f      	b.n	8008eae <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e4e:	f107 0314 	add.w	r3, r7, #20
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7fe f8e4 	bl	8007020 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008e58:	69bb      	ldr	r3, [r7, #24]
 8008e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e5c:	e027      	b.n	8008eae <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e5e:	f107 0308 	add.w	r3, r7, #8
 8008e62:	4618      	mov	r0, r3
 8008e64:	f7fe fa30 	bl	80072c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e6c:	e01f      	b.n	8008eae <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e6e:	4b21      	ldr	r3, [pc, #132]	; (8008ef4 <UART_SetConfig+0x900>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f003 0320 	and.w	r3, r3, #32
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d009      	beq.n	8008e8e <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008e7a:	4b1e      	ldr	r3, [pc, #120]	; (8008ef4 <UART_SetConfig+0x900>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	08db      	lsrs	r3, r3, #3
 8008e80:	f003 0303 	and.w	r3, r3, #3
 8008e84:	4a1d      	ldr	r2, [pc, #116]	; (8008efc <UART_SetConfig+0x908>)
 8008e86:	fa22 f303 	lsr.w	r3, r2, r3
 8008e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e8c:	e00f      	b.n	8008eae <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8008e8e:	4b1b      	ldr	r3, [pc, #108]	; (8008efc <UART_SetConfig+0x908>)
 8008e90:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e92:	e00c      	b.n	8008eae <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008e94:	4b1a      	ldr	r3, [pc, #104]	; (8008f00 <UART_SetConfig+0x90c>)
 8008e96:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e98:	e009      	b.n	8008eae <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008ea0:	e005      	b.n	8008eae <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008eac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 81e6 	beq.w	8009282 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eba:	4a12      	ldr	r2, [pc, #72]	; (8008f04 <UART_SetConfig+0x910>)
 8008ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ec4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ec8:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	685a      	ldr	r2, [r3, #4]
 8008ece:	4613      	mov	r3, r2
 8008ed0:	005b      	lsls	r3, r3, #1
 8008ed2:	4413      	add	r3, r2
 8008ed4:	6a3a      	ldr	r2, [r7, #32]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d305      	bcc.n	8008ee6 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ee0:	6a3a      	ldr	r2, [r7, #32]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d910      	bls.n	8008f08 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8008eec:	e1c9      	b.n	8009282 <UART_SetConfig+0xc8e>
 8008eee:	bf00      	nop
 8008ef0:	40011c00 	.word	0x40011c00
 8008ef4:	58024400 	.word	0x58024400
 8008ef8:	58000c00 	.word	0x58000c00
 8008efc:	03d09000 	.word	0x03d09000
 8008f00:	003d0900 	.word	0x003d0900
 8008f04:	080196e8 	.word	0x080196e8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f04f 0100 	mov.w	r1, #0
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f14:	4ac1      	ldr	r2, [pc, #772]	; (800921c <UART_SetConfig+0xc28>)
 8008f16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f1a:	b29a      	uxth	r2, r3
 8008f1c:	f04f 0300 	mov.w	r3, #0
 8008f20:	f7f7 fa4e 	bl	80003c0 <__aeabi_uldivmod>
 8008f24:	4602      	mov	r2, r0
 8008f26:	460b      	mov	r3, r1
 8008f28:	4610      	mov	r0, r2
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	f04f 0200 	mov.w	r2, #0
 8008f30:	f04f 0300 	mov.w	r3, #0
 8008f34:	020b      	lsls	r3, r1, #8
 8008f36:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008f3a:	0202      	lsls	r2, r0, #8
 8008f3c:	6879      	ldr	r1, [r7, #4]
 8008f3e:	6849      	ldr	r1, [r1, #4]
 8008f40:	0849      	lsrs	r1, r1, #1
 8008f42:	4608      	mov	r0, r1
 8008f44:	f04f 0100 	mov.w	r1, #0
 8008f48:	1814      	adds	r4, r2, r0
 8008f4a:	eb43 0501 	adc.w	r5, r3, r1
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	461a      	mov	r2, r3
 8008f54:	f04f 0300 	mov.w	r3, #0
 8008f58:	4620      	mov	r0, r4
 8008f5a:	4629      	mov	r1, r5
 8008f5c:	f7f7 fa30 	bl	80003c0 <__aeabi_uldivmod>
 8008f60:	4602      	mov	r2, r0
 8008f62:	460b      	mov	r3, r1
 8008f64:	4613      	mov	r3, r2
 8008f66:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f6e:	d308      	bcc.n	8008f82 <UART_SetConfig+0x98e>
 8008f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f76:	d204      	bcs.n	8008f82 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f7e:	60da      	str	r2, [r3, #12]
 8008f80:	e17f      	b.n	8009282 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8008f88:	e17b      	b.n	8009282 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	69db      	ldr	r3, [r3, #28]
 8008f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f92:	f040 80bd 	bne.w	8009110 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 8008f96:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008f9a:	2b20      	cmp	r3, #32
 8008f9c:	dc48      	bgt.n	8009030 <UART_SetConfig+0xa3c>
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	db7b      	blt.n	800909a <UART_SetConfig+0xaa6>
 8008fa2:	2b20      	cmp	r3, #32
 8008fa4:	d879      	bhi.n	800909a <UART_SetConfig+0xaa6>
 8008fa6:	a201      	add	r2, pc, #4	; (adr r2, 8008fac <UART_SetConfig+0x9b8>)
 8008fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fac:	08009037 	.word	0x08009037
 8008fb0:	0800903f 	.word	0x0800903f
 8008fb4:	0800909b 	.word	0x0800909b
 8008fb8:	0800909b 	.word	0x0800909b
 8008fbc:	08009047 	.word	0x08009047
 8008fc0:	0800909b 	.word	0x0800909b
 8008fc4:	0800909b 	.word	0x0800909b
 8008fc8:	0800909b 	.word	0x0800909b
 8008fcc:	08009057 	.word	0x08009057
 8008fd0:	0800909b 	.word	0x0800909b
 8008fd4:	0800909b 	.word	0x0800909b
 8008fd8:	0800909b 	.word	0x0800909b
 8008fdc:	0800909b 	.word	0x0800909b
 8008fe0:	0800909b 	.word	0x0800909b
 8008fe4:	0800909b 	.word	0x0800909b
 8008fe8:	0800909b 	.word	0x0800909b
 8008fec:	08009067 	.word	0x08009067
 8008ff0:	0800909b 	.word	0x0800909b
 8008ff4:	0800909b 	.word	0x0800909b
 8008ff8:	0800909b 	.word	0x0800909b
 8008ffc:	0800909b 	.word	0x0800909b
 8009000:	0800909b 	.word	0x0800909b
 8009004:	0800909b 	.word	0x0800909b
 8009008:	0800909b 	.word	0x0800909b
 800900c:	0800909b 	.word	0x0800909b
 8009010:	0800909b 	.word	0x0800909b
 8009014:	0800909b 	.word	0x0800909b
 8009018:	0800909b 	.word	0x0800909b
 800901c:	0800909b 	.word	0x0800909b
 8009020:	0800909b 	.word	0x0800909b
 8009024:	0800909b 	.word	0x0800909b
 8009028:	0800909b 	.word	0x0800909b
 800902c:	0800908d 	.word	0x0800908d
 8009030:	2b40      	cmp	r3, #64	; 0x40
 8009032:	d02e      	beq.n	8009092 <UART_SetConfig+0xa9e>
 8009034:	e031      	b.n	800909a <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009036:	f7fd f8b7 	bl	80061a8 <HAL_RCC_GetPCLK1Freq>
 800903a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800903c:	e033      	b.n	80090a6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800903e:	f7fd f8c9 	bl	80061d4 <HAL_RCC_GetPCLK2Freq>
 8009042:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009044:	e02f      	b.n	80090a6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009046:	f107 0314 	add.w	r3, r7, #20
 800904a:	4618      	mov	r0, r3
 800904c:	f7fd ffe8 	bl	8007020 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009054:	e027      	b.n	80090a6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009056:	f107 0308 	add.w	r3, r7, #8
 800905a:	4618      	mov	r0, r3
 800905c:	f7fe f934 	bl	80072c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009064:	e01f      	b.n	80090a6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009066:	4b6e      	ldr	r3, [pc, #440]	; (8009220 <UART_SetConfig+0xc2c>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f003 0320 	and.w	r3, r3, #32
 800906e:	2b00      	cmp	r3, #0
 8009070:	d009      	beq.n	8009086 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009072:	4b6b      	ldr	r3, [pc, #428]	; (8009220 <UART_SetConfig+0xc2c>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	08db      	lsrs	r3, r3, #3
 8009078:	f003 0303 	and.w	r3, r3, #3
 800907c:	4a69      	ldr	r2, [pc, #420]	; (8009224 <UART_SetConfig+0xc30>)
 800907e:	fa22 f303 	lsr.w	r3, r2, r3
 8009082:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009084:	e00f      	b.n	80090a6 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8009086:	4b67      	ldr	r3, [pc, #412]	; (8009224 <UART_SetConfig+0xc30>)
 8009088:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800908a:	e00c      	b.n	80090a6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800908c:	4b66      	ldr	r3, [pc, #408]	; (8009228 <UART_SetConfig+0xc34>)
 800908e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009090:	e009      	b.n	80090a6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009092:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009096:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009098:	e005      	b.n	80090a6 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 800909a:	2300      	movs	r3, #0
 800909c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80090a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80090a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	f000 80ea 	beq.w	8009282 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b2:	4a5a      	ldr	r2, [pc, #360]	; (800921c <UART_SetConfig+0xc28>)
 80090b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80090b8:	461a      	mov	r2, r3
 80090ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80090c0:	005a      	lsls	r2, r3, #1
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	085b      	lsrs	r3, r3, #1
 80090c8:	441a      	add	r2, r3
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80090d2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090d6:	2b0f      	cmp	r3, #15
 80090d8:	d916      	bls.n	8009108 <UART_SetConfig+0xb14>
 80090da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090e0:	d212      	bcs.n	8009108 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80090e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e4:	b29b      	uxth	r3, r3
 80090e6:	f023 030f 	bic.w	r3, r3, #15
 80090ea:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80090ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ee:	085b      	lsrs	r3, r3, #1
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	f003 0307 	and.w	r3, r3, #7
 80090f6:	b29a      	uxth	r2, r3
 80090f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80090fa:	4313      	orrs	r3, r2
 80090fc:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009104:	60da      	str	r2, [r3, #12]
 8009106:	e0bc      	b.n	8009282 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800910e:	e0b8      	b.n	8009282 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009110:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009114:	2b20      	cmp	r3, #32
 8009116:	dc4b      	bgt.n	80091b0 <UART_SetConfig+0xbbc>
 8009118:	2b00      	cmp	r3, #0
 800911a:	f2c0 8087 	blt.w	800922c <UART_SetConfig+0xc38>
 800911e:	2b20      	cmp	r3, #32
 8009120:	f200 8084 	bhi.w	800922c <UART_SetConfig+0xc38>
 8009124:	a201      	add	r2, pc, #4	; (adr r2, 800912c <UART_SetConfig+0xb38>)
 8009126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800912a:	bf00      	nop
 800912c:	080091b7 	.word	0x080091b7
 8009130:	080091bf 	.word	0x080091bf
 8009134:	0800922d 	.word	0x0800922d
 8009138:	0800922d 	.word	0x0800922d
 800913c:	080091c7 	.word	0x080091c7
 8009140:	0800922d 	.word	0x0800922d
 8009144:	0800922d 	.word	0x0800922d
 8009148:	0800922d 	.word	0x0800922d
 800914c:	080091d7 	.word	0x080091d7
 8009150:	0800922d 	.word	0x0800922d
 8009154:	0800922d 	.word	0x0800922d
 8009158:	0800922d 	.word	0x0800922d
 800915c:	0800922d 	.word	0x0800922d
 8009160:	0800922d 	.word	0x0800922d
 8009164:	0800922d 	.word	0x0800922d
 8009168:	0800922d 	.word	0x0800922d
 800916c:	080091e7 	.word	0x080091e7
 8009170:	0800922d 	.word	0x0800922d
 8009174:	0800922d 	.word	0x0800922d
 8009178:	0800922d 	.word	0x0800922d
 800917c:	0800922d 	.word	0x0800922d
 8009180:	0800922d 	.word	0x0800922d
 8009184:	0800922d 	.word	0x0800922d
 8009188:	0800922d 	.word	0x0800922d
 800918c:	0800922d 	.word	0x0800922d
 8009190:	0800922d 	.word	0x0800922d
 8009194:	0800922d 	.word	0x0800922d
 8009198:	0800922d 	.word	0x0800922d
 800919c:	0800922d 	.word	0x0800922d
 80091a0:	0800922d 	.word	0x0800922d
 80091a4:	0800922d 	.word	0x0800922d
 80091a8:	0800922d 	.word	0x0800922d
 80091ac:	0800920d 	.word	0x0800920d
 80091b0:	2b40      	cmp	r3, #64	; 0x40
 80091b2:	d02e      	beq.n	8009212 <UART_SetConfig+0xc1e>
 80091b4:	e03a      	b.n	800922c <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091b6:	f7fc fff7 	bl	80061a8 <HAL_RCC_GetPCLK1Freq>
 80091ba:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80091bc:	e03c      	b.n	8009238 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091be:	f7fd f809 	bl	80061d4 <HAL_RCC_GetPCLK2Freq>
 80091c2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80091c4:	e038      	b.n	8009238 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091c6:	f107 0314 	add.w	r3, r7, #20
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7fd ff28 	bl	8007020 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80091d4:	e030      	b.n	8009238 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091d6:	f107 0308 	add.w	r3, r7, #8
 80091da:	4618      	mov	r0, r3
 80091dc:	f7fe f874 	bl	80072c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80091e4:	e028      	b.n	8009238 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091e6:	4b0e      	ldr	r3, [pc, #56]	; (8009220 <UART_SetConfig+0xc2c>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f003 0320 	and.w	r3, r3, #32
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d009      	beq.n	8009206 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80091f2:	4b0b      	ldr	r3, [pc, #44]	; (8009220 <UART_SetConfig+0xc2c>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	08db      	lsrs	r3, r3, #3
 80091f8:	f003 0303 	and.w	r3, r3, #3
 80091fc:	4a09      	ldr	r2, [pc, #36]	; (8009224 <UART_SetConfig+0xc30>)
 80091fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009202:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009204:	e018      	b.n	8009238 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8009206:	4b07      	ldr	r3, [pc, #28]	; (8009224 <UART_SetConfig+0xc30>)
 8009208:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800920a:	e015      	b.n	8009238 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800920c:	4b06      	ldr	r3, [pc, #24]	; (8009228 <UART_SetConfig+0xc34>)
 800920e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009210:	e012      	b.n	8009238 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009216:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009218:	e00e      	b.n	8009238 <UART_SetConfig+0xc44>
 800921a:	bf00      	nop
 800921c:	080196e8 	.word	0x080196e8
 8009220:	58024400 	.word	0x58024400
 8009224:	03d09000 	.word	0x03d09000
 8009228:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800922c:	2300      	movs	r3, #0
 800922e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009230:	2301      	movs	r3, #1
 8009232:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009236:	bf00      	nop
    }

    if (pclk != 0U)
 8009238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800923a:	2b00      	cmp	r3, #0
 800923c:	d021      	beq.n	8009282 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009242:	4a1a      	ldr	r2, [pc, #104]	; (80092ac <UART_SetConfig+0xcb8>)
 8009244:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009248:	461a      	mov	r2, r3
 800924a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800924c:	fbb3 f2f2 	udiv	r2, r3, r2
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	085b      	lsrs	r3, r3, #1
 8009256:	441a      	add	r2, r3
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009260:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009264:	2b0f      	cmp	r3, #15
 8009266:	d909      	bls.n	800927c <UART_SetConfig+0xc88>
 8009268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800926a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800926e:	d205      	bcs.n	800927c <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009272:	b29a      	uxth	r2, r3
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	60da      	str	r2, [r3, #12]
 800927a:	e002      	b.n	8009282 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800927c:	2301      	movs	r3, #1
 800927e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2201      	movs	r2, #1
 8009286:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2201      	movs	r2, #1
 800928e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800929e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3738      	adds	r7, #56	; 0x38
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bdb0      	pop	{r4, r5, r7, pc}
 80092aa:	bf00      	nop
 80092ac:	080196e8 	.word	0x080196e8

080092b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092bc:	f003 0301 	and.w	r3, r3, #1
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d00a      	beq.n	80092da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	430a      	orrs	r2, r1
 80092d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092de:	f003 0302 	and.w	r3, r3, #2
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d00a      	beq.n	80092fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	430a      	orrs	r2, r1
 80092fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009300:	f003 0304 	and.w	r3, r3, #4
 8009304:	2b00      	cmp	r3, #0
 8009306:	d00a      	beq.n	800931e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	430a      	orrs	r2, r1
 800931c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009322:	f003 0308 	and.w	r3, r3, #8
 8009326:	2b00      	cmp	r3, #0
 8009328:	d00a      	beq.n	8009340 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	430a      	orrs	r2, r1
 800933e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009344:	f003 0310 	and.w	r3, r3, #16
 8009348:	2b00      	cmp	r3, #0
 800934a:	d00a      	beq.n	8009362 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	430a      	orrs	r2, r1
 8009360:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009366:	f003 0320 	and.w	r3, r3, #32
 800936a:	2b00      	cmp	r3, #0
 800936c:	d00a      	beq.n	8009384 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	689b      	ldr	r3, [r3, #8]
 8009374:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	430a      	orrs	r2, r1
 8009382:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800938c:	2b00      	cmp	r3, #0
 800938e:	d01a      	beq.n	80093c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	430a      	orrs	r2, r1
 80093a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80093ae:	d10a      	bne.n	80093c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	430a      	orrs	r2, r1
 80093c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d00a      	beq.n	80093e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	430a      	orrs	r2, r1
 80093e6:	605a      	str	r2, [r3, #4]
  }
}
 80093e8:	bf00      	nop
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b086      	sub	sp, #24
 80093f8:	af02      	add	r7, sp, #8
 80093fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009404:	f7f9 f90a 	bl	800261c <HAL_GetTick>
 8009408:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f003 0308 	and.w	r3, r3, #8
 8009414:	2b08      	cmp	r3, #8
 8009416:	d10e      	bne.n	8009436 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009418:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800941c:	9300      	str	r3, [sp, #0]
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2200      	movs	r2, #0
 8009422:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f82f 	bl	800948a <UART_WaitOnFlagUntilTimeout>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009432:	2303      	movs	r3, #3
 8009434:	e025      	b.n	8009482 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f003 0304 	and.w	r3, r3, #4
 8009440:	2b04      	cmp	r3, #4
 8009442:	d10e      	bne.n	8009462 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009444:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009448:	9300      	str	r3, [sp, #0]
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2200      	movs	r2, #0
 800944e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 f819 	bl	800948a <UART_WaitOnFlagUntilTimeout>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d001      	beq.n	8009462 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800945e:	2303      	movs	r3, #3
 8009460:	e00f      	b.n	8009482 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2220      	movs	r2, #32
 8009466:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2220      	movs	r2, #32
 800946e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2200      	movs	r2, #0
 8009476:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009480:	2300      	movs	r3, #0
}
 8009482:	4618      	mov	r0, r3
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}

0800948a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b09c      	sub	sp, #112	; 0x70
 800948e:	af00      	add	r7, sp, #0
 8009490:	60f8      	str	r0, [r7, #12]
 8009492:	60b9      	str	r1, [r7, #8]
 8009494:	603b      	str	r3, [r7, #0]
 8009496:	4613      	mov	r3, r2
 8009498:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800949a:	e0a9      	b.n	80095f0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800949c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800949e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a2:	f000 80a5 	beq.w	80095f0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094a6:	f7f9 f8b9 	bl	800261c <HAL_GetTick>
 80094aa:	4602      	mov	r2, r0
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d302      	bcc.n	80094bc <UART_WaitOnFlagUntilTimeout+0x32>
 80094b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d140      	bne.n	800953e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094c4:	e853 3f00 	ldrex	r3, [r3]
 80094c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80094ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80094d0:	667b      	str	r3, [r7, #100]	; 0x64
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	461a      	mov	r2, r3
 80094d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094dc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094de:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80094e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80094e2:	e841 2300 	strex	r3, r2, [r1]
 80094e6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80094e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1e6      	bne.n	80094bc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	3308      	adds	r3, #8
 80094f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094f8:	e853 3f00 	ldrex	r3, [r3]
 80094fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009500:	f023 0301 	bic.w	r3, r3, #1
 8009504:	663b      	str	r3, [r7, #96]	; 0x60
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	3308      	adds	r3, #8
 800950c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800950e:	64ba      	str	r2, [r7, #72]	; 0x48
 8009510:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009512:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009514:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009516:	e841 2300 	strex	r3, r2, [r1]
 800951a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800951c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800951e:	2b00      	cmp	r3, #0
 8009520:	d1e5      	bne.n	80094ee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2220      	movs	r2, #32
 8009526:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	2220      	movs	r2, #32
 800952e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2200      	movs	r2, #0
 8009536:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800953a:	2303      	movs	r3, #3
 800953c:	e069      	b.n	8009612 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 0304 	and.w	r3, r3, #4
 8009548:	2b00      	cmp	r3, #0
 800954a:	d051      	beq.n	80095f0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	69db      	ldr	r3, [r3, #28]
 8009552:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009556:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800955a:	d149      	bne.n	80095f0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009564:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800956e:	e853 3f00 	ldrex	r3, [r3]
 8009572:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009576:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800957a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	461a      	mov	r2, r3
 8009582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009584:	637b      	str	r3, [r7, #52]	; 0x34
 8009586:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009588:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800958a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800958c:	e841 2300 	strex	r3, r2, [r1]
 8009590:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009594:	2b00      	cmp	r3, #0
 8009596:	d1e6      	bne.n	8009566 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3308      	adds	r3, #8
 800959e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	e853 3f00 	ldrex	r3, [r3]
 80095a6:	613b      	str	r3, [r7, #16]
   return(result);
 80095a8:	693b      	ldr	r3, [r7, #16]
 80095aa:	f023 0301 	bic.w	r3, r3, #1
 80095ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	3308      	adds	r3, #8
 80095b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80095b8:	623a      	str	r2, [r7, #32]
 80095ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095bc:	69f9      	ldr	r1, [r7, #28]
 80095be:	6a3a      	ldr	r2, [r7, #32]
 80095c0:	e841 2300 	strex	r3, r2, [r1]
 80095c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d1e5      	bne.n	8009598 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2220      	movs	r2, #32
 80095d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	2220      	movs	r2, #32
 80095d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2220      	movs	r2, #32
 80095e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2200      	movs	r2, #0
 80095e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80095ec:	2303      	movs	r3, #3
 80095ee:	e010      	b.n	8009612 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	69da      	ldr	r2, [r3, #28]
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	4013      	ands	r3, r2
 80095fa:	68ba      	ldr	r2, [r7, #8]
 80095fc:	429a      	cmp	r2, r3
 80095fe:	bf0c      	ite	eq
 8009600:	2301      	moveq	r3, #1
 8009602:	2300      	movne	r3, #0
 8009604:	b2db      	uxtb	r3, r3
 8009606:	461a      	mov	r2, r3
 8009608:	79fb      	ldrb	r3, [r7, #7]
 800960a:	429a      	cmp	r2, r3
 800960c:	f43f af46 	beq.w	800949c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009610:	2300      	movs	r3, #0
}
 8009612:	4618      	mov	r0, r3
 8009614:	3770      	adds	r7, #112	; 0x70
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}

0800961a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800961a:	b480      	push	{r7}
 800961c:	b085      	sub	sp, #20
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009628:	2b01      	cmp	r3, #1
 800962a:	d101      	bne.n	8009630 <HAL_UARTEx_DisableFifoMode+0x16>
 800962c:	2302      	movs	r3, #2
 800962e:	e027      	b.n	8009680 <HAL_UARTEx_DisableFifoMode+0x66>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2224      	movs	r2, #36	; 0x24
 800963c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	681a      	ldr	r2, [r3, #0]
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f022 0201 	bic.w	r2, r2, #1
 8009656:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800965e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2220      	movs	r2, #32
 8009672:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2200      	movs	r2, #0
 800967a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800967e:	2300      	movs	r3, #0
}
 8009680:	4618      	mov	r0, r3
 8009682:	3714      	adds	r7, #20
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr

0800968c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800969c:	2b01      	cmp	r3, #1
 800969e:	d101      	bne.n	80096a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80096a0:	2302      	movs	r3, #2
 80096a2:	e02d      	b.n	8009700 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2224      	movs	r2, #36	; 0x24
 80096b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f022 0201 	bic.w	r2, r2, #1
 80096ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	689b      	ldr	r3, [r3, #8]
 80096d2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	430a      	orrs	r2, r1
 80096de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 f84f 	bl	8009784 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2220      	movs	r2, #32
 80096f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2200      	movs	r2, #0
 80096fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3710      	adds	r7, #16
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009718:	2b01      	cmp	r3, #1
 800971a:	d101      	bne.n	8009720 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800971c:	2302      	movs	r3, #2
 800971e:	e02d      	b.n	800977c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2201      	movs	r2, #1
 8009724:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2224      	movs	r2, #36	; 0x24
 800972c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f022 0201 	bic.w	r2, r2, #1
 8009746:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	430a      	orrs	r2, r1
 800975a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 f811 	bl	8009784 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	68fa      	ldr	r2, [r7, #12]
 8009768:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2220      	movs	r2, #32
 800976e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2200      	movs	r2, #0
 8009776:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800977a:	2300      	movs	r3, #0
}
 800977c:	4618      	mov	r0, r3
 800977e:	3710      	adds	r7, #16
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009784:	b480      	push	{r7}
 8009786:	b085      	sub	sp, #20
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009790:	2b00      	cmp	r3, #0
 8009792:	d108      	bne.n	80097a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2201      	movs	r2, #1
 80097a0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80097a4:	e031      	b.n	800980a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80097a6:	2310      	movs	r3, #16
 80097a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80097aa:	2310      	movs	r3, #16
 80097ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	689b      	ldr	r3, [r3, #8]
 80097b4:	0e5b      	lsrs	r3, r3, #25
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	f003 0307 	and.w	r3, r3, #7
 80097bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	689b      	ldr	r3, [r3, #8]
 80097c4:	0f5b      	lsrs	r3, r3, #29
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	f003 0307 	and.w	r3, r3, #7
 80097cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097ce:	7bbb      	ldrb	r3, [r7, #14]
 80097d0:	7b3a      	ldrb	r2, [r7, #12]
 80097d2:	4911      	ldr	r1, [pc, #68]	; (8009818 <UARTEx_SetNbDataToProcess+0x94>)
 80097d4:	5c8a      	ldrb	r2, [r1, r2]
 80097d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80097da:	7b3a      	ldrb	r2, [r7, #12]
 80097dc:	490f      	ldr	r1, [pc, #60]	; (800981c <UARTEx_SetNbDataToProcess+0x98>)
 80097de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80097e4:	b29a      	uxth	r2, r3
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097ec:	7bfb      	ldrb	r3, [r7, #15]
 80097ee:	7b7a      	ldrb	r2, [r7, #13]
 80097f0:	4909      	ldr	r1, [pc, #36]	; (8009818 <UARTEx_SetNbDataToProcess+0x94>)
 80097f2:	5c8a      	ldrb	r2, [r1, r2]
 80097f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80097f8:	7b7a      	ldrb	r2, [r7, #13]
 80097fa:	4908      	ldr	r1, [pc, #32]	; (800981c <UARTEx_SetNbDataToProcess+0x98>)
 80097fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8009802:	b29a      	uxth	r2, r3
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800980a:	bf00      	nop
 800980c:	3714      	adds	r7, #20
 800980e:	46bd      	mov	sp, r7
 8009810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop
 8009818:	08019700 	.word	0x08019700
 800981c:	08019708 	.word	0x08019708

08009820 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8009826:	4b8d      	ldr	r3, [pc, #564]	; (8009a5c <MX_LWIP_Init+0x23c>)
 8009828:	22c0      	movs	r2, #192	; 0xc0
 800982a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800982c:	4b8b      	ldr	r3, [pc, #556]	; (8009a5c <MX_LWIP_Init+0x23c>)
 800982e:	22a8      	movs	r2, #168	; 0xa8
 8009830:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8009832:	4b8a      	ldr	r3, [pc, #552]	; (8009a5c <MX_LWIP_Init+0x23c>)
 8009834:	2201      	movs	r2, #1
 8009836:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 200;
 8009838:	4b88      	ldr	r3, [pc, #544]	; (8009a5c <MX_LWIP_Init+0x23c>)
 800983a:	22c8      	movs	r2, #200	; 0xc8
 800983c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800983e:	4b88      	ldr	r3, [pc, #544]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009840:	22ff      	movs	r2, #255	; 0xff
 8009842:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009844:	4b86      	ldr	r3, [pc, #536]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009846:	22ff      	movs	r2, #255	; 0xff
 8009848:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800984a:	4b85      	ldr	r3, [pc, #532]	; (8009a60 <MX_LWIP_Init+0x240>)
 800984c:	22ff      	movs	r2, #255	; 0xff
 800984e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8009850:	4b83      	ldr	r3, [pc, #524]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009852:	2200      	movs	r2, #0
 8009854:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8009856:	4b83      	ldr	r3, [pc, #524]	; (8009a64 <MX_LWIP_Init+0x244>)
 8009858:	22c0      	movs	r2, #192	; 0xc0
 800985a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800985c:	4b81      	ldr	r3, [pc, #516]	; (8009a64 <MX_LWIP_Init+0x244>)
 800985e:	22a8      	movs	r2, #168	; 0xa8
 8009860:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8009862:	4b80      	ldr	r3, [pc, #512]	; (8009a64 <MX_LWIP_Init+0x244>)
 8009864:	2201      	movs	r2, #1
 8009866:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8009868:	4b7e      	ldr	r3, [pc, #504]	; (8009a64 <MX_LWIP_Init+0x244>)
 800986a:	2201      	movs	r2, #1
 800986c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800986e:	f000 fdb9 	bl	800a3e4 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8009872:	4b7a      	ldr	r3, [pc, #488]	; (8009a5c <MX_LWIP_Init+0x23c>)
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	061a      	lsls	r2, r3, #24
 8009878:	4b78      	ldr	r3, [pc, #480]	; (8009a5c <MX_LWIP_Init+0x23c>)
 800987a:	785b      	ldrb	r3, [r3, #1]
 800987c:	041b      	lsls	r3, r3, #16
 800987e:	431a      	orrs	r2, r3
 8009880:	4b76      	ldr	r3, [pc, #472]	; (8009a5c <MX_LWIP_Init+0x23c>)
 8009882:	789b      	ldrb	r3, [r3, #2]
 8009884:	021b      	lsls	r3, r3, #8
 8009886:	4313      	orrs	r3, r2
 8009888:	4a74      	ldr	r2, [pc, #464]	; (8009a5c <MX_LWIP_Init+0x23c>)
 800988a:	78d2      	ldrb	r2, [r2, #3]
 800988c:	4313      	orrs	r3, r2
 800988e:	061a      	lsls	r2, r3, #24
 8009890:	4b72      	ldr	r3, [pc, #456]	; (8009a5c <MX_LWIP_Init+0x23c>)
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	0619      	lsls	r1, r3, #24
 8009896:	4b71      	ldr	r3, [pc, #452]	; (8009a5c <MX_LWIP_Init+0x23c>)
 8009898:	785b      	ldrb	r3, [r3, #1]
 800989a:	041b      	lsls	r3, r3, #16
 800989c:	4319      	orrs	r1, r3
 800989e:	4b6f      	ldr	r3, [pc, #444]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098a0:	789b      	ldrb	r3, [r3, #2]
 80098a2:	021b      	lsls	r3, r3, #8
 80098a4:	430b      	orrs	r3, r1
 80098a6:	496d      	ldr	r1, [pc, #436]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098a8:	78c9      	ldrb	r1, [r1, #3]
 80098aa:	430b      	orrs	r3, r1
 80098ac:	021b      	lsls	r3, r3, #8
 80098ae:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80098b2:	431a      	orrs	r2, r3
 80098b4:	4b69      	ldr	r3, [pc, #420]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	0619      	lsls	r1, r3, #24
 80098ba:	4b68      	ldr	r3, [pc, #416]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098bc:	785b      	ldrb	r3, [r3, #1]
 80098be:	041b      	lsls	r3, r3, #16
 80098c0:	4319      	orrs	r1, r3
 80098c2:	4b66      	ldr	r3, [pc, #408]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098c4:	789b      	ldrb	r3, [r3, #2]
 80098c6:	021b      	lsls	r3, r3, #8
 80098c8:	430b      	orrs	r3, r1
 80098ca:	4964      	ldr	r1, [pc, #400]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098cc:	78c9      	ldrb	r1, [r1, #3]
 80098ce:	430b      	orrs	r3, r1
 80098d0:	0a1b      	lsrs	r3, r3, #8
 80098d2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80098d6:	431a      	orrs	r2, r3
 80098d8:	4b60      	ldr	r3, [pc, #384]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	0619      	lsls	r1, r3, #24
 80098de:	4b5f      	ldr	r3, [pc, #380]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098e0:	785b      	ldrb	r3, [r3, #1]
 80098e2:	041b      	lsls	r3, r3, #16
 80098e4:	4319      	orrs	r1, r3
 80098e6:	4b5d      	ldr	r3, [pc, #372]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098e8:	789b      	ldrb	r3, [r3, #2]
 80098ea:	021b      	lsls	r3, r3, #8
 80098ec:	430b      	orrs	r3, r1
 80098ee:	495b      	ldr	r1, [pc, #364]	; (8009a5c <MX_LWIP_Init+0x23c>)
 80098f0:	78c9      	ldrb	r1, [r1, #3]
 80098f2:	430b      	orrs	r3, r1
 80098f4:	0e1b      	lsrs	r3, r3, #24
 80098f6:	4313      	orrs	r3, r2
 80098f8:	4a5b      	ldr	r2, [pc, #364]	; (8009a68 <MX_LWIP_Init+0x248>)
 80098fa:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80098fc:	4b58      	ldr	r3, [pc, #352]	; (8009a60 <MX_LWIP_Init+0x240>)
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	061a      	lsls	r2, r3, #24
 8009902:	4b57      	ldr	r3, [pc, #348]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009904:	785b      	ldrb	r3, [r3, #1]
 8009906:	041b      	lsls	r3, r3, #16
 8009908:	431a      	orrs	r2, r3
 800990a:	4b55      	ldr	r3, [pc, #340]	; (8009a60 <MX_LWIP_Init+0x240>)
 800990c:	789b      	ldrb	r3, [r3, #2]
 800990e:	021b      	lsls	r3, r3, #8
 8009910:	4313      	orrs	r3, r2
 8009912:	4a53      	ldr	r2, [pc, #332]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009914:	78d2      	ldrb	r2, [r2, #3]
 8009916:	4313      	orrs	r3, r2
 8009918:	061a      	lsls	r2, r3, #24
 800991a:	4b51      	ldr	r3, [pc, #324]	; (8009a60 <MX_LWIP_Init+0x240>)
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	0619      	lsls	r1, r3, #24
 8009920:	4b4f      	ldr	r3, [pc, #316]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009922:	785b      	ldrb	r3, [r3, #1]
 8009924:	041b      	lsls	r3, r3, #16
 8009926:	4319      	orrs	r1, r3
 8009928:	4b4d      	ldr	r3, [pc, #308]	; (8009a60 <MX_LWIP_Init+0x240>)
 800992a:	789b      	ldrb	r3, [r3, #2]
 800992c:	021b      	lsls	r3, r3, #8
 800992e:	430b      	orrs	r3, r1
 8009930:	494b      	ldr	r1, [pc, #300]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009932:	78c9      	ldrb	r1, [r1, #3]
 8009934:	430b      	orrs	r3, r1
 8009936:	021b      	lsls	r3, r3, #8
 8009938:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800993c:	431a      	orrs	r2, r3
 800993e:	4b48      	ldr	r3, [pc, #288]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	0619      	lsls	r1, r3, #24
 8009944:	4b46      	ldr	r3, [pc, #280]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009946:	785b      	ldrb	r3, [r3, #1]
 8009948:	041b      	lsls	r3, r3, #16
 800994a:	4319      	orrs	r1, r3
 800994c:	4b44      	ldr	r3, [pc, #272]	; (8009a60 <MX_LWIP_Init+0x240>)
 800994e:	789b      	ldrb	r3, [r3, #2]
 8009950:	021b      	lsls	r3, r3, #8
 8009952:	430b      	orrs	r3, r1
 8009954:	4942      	ldr	r1, [pc, #264]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009956:	78c9      	ldrb	r1, [r1, #3]
 8009958:	430b      	orrs	r3, r1
 800995a:	0a1b      	lsrs	r3, r3, #8
 800995c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009960:	431a      	orrs	r2, r3
 8009962:	4b3f      	ldr	r3, [pc, #252]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009964:	781b      	ldrb	r3, [r3, #0]
 8009966:	0619      	lsls	r1, r3, #24
 8009968:	4b3d      	ldr	r3, [pc, #244]	; (8009a60 <MX_LWIP_Init+0x240>)
 800996a:	785b      	ldrb	r3, [r3, #1]
 800996c:	041b      	lsls	r3, r3, #16
 800996e:	4319      	orrs	r1, r3
 8009970:	4b3b      	ldr	r3, [pc, #236]	; (8009a60 <MX_LWIP_Init+0x240>)
 8009972:	789b      	ldrb	r3, [r3, #2]
 8009974:	021b      	lsls	r3, r3, #8
 8009976:	430b      	orrs	r3, r1
 8009978:	4939      	ldr	r1, [pc, #228]	; (8009a60 <MX_LWIP_Init+0x240>)
 800997a:	78c9      	ldrb	r1, [r1, #3]
 800997c:	430b      	orrs	r3, r1
 800997e:	0e1b      	lsrs	r3, r3, #24
 8009980:	4313      	orrs	r3, r2
 8009982:	4a3a      	ldr	r2, [pc, #232]	; (8009a6c <MX_LWIP_Init+0x24c>)
 8009984:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8009986:	4b37      	ldr	r3, [pc, #220]	; (8009a64 <MX_LWIP_Init+0x244>)
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	061a      	lsls	r2, r3, #24
 800998c:	4b35      	ldr	r3, [pc, #212]	; (8009a64 <MX_LWIP_Init+0x244>)
 800998e:	785b      	ldrb	r3, [r3, #1]
 8009990:	041b      	lsls	r3, r3, #16
 8009992:	431a      	orrs	r2, r3
 8009994:	4b33      	ldr	r3, [pc, #204]	; (8009a64 <MX_LWIP_Init+0x244>)
 8009996:	789b      	ldrb	r3, [r3, #2]
 8009998:	021b      	lsls	r3, r3, #8
 800999a:	4313      	orrs	r3, r2
 800999c:	4a31      	ldr	r2, [pc, #196]	; (8009a64 <MX_LWIP_Init+0x244>)
 800999e:	78d2      	ldrb	r2, [r2, #3]
 80099a0:	4313      	orrs	r3, r2
 80099a2:	061a      	lsls	r2, r3, #24
 80099a4:	4b2f      	ldr	r3, [pc, #188]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	0619      	lsls	r1, r3, #24
 80099aa:	4b2e      	ldr	r3, [pc, #184]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099ac:	785b      	ldrb	r3, [r3, #1]
 80099ae:	041b      	lsls	r3, r3, #16
 80099b0:	4319      	orrs	r1, r3
 80099b2:	4b2c      	ldr	r3, [pc, #176]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099b4:	789b      	ldrb	r3, [r3, #2]
 80099b6:	021b      	lsls	r3, r3, #8
 80099b8:	430b      	orrs	r3, r1
 80099ba:	492a      	ldr	r1, [pc, #168]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099bc:	78c9      	ldrb	r1, [r1, #3]
 80099be:	430b      	orrs	r3, r1
 80099c0:	021b      	lsls	r3, r3, #8
 80099c2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80099c6:	431a      	orrs	r2, r3
 80099c8:	4b26      	ldr	r3, [pc, #152]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	0619      	lsls	r1, r3, #24
 80099ce:	4b25      	ldr	r3, [pc, #148]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099d0:	785b      	ldrb	r3, [r3, #1]
 80099d2:	041b      	lsls	r3, r3, #16
 80099d4:	4319      	orrs	r1, r3
 80099d6:	4b23      	ldr	r3, [pc, #140]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099d8:	789b      	ldrb	r3, [r3, #2]
 80099da:	021b      	lsls	r3, r3, #8
 80099dc:	430b      	orrs	r3, r1
 80099de:	4921      	ldr	r1, [pc, #132]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099e0:	78c9      	ldrb	r1, [r1, #3]
 80099e2:	430b      	orrs	r3, r1
 80099e4:	0a1b      	lsrs	r3, r3, #8
 80099e6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80099ea:	431a      	orrs	r2, r3
 80099ec:	4b1d      	ldr	r3, [pc, #116]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099ee:	781b      	ldrb	r3, [r3, #0]
 80099f0:	0619      	lsls	r1, r3, #24
 80099f2:	4b1c      	ldr	r3, [pc, #112]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099f4:	785b      	ldrb	r3, [r3, #1]
 80099f6:	041b      	lsls	r3, r3, #16
 80099f8:	4319      	orrs	r1, r3
 80099fa:	4b1a      	ldr	r3, [pc, #104]	; (8009a64 <MX_LWIP_Init+0x244>)
 80099fc:	789b      	ldrb	r3, [r3, #2]
 80099fe:	021b      	lsls	r3, r3, #8
 8009a00:	430b      	orrs	r3, r1
 8009a02:	4918      	ldr	r1, [pc, #96]	; (8009a64 <MX_LWIP_Init+0x244>)
 8009a04:	78c9      	ldrb	r1, [r1, #3]
 8009a06:	430b      	orrs	r3, r1
 8009a08:	0e1b      	lsrs	r3, r3, #24
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	4a18      	ldr	r2, [pc, #96]	; (8009a70 <MX_LWIP_Init+0x250>)
 8009a0e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8009a10:	4b18      	ldr	r3, [pc, #96]	; (8009a74 <MX_LWIP_Init+0x254>)
 8009a12:	9302      	str	r3, [sp, #8]
 8009a14:	4b18      	ldr	r3, [pc, #96]	; (8009a78 <MX_LWIP_Init+0x258>)
 8009a16:	9301      	str	r3, [sp, #4]
 8009a18:	2300      	movs	r3, #0
 8009a1a:	9300      	str	r3, [sp, #0]
 8009a1c:	4b14      	ldr	r3, [pc, #80]	; (8009a70 <MX_LWIP_Init+0x250>)
 8009a1e:	4a13      	ldr	r2, [pc, #76]	; (8009a6c <MX_LWIP_Init+0x24c>)
 8009a20:	4911      	ldr	r1, [pc, #68]	; (8009a68 <MX_LWIP_Init+0x248>)
 8009a22:	4816      	ldr	r0, [pc, #88]	; (8009a7c <MX_LWIP_Init+0x25c>)
 8009a24:	f001 f9c6 	bl	800adb4 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8009a28:	4814      	ldr	r0, [pc, #80]	; (8009a7c <MX_LWIP_Init+0x25c>)
 8009a2a:	f001 fb75 	bl	800b118 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8009a2e:	4b13      	ldr	r3, [pc, #76]	; (8009a7c <MX_LWIP_Init+0x25c>)
 8009a30:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009a34:	089b      	lsrs	r3, r3, #2
 8009a36:	f003 0301 	and.w	r3, r3, #1
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d003      	beq.n	8009a48 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8009a40:	480e      	ldr	r0, [pc, #56]	; (8009a7c <MX_LWIP_Init+0x25c>)
 8009a42:	f001 fb79 	bl	800b138 <netif_set_up>
 8009a46:	e002      	b.n	8009a4e <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8009a48:	480c      	ldr	r0, [pc, #48]	; (8009a7c <MX_LWIP_Init+0x25c>)
 8009a4a:	f001 fbe1 	bl	800b210 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8009a4e:	490c      	ldr	r1, [pc, #48]	; (8009a80 <MX_LWIP_Init+0x260>)
 8009a50:	480a      	ldr	r0, [pc, #40]	; (8009a7c <MX_LWIP_Init+0x25c>)
 8009a52:	f001 fc73 	bl	800b33c <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8009a56:	bf00      	nop
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}
 8009a5c:	24000560 	.word	0x24000560
 8009a60:	2400055c 	.word	0x2400055c
 8009a64:	2400051c 	.word	0x2400051c
 8009a68:	24000554 	.word	0x24000554
 8009a6c:	24000564 	.word	0x24000564
 8009a70:	24000568 	.word	0x24000568
 8009a74:	08014b65 	.word	0x08014b65
 8009a78:	08009fe1 	.word	0x08009fe1
 8009a7c:	24000520 	.word	0x24000520
 8009a80:	08009a85 	.word	0x08009a85

08009a84 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b083      	sub	sp, #12
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8009a8c:	bf00      	nop
 8009a8e:	370c      	adds	r7, #12
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr

08009a98 <HAL_ETH_MspInit>:
/* Private functions ---------------------------------------------------------*/
void pbuf_free_custom(struct pbuf *p);
void Error_Handler(void);

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b08e      	sub	sp, #56	; 0x38
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009aa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	601a      	str	r2, [r3, #0]
 8009aa8:	605a      	str	r2, [r3, #4]
 8009aaa:	609a      	str	r2, [r3, #8]
 8009aac:	60da      	str	r2, [r3, #12]
 8009aae:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a59      	ldr	r2, [pc, #356]	; (8009c1c <HAL_ETH_MspInit+0x184>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	f040 80ab 	bne.w	8009c12 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8009abc:	4b58      	ldr	r3, [pc, #352]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009abe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009ac2:	4a57      	ldr	r2, [pc, #348]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009ac4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ac8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009acc:	4b54      	ldr	r3, [pc, #336]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009ace:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009ad2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ad6:	623b      	str	r3, [r7, #32]
 8009ad8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8009ada:	4b51      	ldr	r3, [pc, #324]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009adc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009ae0:	4a4f      	ldr	r2, [pc, #316]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009ae2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ae6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009aea:	4b4d      	ldr	r3, [pc, #308]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009aec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009af0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009af4:	61fb      	str	r3, [r7, #28]
 8009af6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8009af8:	4b49      	ldr	r3, [pc, #292]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009afa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009afe:	4a48      	ldr	r2, [pc, #288]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b04:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009b08:	4b45      	ldr	r3, [pc, #276]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b0a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b12:	61bb      	str	r3, [r7, #24]
 8009b14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009b16:	4b42      	ldr	r3, [pc, #264]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b1c:	4a40      	ldr	r2, [pc, #256]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b1e:	f043 0304 	orr.w	r3, r3, #4
 8009b22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009b26:	4b3e      	ldr	r3, [pc, #248]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b2c:	f003 0304 	and.w	r3, r3, #4
 8009b30:	617b      	str	r3, [r7, #20]
 8009b32:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b34:	4b3a      	ldr	r3, [pc, #232]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b3a:	4a39      	ldr	r2, [pc, #228]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b3c:	f043 0301 	orr.w	r3, r3, #1
 8009b40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009b44:	4b36      	ldr	r3, [pc, #216]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b4a:	f003 0301 	and.w	r3, r3, #1
 8009b4e:	613b      	str	r3, [r7, #16]
 8009b50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009b52:	4b33      	ldr	r3, [pc, #204]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b58:	4a31      	ldr	r2, [pc, #196]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b5a:	f043 0302 	orr.w	r3, r3, #2
 8009b5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009b62:	4b2f      	ldr	r3, [pc, #188]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b68:	f003 0302 	and.w	r3, r3, #2
 8009b6c:	60fb      	str	r3, [r7, #12]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009b70:	4b2b      	ldr	r3, [pc, #172]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b76:	4a2a      	ldr	r2, [pc, #168]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b7c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8009b80:	4b27      	ldr	r3, [pc, #156]	; (8009c20 <HAL_ETH_MspInit+0x188>)
 8009b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8009b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b8a:	60bb      	str	r3, [r7, #8]
 8009b8c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8009b8e:	2332      	movs	r3, #50	; 0x32
 8009b90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b92:	2302      	movs	r3, #2
 8009b94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b96:	2300      	movs	r3, #0
 8009b98:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009b9e:	230b      	movs	r3, #11
 8009ba0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009ba2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	481e      	ldr	r0, [pc, #120]	; (8009c24 <HAL_ETH_MspInit+0x18c>)
 8009baa:	f7fb f9c1 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8009bae:	2386      	movs	r3, #134	; 0x86
 8009bb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bb2:	2302      	movs	r3, #2
 8009bb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009bbe:	230b      	movs	r3, #11
 8009bc0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009bc6:	4619      	mov	r1, r3
 8009bc8:	4817      	ldr	r0, [pc, #92]	; (8009c28 <HAL_ETH_MspInit+0x190>)
 8009bca:	f7fb f9b1 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8009bce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009bd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bd4:	2302      	movs	r3, #2
 8009bd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bd8:	2300      	movs	r3, #0
 8009bda:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009be0:	230b      	movs	r3, #11
 8009be2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8009be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009be8:	4619      	mov	r1, r3
 8009bea:	4810      	ldr	r0, [pc, #64]	; (8009c2c <HAL_ETH_MspInit+0x194>)
 8009bec:	f7fb f9a0 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8009bf0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8009bf4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bf6:	2302      	movs	r3, #2
 8009bf8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009c02:	230b      	movs	r3, #11
 8009c04:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009c06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	4808      	ldr	r0, [pc, #32]	; (8009c30 <HAL_ETH_MspInit+0x198>)
 8009c0e:	f7fb f98f 	bl	8004f30 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8009c12:	bf00      	nop
 8009c14:	3738      	adds	r7, #56	; 0x38
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}
 8009c1a:	bf00      	nop
 8009c1c:	40028000 	.word	0x40028000
 8009c20:	58024400 	.word	0x58024400
 8009c24:	58020800 	.word	0x58020800
 8009c28:	58020000 	.word	0x58020000
 8009c2c:	58020400 	.word	0x58020400
 8009c30:	58021800 	.word	0x58021800

08009c34 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b086      	sub	sp, #24
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	74fb      	strb	r3, [r7, #19]
  uint32_t idx = 0;
 8009c40:	2300      	movs	r3, #0
 8009c42:	617b      	str	r3, [r7, #20]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009c44:	4b4a      	ldr	r3, [pc, #296]	; (8009d70 <low_level_init+0x13c>)
 8009c46:	4a4b      	ldr	r2, [pc, #300]	; (8009d74 <low_level_init+0x140>)
 8009c48:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 8009c4e:	2380      	movs	r3, #128	; 0x80
 8009c50:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 8009c52:	23e1      	movs	r3, #225	; 0xe1
 8009c54:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 8009c56:	2300      	movs	r3, #0
 8009c58:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 8009c62:	4a43      	ldr	r2, [pc, #268]	; (8009d70 <low_level_init+0x13c>)
 8009c64:	f107 030c 	add.w	r3, r7, #12
 8009c68:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8009c6a:	4b41      	ldr	r3, [pc, #260]	; (8009d70 <low_level_init+0x13c>)
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8009c70:	4b3f      	ldr	r3, [pc, #252]	; (8009d70 <low_level_init+0x13c>)
 8009c72:	4a41      	ldr	r2, [pc, #260]	; (8009d78 <low_level_init+0x144>)
 8009c74:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8009c76:	4b3e      	ldr	r3, [pc, #248]	; (8009d70 <low_level_init+0x13c>)
 8009c78:	4a40      	ldr	r2, [pc, #256]	; (8009d7c <low_level_init+0x148>)
 8009c7a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8009c7c:	4b3c      	ldr	r3, [pc, #240]	; (8009d70 <low_level_init+0x13c>)
 8009c7e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8009c82:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8009c84:	483a      	ldr	r0, [pc, #232]	; (8009d70 <low_level_init+0x13c>)
 8009c86:	f7f8 fe99 	bl	80029bc <HAL_ETH_Init>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	74fb      	strb	r3, [r7, #19]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8009c8e:	2234      	movs	r2, #52	; 0x34
 8009c90:	2100      	movs	r1, #0
 8009c92:	483b      	ldr	r0, [pc, #236]	; (8009d80 <low_level_init+0x14c>)
 8009c94:	f00b f87c 	bl	8014d90 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8009c98:	4b39      	ldr	r3, [pc, #228]	; (8009d80 <low_level_init+0x14c>)
 8009c9a:	2221      	movs	r2, #33	; 0x21
 8009c9c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8009c9e:	4b38      	ldr	r3, [pc, #224]	; (8009d80 <low_level_init+0x14c>)
 8009ca0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009ca4:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8009ca6:	4b36      	ldr	r3, [pc, #216]	; (8009d80 <low_level_init+0x14c>)
 8009ca8:	2200      	movs	r2, #0
 8009caa:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8009cac:	4835      	ldr	r0, [pc, #212]	; (8009d84 <low_level_init+0x150>)
 8009cae:	f000 ff49 	bl	800ab44 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2206      	movs	r2, #6
 8009cb6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009cba:	4b2d      	ldr	r3, [pc, #180]	; (8009d70 <low_level_init+0x13c>)
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	781a      	ldrb	r2, [r3, #0]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8009cc6:	4b2a      	ldr	r3, [pc, #168]	; (8009d70 <low_level_init+0x13c>)
 8009cc8:	685b      	ldr	r3, [r3, #4]
 8009cca:	785a      	ldrb	r2, [r3, #1]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8009cd2:	4b27      	ldr	r3, [pc, #156]	; (8009d70 <low_level_init+0x13c>)
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	789a      	ldrb	r2, [r3, #2]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8009cde:	4b24      	ldr	r3, [pc, #144]	; (8009d70 <low_level_init+0x13c>)
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	78da      	ldrb	r2, [r3, #3]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8009cea:	4b21      	ldr	r3, [pc, #132]	; (8009d70 <low_level_init+0x13c>)
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	791a      	ldrb	r2, [r3, #4]
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8009cf6:	4b1e      	ldr	r3, [pc, #120]	; (8009d70 <low_level_init+0x13c>)
 8009cf8:	685b      	ldr	r3, [r3, #4]
 8009cfa:	795a      	ldrb	r2, [r3, #5]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8009d08:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009d10:	f043 030a 	orr.w	r3, r3, #10
 8009d14:	b2da      	uxtb	r2, r3
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	617b      	str	r3, [r7, #20]
 8009d20:	e00e      	b.n	8009d40 <low_level_init+0x10c>
  {
    HAL_ETH_DescAssignMemory(&heth, idx, Rx_Buff[idx], NULL);
 8009d22:	697a      	ldr	r2, [r7, #20]
 8009d24:	4613      	mov	r3, r2
 8009d26:	005b      	lsls	r3, r3, #1
 8009d28:	4413      	add	r3, r2
 8009d2a:	025b      	lsls	r3, r3, #9
 8009d2c:	4a16      	ldr	r2, [pc, #88]	; (8009d88 <low_level_init+0x154>)
 8009d2e:	441a      	add	r2, r3
 8009d30:	2300      	movs	r3, #0
 8009d32:	6979      	ldr	r1, [r7, #20]
 8009d34:	480e      	ldr	r0, [pc, #56]	; (8009d70 <low_level_init+0x13c>)
 8009d36:	f7f8 ff1b 	bl	8002b70 <HAL_ETH_DescAssignMemory>
  for(idx = 0; idx < ETH_RX_DESC_CNT; idx ++)
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	3301      	adds	r3, #1
 8009d3e:	617b      	str	r3, [r7, #20]
 8009d40:	697b      	ldr	r3, [r7, #20]
 8009d42:	2b03      	cmp	r3, #3
 8009d44:	d9ed      	bls.n	8009d22 <low_level_init+0xee>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8009d46:	4911      	ldr	r1, [pc, #68]	; (8009d8c <low_level_init+0x158>)
 8009d48:	4811      	ldr	r0, [pc, #68]	; (8009d90 <low_level_init+0x15c>)
 8009d4a:	f7f8 fa80 	bl	800224e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 8009d4e:	4810      	ldr	r0, [pc, #64]	; (8009d90 <low_level_init+0x15c>)
 8009d50:	f7f8 faaf 	bl	80022b2 <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 8009d54:	7cfb      	ldrb	r3, [r7, #19]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d103      	bne.n	8009d62 <low_level_init+0x12e>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 f9d4 	bl	800a108 <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8009d60:	e001      	b.n	8009d66 <low_level_init+0x132>
    Error_Handler();
 8009d62:	f7f7 fc4c 	bl	80015fe <Error_Handler>
}
 8009d66:	bf00      	nop
 8009d68:	3718      	adds	r7, #24
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
 8009d6e:	bf00      	nop
 8009d70:	24000658 	.word	0x24000658
 8009d74:	40028000 	.word	0x40028000
 8009d78:	30000080 	.word	0x30000080
 8009d7c:	30000000 	.word	0x30000000
 8009d80:	240006e0 	.word	0x240006e0
 8009d84:	08019710 	.word	0x08019710
 8009d88:	30000100 	.word	0x30000100
 8009d8c:	24000018 	.word	0x24000018
 8009d90:	24000638 	.word	0x24000638

08009d94 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b092      	sub	sp, #72	; 0x48
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  uint32_t i=0;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q;
  err_t errval = ERR_OK;
 8009da2:	2300      	movs	r3, #0
 8009da4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT];

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8009da8:	f107 030c 	add.w	r3, r7, #12
 8009dac:	2230      	movs	r2, #48	; 0x30
 8009dae:	2100      	movs	r1, #0
 8009db0:	4618      	mov	r0, r3
 8009db2:	f00a ffed 	bl	8014d90 <memset>

  for(q = p; q != NULL; q = q->next)
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	643b      	str	r3, [r7, #64]	; 0x40
 8009dba:	e049      	b.n	8009e50 <low_level_output+0xbc>
  {
    if(i >= ETH_TX_DESC_CNT)
 8009dbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dbe:	2b03      	cmp	r3, #3
 8009dc0:	d902      	bls.n	8009dc8 <low_level_output+0x34>
      return ERR_IF;
 8009dc2:	f06f 030b 	mvn.w	r3, #11
 8009dc6:	e056      	b.n	8009e76 <low_level_output+0xe2>

    Txbuffer[i].buffer = q->payload;
 8009dc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009dca:	6859      	ldr	r1, [r3, #4]
 8009dcc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009dce:	4613      	mov	r3, r2
 8009dd0:	005b      	lsls	r3, r3, #1
 8009dd2:	4413      	add	r3, r2
 8009dd4:	009b      	lsls	r3, r3, #2
 8009dd6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009dda:	4413      	add	r3, r2
 8009ddc:	3b3c      	subs	r3, #60	; 0x3c
 8009dde:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8009de0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009de2:	895b      	ldrh	r3, [r3, #10]
 8009de4:	4619      	mov	r1, r3
 8009de6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009de8:	4613      	mov	r3, r2
 8009dea:	005b      	lsls	r3, r3, #1
 8009dec:	4413      	add	r3, r2
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009df4:	4413      	add	r3, r2
 8009df6:	3b38      	subs	r3, #56	; 0x38
 8009df8:	6019      	str	r1, [r3, #0]

    if(i>0)
 8009dfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d012      	beq.n	8009e26 <low_level_output+0x92>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8009e00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e02:	1e5a      	subs	r2, r3, #1
 8009e04:	f107 000c 	add.w	r0, r7, #12
 8009e08:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009e0a:	460b      	mov	r3, r1
 8009e0c:	005b      	lsls	r3, r3, #1
 8009e0e:	440b      	add	r3, r1
 8009e10:	009b      	lsls	r3, r3, #2
 8009e12:	18c1      	adds	r1, r0, r3
 8009e14:	4613      	mov	r3, r2
 8009e16:	005b      	lsls	r3, r3, #1
 8009e18:	4413      	add	r3, r2
 8009e1a:	009b      	lsls	r3, r3, #2
 8009e1c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009e20:	4413      	add	r3, r2
 8009e22:	3b34      	subs	r3, #52	; 0x34
 8009e24:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8009e26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d10a      	bne.n	8009e44 <low_level_output+0xb0>
    {
      Txbuffer[i].next = NULL;
 8009e2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009e30:	4613      	mov	r3, r2
 8009e32:	005b      	lsls	r3, r3, #1
 8009e34:	4413      	add	r3, r2
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009e3c:	4413      	add	r3, r2
 8009e3e:	3b34      	subs	r3, #52	; 0x34
 8009e40:	2200      	movs	r2, #0
 8009e42:	601a      	str	r2, [r3, #0]
    }

    i++;
 8009e44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e46:	3301      	adds	r3, #1
 8009e48:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 8009e4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	643b      	str	r3, [r7, #64]	; 0x40
 8009e50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d1b2      	bne.n	8009dbc <low_level_output+0x28>
  }

  TxConfig.Length =  p->tot_len;
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	891b      	ldrh	r3, [r3, #8]
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	4b08      	ldr	r3, [pc, #32]	; (8009e80 <low_level_output+0xec>)
 8009e5e:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8009e60:	4a07      	ldr	r2, [pc, #28]	; (8009e80 <low_level_output+0xec>)
 8009e62:	f107 030c 	add.w	r3, r7, #12
 8009e66:	6093      	str	r3, [r2, #8]

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 8009e68:	2214      	movs	r2, #20
 8009e6a:	4905      	ldr	r1, [pc, #20]	; (8009e80 <low_level_output+0xec>)
 8009e6c:	4805      	ldr	r0, [pc, #20]	; (8009e84 <low_level_output+0xf0>)
 8009e6e:	f7f8 ff6c 	bl	8002d4a <HAL_ETH_Transmit>

  return errval;
 8009e72:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3748      	adds	r7, #72	; 0x48
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	240006e0 	.word	0x240006e0
 8009e84:	24000658 	.word	0x24000658

08009e88 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b098      	sub	sp, #96	; 0x60
 8009e8c:	af02      	add	r7, sp, #8
 8009e8e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8009e90:	2300      	movs	r3, #0
 8009e92:	653b      	str	r3, [r7, #80]	; 0x50
  ETH_BufferTypeDef RxBuff[ETH_RX_DESC_CNT];
  uint32_t framelength = 0, i = 0;
 8009e94:	2300      	movs	r3, #0
 8009e96:	60bb      	str	r3, [r7, #8]
 8009e98:	2300      	movs	r3, #0
 8009e9a:	657b      	str	r3, [r7, #84]	; 0x54
  struct pbuf_custom* custom_pbuf;

  memset(RxBuff, 0 , ETH_RX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8009e9c:	f107 030c 	add.w	r3, r7, #12
 8009ea0:	2230      	movs	r2, #48	; 0x30
 8009ea2:	2100      	movs	r1, #0
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f00a ff73 	bl	8014d90 <memset>

  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 8009eaa:	2300      	movs	r3, #0
 8009eac:	657b      	str	r3, [r7, #84]	; 0x54
 8009eae:	e015      	b.n	8009edc <low_level_input+0x54>
  {
    RxBuff[i].next=&RxBuff[i+1];
 8009eb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009eb2:	1c5a      	adds	r2, r3, #1
 8009eb4:	f107 010c 	add.w	r1, r7, #12
 8009eb8:	4613      	mov	r3, r2
 8009eba:	005b      	lsls	r3, r3, #1
 8009ebc:	4413      	add	r3, r2
 8009ebe:	009b      	lsls	r3, r3, #2
 8009ec0:	4419      	add	r1, r3
 8009ec2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	005b      	lsls	r3, r3, #1
 8009ec8:	4413      	add	r3, r2
 8009eca:	009b      	lsls	r3, r3, #2
 8009ecc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8009ed0:	4413      	add	r3, r2
 8009ed2:	3b44      	subs	r3, #68	; 0x44
 8009ed4:	6019      	str	r1, [r3, #0]
  for(i = 0; i < ETH_RX_DESC_CNT -1; i++)
 8009ed6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ed8:	3301      	adds	r3, #1
 8009eda:	657b      	str	r3, [r7, #84]	; 0x54
 8009edc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	d9e6      	bls.n	8009eb0 <low_level_input+0x28>
  }

  if (HAL_ETH_IsRxDataAvailable(&heth))
 8009ee2:	482b      	ldr	r0, [pc, #172]	; (8009f90 <low_level_input+0x108>)
 8009ee4:	f7f8 ffba 	bl	8002e5c <HAL_ETH_IsRxDataAvailable>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d04a      	beq.n	8009f84 <low_level_input+0xfc>
  {
    HAL_ETH_GetRxDataBuffer(&heth, RxBuff);
 8009eee:	f107 030c 	add.w	r3, r7, #12
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	4826      	ldr	r0, [pc, #152]	; (8009f90 <low_level_input+0x108>)
 8009ef6:	f7f9 f8a1 	bl	800303c <HAL_ETH_GetRxDataBuffer>
    HAL_ETH_GetRxDataLength(&heth, &framelength);
 8009efa:	f107 0308 	add.w	r3, r7, #8
 8009efe:	4619      	mov	r1, r3
 8009f00:	4823      	ldr	r0, [pc, #140]	; (8009f90 <low_level_input+0x108>)
 8009f02:	f7f9 f939 	bl	8003178 <HAL_ETH_GetRxDataLength>

    /* Build Rx descriptor to be ready for next data reception */
    HAL_ETH_BuildRxDescriptors(&heth);
 8009f06:	4822      	ldr	r0, [pc, #136]	; (8009f90 <low_level_input+0x108>)
 8009f08:	f7f9 f969 	bl	80031de <HAL_ETH_BuildRxDescriptors>

#if !defined(DUAL_CORE) || defined(CORE_CM7)
    /* Invalidate data cache for ETH Rx Buffers */
    SCB_InvalidateDCache_by_Addr((uint32_t *)RxBuff->buffer, framelength);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	68ba      	ldr	r2, [r7, #8]
 8009f10:	64bb      	str	r3, [r7, #72]	; 0x48
 8009f12:	647a      	str	r2, [r7, #68]	; 0x44
    if ( dsize > 0 ) { 
 8009f14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	dd1d      	ble.n	8009f56 <low_level_input+0xce>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8009f1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f1c:	f003 021f 	and.w	r2, r3, #31
 8009f20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f22:	4413      	add	r3, r2
 8009f24:	643b      	str	r3, [r7, #64]	; 0x40
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8009f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f28:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("dsb 0xF":::"memory");
 8009f2a:	f3bf 8f4f 	dsb	sy
}
 8009f2e:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8009f30:	4a18      	ldr	r2, [pc, #96]	; (8009f94 <low_level_input+0x10c>)
 8009f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f34:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8009f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f3a:	3320      	adds	r3, #32
 8009f3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8009f3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f40:	3b20      	subs	r3, #32
 8009f42:	643b      	str	r3, [r7, #64]	; 0x40
      } while ( op_size > 0 );
 8009f44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	dcf2      	bgt.n	8009f30 <low_level_input+0xa8>
  __ASM volatile ("dsb 0xF":::"memory");
 8009f4a:	f3bf 8f4f 	dsb	sy
}
 8009f4e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009f50:	f3bf 8f6f 	isb	sy
}
 8009f54:	bf00      	nop
}
 8009f56:	bf00      	nop
#endif

    custom_pbuf  = (struct pbuf_custom*)LWIP_MEMPOOL_ALLOC(RX_POOL);
 8009f58:	480f      	ldr	r0, [pc, #60]	; (8009f98 <low_level_input+0x110>)
 8009f5a:	f000 fe67 	bl	800ac2c <memp_malloc_pool>
 8009f5e:	64f8      	str	r0, [r7, #76]	; 0x4c
    custom_pbuf->custom_free_function = pbuf_free_custom;
 8009f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f62:	4a0e      	ldr	r2, [pc, #56]	; (8009f9c <low_level_input+0x114>)
 8009f64:	611a      	str	r2, [r3, #16]

    p = pbuf_alloced_custom(PBUF_RAW, framelength, PBUF_REF, custom_pbuf, RxBuff->buffer, framelength);
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	b299      	uxth	r1, r3
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	68ba      	ldr	r2, [r7, #8]
 8009f6e:	b292      	uxth	r2, r2
 8009f70:	9201      	str	r2, [sp, #4]
 8009f72:	9300      	str	r3, [sp, #0]
 8009f74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f76:	2241      	movs	r2, #65	; 0x41
 8009f78:	2000      	movs	r0, #0
 8009f7a:	f001 fba5 	bl	800b6c8 <pbuf_alloced_custom>
 8009f7e:	6538      	str	r0, [r7, #80]	; 0x50

    return p;
 8009f80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f82:	e000      	b.n	8009f86 <low_level_input+0xfe>
  }
  else
  {
    return NULL;
 8009f84:	2300      	movs	r3, #0
  }
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3758      	adds	r7, #88	; 0x58
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
 8009f8e:	bf00      	nop
 8009f90:	24000658 	.word	0x24000658
 8009f94:	e000ed00 	.word	0xe000ed00
 8009f98:	08019710 	.word	0x08019710
 8009f9c:	0800a03d 	.word	0x0800a03d

08009fa0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f7ff ff6d 	bl	8009e88 <low_level_input>
 8009fae:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d010      	beq.n	8009fd8 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	691b      	ldr	r3, [r3, #16]
 8009fba:	6879      	ldr	r1, [r7, #4]
 8009fbc:	68f8      	ldr	r0, [r7, #12]
 8009fbe:	4798      	blx	r3
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 8009fc4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d006      	beq.n	8009fda <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 8009fcc:	68f8      	ldr	r0, [r7, #12]
 8009fce:	f001 fd35 	bl	800ba3c <pbuf_free>
    p = NULL;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	60fb      	str	r3, [r7, #12]
 8009fd6:	e000      	b.n	8009fda <ethernetif_input+0x3a>
  if (p == NULL) return;
 8009fd8:	bf00      	nop
  }

}
 8009fda:	3710      	adds	r7, #16
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d106      	bne.n	8009ffc <ethernetif_init+0x1c>
 8009fee:	4b0e      	ldr	r3, [pc, #56]	; (800a028 <ethernetif_init+0x48>)
 8009ff0:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8009ff4:	490d      	ldr	r1, [pc, #52]	; (800a02c <ethernetif_init+0x4c>)
 8009ff6:	480e      	ldr	r0, [pc, #56]	; (800a030 <ethernetif_init+0x50>)
 8009ff8:	f00a fed2 	bl	8014da0 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2273      	movs	r2, #115	; 0x73
 800a000:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2274      	movs	r2, #116	; 0x74
 800a008:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	4a09      	ldr	r2, [pc, #36]	; (800a034 <ethernetif_init+0x54>)
 800a010:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	4a08      	ldr	r2, [pc, #32]	; (800a038 <ethernetif_init+0x58>)
 800a016:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f7ff fe0b 	bl	8009c34 <low_level_init>

  return ERR_OK;
 800a01e:	2300      	movs	r3, #0
}
 800a020:	4618      	mov	r0, r3
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}
 800a028:	08015f18 	.word	0x08015f18
 800a02c:	08015f34 	.word	0x08015f34
 800a030:	08015f44 	.word	0x08015f44
 800a034:	08012eb9 	.word	0x08012eb9
 800a038:	08009d95 	.word	0x08009d95

0800a03c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b084      	sub	sp, #16
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	60fb      	str	r3, [r7, #12]

  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a048:	68f9      	ldr	r1, [r7, #12]
 800a04a:	4803      	ldr	r0, [pc, #12]	; (800a058 <pbuf_free_custom+0x1c>)
 800a04c:	f000 fe5c 	bl	800ad08 <memp_free_pool>
}
 800a050:	bf00      	nop
 800a052:	3710      	adds	r7, #16
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	08019710 	.word	0x08019710

0800a05c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a060:	f7f8 fadc 	bl	800261c <HAL_GetTick>
 800a064:	4603      	mov	r3, r0
}
 800a066:	4618      	mov	r0, r3
 800a068:	bd80      	pop	{r7, pc}
	...

0800a06c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800a070:	4802      	ldr	r0, [pc, #8]	; (800a07c <ETH_PHY_IO_Init+0x10>)
 800a072:	f7f9 fbc1 	bl	80037f8 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	bd80      	pop	{r7, pc}
 800a07c:	24000658 	.word	0x24000658

0800a080 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800a080:	b480      	push	{r7}
 800a082:	af00      	add	r7, sp, #0
  return 0;
 800a084:	2300      	movs	r3, #0
}
 800a086:	4618      	mov	r0, r3
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr

0800a090 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	60f8      	str	r0, [r7, #12]
 800a098:	60b9      	str	r1, [r7, #8]
 800a09a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	68ba      	ldr	r2, [r7, #8]
 800a0a0:	68f9      	ldr	r1, [r7, #12]
 800a0a2:	4807      	ldr	r0, [pc, #28]	; (800a0c0 <ETH_PHY_IO_ReadReg+0x30>)
 800a0a4:	f7f9 f911 	bl	80032ca <HAL_ETH_ReadPHYRegister>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d002      	beq.n	800a0b4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800a0ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a0b2:	e000      	b.n	800a0b6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800a0b4:	2300      	movs	r3, #0
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3710      	adds	r7, #16
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	24000658 	.word	0x24000658

0800a0c4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b084      	sub	sp, #16
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	60b9      	str	r1, [r7, #8]
 800a0ce:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	68ba      	ldr	r2, [r7, #8]
 800a0d4:	68f9      	ldr	r1, [r7, #12]
 800a0d6:	4807      	ldr	r0, [pc, #28]	; (800a0f4 <ETH_PHY_IO_WriteReg+0x30>)
 800a0d8:	f7f9 f94c 	bl	8003374 <HAL_ETH_WritePHYRegister>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d002      	beq.n	800a0e8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800a0e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a0e6:	e000      	b.n	800a0ea <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800a0e8:	2300      	movs	r3, #0
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	24000658 	.word	0x24000658

0800a0f8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a0fc:	f7f8 fa8e 	bl	800261c <HAL_GetTick>
 800a100:	4603      	mov	r3, r0
}
 800a102:	4618      	mov	r0, r3
 800a104:	bd80      	pop	{r7, pc}
	...

0800a108 <ethernet_link_check_state>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @param  argument: netif
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b0a0      	sub	sp, #128	; 0x80
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf;
  int32_t PHYLinkState;
  uint32_t linkchanged = 0, speed = 0, duplex =0;
 800a110:	2300      	movs	r3, #0
 800a112:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a114:	2300      	movs	r3, #0
 800a116:	67bb      	str	r3, [r7, #120]	; 0x78
 800a118:	2300      	movs	r3, #0
 800a11a:	677b      	str	r3, [r7, #116]	; 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a11c:	483a      	ldr	r0, [pc, #232]	; (800a208 <ethernet_link_check_state+0x100>)
 800a11e:	f7f8 f970 	bl	8002402 <LAN8742_GetLinkState>
 800a122:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a12a:	089b      	lsrs	r3, r3, #2
 800a12c:	f003 0301 	and.w	r3, r3, #1
 800a130:	b2db      	uxtb	r3, r3
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00c      	beq.n	800a150 <ethernet_link_check_state+0x48>
 800a136:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a138:	2b01      	cmp	r3, #1
 800a13a:	dc09      	bgt.n	800a150 <ethernet_link_check_state+0x48>
  {
    HAL_ETH_Stop(&heth);
 800a13c:	4833      	ldr	r0, [pc, #204]	; (800a20c <ethernet_link_check_state+0x104>)
 800a13e:	f7f8 fdb4 	bl	8002caa <HAL_ETH_Stop>
    netif_set_down(netif);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f001 f864 	bl	800b210 <netif_set_down>
    netif_set_link_down(netif);
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f001 f8c7 	bl	800b2dc <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800a14e:	e056      	b.n	800a1fe <ethernet_link_check_state+0xf6>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a156:	f003 0304 	and.w	r3, r3, #4
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d14f      	bne.n	800a1fe <ethernet_link_check_state+0xf6>
 800a15e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a160:	2b01      	cmp	r3, #1
 800a162:	dd4c      	ble.n	800a1fe <ethernet_link_check_state+0xf6>
 800a164:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a166:	3b02      	subs	r3, #2
 800a168:	2b03      	cmp	r3, #3
 800a16a:	d82b      	bhi.n	800a1c4 <ethernet_link_check_state+0xbc>
 800a16c:	a201      	add	r2, pc, #4	; (adr r2, 800a174 <ethernet_link_check_state+0x6c>)
 800a16e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a172:	bf00      	nop
 800a174:	0800a185 	.word	0x0800a185
 800a178:	0800a197 	.word	0x0800a197
 800a17c:	0800a1a7 	.word	0x0800a1a7
 800a180:	0800a1b7 	.word	0x0800a1b7
      duplex = ETH_FULLDUPLEX_MODE;
 800a184:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a188:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800a18a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a18e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a190:	2301      	movs	r3, #1
 800a192:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a194:	e017      	b.n	800a1c6 <ethernet_link_check_state+0xbe>
      duplex = ETH_HALFDUPLEX_MODE;
 800a196:	2300      	movs	r3, #0
 800a198:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800a19a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a19e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a1a4:	e00f      	b.n	800a1c6 <ethernet_link_check_state+0xbe>
      duplex = ETH_FULLDUPLEX_MODE;
 800a1a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a1aa:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a1b4:	e007      	b.n	800a1c6 <ethernet_link_check_state+0xbe>
      duplex = ETH_HALFDUPLEX_MODE;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800a1be:	2301      	movs	r3, #1
 800a1c0:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800a1c2:	e000      	b.n	800a1c6 <ethernet_link_check_state+0xbe>
      break;
 800a1c4:	bf00      	nop
    if(linkchanged)
 800a1c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d018      	beq.n	800a1fe <ethernet_link_check_state+0xf6>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a1cc:	f107 030c 	add.w	r3, r7, #12
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	480e      	ldr	r0, [pc, #56]	; (800a20c <ethernet_link_check_state+0x104>)
 800a1d4:	f7f9 f922 	bl	800341c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800a1d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a1da:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800a1dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a1de:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a1e0:	f107 030c 	add.w	r3, r7, #12
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	4809      	ldr	r0, [pc, #36]	; (800a20c <ethernet_link_check_state+0x104>)
 800a1e8:	f7f9 faec 	bl	80037c4 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800a1ec:	4807      	ldr	r0, [pc, #28]	; (800a20c <ethernet_link_check_state+0x104>)
 800a1ee:	f7f8 fd00 	bl	8002bf2 <HAL_ETH_Start>
      netif_set_up(netif);
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 ffa0 	bl	800b138 <netif_set_up>
      netif_set_link_up(netif);
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f001 f83b 	bl	800b274 <netif_set_link_up>
}
 800a1fe:	bf00      	nop
 800a200:	3780      	adds	r7, #128	; 0x80
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop
 800a208:	24000638 	.word	0x24000638
 800a20c:	24000658 	.word	0x24000658

0800a210 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	4603      	mov	r3, r0
 800a218:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800a21a:	88fb      	ldrh	r3, [r7, #6]
 800a21c:	021b      	lsls	r3, r3, #8
 800a21e:	b21a      	sxth	r2, r3
 800a220:	88fb      	ldrh	r3, [r7, #6]
 800a222:	0a1b      	lsrs	r3, r3, #8
 800a224:	b29b      	uxth	r3, r3
 800a226:	b21b      	sxth	r3, r3
 800a228:	4313      	orrs	r3, r2
 800a22a:	b21b      	sxth	r3, r3
 800a22c:	b29b      	uxth	r3, r3
}
 800a22e:	4618      	mov	r0, r3
 800a230:	370c      	adds	r7, #12
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr

0800a23a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b083      	sub	sp, #12
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	061a      	lsls	r2, r3, #24
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	021b      	lsls	r3, r3, #8
 800a24a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a24e:	431a      	orrs	r2, r3
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	0a1b      	lsrs	r3, r3, #8
 800a254:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a258:	431a      	orrs	r2, r3
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	0e1b      	lsrs	r3, r3, #24
 800a25e:	4313      	orrs	r3, r2
}
 800a260:	4618      	mov	r0, r3
 800a262:	370c      	adds	r7, #12
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b089      	sub	sp, #36	; 0x24
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800a27a:	2300      	movs	r3, #0
 800a27c:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800a27e:	2300      	movs	r3, #0
 800a280:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800a282:	69fb      	ldr	r3, [r7, #28]
 800a284:	f003 0301 	and.w	r3, r3, #1
 800a288:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d00d      	beq.n	800a2ac <lwip_standard_chksum+0x40>
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	dd0a      	ble.n	800a2ac <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800a296:	69fa      	ldr	r2, [r7, #28]
 800a298:	1c53      	adds	r3, r2, #1
 800a29a:	61fb      	str	r3, [r7, #28]
 800a29c:	f107 030e 	add.w	r3, r7, #14
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	7812      	ldrb	r2, [r2, #0]
 800a2a4:	701a      	strb	r2, [r3, #0]
    len--;
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	3b01      	subs	r3, #1
 800a2aa:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800a2ac:	69fb      	ldr	r3, [r7, #28]
 800a2ae:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800a2b0:	e00a      	b.n	800a2c8 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	1c9a      	adds	r2, r3, #2
 800a2b6:	61ba      	str	r2, [r7, #24]
 800a2b8:	881b      	ldrh	r3, [r3, #0]
 800a2ba:	461a      	mov	r2, r3
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	4413      	add	r3, r2
 800a2c0:	617b      	str	r3, [r7, #20]
    len -= 2;
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	3b02      	subs	r3, #2
 800a2c6:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	2b01      	cmp	r3, #1
 800a2cc:	dcf1      	bgt.n	800a2b2 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	dd04      	ble.n	800a2de <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800a2d4:	f107 030e 	add.w	r3, r7, #14
 800a2d8:	69ba      	ldr	r2, [r7, #24]
 800a2da:	7812      	ldrb	r2, [r2, #0]
 800a2dc:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800a2de:	89fb      	ldrh	r3, [r7, #14]
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	4413      	add	r3, r2
 800a2e6:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	0c1a      	lsrs	r2, r3, #16
 800a2ec:	697b      	ldr	r3, [r7, #20]
 800a2ee:	b29b      	uxth	r3, r3
 800a2f0:	4413      	add	r3, r2
 800a2f2:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800a2f4:	697b      	ldr	r3, [r7, #20]
 800a2f6:	0c1a      	lsrs	r2, r3, #16
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	b29b      	uxth	r3, r3
 800a2fc:	4413      	add	r3, r2
 800a2fe:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d007      	beq.n	800a316 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	021b      	lsls	r3, r3, #8
 800a30a:	b29a      	uxth	r2, r3
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	0a1b      	lsrs	r3, r3, #8
 800a310:	b2db      	uxtb	r3, r3
 800a312:	4313      	orrs	r3, r2
 800a314:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	b29b      	uxth	r3, r3
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3724      	adds	r7, #36	; 0x24
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b082      	sub	sp, #8
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
 800a32e:	460b      	mov	r3, r1
 800a330:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800a332:	887b      	ldrh	r3, [r7, #2]
 800a334:	4619      	mov	r1, r3
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f7ff ff98 	bl	800a26c <lwip_standard_chksum>
 800a33c:	4603      	mov	r3, r0
 800a33e:	43db      	mvns	r3, r3
 800a340:	b29b      	uxth	r3, r3
}
 800a342:	4618      	mov	r0, r3
 800a344:	3708      	adds	r7, #8
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}

0800a34a <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800a34a:	b580      	push	{r7, lr}
 800a34c:	b086      	sub	sp, #24
 800a34e:	af00      	add	r7, sp, #0
 800a350:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800a352:	2300      	movs	r3, #0
 800a354:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800a356:	2300      	movs	r3, #0
 800a358:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	613b      	str	r3, [r7, #16]
 800a35e:	e02b      	b.n	800a3b8 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800a360:	693b      	ldr	r3, [r7, #16]
 800a362:	685a      	ldr	r2, [r3, #4]
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	895b      	ldrh	r3, [r3, #10]
 800a368:	4619      	mov	r1, r3
 800a36a:	4610      	mov	r0, r2
 800a36c:	f7ff ff7e 	bl	800a26c <lwip_standard_chksum>
 800a370:	4603      	mov	r3, r0
 800a372:	461a      	mov	r2, r3
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	4413      	add	r3, r2
 800a378:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	0c1a      	lsrs	r2, r3, #16
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	b29b      	uxth	r3, r3
 800a382:	4413      	add	r3, r2
 800a384:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	895b      	ldrh	r3, [r3, #10]
 800a38a:	f003 0301 	and.w	r3, r3, #1
 800a38e:	b29b      	uxth	r3, r3
 800a390:	2b00      	cmp	r3, #0
 800a392:	d00e      	beq.n	800a3b2 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2b00      	cmp	r3, #0
 800a398:	bf0c      	ite	eq
 800a39a:	2301      	moveq	r3, #1
 800a39c:	2300      	movne	r3, #0
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	021b      	lsls	r3, r3, #8
 800a3a6:	b29a      	uxth	r2, r3
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	0a1b      	lsrs	r3, r3, #8
 800a3ac:	b2db      	uxtb	r3, r3
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	613b      	str	r3, [r7, #16]
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d1d0      	bne.n	800a360 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d007      	beq.n	800a3d4 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	021b      	lsls	r3, r3, #8
 800a3c8:	b29a      	uxth	r2, r3
 800a3ca:	697b      	ldr	r3, [r7, #20]
 800a3cc:	0a1b      	lsrs	r3, r3, #8
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	43db      	mvns	r3, r3
 800a3da:	b29b      	uxth	r3, r3
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3718      	adds	r7, #24
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b082      	sub	sp, #8
 800a3e8:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800a3ee:	f000 f8d5 	bl	800a59c <mem_init>
  memp_init();
 800a3f2:	f000 fbd7 	bl	800aba4 <memp_init>
  pbuf_init();
  netif_init();
 800a3f6:	f000 fcd5 	bl	800ada4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a3fa:	f007 ff57 	bl	80122ac <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800a3fe:	f001 fdbb 	bl	800bf78 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800a402:	f007 fec9 	bl	8012198 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a406:	bf00      	nop
 800a408:	3708      	adds	r7, #8
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
	...

0800a410 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	4603      	mov	r3, r0
 800a418:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800a41a:	4b05      	ldr	r3, [pc, #20]	; (800a430 <ptr_to_mem+0x20>)
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	88fb      	ldrh	r3, [r7, #6]
 800a420:	4413      	add	r3, r2
}
 800a422:	4618      	mov	r0, r3
 800a424:	370c      	adds	r7, #12
 800a426:	46bd      	mov	sp, r7
 800a428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42c:	4770      	bx	lr
 800a42e:	bf00      	nop
 800a430:	240000c0 	.word	0x240000c0

0800a434 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800a434:	b480      	push	{r7}
 800a436:	b083      	sub	sp, #12
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800a43c:	4b05      	ldr	r3, [pc, #20]	; (800a454 <mem_to_ptr+0x20>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	687a      	ldr	r2, [r7, #4]
 800a442:	1ad3      	subs	r3, r2, r3
 800a444:	b29b      	uxth	r3, r3
}
 800a446:	4618      	mov	r0, r3
 800a448:	370c      	adds	r7, #12
 800a44a:	46bd      	mov	sp, r7
 800a44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a450:	4770      	bx	lr
 800a452:	bf00      	nop
 800a454:	240000c0 	.word	0x240000c0

0800a458 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a458:	b590      	push	{r4, r7, lr}
 800a45a:	b085      	sub	sp, #20
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a460:	4b45      	ldr	r3, [pc, #276]	; (800a578 <plug_holes+0x120>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	429a      	cmp	r2, r3
 800a468:	d206      	bcs.n	800a478 <plug_holes+0x20>
 800a46a:	4b44      	ldr	r3, [pc, #272]	; (800a57c <plug_holes+0x124>)
 800a46c:	f240 12df 	movw	r2, #479	; 0x1df
 800a470:	4943      	ldr	r1, [pc, #268]	; (800a580 <plug_holes+0x128>)
 800a472:	4844      	ldr	r0, [pc, #272]	; (800a584 <plug_holes+0x12c>)
 800a474:	f00a fc94 	bl	8014da0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a478:	4b43      	ldr	r3, [pc, #268]	; (800a588 <plug_holes+0x130>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	687a      	ldr	r2, [r7, #4]
 800a47e:	429a      	cmp	r2, r3
 800a480:	d306      	bcc.n	800a490 <plug_holes+0x38>
 800a482:	4b3e      	ldr	r3, [pc, #248]	; (800a57c <plug_holes+0x124>)
 800a484:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800a488:	4940      	ldr	r1, [pc, #256]	; (800a58c <plug_holes+0x134>)
 800a48a:	483e      	ldr	r0, [pc, #248]	; (800a584 <plug_holes+0x12c>)
 800a48c:	f00a fc88 	bl	8014da0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	791b      	ldrb	r3, [r3, #4]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d006      	beq.n	800a4a6 <plug_holes+0x4e>
 800a498:	4b38      	ldr	r3, [pc, #224]	; (800a57c <plug_holes+0x124>)
 800a49a:	f240 12e1 	movw	r2, #481	; 0x1e1
 800a49e:	493c      	ldr	r1, [pc, #240]	; (800a590 <plug_holes+0x138>)
 800a4a0:	4838      	ldr	r0, [pc, #224]	; (800a584 <plug_holes+0x12c>)
 800a4a2:	f00a fc7d 	bl	8014da0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	881b      	ldrh	r3, [r3, #0]
 800a4aa:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a4ae:	d906      	bls.n	800a4be <plug_holes+0x66>
 800a4b0:	4b32      	ldr	r3, [pc, #200]	; (800a57c <plug_holes+0x124>)
 800a4b2:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800a4b6:	4937      	ldr	r1, [pc, #220]	; (800a594 <plug_holes+0x13c>)
 800a4b8:	4832      	ldr	r0, [pc, #200]	; (800a584 <plug_holes+0x12c>)
 800a4ba:	f00a fc71 	bl	8014da0 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	881b      	ldrh	r3, [r3, #0]
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7ff ffa4 	bl	800a410 <ptr_to_mem>
 800a4c8:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a4ca:	687a      	ldr	r2, [r7, #4]
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d024      	beq.n	800a51c <plug_holes+0xc4>
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	791b      	ldrb	r3, [r3, #4]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d120      	bne.n	800a51c <plug_holes+0xc4>
 800a4da:	4b2b      	ldr	r3, [pc, #172]	; (800a588 <plug_holes+0x130>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	68fa      	ldr	r2, [r7, #12]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d01b      	beq.n	800a51c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800a4e4:	4b2c      	ldr	r3, [pc, #176]	; (800a598 <plug_holes+0x140>)
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	68fa      	ldr	r2, [r7, #12]
 800a4ea:	429a      	cmp	r2, r3
 800a4ec:	d102      	bne.n	800a4f4 <plug_holes+0x9c>
      lfree = mem;
 800a4ee:	4a2a      	ldr	r2, [pc, #168]	; (800a598 <plug_holes+0x140>)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	881a      	ldrh	r2, [r3, #0]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	881b      	ldrh	r3, [r3, #0]
 800a500:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a504:	d00a      	beq.n	800a51c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	881b      	ldrh	r3, [r3, #0]
 800a50a:	4618      	mov	r0, r3
 800a50c:	f7ff ff80 	bl	800a410 <ptr_to_mem>
 800a510:	4604      	mov	r4, r0
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f7ff ff8e 	bl	800a434 <mem_to_ptr>
 800a518:	4603      	mov	r3, r0
 800a51a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	885b      	ldrh	r3, [r3, #2]
 800a520:	4618      	mov	r0, r3
 800a522:	f7ff ff75 	bl	800a410 <ptr_to_mem>
 800a526:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800a528:	68ba      	ldr	r2, [r7, #8]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d01f      	beq.n	800a570 <plug_holes+0x118>
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	791b      	ldrb	r3, [r3, #4]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d11b      	bne.n	800a570 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800a538:	4b17      	ldr	r3, [pc, #92]	; (800a598 <plug_holes+0x140>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	687a      	ldr	r2, [r7, #4]
 800a53e:	429a      	cmp	r2, r3
 800a540:	d102      	bne.n	800a548 <plug_holes+0xf0>
      lfree = pmem;
 800a542:	4a15      	ldr	r2, [pc, #84]	; (800a598 <plug_holes+0x140>)
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	881a      	ldrh	r2, [r3, #0]
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	881b      	ldrh	r3, [r3, #0]
 800a554:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a558:	d00a      	beq.n	800a570 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	881b      	ldrh	r3, [r3, #0]
 800a55e:	4618      	mov	r0, r3
 800a560:	f7ff ff56 	bl	800a410 <ptr_to_mem>
 800a564:	4604      	mov	r4, r0
 800a566:	68b8      	ldr	r0, [r7, #8]
 800a568:	f7ff ff64 	bl	800a434 <mem_to_ptr>
 800a56c:	4603      	mov	r3, r0
 800a56e:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800a570:	bf00      	nop
 800a572:	3714      	adds	r7, #20
 800a574:	46bd      	mov	sp, r7
 800a576:	bd90      	pop	{r4, r7, pc}
 800a578:	240000c0 	.word	0x240000c0
 800a57c:	08015f6c 	.word	0x08015f6c
 800a580:	08015f9c 	.word	0x08015f9c
 800a584:	08015fb4 	.word	0x08015fb4
 800a588:	240000c4 	.word	0x240000c4
 800a58c:	08015fdc 	.word	0x08015fdc
 800a590:	08015ff8 	.word	0x08015ff8
 800a594:	08016014 	.word	0x08016014
 800a598:	240000c8 	.word	0x240000c8

0800a59c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a5a2:	4b16      	ldr	r3, [pc, #88]	; (800a5fc <mem_init+0x60>)
 800a5a4:	4a16      	ldr	r2, [pc, #88]	; (800a600 <mem_init+0x64>)
 800a5a6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800a5a8:	4b14      	ldr	r3, [pc, #80]	; (800a5fc <mem_init+0x60>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800a5b4:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a5c2:	f44f 5020 	mov.w	r0, #10240	; 0x2800
 800a5c6:	f7ff ff23 	bl	800a410 <ptr_to_mem>
 800a5ca:	4603      	mov	r3, r0
 800a5cc:	4a0d      	ldr	r2, [pc, #52]	; (800a604 <mem_init+0x68>)
 800a5ce:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800a5d0:	4b0c      	ldr	r3, [pc, #48]	; (800a604 <mem_init+0x68>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800a5d8:	4b0a      	ldr	r3, [pc, #40]	; (800a604 <mem_init+0x68>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800a5e0:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a5e2:	4b08      	ldr	r3, [pc, #32]	; (800a604 <mem_init+0x68>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800a5ea:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a5ec:	4b03      	ldr	r3, [pc, #12]	; (800a5fc <mem_init+0x60>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a05      	ldr	r2, [pc, #20]	; (800a608 <mem_init+0x6c>)
 800a5f2:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800a5f4:	bf00      	nop
 800a5f6:	3708      	adds	r7, #8
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}
 800a5fc:	240000c0 	.word	0x240000c0
 800a600:	30002000 	.word	0x30002000
 800a604:	240000c4 	.word	0x240000c4
 800a608:	240000c8 	.word	0x240000c8

0800a60c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b086      	sub	sp, #24
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f7ff ff0d 	bl	800a434 <mem_to_ptr>
 800a61a:	4603      	mov	r3, r0
 800a61c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	881b      	ldrh	r3, [r3, #0]
 800a622:	4618      	mov	r0, r3
 800a624:	f7ff fef4 	bl	800a410 <ptr_to_mem>
 800a628:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	885b      	ldrh	r3, [r3, #2]
 800a62e:	4618      	mov	r0, r3
 800a630:	f7ff feee 	bl	800a410 <ptr_to_mem>
 800a634:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	881b      	ldrh	r3, [r3, #0]
 800a63a:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a63e:	d818      	bhi.n	800a672 <mem_link_valid+0x66>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	885b      	ldrh	r3, [r3, #2]
 800a644:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a648:	d813      	bhi.n	800a672 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a64e:	8afa      	ldrh	r2, [r7, #22]
 800a650:	429a      	cmp	r2, r3
 800a652:	d004      	beq.n	800a65e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	881b      	ldrh	r3, [r3, #0]
 800a658:	8afa      	ldrh	r2, [r7, #22]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d109      	bne.n	800a672 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a65e:	4b08      	ldr	r3, [pc, #32]	; (800a680 <mem_link_valid+0x74>)
 800a660:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a662:	693a      	ldr	r2, [r7, #16]
 800a664:	429a      	cmp	r2, r3
 800a666:	d006      	beq.n	800a676 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	885b      	ldrh	r3, [r3, #2]
 800a66c:	8afa      	ldrh	r2, [r7, #22]
 800a66e:	429a      	cmp	r2, r3
 800a670:	d001      	beq.n	800a676 <mem_link_valid+0x6a>
    return 0;
 800a672:	2300      	movs	r3, #0
 800a674:	e000      	b.n	800a678 <mem_link_valid+0x6c>
  }
  return 1;
 800a676:	2301      	movs	r3, #1
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3718      	adds	r7, #24
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}
 800a680:	240000c4 	.word	0x240000c4

0800a684 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d04c      	beq.n	800a72c <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f003 0303 	and.w	r3, r3, #3
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d007      	beq.n	800a6ac <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800a69c:	4b25      	ldr	r3, [pc, #148]	; (800a734 <mem_free+0xb0>)
 800a69e:	f240 2273 	movw	r2, #627	; 0x273
 800a6a2:	4925      	ldr	r1, [pc, #148]	; (800a738 <mem_free+0xb4>)
 800a6a4:	4825      	ldr	r0, [pc, #148]	; (800a73c <mem_free+0xb8>)
 800a6a6:	f00a fb7b 	bl	8014da0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a6aa:	e040      	b.n	800a72e <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	3b08      	subs	r3, #8
 800a6b0:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a6b2:	4b23      	ldr	r3, [pc, #140]	; (800a740 <mem_free+0xbc>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	68fa      	ldr	r2, [r7, #12]
 800a6b8:	429a      	cmp	r2, r3
 800a6ba:	d306      	bcc.n	800a6ca <mem_free+0x46>
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f103 020c 	add.w	r2, r3, #12
 800a6c2:	4b20      	ldr	r3, [pc, #128]	; (800a744 <mem_free+0xc0>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d907      	bls.n	800a6da <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800a6ca:	4b1a      	ldr	r3, [pc, #104]	; (800a734 <mem_free+0xb0>)
 800a6cc:	f240 227f 	movw	r2, #639	; 0x27f
 800a6d0:	491d      	ldr	r1, [pc, #116]	; (800a748 <mem_free+0xc4>)
 800a6d2:	481a      	ldr	r0, [pc, #104]	; (800a73c <mem_free+0xb8>)
 800a6d4:	f00a fb64 	bl	8014da0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a6d8:	e029      	b.n	800a72e <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	791b      	ldrb	r3, [r3, #4]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d107      	bne.n	800a6f2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800a6e2:	4b14      	ldr	r3, [pc, #80]	; (800a734 <mem_free+0xb0>)
 800a6e4:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800a6e8:	4918      	ldr	r1, [pc, #96]	; (800a74c <mem_free+0xc8>)
 800a6ea:	4814      	ldr	r0, [pc, #80]	; (800a73c <mem_free+0xb8>)
 800a6ec:	f00a fb58 	bl	8014da0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a6f0:	e01d      	b.n	800a72e <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800a6f2:	68f8      	ldr	r0, [r7, #12]
 800a6f4:	f7ff ff8a 	bl	800a60c <mem_link_valid>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d107      	bne.n	800a70e <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800a6fe:	4b0d      	ldr	r3, [pc, #52]	; (800a734 <mem_free+0xb0>)
 800a700:	f240 2295 	movw	r2, #661	; 0x295
 800a704:	4912      	ldr	r1, [pc, #72]	; (800a750 <mem_free+0xcc>)
 800a706:	480d      	ldr	r0, [pc, #52]	; (800a73c <mem_free+0xb8>)
 800a708:	f00a fb4a 	bl	8014da0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800a70c:	e00f      	b.n	800a72e <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	2200      	movs	r2, #0
 800a712:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800a714:	4b0f      	ldr	r3, [pc, #60]	; (800a754 <mem_free+0xd0>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	68fa      	ldr	r2, [r7, #12]
 800a71a:	429a      	cmp	r2, r3
 800a71c:	d202      	bcs.n	800a724 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800a71e:	4a0d      	ldr	r2, [pc, #52]	; (800a754 <mem_free+0xd0>)
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800a724:	68f8      	ldr	r0, [r7, #12]
 800a726:	f7ff fe97 	bl	800a458 <plug_holes>
 800a72a:	e000      	b.n	800a72e <mem_free+0xaa>
    return;
 800a72c:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800a72e:	3710      	adds	r7, #16
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}
 800a734:	08015f6c 	.word	0x08015f6c
 800a738:	08016040 	.word	0x08016040
 800a73c:	08015fb4 	.word	0x08015fb4
 800a740:	240000c0 	.word	0x240000c0
 800a744:	240000c4 	.word	0x240000c4
 800a748:	08016064 	.word	0x08016064
 800a74c:	08016080 	.word	0x08016080
 800a750:	080160a8 	.word	0x080160a8
 800a754:	240000c8 	.word	0x240000c8

0800a758 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b088      	sub	sp, #32
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
 800a760:	460b      	mov	r3, r1
 800a762:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800a764:	887b      	ldrh	r3, [r7, #2]
 800a766:	3303      	adds	r3, #3
 800a768:	b29b      	uxth	r3, r3
 800a76a:	f023 0303 	bic.w	r3, r3, #3
 800a76e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800a770:	8bfb      	ldrh	r3, [r7, #30]
 800a772:	2b0b      	cmp	r3, #11
 800a774:	d801      	bhi.n	800a77a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800a776:	230c      	movs	r3, #12
 800a778:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800a77a:	8bfb      	ldrh	r3, [r7, #30]
 800a77c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a780:	d803      	bhi.n	800a78a <mem_trim+0x32>
 800a782:	8bfa      	ldrh	r2, [r7, #30]
 800a784:	887b      	ldrh	r3, [r7, #2]
 800a786:	429a      	cmp	r2, r3
 800a788:	d201      	bcs.n	800a78e <mem_trim+0x36>
    return NULL;
 800a78a:	2300      	movs	r3, #0
 800a78c:	e0cc      	b.n	800a928 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a78e:	4b68      	ldr	r3, [pc, #416]	; (800a930 <mem_trim+0x1d8>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	429a      	cmp	r2, r3
 800a796:	d304      	bcc.n	800a7a2 <mem_trim+0x4a>
 800a798:	4b66      	ldr	r3, [pc, #408]	; (800a934 <mem_trim+0x1dc>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	687a      	ldr	r2, [r7, #4]
 800a79e:	429a      	cmp	r2, r3
 800a7a0:	d306      	bcc.n	800a7b0 <mem_trim+0x58>
 800a7a2:	4b65      	ldr	r3, [pc, #404]	; (800a938 <mem_trim+0x1e0>)
 800a7a4:	f240 22d1 	movw	r2, #721	; 0x2d1
 800a7a8:	4964      	ldr	r1, [pc, #400]	; (800a93c <mem_trim+0x1e4>)
 800a7aa:	4865      	ldr	r0, [pc, #404]	; (800a940 <mem_trim+0x1e8>)
 800a7ac:	f00a faf8 	bl	8014da0 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800a7b0:	4b5f      	ldr	r3, [pc, #380]	; (800a930 <mem_trim+0x1d8>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	429a      	cmp	r2, r3
 800a7b8:	d304      	bcc.n	800a7c4 <mem_trim+0x6c>
 800a7ba:	4b5e      	ldr	r3, [pc, #376]	; (800a934 <mem_trim+0x1dc>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	687a      	ldr	r2, [r7, #4]
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d301      	bcc.n	800a7c8 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	e0af      	b.n	800a928 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	3b08      	subs	r3, #8
 800a7cc:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800a7ce:	69b8      	ldr	r0, [r7, #24]
 800a7d0:	f7ff fe30 	bl	800a434 <mem_to_ptr>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800a7d8:	69bb      	ldr	r3, [r7, #24]
 800a7da:	881a      	ldrh	r2, [r3, #0]
 800a7dc:	8afb      	ldrh	r3, [r7, #22]
 800a7de:	1ad3      	subs	r3, r2, r3
 800a7e0:	b29b      	uxth	r3, r3
 800a7e2:	3b08      	subs	r3, #8
 800a7e4:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800a7e6:	8bfa      	ldrh	r2, [r7, #30]
 800a7e8:	8abb      	ldrh	r3, [r7, #20]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d906      	bls.n	800a7fc <mem_trim+0xa4>
 800a7ee:	4b52      	ldr	r3, [pc, #328]	; (800a938 <mem_trim+0x1e0>)
 800a7f0:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800a7f4:	4953      	ldr	r1, [pc, #332]	; (800a944 <mem_trim+0x1ec>)
 800a7f6:	4852      	ldr	r0, [pc, #328]	; (800a940 <mem_trim+0x1e8>)
 800a7f8:	f00a fad2 	bl	8014da0 <iprintf>
  if (newsize > size) {
 800a7fc:	8bfa      	ldrh	r2, [r7, #30]
 800a7fe:	8abb      	ldrh	r3, [r7, #20]
 800a800:	429a      	cmp	r2, r3
 800a802:	d901      	bls.n	800a808 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800a804:	2300      	movs	r3, #0
 800a806:	e08f      	b.n	800a928 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800a808:	8bfa      	ldrh	r2, [r7, #30]
 800a80a:	8abb      	ldrh	r3, [r7, #20]
 800a80c:	429a      	cmp	r2, r3
 800a80e:	d101      	bne.n	800a814 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	e089      	b.n	800a928 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800a814:	69bb      	ldr	r3, [r7, #24]
 800a816:	881b      	ldrh	r3, [r3, #0]
 800a818:	4618      	mov	r0, r3
 800a81a:	f7ff fdf9 	bl	800a410 <ptr_to_mem>
 800a81e:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	791b      	ldrb	r3, [r3, #4]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d13f      	bne.n	800a8a8 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a828:	69bb      	ldr	r3, [r7, #24]
 800a82a:	881b      	ldrh	r3, [r3, #0]
 800a82c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a830:	d106      	bne.n	800a840 <mem_trim+0xe8>
 800a832:	4b41      	ldr	r3, [pc, #260]	; (800a938 <mem_trim+0x1e0>)
 800a834:	f240 22f5 	movw	r2, #757	; 0x2f5
 800a838:	4943      	ldr	r1, [pc, #268]	; (800a948 <mem_trim+0x1f0>)
 800a83a:	4841      	ldr	r0, [pc, #260]	; (800a940 <mem_trim+0x1e8>)
 800a83c:	f00a fab0 	bl	8014da0 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	881b      	ldrh	r3, [r3, #0]
 800a844:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a846:	8afa      	ldrh	r2, [r7, #22]
 800a848:	8bfb      	ldrh	r3, [r7, #30]
 800a84a:	4413      	add	r3, r2
 800a84c:	b29b      	uxth	r3, r3
 800a84e:	3308      	adds	r3, #8
 800a850:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800a852:	4b3e      	ldr	r3, [pc, #248]	; (800a94c <mem_trim+0x1f4>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	693a      	ldr	r2, [r7, #16]
 800a858:	429a      	cmp	r2, r3
 800a85a:	d106      	bne.n	800a86a <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800a85c:	89fb      	ldrh	r3, [r7, #14]
 800a85e:	4618      	mov	r0, r3
 800a860:	f7ff fdd6 	bl	800a410 <ptr_to_mem>
 800a864:	4603      	mov	r3, r0
 800a866:	4a39      	ldr	r2, [pc, #228]	; (800a94c <mem_trim+0x1f4>)
 800a868:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800a86a:	89fb      	ldrh	r3, [r7, #14]
 800a86c:	4618      	mov	r0, r3
 800a86e:	f7ff fdcf 	bl	800a410 <ptr_to_mem>
 800a872:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800a874:	693b      	ldr	r3, [r7, #16]
 800a876:	2200      	movs	r2, #0
 800a878:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	89ba      	ldrh	r2, [r7, #12]
 800a87e:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	8afa      	ldrh	r2, [r7, #22]
 800a884:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	89fa      	ldrh	r2, [r7, #14]
 800a88a:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	881b      	ldrh	r3, [r3, #0]
 800a890:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a894:	d047      	beq.n	800a926 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800a896:	693b      	ldr	r3, [r7, #16]
 800a898:	881b      	ldrh	r3, [r3, #0]
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7ff fdb8 	bl	800a410 <ptr_to_mem>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	89fb      	ldrh	r3, [r7, #14]
 800a8a4:	8053      	strh	r3, [r2, #2]
 800a8a6:	e03e      	b.n	800a926 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800a8a8:	8bfb      	ldrh	r3, [r7, #30]
 800a8aa:	f103 0214 	add.w	r2, r3, #20
 800a8ae:	8abb      	ldrh	r3, [r7, #20]
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	d838      	bhi.n	800a926 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a8b4:	8afa      	ldrh	r2, [r7, #22]
 800a8b6:	8bfb      	ldrh	r3, [r7, #30]
 800a8b8:	4413      	add	r3, r2
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	3308      	adds	r3, #8
 800a8be:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a8c0:	69bb      	ldr	r3, [r7, #24]
 800a8c2:	881b      	ldrh	r3, [r3, #0]
 800a8c4:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a8c8:	d106      	bne.n	800a8d8 <mem_trim+0x180>
 800a8ca:	4b1b      	ldr	r3, [pc, #108]	; (800a938 <mem_trim+0x1e0>)
 800a8cc:	f240 3216 	movw	r2, #790	; 0x316
 800a8d0:	491d      	ldr	r1, [pc, #116]	; (800a948 <mem_trim+0x1f0>)
 800a8d2:	481b      	ldr	r0, [pc, #108]	; (800a940 <mem_trim+0x1e8>)
 800a8d4:	f00a fa64 	bl	8014da0 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800a8d8:	89fb      	ldrh	r3, [r7, #14]
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f7ff fd98 	bl	800a410 <ptr_to_mem>
 800a8e0:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800a8e2:	4b1a      	ldr	r3, [pc, #104]	; (800a94c <mem_trim+0x1f4>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	693a      	ldr	r2, [r7, #16]
 800a8e8:	429a      	cmp	r2, r3
 800a8ea:	d202      	bcs.n	800a8f2 <mem_trim+0x19a>
      lfree = mem2;
 800a8ec:	4a17      	ldr	r2, [pc, #92]	; (800a94c <mem_trim+0x1f4>)
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	881a      	ldrh	r2, [r3, #0]
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	8afa      	ldrh	r2, [r7, #22]
 800a904:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800a906:	69bb      	ldr	r3, [r7, #24]
 800a908:	89fa      	ldrh	r2, [r7, #14]
 800a90a:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	881b      	ldrh	r3, [r3, #0]
 800a910:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a914:	d007      	beq.n	800a926 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800a916:	693b      	ldr	r3, [r7, #16]
 800a918:	881b      	ldrh	r3, [r3, #0]
 800a91a:	4618      	mov	r0, r3
 800a91c:	f7ff fd78 	bl	800a410 <ptr_to_mem>
 800a920:	4602      	mov	r2, r0
 800a922:	89fb      	ldrh	r3, [r7, #14]
 800a924:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800a926:	687b      	ldr	r3, [r7, #4]
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3720      	adds	r7, #32
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}
 800a930:	240000c0 	.word	0x240000c0
 800a934:	240000c4 	.word	0x240000c4
 800a938:	08015f6c 	.word	0x08015f6c
 800a93c:	080160dc 	.word	0x080160dc
 800a940:	08015fb4 	.word	0x08015fb4
 800a944:	080160f4 	.word	0x080160f4
 800a948:	08016114 	.word	0x08016114
 800a94c:	240000c8 	.word	0x240000c8

0800a950 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b088      	sub	sp, #32
 800a954:	af00      	add	r7, sp, #0
 800a956:	4603      	mov	r3, r0
 800a958:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800a95a:	88fb      	ldrh	r3, [r7, #6]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d101      	bne.n	800a964 <mem_malloc+0x14>
    return NULL;
 800a960:	2300      	movs	r3, #0
 800a962:	e0d9      	b.n	800ab18 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800a964:	88fb      	ldrh	r3, [r7, #6]
 800a966:	3303      	adds	r3, #3
 800a968:	b29b      	uxth	r3, r3
 800a96a:	f023 0303 	bic.w	r3, r3, #3
 800a96e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800a970:	8bbb      	ldrh	r3, [r7, #28]
 800a972:	2b0b      	cmp	r3, #11
 800a974:	d801      	bhi.n	800a97a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800a976:	230c      	movs	r3, #12
 800a978:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800a97a:	8bbb      	ldrh	r3, [r7, #28]
 800a97c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a980:	d803      	bhi.n	800a98a <mem_malloc+0x3a>
 800a982:	8bba      	ldrh	r2, [r7, #28]
 800a984:	88fb      	ldrh	r3, [r7, #6]
 800a986:	429a      	cmp	r2, r3
 800a988:	d201      	bcs.n	800a98e <mem_malloc+0x3e>
    return NULL;
 800a98a:	2300      	movs	r3, #0
 800a98c:	e0c4      	b.n	800ab18 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a98e:	4b64      	ldr	r3, [pc, #400]	; (800ab20 <mem_malloc+0x1d0>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4618      	mov	r0, r3
 800a994:	f7ff fd4e 	bl	800a434 <mem_to_ptr>
 800a998:	4603      	mov	r3, r0
 800a99a:	83fb      	strh	r3, [r7, #30]
 800a99c:	e0b4      	b.n	800ab08 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800a99e:	8bfb      	ldrh	r3, [r7, #30]
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f7ff fd35 	bl	800a410 <ptr_to_mem>
 800a9a6:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800a9a8:	697b      	ldr	r3, [r7, #20]
 800a9aa:	791b      	ldrb	r3, [r3, #4]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	f040 80a4 	bne.w	800aafa <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	881b      	ldrh	r3, [r3, #0]
 800a9b6:	461a      	mov	r2, r3
 800a9b8:	8bfb      	ldrh	r3, [r7, #30]
 800a9ba:	1ad3      	subs	r3, r2, r3
 800a9bc:	f1a3 0208 	sub.w	r2, r3, #8
 800a9c0:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	f0c0 8099 	bcc.w	800aafa <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	881b      	ldrh	r3, [r3, #0]
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	8bfb      	ldrh	r3, [r7, #30]
 800a9d0:	1ad3      	subs	r3, r2, r3
 800a9d2:	f1a3 0208 	sub.w	r2, r3, #8
 800a9d6:	8bbb      	ldrh	r3, [r7, #28]
 800a9d8:	3314      	adds	r3, #20
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d333      	bcc.n	800aa46 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800a9de:	8bfa      	ldrh	r2, [r7, #30]
 800a9e0:	8bbb      	ldrh	r3, [r7, #28]
 800a9e2:	4413      	add	r3, r2
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	3308      	adds	r3, #8
 800a9e8:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800a9ea:	8a7b      	ldrh	r3, [r7, #18]
 800a9ec:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800a9f0:	d106      	bne.n	800aa00 <mem_malloc+0xb0>
 800a9f2:	4b4c      	ldr	r3, [pc, #304]	; (800ab24 <mem_malloc+0x1d4>)
 800a9f4:	f240 3287 	movw	r2, #903	; 0x387
 800a9f8:	494b      	ldr	r1, [pc, #300]	; (800ab28 <mem_malloc+0x1d8>)
 800a9fa:	484c      	ldr	r0, [pc, #304]	; (800ab2c <mem_malloc+0x1dc>)
 800a9fc:	f00a f9d0 	bl	8014da0 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800aa00:	8a7b      	ldrh	r3, [r7, #18]
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7ff fd04 	bl	800a410 <ptr_to_mem>
 800aa08:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	881a      	ldrh	r2, [r3, #0]
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	8bfa      	ldrh	r2, [r7, #30]
 800aa1c:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800aa1e:	697b      	ldr	r3, [r7, #20]
 800aa20:	8a7a      	ldrh	r2, [r7, #18]
 800aa22:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	2201      	movs	r2, #1
 800aa28:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	881b      	ldrh	r3, [r3, #0]
 800aa2e:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800aa32:	d00b      	beq.n	800aa4c <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	881b      	ldrh	r3, [r3, #0]
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7ff fce9 	bl	800a410 <ptr_to_mem>
 800aa3e:	4602      	mov	r2, r0
 800aa40:	8a7b      	ldrh	r3, [r7, #18]
 800aa42:	8053      	strh	r3, [r2, #2]
 800aa44:	e002      	b.n	800aa4c <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	2201      	movs	r2, #1
 800aa4a:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800aa4c:	4b34      	ldr	r3, [pc, #208]	; (800ab20 <mem_malloc+0x1d0>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	697a      	ldr	r2, [r7, #20]
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d127      	bne.n	800aaa6 <mem_malloc+0x156>
          struct mem *cur = lfree;
 800aa56:	4b32      	ldr	r3, [pc, #200]	; (800ab20 <mem_malloc+0x1d0>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800aa5c:	e005      	b.n	800aa6a <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800aa5e:	69bb      	ldr	r3, [r7, #24]
 800aa60:	881b      	ldrh	r3, [r3, #0]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7ff fcd4 	bl	800a410 <ptr_to_mem>
 800aa68:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800aa6a:	69bb      	ldr	r3, [r7, #24]
 800aa6c:	791b      	ldrb	r3, [r3, #4]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d004      	beq.n	800aa7c <mem_malloc+0x12c>
 800aa72:	4b2f      	ldr	r3, [pc, #188]	; (800ab30 <mem_malloc+0x1e0>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	69ba      	ldr	r2, [r7, #24]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d1f0      	bne.n	800aa5e <mem_malloc+0x10e>
          }
          lfree = cur;
 800aa7c:	4a28      	ldr	r2, [pc, #160]	; (800ab20 <mem_malloc+0x1d0>)
 800aa7e:	69bb      	ldr	r3, [r7, #24]
 800aa80:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800aa82:	4b27      	ldr	r3, [pc, #156]	; (800ab20 <mem_malloc+0x1d0>)
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	4b2a      	ldr	r3, [pc, #168]	; (800ab30 <mem_malloc+0x1e0>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d00b      	beq.n	800aaa6 <mem_malloc+0x156>
 800aa8e:	4b24      	ldr	r3, [pc, #144]	; (800ab20 <mem_malloc+0x1d0>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	791b      	ldrb	r3, [r3, #4]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d006      	beq.n	800aaa6 <mem_malloc+0x156>
 800aa98:	4b22      	ldr	r3, [pc, #136]	; (800ab24 <mem_malloc+0x1d4>)
 800aa9a:	f240 32b5 	movw	r2, #949	; 0x3b5
 800aa9e:	4925      	ldr	r1, [pc, #148]	; (800ab34 <mem_malloc+0x1e4>)
 800aaa0:	4822      	ldr	r0, [pc, #136]	; (800ab2c <mem_malloc+0x1dc>)
 800aaa2:	f00a f97d 	bl	8014da0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800aaa6:	8bba      	ldrh	r2, [r7, #28]
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	4413      	add	r3, r2
 800aaac:	3308      	adds	r3, #8
 800aaae:	4a20      	ldr	r2, [pc, #128]	; (800ab30 <mem_malloc+0x1e0>)
 800aab0:	6812      	ldr	r2, [r2, #0]
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d906      	bls.n	800aac4 <mem_malloc+0x174>
 800aab6:	4b1b      	ldr	r3, [pc, #108]	; (800ab24 <mem_malloc+0x1d4>)
 800aab8:	f240 32b9 	movw	r2, #953	; 0x3b9
 800aabc:	491e      	ldr	r1, [pc, #120]	; (800ab38 <mem_malloc+0x1e8>)
 800aabe:	481b      	ldr	r0, [pc, #108]	; (800ab2c <mem_malloc+0x1dc>)
 800aac0:	f00a f96e 	bl	8014da0 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800aac4:	697b      	ldr	r3, [r7, #20]
 800aac6:	f003 0303 	and.w	r3, r3, #3
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d006      	beq.n	800aadc <mem_malloc+0x18c>
 800aace:	4b15      	ldr	r3, [pc, #84]	; (800ab24 <mem_malloc+0x1d4>)
 800aad0:	f240 32bb 	movw	r2, #955	; 0x3bb
 800aad4:	4919      	ldr	r1, [pc, #100]	; (800ab3c <mem_malloc+0x1ec>)
 800aad6:	4815      	ldr	r0, [pc, #84]	; (800ab2c <mem_malloc+0x1dc>)
 800aad8:	f00a f962 	bl	8014da0 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	f003 0303 	and.w	r3, r3, #3
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d006      	beq.n	800aaf4 <mem_malloc+0x1a4>
 800aae6:	4b0f      	ldr	r3, [pc, #60]	; (800ab24 <mem_malloc+0x1d4>)
 800aae8:	f240 32bd 	movw	r2, #957	; 0x3bd
 800aaec:	4914      	ldr	r1, [pc, #80]	; (800ab40 <mem_malloc+0x1f0>)
 800aaee:	480f      	ldr	r0, [pc, #60]	; (800ab2c <mem_malloc+0x1dc>)
 800aaf0:	f00a f956 	bl	8014da0 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	3308      	adds	r3, #8
 800aaf8:	e00e      	b.n	800ab18 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800aafa:	8bfb      	ldrh	r3, [r7, #30]
 800aafc:	4618      	mov	r0, r3
 800aafe:	f7ff fc87 	bl	800a410 <ptr_to_mem>
 800ab02:	4603      	mov	r3, r0
 800ab04:	881b      	ldrh	r3, [r3, #0]
 800ab06:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800ab08:	8bfa      	ldrh	r2, [r7, #30]
 800ab0a:	8bbb      	ldrh	r3, [r7, #28]
 800ab0c:	f5c3 5320 	rsb	r3, r3, #10240	; 0x2800
 800ab10:	429a      	cmp	r2, r3
 800ab12:	f4ff af44 	bcc.w	800a99e <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800ab16:	2300      	movs	r3, #0
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	3720      	adds	r7, #32
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}
 800ab20:	240000c8 	.word	0x240000c8
 800ab24:	08015f6c 	.word	0x08015f6c
 800ab28:	08016114 	.word	0x08016114
 800ab2c:	08015fb4 	.word	0x08015fb4
 800ab30:	240000c4 	.word	0x240000c4
 800ab34:	08016128 	.word	0x08016128
 800ab38:	08016144 	.word	0x08016144
 800ab3c:	08016174 	.word	0x08016174
 800ab40:	080161a4 	.word	0x080161a4

0800ab44 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	689b      	ldr	r3, [r3, #8]
 800ab50:	2200      	movs	r2, #0
 800ab52:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	685b      	ldr	r3, [r3, #4]
 800ab58:	3303      	adds	r3, #3
 800ab5a:	f023 0303 	bic.w	r3, r3, #3
 800ab5e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800ab60:	2300      	movs	r3, #0
 800ab62:	60fb      	str	r3, [r7, #12]
 800ab64:	e011      	b.n	800ab8a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	689b      	ldr	r3, [r3, #8]
 800ab6a:	681a      	ldr	r2, [r3, #0]
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	68ba      	ldr	r2, [r7, #8]
 800ab76:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	881b      	ldrh	r3, [r3, #0]
 800ab7c:	461a      	mov	r2, r3
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	4413      	add	r3, r2
 800ab82:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	3301      	adds	r3, #1
 800ab88:	60fb      	str	r3, [r7, #12]
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	885b      	ldrh	r3, [r3, #2]
 800ab8e:	461a      	mov	r2, r3
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	4293      	cmp	r3, r2
 800ab94:	dbe7      	blt.n	800ab66 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ab96:	bf00      	nop
 800ab98:	bf00      	nop
 800ab9a:	3714      	adds	r7, #20
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr

0800aba4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b082      	sub	sp, #8
 800aba8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800abaa:	2300      	movs	r3, #0
 800abac:	80fb      	strh	r3, [r7, #6]
 800abae:	e009      	b.n	800abc4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800abb0:	88fb      	ldrh	r3, [r7, #6]
 800abb2:	4a08      	ldr	r2, [pc, #32]	; (800abd4 <memp_init+0x30>)
 800abb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800abb8:	4618      	mov	r0, r3
 800abba:	f7ff ffc3 	bl	800ab44 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800abbe:	88fb      	ldrh	r3, [r7, #6]
 800abc0:	3301      	adds	r3, #1
 800abc2:	80fb      	strh	r3, [r7, #6]
 800abc4:	88fb      	ldrh	r3, [r7, #6]
 800abc6:	2b08      	cmp	r3, #8
 800abc8:	d9f2      	bls.n	800abb0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800abca:	bf00      	nop
 800abcc:	bf00      	nop
 800abce:	3708      	adds	r7, #8
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	08019788 	.word	0x08019788

0800abd8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b084      	sub	sp, #16
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	689b      	ldr	r3, [r3, #8]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d012      	beq.n	800ac14 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	689b      	ldr	r3, [r3, #8]
 800abf2:	68fa      	ldr	r2, [r7, #12]
 800abf4:	6812      	ldr	r2, [r2, #0]
 800abf6:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f003 0303 	and.w	r3, r3, #3
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d006      	beq.n	800ac10 <do_memp_malloc_pool+0x38>
 800ac02:	4b07      	ldr	r3, [pc, #28]	; (800ac20 <do_memp_malloc_pool+0x48>)
 800ac04:	f44f 728c 	mov.w	r2, #280	; 0x118
 800ac08:	4906      	ldr	r1, [pc, #24]	; (800ac24 <do_memp_malloc_pool+0x4c>)
 800ac0a:	4807      	ldr	r0, [pc, #28]	; (800ac28 <do_memp_malloc_pool+0x50>)
 800ac0c:	f00a f8c8 	bl	8014da0 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	e000      	b.n	800ac16 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800ac14:	2300      	movs	r3, #0
}
 800ac16:	4618      	mov	r0, r3
 800ac18:	3710      	adds	r7, #16
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}
 800ac1e:	bf00      	nop
 800ac20:	080161c8 	.word	0x080161c8
 800ac24:	080161f8 	.word	0x080161f8
 800ac28:	0801621c 	.word	0x0801621c

0800ac2c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b082      	sub	sp, #8
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d106      	bne.n	800ac48 <memp_malloc_pool+0x1c>
 800ac3a:	4b0a      	ldr	r3, [pc, #40]	; (800ac64 <memp_malloc_pool+0x38>)
 800ac3c:	f44f 729e 	mov.w	r2, #316	; 0x13c
 800ac40:	4909      	ldr	r1, [pc, #36]	; (800ac68 <memp_malloc_pool+0x3c>)
 800ac42:	480a      	ldr	r0, [pc, #40]	; (800ac6c <memp_malloc_pool+0x40>)
 800ac44:	f00a f8ac 	bl	8014da0 <iprintf>
  if (desc == NULL) {
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d101      	bne.n	800ac52 <memp_malloc_pool+0x26>
    return NULL;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	e003      	b.n	800ac5a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	f7ff ffc0 	bl	800abd8 <do_memp_malloc_pool>
 800ac58:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3708      	adds	r7, #8
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}
 800ac62:	bf00      	nop
 800ac64:	080161c8 	.word	0x080161c8
 800ac68:	08016244 	.word	0x08016244
 800ac6c:	0801621c 	.word	0x0801621c

0800ac70 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	4603      	mov	r3, r0
 800ac78:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ac7a:	79fb      	ldrb	r3, [r7, #7]
 800ac7c:	2b08      	cmp	r3, #8
 800ac7e:	d908      	bls.n	800ac92 <memp_malloc+0x22>
 800ac80:	4b0a      	ldr	r3, [pc, #40]	; (800acac <memp_malloc+0x3c>)
 800ac82:	f240 1257 	movw	r2, #343	; 0x157
 800ac86:	490a      	ldr	r1, [pc, #40]	; (800acb0 <memp_malloc+0x40>)
 800ac88:	480a      	ldr	r0, [pc, #40]	; (800acb4 <memp_malloc+0x44>)
 800ac8a:	f00a f889 	bl	8014da0 <iprintf>
 800ac8e:	2300      	movs	r3, #0
 800ac90:	e008      	b.n	800aca4 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ac92:	79fb      	ldrb	r3, [r7, #7]
 800ac94:	4a08      	ldr	r2, [pc, #32]	; (800acb8 <memp_malloc+0x48>)
 800ac96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f7ff ff9c 	bl	800abd8 <do_memp_malloc_pool>
 800aca0:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800aca2:	68fb      	ldr	r3, [r7, #12]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3710      	adds	r7, #16
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}
 800acac:	080161c8 	.word	0x080161c8
 800acb0:	08016258 	.word	0x08016258
 800acb4:	0801621c 	.word	0x0801621c
 800acb8:	08019788 	.word	0x08019788

0800acbc <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b084      	sub	sp, #16
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	f003 0303 	and.w	r3, r3, #3
 800accc:	2b00      	cmp	r3, #0
 800acce:	d006      	beq.n	800acde <do_memp_free_pool+0x22>
 800acd0:	4b0a      	ldr	r3, [pc, #40]	; (800acfc <do_memp_free_pool+0x40>)
 800acd2:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800acd6:	490a      	ldr	r1, [pc, #40]	; (800ad00 <do_memp_free_pool+0x44>)
 800acd8:	480a      	ldr	r0, [pc, #40]	; (800ad04 <do_memp_free_pool+0x48>)
 800acda:	f00a f861 	bl	8014da0 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800acde:	683b      	ldr	r3, [r7, #0]
 800ace0:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	681a      	ldr	r2, [r3, #0]
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	689b      	ldr	r3, [r3, #8]
 800acf0:	68fa      	ldr	r2, [r7, #12]
 800acf2:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800acf4:	bf00      	nop
 800acf6:	3710      	adds	r7, #16
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}
 800acfc:	080161c8 	.word	0x080161c8
 800ad00:	08016278 	.word	0x08016278
 800ad04:	0801621c 	.word	0x0801621c

0800ad08 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d106      	bne.n	800ad26 <memp_free_pool+0x1e>
 800ad18:	4b0a      	ldr	r3, [pc, #40]	; (800ad44 <memp_free_pool+0x3c>)
 800ad1a:	f240 1295 	movw	r2, #405	; 0x195
 800ad1e:	490a      	ldr	r1, [pc, #40]	; (800ad48 <memp_free_pool+0x40>)
 800ad20:	480a      	ldr	r0, [pc, #40]	; (800ad4c <memp_free_pool+0x44>)
 800ad22:	f00a f83d 	bl	8014da0 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d007      	beq.n	800ad3c <memp_free_pool+0x34>
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d004      	beq.n	800ad3c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800ad32:	6839      	ldr	r1, [r7, #0]
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f7ff ffc1 	bl	800acbc <do_memp_free_pool>
 800ad3a:	e000      	b.n	800ad3e <memp_free_pool+0x36>
    return;
 800ad3c:	bf00      	nop
}
 800ad3e:	3708      	adds	r7, #8
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}
 800ad44:	080161c8 	.word	0x080161c8
 800ad48:	08016244 	.word	0x08016244
 800ad4c:	0801621c 	.word	0x0801621c

0800ad50 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b082      	sub	sp, #8
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	4603      	mov	r3, r0
 800ad58:	6039      	str	r1, [r7, #0]
 800ad5a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800ad5c:	79fb      	ldrb	r3, [r7, #7]
 800ad5e:	2b08      	cmp	r3, #8
 800ad60:	d907      	bls.n	800ad72 <memp_free+0x22>
 800ad62:	4b0c      	ldr	r3, [pc, #48]	; (800ad94 <memp_free+0x44>)
 800ad64:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800ad68:	490b      	ldr	r1, [pc, #44]	; (800ad98 <memp_free+0x48>)
 800ad6a:	480c      	ldr	r0, [pc, #48]	; (800ad9c <memp_free+0x4c>)
 800ad6c:	f00a f818 	bl	8014da0 <iprintf>
 800ad70:	e00c      	b.n	800ad8c <memp_free+0x3c>

  if (mem == NULL) {
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d008      	beq.n	800ad8a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800ad78:	79fb      	ldrb	r3, [r7, #7]
 800ad7a:	4a09      	ldr	r2, [pc, #36]	; (800ada0 <memp_free+0x50>)
 800ad7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad80:	6839      	ldr	r1, [r7, #0]
 800ad82:	4618      	mov	r0, r3
 800ad84:	f7ff ff9a 	bl	800acbc <do_memp_free_pool>
 800ad88:	e000      	b.n	800ad8c <memp_free+0x3c>
    return;
 800ad8a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800ad8c:	3708      	adds	r7, #8
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}
 800ad92:	bf00      	nop
 800ad94:	080161c8 	.word	0x080161c8
 800ad98:	08016298 	.word	0x08016298
 800ad9c:	0801621c 	.word	0x0801621c
 800ada0:	08019788 	.word	0x08019788

0800ada4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800ada4:	b480      	push	{r7}
 800ada6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800ada8:	bf00      	nop
 800adaa:	46bd      	mov	sp, r7
 800adac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb0:	4770      	bx	lr
	...

0800adb4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b086      	sub	sp, #24
 800adb8:	af00      	add	r7, sp, #0
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	607a      	str	r2, [r7, #4]
 800adc0:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d108      	bne.n	800adda <netif_add+0x26>
 800adc8:	4b57      	ldr	r3, [pc, #348]	; (800af28 <netif_add+0x174>)
 800adca:	f240 1227 	movw	r2, #295	; 0x127
 800adce:	4957      	ldr	r1, [pc, #348]	; (800af2c <netif_add+0x178>)
 800add0:	4857      	ldr	r0, [pc, #348]	; (800af30 <netif_add+0x17c>)
 800add2:	f009 ffe5 	bl	8014da0 <iprintf>
 800add6:	2300      	movs	r3, #0
 800add8:	e0a2      	b.n	800af20 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800adda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800addc:	2b00      	cmp	r3, #0
 800adde:	d108      	bne.n	800adf2 <netif_add+0x3e>
 800ade0:	4b51      	ldr	r3, [pc, #324]	; (800af28 <netif_add+0x174>)
 800ade2:	f44f 7294 	mov.w	r2, #296	; 0x128
 800ade6:	4953      	ldr	r1, [pc, #332]	; (800af34 <netif_add+0x180>)
 800ade8:	4851      	ldr	r0, [pc, #324]	; (800af30 <netif_add+0x17c>)
 800adea:	f009 ffd9 	bl	8014da0 <iprintf>
 800adee:	2300      	movs	r3, #0
 800adf0:	e096      	b.n	800af20 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d101      	bne.n	800adfc <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800adf8:	4b4f      	ldr	r3, [pc, #316]	; (800af38 <netif_add+0x184>)
 800adfa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d101      	bne.n	800ae06 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800ae02:	4b4d      	ldr	r3, [pc, #308]	; (800af38 <netif_add+0x184>)
 800ae04:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d101      	bne.n	800ae10 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800ae0c:	4b4a      	ldr	r3, [pc, #296]	; (800af38 <netif_add+0x184>)
 800ae0e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	2200      	movs	r2, #0
 800ae14:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	2200      	movs	r2, #0
 800ae20:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	4a45      	ldr	r2, [pc, #276]	; (800af3c <netif_add+0x188>)
 800ae26:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	2200      	movs	r2, #0
 800ae32:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	6a3a      	ldr	r2, [r7, #32]
 800ae40:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800ae42:	4b3f      	ldr	r3, [pc, #252]	; (800af40 <netif_add+0x18c>)
 800ae44:	781a      	ldrb	r2, [r3, #0]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae50:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	68b9      	ldr	r1, [r7, #8]
 800ae58:	68f8      	ldr	r0, [r7, #12]
 800ae5a:	f000 f913 	bl	800b084 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800ae5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae60:	68f8      	ldr	r0, [r7, #12]
 800ae62:	4798      	blx	r3
 800ae64:	4603      	mov	r3, r0
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d001      	beq.n	800ae6e <netif_add+0xba>
    return NULL;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	e058      	b.n	800af20 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ae74:	2bff      	cmp	r3, #255	; 0xff
 800ae76:	d103      	bne.n	800ae80 <netif_add+0xcc>
        netif->num = 0;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800ae80:	2300      	movs	r3, #0
 800ae82:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ae84:	4b2f      	ldr	r3, [pc, #188]	; (800af44 <netif_add+0x190>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	617b      	str	r3, [r7, #20]
 800ae8a:	e02b      	b.n	800aee4 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800ae8c:	697a      	ldr	r2, [r7, #20]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	429a      	cmp	r2, r3
 800ae92:	d106      	bne.n	800aea2 <netif_add+0xee>
 800ae94:	4b24      	ldr	r3, [pc, #144]	; (800af28 <netif_add+0x174>)
 800ae96:	f240 128b 	movw	r2, #395	; 0x18b
 800ae9a:	492b      	ldr	r1, [pc, #172]	; (800af48 <netif_add+0x194>)
 800ae9c:	4824      	ldr	r0, [pc, #144]	; (800af30 <netif_add+0x17c>)
 800ae9e:	f009 ff7f 	bl	8014da0 <iprintf>
        num_netifs++;
 800aea2:	693b      	ldr	r3, [r7, #16]
 800aea4:	3301      	adds	r3, #1
 800aea6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	2bff      	cmp	r3, #255	; 0xff
 800aeac:	dd06      	ble.n	800aebc <netif_add+0x108>
 800aeae:	4b1e      	ldr	r3, [pc, #120]	; (800af28 <netif_add+0x174>)
 800aeb0:	f240 128d 	movw	r2, #397	; 0x18d
 800aeb4:	4925      	ldr	r1, [pc, #148]	; (800af4c <netif_add+0x198>)
 800aeb6:	481e      	ldr	r0, [pc, #120]	; (800af30 <netif_add+0x17c>)
 800aeb8:	f009 ff72 	bl	8014da0 <iprintf>
        if (netif2->num == netif->num) {
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800aec8:	429a      	cmp	r2, r3
 800aeca:	d108      	bne.n	800aede <netif_add+0x12a>
          netif->num++;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800aed2:	3301      	adds	r3, #1
 800aed4:	b2da      	uxtb	r2, r3
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800aedc:	e005      	b.n	800aeea <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	617b      	str	r3, [r7, #20]
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1d0      	bne.n	800ae8c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d1be      	bne.n	800ae6e <netif_add+0xba>
  }
  if (netif->num == 254) {
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800aef6:	2bfe      	cmp	r3, #254	; 0xfe
 800aef8:	d103      	bne.n	800af02 <netif_add+0x14e>
    netif_num = 0;
 800aefa:	4b11      	ldr	r3, [pc, #68]	; (800af40 <netif_add+0x18c>)
 800aefc:	2200      	movs	r2, #0
 800aefe:	701a      	strb	r2, [r3, #0]
 800af00:	e006      	b.n	800af10 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800af08:	3301      	adds	r3, #1
 800af0a:	b2da      	uxtb	r2, r3
 800af0c:	4b0c      	ldr	r3, [pc, #48]	; (800af40 <netif_add+0x18c>)
 800af0e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800af10:	4b0c      	ldr	r3, [pc, #48]	; (800af44 <netif_add+0x190>)
 800af12:	681a      	ldr	r2, [r3, #0]
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800af18:	4a0a      	ldr	r2, [pc, #40]	; (800af44 <netif_add+0x190>)
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800af1e:	68fb      	ldr	r3, [r7, #12]
}
 800af20:	4618      	mov	r0, r3
 800af22:	3718      	adds	r7, #24
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}
 800af28:	080162b4 	.word	0x080162b4
 800af2c:	08016348 	.word	0x08016348
 800af30:	08016304 	.word	0x08016304
 800af34:	08016364 	.word	0x08016364
 800af38:	080197ec 	.word	0x080197ec
 800af3c:	0800b35f 	.word	0x0800b35f
 800af40:	240000f0 	.word	0x240000f0
 800af44:	240035f4 	.word	0x240035f4
 800af48:	08016388 	.word	0x08016388
 800af4c:	0801639c 	.word	0x0801639c

0800af50 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b082      	sub	sp, #8
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800af5a:	6839      	ldr	r1, [r7, #0]
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f002 fdf3 	bl	800db48 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800af62:	6839      	ldr	r1, [r7, #0]
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f007 fb2b 	bl	80125c0 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800af6a:	bf00      	nop
 800af6c:	3708      	adds	r7, #8
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd80      	pop	{r7, pc}
	...

0800af74 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b086      	sub	sp, #24
 800af78:	af00      	add	r7, sp, #0
 800af7a:	60f8      	str	r0, [r7, #12]
 800af7c:	60b9      	str	r1, [r7, #8]
 800af7e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d106      	bne.n	800af94 <netif_do_set_ipaddr+0x20>
 800af86:	4b1d      	ldr	r3, [pc, #116]	; (800affc <netif_do_set_ipaddr+0x88>)
 800af88:	f240 12cb 	movw	r2, #459	; 0x1cb
 800af8c:	491c      	ldr	r1, [pc, #112]	; (800b000 <netif_do_set_ipaddr+0x8c>)
 800af8e:	481d      	ldr	r0, [pc, #116]	; (800b004 <netif_do_set_ipaddr+0x90>)
 800af90:	f009 ff06 	bl	8014da0 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d106      	bne.n	800afa8 <netif_do_set_ipaddr+0x34>
 800af9a:	4b18      	ldr	r3, [pc, #96]	; (800affc <netif_do_set_ipaddr+0x88>)
 800af9c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800afa0:	4917      	ldr	r1, [pc, #92]	; (800b000 <netif_do_set_ipaddr+0x8c>)
 800afa2:	4818      	ldr	r0, [pc, #96]	; (800b004 <netif_do_set_ipaddr+0x90>)
 800afa4:	f009 fefc 	bl	8014da0 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800afa8:	68bb      	ldr	r3, [r7, #8]
 800afaa:	681a      	ldr	r2, [r3, #0]
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	3304      	adds	r3, #4
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	429a      	cmp	r2, r3
 800afb4:	d01c      	beq.n	800aff0 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	3304      	adds	r3, #4
 800afc0:	681a      	ldr	r2, [r3, #0]
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800afc6:	f107 0314 	add.w	r3, r7, #20
 800afca:	4619      	mov	r1, r3
 800afcc:	6878      	ldr	r0, [r7, #4]
 800afce:	f7ff ffbf 	bl	800af50 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d002      	beq.n	800afde <netif_do_set_ipaddr+0x6a>
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	e000      	b.n	800afe0 <netif_do_set_ipaddr+0x6c>
 800afde:	2300      	movs	r3, #0
 800afe0:	68fa      	ldr	r2, [r7, #12]
 800afe2:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800afe4:	2101      	movs	r1, #1
 800afe6:	68f8      	ldr	r0, [r7, #12]
 800afe8:	f000 f8d2 	bl	800b190 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800afec:	2301      	movs	r3, #1
 800afee:	e000      	b.n	800aff2 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800aff0:	2300      	movs	r3, #0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3718      	adds	r7, #24
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}
 800affa:	bf00      	nop
 800affc:	080162b4 	.word	0x080162b4
 800b000:	080163cc 	.word	0x080163cc
 800b004:	08016304 	.word	0x08016304

0800b008 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800b008:	b480      	push	{r7}
 800b00a:	b085      	sub	sp, #20
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	60f8      	str	r0, [r7, #12]
 800b010:	60b9      	str	r1, [r7, #8]
 800b012:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	681a      	ldr	r2, [r3, #0]
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	3308      	adds	r3, #8
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	429a      	cmp	r2, r3
 800b020:	d00a      	beq.n	800b038 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d002      	beq.n	800b02e <netif_do_set_netmask+0x26>
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	e000      	b.n	800b030 <netif_do_set_netmask+0x28>
 800b02e:	2300      	movs	r3, #0
 800b030:	68fa      	ldr	r2, [r7, #12]
 800b032:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800b034:	2301      	movs	r3, #1
 800b036:	e000      	b.n	800b03a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800b038:	2300      	movs	r3, #0
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3714      	adds	r7, #20
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr

0800b046 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800b046:	b480      	push	{r7}
 800b048:	b085      	sub	sp, #20
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	60f8      	str	r0, [r7, #12]
 800b04e:	60b9      	str	r1, [r7, #8]
 800b050:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	681a      	ldr	r2, [r3, #0]
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	330c      	adds	r3, #12
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	429a      	cmp	r2, r3
 800b05e:	d00a      	beq.n	800b076 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d002      	beq.n	800b06c <netif_do_set_gw+0x26>
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	e000      	b.n	800b06e <netif_do_set_gw+0x28>
 800b06c:	2300      	movs	r3, #0
 800b06e:	68fa      	ldr	r2, [r7, #12]
 800b070:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800b072:	2301      	movs	r3, #1
 800b074:	e000      	b.n	800b078 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800b076:	2300      	movs	r3, #0
}
 800b078:	4618      	mov	r0, r3
 800b07a:	3714      	adds	r7, #20
 800b07c:	46bd      	mov	sp, r7
 800b07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b082:	4770      	bx	lr

0800b084 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b088      	sub	sp, #32
 800b088:	af00      	add	r7, sp, #0
 800b08a:	60f8      	str	r0, [r7, #12]
 800b08c:	60b9      	str	r1, [r7, #8]
 800b08e:	607a      	str	r2, [r7, #4]
 800b090:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800b092:	2300      	movs	r3, #0
 800b094:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800b096:	2300      	movs	r3, #0
 800b098:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d101      	bne.n	800b0a4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800b0a0:	4b1c      	ldr	r3, [pc, #112]	; (800b114 <netif_set_addr+0x90>)
 800b0a2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d101      	bne.n	800b0ae <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800b0aa:	4b1a      	ldr	r3, [pc, #104]	; (800b114 <netif_set_addr+0x90>)
 800b0ac:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d101      	bne.n	800b0b8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800b0b4:	4b17      	ldr	r3, [pc, #92]	; (800b114 <netif_set_addr+0x90>)
 800b0b6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d003      	beq.n	800b0c6 <netif_set_addr+0x42>
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d101      	bne.n	800b0ca <netif_set_addr+0x46>
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	e000      	b.n	800b0cc <netif_set_addr+0x48>
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	617b      	str	r3, [r7, #20]
  if (remove) {
 800b0ce:	697b      	ldr	r3, [r7, #20]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d006      	beq.n	800b0e2 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b0d4:	f107 0310 	add.w	r3, r7, #16
 800b0d8:	461a      	mov	r2, r3
 800b0da:	68b9      	ldr	r1, [r7, #8]
 800b0dc:	68f8      	ldr	r0, [r7, #12]
 800b0de:	f7ff ff49 	bl	800af74 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800b0e2:	69fa      	ldr	r2, [r7, #28]
 800b0e4:	6879      	ldr	r1, [r7, #4]
 800b0e6:	68f8      	ldr	r0, [r7, #12]
 800b0e8:	f7ff ff8e 	bl	800b008 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800b0ec:	69ba      	ldr	r2, [r7, #24]
 800b0ee:	6839      	ldr	r1, [r7, #0]
 800b0f0:	68f8      	ldr	r0, [r7, #12]
 800b0f2:	f7ff ffa8 	bl	800b046 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800b0f6:	697b      	ldr	r3, [r7, #20]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d106      	bne.n	800b10a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800b0fc:	f107 0310 	add.w	r3, r7, #16
 800b100:	461a      	mov	r2, r3
 800b102:	68b9      	ldr	r1, [r7, #8]
 800b104:	68f8      	ldr	r0, [r7, #12]
 800b106:	f7ff ff35 	bl	800af74 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800b10a:	bf00      	nop
 800b10c:	3720      	adds	r7, #32
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	080197ec 	.word	0x080197ec

0800b118 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800b118:	b480      	push	{r7}
 800b11a:	b083      	sub	sp, #12
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800b120:	4a04      	ldr	r2, [pc, #16]	; (800b134 <netif_set_default+0x1c>)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800b126:	bf00      	nop
 800b128:	370c      	adds	r7, #12
 800b12a:	46bd      	mov	sp, r7
 800b12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b130:	4770      	bx	lr
 800b132:	bf00      	nop
 800b134:	240035f8 	.word	0x240035f8

0800b138 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d107      	bne.n	800b156 <netif_set_up+0x1e>
 800b146:	4b0f      	ldr	r3, [pc, #60]	; (800b184 <netif_set_up+0x4c>)
 800b148:	f44f 7254 	mov.w	r2, #848	; 0x350
 800b14c:	490e      	ldr	r1, [pc, #56]	; (800b188 <netif_set_up+0x50>)
 800b14e:	480f      	ldr	r0, [pc, #60]	; (800b18c <netif_set_up+0x54>)
 800b150:	f009 fe26 	bl	8014da0 <iprintf>
 800b154:	e013      	b.n	800b17e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b15c:	f003 0301 	and.w	r3, r3, #1
 800b160:	2b00      	cmp	r3, #0
 800b162:	d10c      	bne.n	800b17e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b16a:	f043 0301 	orr.w	r3, r3, #1
 800b16e:	b2da      	uxtb	r2, r3
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b176:	2103      	movs	r1, #3
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f000 f809 	bl	800b190 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800b17e:	3708      	adds	r7, #8
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}
 800b184:	080162b4 	.word	0x080162b4
 800b188:	0801643c 	.word	0x0801643c
 800b18c:	08016304 	.word	0x08016304

0800b190 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b082      	sub	sp, #8
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
 800b198:	460b      	mov	r3, r1
 800b19a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d106      	bne.n	800b1b0 <netif_issue_reports+0x20>
 800b1a2:	4b18      	ldr	r3, [pc, #96]	; (800b204 <netif_issue_reports+0x74>)
 800b1a4:	f240 326d 	movw	r2, #877	; 0x36d
 800b1a8:	4917      	ldr	r1, [pc, #92]	; (800b208 <netif_issue_reports+0x78>)
 800b1aa:	4818      	ldr	r0, [pc, #96]	; (800b20c <netif_issue_reports+0x7c>)
 800b1ac:	f009 fdf8 	bl	8014da0 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b1b6:	f003 0304 	and.w	r3, r3, #4
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d01e      	beq.n	800b1fc <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b1c4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d017      	beq.n	800b1fc <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b1cc:	78fb      	ldrb	r3, [r7, #3]
 800b1ce:	f003 0301 	and.w	r3, r3, #1
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d013      	beq.n	800b1fe <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	3304      	adds	r3, #4
 800b1da:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d00e      	beq.n	800b1fe <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b1e6:	f003 0308 	and.w	r3, r3, #8
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d007      	beq.n	800b1fe <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	3304      	adds	r3, #4
 800b1f2:	4619      	mov	r1, r3
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f008 f94d 	bl	8013494 <etharp_request>
 800b1fa:	e000      	b.n	800b1fe <netif_issue_reports+0x6e>
    return;
 800b1fc:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800b1fe:	3708      	adds	r7, #8
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}
 800b204:	080162b4 	.word	0x080162b4
 800b208:	08016458 	.word	0x08016458
 800b20c:	08016304 	.word	0x08016304

0800b210 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b082      	sub	sp, #8
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d107      	bne.n	800b22e <netif_set_down+0x1e>
 800b21e:	4b12      	ldr	r3, [pc, #72]	; (800b268 <netif_set_down+0x58>)
 800b220:	f240 329b 	movw	r2, #923	; 0x39b
 800b224:	4911      	ldr	r1, [pc, #68]	; (800b26c <netif_set_down+0x5c>)
 800b226:	4812      	ldr	r0, [pc, #72]	; (800b270 <netif_set_down+0x60>)
 800b228:	f009 fdba 	bl	8014da0 <iprintf>
 800b22c:	e019      	b.n	800b262 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b234:	f003 0301 	and.w	r3, r3, #1
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d012      	beq.n	800b262 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b242:	f023 0301 	bic.w	r3, r3, #1
 800b246:	b2da      	uxtb	r2, r3
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b254:	f003 0308 	and.w	r3, r3, #8
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d002      	beq.n	800b262 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f007 fcd7 	bl	8012c10 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800b262:	3708      	adds	r7, #8
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}
 800b268:	080162b4 	.word	0x080162b4
 800b26c:	0801647c 	.word	0x0801647c
 800b270:	08016304 	.word	0x08016304

0800b274 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d107      	bne.n	800b292 <netif_set_link_up+0x1e>
 800b282:	4b13      	ldr	r3, [pc, #76]	; (800b2d0 <netif_set_link_up+0x5c>)
 800b284:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800b288:	4912      	ldr	r1, [pc, #72]	; (800b2d4 <netif_set_link_up+0x60>)
 800b28a:	4813      	ldr	r0, [pc, #76]	; (800b2d8 <netif_set_link_up+0x64>)
 800b28c:	f009 fd88 	bl	8014da0 <iprintf>
 800b290:	e01b      	b.n	800b2ca <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b298:	f003 0304 	and.w	r3, r3, #4
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d114      	bne.n	800b2ca <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b2a6:	f043 0304 	orr.w	r3, r3, #4
 800b2aa:	b2da      	uxtb	r2, r3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800b2b2:	2103      	movs	r1, #3
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f7ff ff6b 	bl	800b190 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	69db      	ldr	r3, [r3, #28]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d003      	beq.n	800b2ca <netif_set_link_up+0x56>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	69db      	ldr	r3, [r3, #28]
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b2ca:	3708      	adds	r7, #8
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}
 800b2d0:	080162b4 	.word	0x080162b4
 800b2d4:	0801649c 	.word	0x0801649c
 800b2d8:	08016304 	.word	0x08016304

0800b2dc <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b082      	sub	sp, #8
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d107      	bne.n	800b2fa <netif_set_link_down+0x1e>
 800b2ea:	4b11      	ldr	r3, [pc, #68]	; (800b330 <netif_set_link_down+0x54>)
 800b2ec:	f240 4206 	movw	r2, #1030	; 0x406
 800b2f0:	4910      	ldr	r1, [pc, #64]	; (800b334 <netif_set_link_down+0x58>)
 800b2f2:	4811      	ldr	r0, [pc, #68]	; (800b338 <netif_set_link_down+0x5c>)
 800b2f4:	f009 fd54 	bl	8014da0 <iprintf>
 800b2f8:	e017      	b.n	800b32a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b300:	f003 0304 	and.w	r3, r3, #4
 800b304:	2b00      	cmp	r3, #0
 800b306:	d010      	beq.n	800b32a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b30e:	f023 0304 	bic.w	r3, r3, #4
 800b312:	b2da      	uxtb	r2, r3
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	69db      	ldr	r3, [r3, #28]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d003      	beq.n	800b32a <netif_set_link_down+0x4e>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	69db      	ldr	r3, [r3, #28]
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800b32a:	3708      	adds	r7, #8
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}
 800b330:	080162b4 	.word	0x080162b4
 800b334:	080164c0 	.word	0x080164c0
 800b338:	08016304 	.word	0x08016304

0800b33c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d002      	beq.n	800b352 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	683a      	ldr	r2, [r7, #0]
 800b350:	61da      	str	r2, [r3, #28]
  }
}
 800b352:	bf00      	nop
 800b354:	370c      	adds	r7, #12
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr

0800b35e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b35e:	b480      	push	{r7}
 800b360:	b085      	sub	sp, #20
 800b362:	af00      	add	r7, sp, #0
 800b364:	60f8      	str	r0, [r7, #12]
 800b366:	60b9      	str	r1, [r7, #8]
 800b368:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b36a:	f06f 030b 	mvn.w	r3, #11
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3714      	adds	r7, #20
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr
	...

0800b37c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b37c:	b480      	push	{r7}
 800b37e:	b085      	sub	sp, #20
 800b380:	af00      	add	r7, sp, #0
 800b382:	4603      	mov	r3, r0
 800b384:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b386:	79fb      	ldrb	r3, [r7, #7]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d013      	beq.n	800b3b4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b38c:	4b0d      	ldr	r3, [pc, #52]	; (800b3c4 <netif_get_by_index+0x48>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	60fb      	str	r3, [r7, #12]
 800b392:	e00c      	b.n	800b3ae <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b39a:	3301      	adds	r3, #1
 800b39c:	b2db      	uxtb	r3, r3
 800b39e:	79fa      	ldrb	r2, [r7, #7]
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d101      	bne.n	800b3a8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	e006      	b.n	800b3b6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	60fb      	str	r3, [r7, #12]
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d1ef      	bne.n	800b394 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b3b4:	2300      	movs	r3, #0
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3714      	adds	r7, #20
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c0:	4770      	bx	lr
 800b3c2:	bf00      	nop
 800b3c4:	240035f4 	.word	0x240035f4

0800b3c8 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b082      	sub	sp, #8
 800b3cc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800b3ce:	4b0c      	ldr	r3, [pc, #48]	; (800b400 <pbuf_free_ooseq+0x38>)
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b3d4:	4b0b      	ldr	r3, [pc, #44]	; (800b404 <pbuf_free_ooseq+0x3c>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	607b      	str	r3, [r7, #4]
 800b3da:	e00a      	b.n	800b3f2 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d003      	beq.n	800b3ec <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f002 fbed 	bl	800dbc4 <tcp_free_ooseq>
      return;
 800b3ea:	e005      	b.n	800b3f8 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	68db      	ldr	r3, [r3, #12]
 800b3f0:	607b      	str	r3, [r7, #4]
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1f1      	bne.n	800b3dc <pbuf_free_ooseq+0x14>
    }
  }
}
 800b3f8:	3708      	adds	r7, #8
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}
 800b3fe:	bf00      	nop
 800b400:	240035fc 	.word	0x240035fc
 800b404:	24003604 	.word	0x24003604

0800b408 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800b408:	b480      	push	{r7}
 800b40a:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800b40c:	4b03      	ldr	r3, [pc, #12]	; (800b41c <pbuf_pool_is_empty+0x14>)
 800b40e:	2201      	movs	r2, #1
 800b410:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800b412:	bf00      	nop
 800b414:	46bd      	mov	sp, r7
 800b416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41a:	4770      	bx	lr
 800b41c:	240035fc 	.word	0x240035fc

0800b420 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800b420:	b480      	push	{r7}
 800b422:	b085      	sub	sp, #20
 800b424:	af00      	add	r7, sp, #0
 800b426:	60f8      	str	r0, [r7, #12]
 800b428:	60b9      	str	r1, [r7, #8]
 800b42a:	4611      	mov	r1, r2
 800b42c:	461a      	mov	r2, r3
 800b42e:	460b      	mov	r3, r1
 800b430:	80fb      	strh	r3, [r7, #6]
 800b432:	4613      	mov	r3, r2
 800b434:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2200      	movs	r2, #0
 800b43a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	68ba      	ldr	r2, [r7, #8]
 800b440:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	88fa      	ldrh	r2, [r7, #6]
 800b446:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	88ba      	ldrh	r2, [r7, #4]
 800b44c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800b44e:	8b3b      	ldrh	r3, [r7, #24]
 800b450:	b2da      	uxtb	r2, r3
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	7f3a      	ldrb	r2, [r7, #28]
 800b45a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2201      	movs	r2, #1
 800b460:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	2200      	movs	r2, #0
 800b466:	73da      	strb	r2, [r3, #15]
}
 800b468:	bf00      	nop
 800b46a:	3714      	adds	r7, #20
 800b46c:	46bd      	mov	sp, r7
 800b46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b472:	4770      	bx	lr

0800b474 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800b474:	b580      	push	{r7, lr}
 800b476:	b08c      	sub	sp, #48	; 0x30
 800b478:	af02      	add	r7, sp, #8
 800b47a:	4603      	mov	r3, r0
 800b47c:	71fb      	strb	r3, [r7, #7]
 800b47e:	460b      	mov	r3, r1
 800b480:	80bb      	strh	r3, [r7, #4]
 800b482:	4613      	mov	r3, r2
 800b484:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800b486:	79fb      	ldrb	r3, [r7, #7]
 800b488:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800b48a:	887b      	ldrh	r3, [r7, #2]
 800b48c:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800b490:	d07f      	beq.n	800b592 <pbuf_alloc+0x11e>
 800b492:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800b496:	f300 80c8 	bgt.w	800b62a <pbuf_alloc+0x1b6>
 800b49a:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800b49e:	d010      	beq.n	800b4c2 <pbuf_alloc+0x4e>
 800b4a0:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800b4a4:	f300 80c1 	bgt.w	800b62a <pbuf_alloc+0x1b6>
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	d002      	beq.n	800b4b2 <pbuf_alloc+0x3e>
 800b4ac:	2b41      	cmp	r3, #65	; 0x41
 800b4ae:	f040 80bc 	bne.w	800b62a <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800b4b2:	887a      	ldrh	r2, [r7, #2]
 800b4b4:	88bb      	ldrh	r3, [r7, #4]
 800b4b6:	4619      	mov	r1, r3
 800b4b8:	2000      	movs	r0, #0
 800b4ba:	f000 f8d1 	bl	800b660 <pbuf_alloc_reference>
 800b4be:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800b4c0:	e0bd      	b.n	800b63e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800b4ca:	88bb      	ldrh	r3, [r7, #4]
 800b4cc:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b4ce:	2008      	movs	r0, #8
 800b4d0:	f7ff fbce 	bl	800ac70 <memp_malloc>
 800b4d4:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800b4d6:	693b      	ldr	r3, [r7, #16]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d109      	bne.n	800b4f0 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800b4dc:	f7ff ff94 	bl	800b408 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800b4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d002      	beq.n	800b4ec <pbuf_alloc+0x78>
            pbuf_free(p);
 800b4e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b4e8:	f000 faa8 	bl	800ba3c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	e0a7      	b.n	800b640 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b4f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b4f2:	3303      	adds	r3, #3
 800b4f4:	b29b      	uxth	r3, r3
 800b4f6:	f023 0303 	bic.w	r3, r3, #3
 800b4fa:	b29b      	uxth	r3, r3
 800b4fc:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800b500:	b29b      	uxth	r3, r3
 800b502:	8b7a      	ldrh	r2, [r7, #26]
 800b504:	4293      	cmp	r3, r2
 800b506:	bf28      	it	cs
 800b508:	4613      	movcs	r3, r2
 800b50a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b50c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b50e:	3310      	adds	r3, #16
 800b510:	693a      	ldr	r2, [r7, #16]
 800b512:	4413      	add	r3, r2
 800b514:	3303      	adds	r3, #3
 800b516:	f023 0303 	bic.w	r3, r3, #3
 800b51a:	4618      	mov	r0, r3
 800b51c:	89f9      	ldrh	r1, [r7, #14]
 800b51e:	8b7a      	ldrh	r2, [r7, #26]
 800b520:	2300      	movs	r3, #0
 800b522:	9301      	str	r3, [sp, #4]
 800b524:	887b      	ldrh	r3, [r7, #2]
 800b526:	9300      	str	r3, [sp, #0]
 800b528:	460b      	mov	r3, r1
 800b52a:	4601      	mov	r1, r0
 800b52c:	6938      	ldr	r0, [r7, #16]
 800b52e:	f7ff ff77 	bl	800b420 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800b532:	693b      	ldr	r3, [r7, #16]
 800b534:	685b      	ldr	r3, [r3, #4]
 800b536:	f003 0303 	and.w	r3, r3, #3
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d006      	beq.n	800b54c <pbuf_alloc+0xd8>
 800b53e:	4b42      	ldr	r3, [pc, #264]	; (800b648 <pbuf_alloc+0x1d4>)
 800b540:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b544:	4941      	ldr	r1, [pc, #260]	; (800b64c <pbuf_alloc+0x1d8>)
 800b546:	4842      	ldr	r0, [pc, #264]	; (800b650 <pbuf_alloc+0x1dc>)
 800b548:	f009 fc2a 	bl	8014da0 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800b54c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b54e:	3303      	adds	r3, #3
 800b550:	f023 0303 	bic.w	r3, r3, #3
 800b554:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800b558:	d106      	bne.n	800b568 <pbuf_alloc+0xf4>
 800b55a:	4b3b      	ldr	r3, [pc, #236]	; (800b648 <pbuf_alloc+0x1d4>)
 800b55c:	f44f 7281 	mov.w	r2, #258	; 0x102
 800b560:	493c      	ldr	r1, [pc, #240]	; (800b654 <pbuf_alloc+0x1e0>)
 800b562:	483b      	ldr	r0, [pc, #236]	; (800b650 <pbuf_alloc+0x1dc>)
 800b564:	f009 fc1c 	bl	8014da0 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800b568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d102      	bne.n	800b574 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	627b      	str	r3, [r7, #36]	; 0x24
 800b572:	e002      	b.n	800b57a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800b574:	69fb      	ldr	r3, [r7, #28]
 800b576:	693a      	ldr	r2, [r7, #16]
 800b578:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800b57a:	693b      	ldr	r3, [r7, #16]
 800b57c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800b57e:	8b7a      	ldrh	r2, [r7, #26]
 800b580:	89fb      	ldrh	r3, [r7, #14]
 800b582:	1ad3      	subs	r3, r2, r3
 800b584:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800b586:	2300      	movs	r3, #0
 800b588:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800b58a:	8b7b      	ldrh	r3, [r7, #26]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d19e      	bne.n	800b4ce <pbuf_alloc+0x5a>
      break;
 800b590:	e055      	b.n	800b63e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800b592:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b594:	3303      	adds	r3, #3
 800b596:	b29b      	uxth	r3, r3
 800b598:	f023 0303 	bic.w	r3, r3, #3
 800b59c:	b29a      	uxth	r2, r3
 800b59e:	88bb      	ldrh	r3, [r7, #4]
 800b5a0:	3303      	adds	r3, #3
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	f023 0303 	bic.w	r3, r3, #3
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	4413      	add	r3, r2
 800b5ac:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800b5ae:	8b3b      	ldrh	r3, [r7, #24]
 800b5b0:	3310      	adds	r3, #16
 800b5b2:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b5b4:	8b3a      	ldrh	r2, [r7, #24]
 800b5b6:	88bb      	ldrh	r3, [r7, #4]
 800b5b8:	3303      	adds	r3, #3
 800b5ba:	f023 0303 	bic.w	r3, r3, #3
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	d306      	bcc.n	800b5d0 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800b5c2:	8afa      	ldrh	r2, [r7, #22]
 800b5c4:	88bb      	ldrh	r3, [r7, #4]
 800b5c6:	3303      	adds	r3, #3
 800b5c8:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b5cc:	429a      	cmp	r2, r3
 800b5ce:	d201      	bcs.n	800b5d4 <pbuf_alloc+0x160>
        return NULL;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	e035      	b.n	800b640 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800b5d4:	8afb      	ldrh	r3, [r7, #22]
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f7ff f9ba 	bl	800a950 <mem_malloc>
 800b5dc:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800b5de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d101      	bne.n	800b5e8 <pbuf_alloc+0x174>
        return NULL;
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	e02b      	b.n	800b640 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b5e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b5ea:	3310      	adds	r3, #16
 800b5ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5ee:	4413      	add	r3, r2
 800b5f0:	3303      	adds	r3, #3
 800b5f2:	f023 0303 	bic.w	r3, r3, #3
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	88b9      	ldrh	r1, [r7, #4]
 800b5fa:	88ba      	ldrh	r2, [r7, #4]
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	9301      	str	r3, [sp, #4]
 800b600:	887b      	ldrh	r3, [r7, #2]
 800b602:	9300      	str	r3, [sp, #0]
 800b604:	460b      	mov	r3, r1
 800b606:	4601      	mov	r1, r0
 800b608:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b60a:	f7ff ff09 	bl	800b420 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800b60e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b610:	685b      	ldr	r3, [r3, #4]
 800b612:	f003 0303 	and.w	r3, r3, #3
 800b616:	2b00      	cmp	r3, #0
 800b618:	d010      	beq.n	800b63c <pbuf_alloc+0x1c8>
 800b61a:	4b0b      	ldr	r3, [pc, #44]	; (800b648 <pbuf_alloc+0x1d4>)
 800b61c:	f44f 7291 	mov.w	r2, #290	; 0x122
 800b620:	490d      	ldr	r1, [pc, #52]	; (800b658 <pbuf_alloc+0x1e4>)
 800b622:	480b      	ldr	r0, [pc, #44]	; (800b650 <pbuf_alloc+0x1dc>)
 800b624:	f009 fbbc 	bl	8014da0 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800b628:	e008      	b.n	800b63c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b62a:	4b07      	ldr	r3, [pc, #28]	; (800b648 <pbuf_alloc+0x1d4>)
 800b62c:	f240 1227 	movw	r2, #295	; 0x127
 800b630:	490a      	ldr	r1, [pc, #40]	; (800b65c <pbuf_alloc+0x1e8>)
 800b632:	4807      	ldr	r0, [pc, #28]	; (800b650 <pbuf_alloc+0x1dc>)
 800b634:	f009 fbb4 	bl	8014da0 <iprintf>
      return NULL;
 800b638:	2300      	movs	r3, #0
 800b63a:	e001      	b.n	800b640 <pbuf_alloc+0x1cc>
      break;
 800b63c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800b63e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b640:	4618      	mov	r0, r3
 800b642:	3728      	adds	r7, #40	; 0x28
 800b644:	46bd      	mov	sp, r7
 800b646:	bd80      	pop	{r7, pc}
 800b648:	080164e4 	.word	0x080164e4
 800b64c:	08016514 	.word	0x08016514
 800b650:	08016544 	.word	0x08016544
 800b654:	0801656c 	.word	0x0801656c
 800b658:	080165a0 	.word	0x080165a0
 800b65c:	080165cc 	.word	0x080165cc

0800b660 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b086      	sub	sp, #24
 800b664:	af02      	add	r7, sp, #8
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	460b      	mov	r3, r1
 800b66a:	807b      	strh	r3, [r7, #2]
 800b66c:	4613      	mov	r3, r2
 800b66e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b670:	883b      	ldrh	r3, [r7, #0]
 800b672:	2b41      	cmp	r3, #65	; 0x41
 800b674:	d009      	beq.n	800b68a <pbuf_alloc_reference+0x2a>
 800b676:	883b      	ldrh	r3, [r7, #0]
 800b678:	2b01      	cmp	r3, #1
 800b67a:	d006      	beq.n	800b68a <pbuf_alloc_reference+0x2a>
 800b67c:	4b0f      	ldr	r3, [pc, #60]	; (800b6bc <pbuf_alloc_reference+0x5c>)
 800b67e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800b682:	490f      	ldr	r1, [pc, #60]	; (800b6c0 <pbuf_alloc_reference+0x60>)
 800b684:	480f      	ldr	r0, [pc, #60]	; (800b6c4 <pbuf_alloc_reference+0x64>)
 800b686:	f009 fb8b 	bl	8014da0 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b68a:	2007      	movs	r0, #7
 800b68c:	f7ff faf0 	bl	800ac70 <memp_malloc>
 800b690:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d101      	bne.n	800b69c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800b698:	2300      	movs	r3, #0
 800b69a:	e00b      	b.n	800b6b4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800b69c:	8879      	ldrh	r1, [r7, #2]
 800b69e:	887a      	ldrh	r2, [r7, #2]
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	9301      	str	r3, [sp, #4]
 800b6a4:	883b      	ldrh	r3, [r7, #0]
 800b6a6:	9300      	str	r3, [sp, #0]
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	6879      	ldr	r1, [r7, #4]
 800b6ac:	68f8      	ldr	r0, [r7, #12]
 800b6ae:	f7ff feb7 	bl	800b420 <pbuf_init_alloced_pbuf>
  return p;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	3710      	adds	r7, #16
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bd80      	pop	{r7, pc}
 800b6bc:	080164e4 	.word	0x080164e4
 800b6c0:	080165e8 	.word	0x080165e8
 800b6c4:	08016544 	.word	0x08016544

0800b6c8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b088      	sub	sp, #32
 800b6cc:	af02      	add	r7, sp, #8
 800b6ce:	607b      	str	r3, [r7, #4]
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	73fb      	strb	r3, [r7, #15]
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	81bb      	strh	r3, [r7, #12]
 800b6d8:	4613      	mov	r3, r2
 800b6da:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800b6dc:	7bfb      	ldrb	r3, [r7, #15]
 800b6de:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b6e0:	8a7b      	ldrh	r3, [r7, #18]
 800b6e2:	3303      	adds	r3, #3
 800b6e4:	f023 0203 	bic.w	r2, r3, #3
 800b6e8:	89bb      	ldrh	r3, [r7, #12]
 800b6ea:	441a      	add	r2, r3
 800b6ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d901      	bls.n	800b6f6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	e018      	b.n	800b728 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800b6f6:	6a3b      	ldr	r3, [r7, #32]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d007      	beq.n	800b70c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b6fc:	8a7b      	ldrh	r3, [r7, #18]
 800b6fe:	3303      	adds	r3, #3
 800b700:	f023 0303 	bic.w	r3, r3, #3
 800b704:	6a3a      	ldr	r2, [r7, #32]
 800b706:	4413      	add	r3, r2
 800b708:	617b      	str	r3, [r7, #20]
 800b70a:	e001      	b.n	800b710 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800b70c:	2300      	movs	r3, #0
 800b70e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800b710:	6878      	ldr	r0, [r7, #4]
 800b712:	89b9      	ldrh	r1, [r7, #12]
 800b714:	89ba      	ldrh	r2, [r7, #12]
 800b716:	2302      	movs	r3, #2
 800b718:	9301      	str	r3, [sp, #4]
 800b71a:	897b      	ldrh	r3, [r7, #10]
 800b71c:	9300      	str	r3, [sp, #0]
 800b71e:	460b      	mov	r3, r1
 800b720:	6979      	ldr	r1, [r7, #20]
 800b722:	f7ff fe7d 	bl	800b420 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800b726:	687b      	ldr	r3, [r7, #4]
}
 800b728:	4618      	mov	r0, r3
 800b72a:	3718      	adds	r7, #24
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}

0800b730 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b084      	sub	sp, #16
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	460b      	mov	r3, r1
 800b73a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d106      	bne.n	800b750 <pbuf_realloc+0x20>
 800b742:	4b3a      	ldr	r3, [pc, #232]	; (800b82c <pbuf_realloc+0xfc>)
 800b744:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800b748:	4939      	ldr	r1, [pc, #228]	; (800b830 <pbuf_realloc+0x100>)
 800b74a:	483a      	ldr	r0, [pc, #232]	; (800b834 <pbuf_realloc+0x104>)
 800b74c:	f009 fb28 	bl	8014da0 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	891b      	ldrh	r3, [r3, #8]
 800b754:	887a      	ldrh	r2, [r7, #2]
 800b756:	429a      	cmp	r2, r3
 800b758:	d263      	bcs.n	800b822 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	891a      	ldrh	r2, [r3, #8]
 800b75e:	887b      	ldrh	r3, [r7, #2]
 800b760:	1ad3      	subs	r3, r2, r3
 800b762:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800b764:	887b      	ldrh	r3, [r7, #2]
 800b766:	817b      	strh	r3, [r7, #10]
  q = p;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800b76c:	e018      	b.n	800b7a0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	895b      	ldrh	r3, [r3, #10]
 800b772:	897a      	ldrh	r2, [r7, #10]
 800b774:	1ad3      	subs	r3, r2, r3
 800b776:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	891a      	ldrh	r2, [r3, #8]
 800b77c:	893b      	ldrh	r3, [r7, #8]
 800b77e:	1ad3      	subs	r3, r2, r3
 800b780:	b29a      	uxth	r2, r3
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d106      	bne.n	800b7a0 <pbuf_realloc+0x70>
 800b792:	4b26      	ldr	r3, [pc, #152]	; (800b82c <pbuf_realloc+0xfc>)
 800b794:	f240 12af 	movw	r2, #431	; 0x1af
 800b798:	4927      	ldr	r1, [pc, #156]	; (800b838 <pbuf_realloc+0x108>)
 800b79a:	4826      	ldr	r0, [pc, #152]	; (800b834 <pbuf_realloc+0x104>)
 800b79c:	f009 fb00 	bl	8014da0 <iprintf>
  while (rem_len > q->len) {
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	895b      	ldrh	r3, [r3, #10]
 800b7a4:	897a      	ldrh	r2, [r7, #10]
 800b7a6:	429a      	cmp	r2, r3
 800b7a8:	d8e1      	bhi.n	800b76e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	7b1b      	ldrb	r3, [r3, #12]
 800b7ae:	f003 030f 	and.w	r3, r3, #15
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d121      	bne.n	800b7fa <pbuf_realloc+0xca>
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	895b      	ldrh	r3, [r3, #10]
 800b7ba:	897a      	ldrh	r2, [r7, #10]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	d01c      	beq.n	800b7fa <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	7b5b      	ldrb	r3, [r3, #13]
 800b7c4:	f003 0302 	and.w	r3, r3, #2
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d116      	bne.n	800b7fa <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	685a      	ldr	r2, [r3, #4]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	1ad3      	subs	r3, r2, r3
 800b7d4:	b29a      	uxth	r2, r3
 800b7d6:	897b      	ldrh	r3, [r7, #10]
 800b7d8:	4413      	add	r3, r2
 800b7da:	b29b      	uxth	r3, r3
 800b7dc:	4619      	mov	r1, r3
 800b7de:	68f8      	ldr	r0, [r7, #12]
 800b7e0:	f7fe ffba 	bl	800a758 <mem_trim>
 800b7e4:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d106      	bne.n	800b7fa <pbuf_realloc+0xca>
 800b7ec:	4b0f      	ldr	r3, [pc, #60]	; (800b82c <pbuf_realloc+0xfc>)
 800b7ee:	f240 12bd 	movw	r2, #445	; 0x1bd
 800b7f2:	4912      	ldr	r1, [pc, #72]	; (800b83c <pbuf_realloc+0x10c>)
 800b7f4:	480f      	ldr	r0, [pc, #60]	; (800b834 <pbuf_realloc+0x104>)
 800b7f6:	f009 fad3 	bl	8014da0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	897a      	ldrh	r2, [r7, #10]
 800b7fe:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	895a      	ldrh	r2, [r3, #10]
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d004      	beq.n	800b81a <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4618      	mov	r0, r3
 800b816:	f000 f911 	bl	800ba3c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2200      	movs	r2, #0
 800b81e:	601a      	str	r2, [r3, #0]
 800b820:	e000      	b.n	800b824 <pbuf_realloc+0xf4>
    return;
 800b822:	bf00      	nop

}
 800b824:	3710      	adds	r7, #16
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
 800b82a:	bf00      	nop
 800b82c:	080164e4 	.word	0x080164e4
 800b830:	080165fc 	.word	0x080165fc
 800b834:	08016544 	.word	0x08016544
 800b838:	08016614 	.word	0x08016614
 800b83c:	0801662c 	.word	0x0801662c

0800b840 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b086      	sub	sp, #24
 800b844:	af00      	add	r7, sp, #0
 800b846:	60f8      	str	r0, [r7, #12]
 800b848:	60b9      	str	r1, [r7, #8]
 800b84a:	4613      	mov	r3, r2
 800b84c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d106      	bne.n	800b862 <pbuf_add_header_impl+0x22>
 800b854:	4b2b      	ldr	r3, [pc, #172]	; (800b904 <pbuf_add_header_impl+0xc4>)
 800b856:	f240 12df 	movw	r2, #479	; 0x1df
 800b85a:	492b      	ldr	r1, [pc, #172]	; (800b908 <pbuf_add_header_impl+0xc8>)
 800b85c:	482b      	ldr	r0, [pc, #172]	; (800b90c <pbuf_add_header_impl+0xcc>)
 800b85e:	f009 fa9f 	bl	8014da0 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d003      	beq.n	800b870 <pbuf_add_header_impl+0x30>
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b86e:	d301      	bcc.n	800b874 <pbuf_add_header_impl+0x34>
    return 1;
 800b870:	2301      	movs	r3, #1
 800b872:	e043      	b.n	800b8fc <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d101      	bne.n	800b87e <pbuf_add_header_impl+0x3e>
    return 0;
 800b87a:	2300      	movs	r3, #0
 800b87c:	e03e      	b.n	800b8fc <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	891a      	ldrh	r2, [r3, #8]
 800b886:	8a7b      	ldrh	r3, [r7, #18]
 800b888:	4413      	add	r3, r2
 800b88a:	b29b      	uxth	r3, r3
 800b88c:	8a7a      	ldrh	r2, [r7, #18]
 800b88e:	429a      	cmp	r2, r3
 800b890:	d901      	bls.n	800b896 <pbuf_add_header_impl+0x56>
    return 1;
 800b892:	2301      	movs	r3, #1
 800b894:	e032      	b.n	800b8fc <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	7b1b      	ldrb	r3, [r3, #12]
 800b89a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b89c:	8a3b      	ldrh	r3, [r7, #16]
 800b89e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d00c      	beq.n	800b8c0 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	685a      	ldr	r2, [r3, #4]
 800b8aa:	68bb      	ldr	r3, [r7, #8]
 800b8ac:	425b      	negs	r3, r3
 800b8ae:	4413      	add	r3, r2
 800b8b0:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	3310      	adds	r3, #16
 800b8b6:	697a      	ldr	r2, [r7, #20]
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d20d      	bcs.n	800b8d8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800b8bc:	2301      	movs	r3, #1
 800b8be:	e01d      	b.n	800b8fc <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800b8c0:	79fb      	ldrb	r3, [r7, #7]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d006      	beq.n	800b8d4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	685a      	ldr	r2, [r3, #4]
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	425b      	negs	r3, r3
 800b8ce:	4413      	add	r3, r2
 800b8d0:	617b      	str	r3, [r7, #20]
 800b8d2:	e001      	b.n	800b8d8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	e011      	b.n	800b8fc <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	697a      	ldr	r2, [r7, #20]
 800b8dc:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	895a      	ldrh	r2, [r3, #10]
 800b8e2:	8a7b      	ldrh	r3, [r7, #18]
 800b8e4:	4413      	add	r3, r2
 800b8e6:	b29a      	uxth	r2, r3
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	891a      	ldrh	r2, [r3, #8]
 800b8f0:	8a7b      	ldrh	r3, [r7, #18]
 800b8f2:	4413      	add	r3, r2
 800b8f4:	b29a      	uxth	r2, r3
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	811a      	strh	r2, [r3, #8]


  return 0;
 800b8fa:	2300      	movs	r3, #0
}
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	3718      	adds	r7, #24
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}
 800b904:	080164e4 	.word	0x080164e4
 800b908:	08016648 	.word	0x08016648
 800b90c:	08016544 	.word	0x08016544

0800b910 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b082      	sub	sp, #8
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800b91a:	2200      	movs	r2, #0
 800b91c:	6839      	ldr	r1, [r7, #0]
 800b91e:	6878      	ldr	r0, [r7, #4]
 800b920:	f7ff ff8e 	bl	800b840 <pbuf_add_header_impl>
 800b924:	4603      	mov	r3, r0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3708      	adds	r7, #8
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
	...

0800b930 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800b930:	b580      	push	{r7, lr}
 800b932:	b084      	sub	sp, #16
 800b934:	af00      	add	r7, sp, #0
 800b936:	6078      	str	r0, [r7, #4]
 800b938:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d106      	bne.n	800b94e <pbuf_remove_header+0x1e>
 800b940:	4b20      	ldr	r3, [pc, #128]	; (800b9c4 <pbuf_remove_header+0x94>)
 800b942:	f240 224b 	movw	r2, #587	; 0x24b
 800b946:	4920      	ldr	r1, [pc, #128]	; (800b9c8 <pbuf_remove_header+0x98>)
 800b948:	4820      	ldr	r0, [pc, #128]	; (800b9cc <pbuf_remove_header+0x9c>)
 800b94a:	f009 fa29 	bl	8014da0 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d003      	beq.n	800b95c <pbuf_remove_header+0x2c>
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b95a:	d301      	bcc.n	800b960 <pbuf_remove_header+0x30>
    return 1;
 800b95c:	2301      	movs	r3, #1
 800b95e:	e02c      	b.n	800b9ba <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d101      	bne.n	800b96a <pbuf_remove_header+0x3a>
    return 0;
 800b966:	2300      	movs	r3, #0
 800b968:	e027      	b.n	800b9ba <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	895b      	ldrh	r3, [r3, #10]
 800b972:	89fa      	ldrh	r2, [r7, #14]
 800b974:	429a      	cmp	r2, r3
 800b976:	d908      	bls.n	800b98a <pbuf_remove_header+0x5a>
 800b978:	4b12      	ldr	r3, [pc, #72]	; (800b9c4 <pbuf_remove_header+0x94>)
 800b97a:	f240 2255 	movw	r2, #597	; 0x255
 800b97e:	4914      	ldr	r1, [pc, #80]	; (800b9d0 <pbuf_remove_header+0xa0>)
 800b980:	4812      	ldr	r0, [pc, #72]	; (800b9cc <pbuf_remove_header+0x9c>)
 800b982:	f009 fa0d 	bl	8014da0 <iprintf>
 800b986:	2301      	movs	r3, #1
 800b988:	e017      	b.n	800b9ba <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	685b      	ldr	r3, [r3, #4]
 800b98e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	685a      	ldr	r2, [r3, #4]
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	441a      	add	r2, r3
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	895a      	ldrh	r2, [r3, #10]
 800b9a0:	89fb      	ldrh	r3, [r7, #14]
 800b9a2:	1ad3      	subs	r3, r2, r3
 800b9a4:	b29a      	uxth	r2, r3
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	891a      	ldrh	r2, [r3, #8]
 800b9ae:	89fb      	ldrh	r3, [r7, #14]
 800b9b0:	1ad3      	subs	r3, r2, r3
 800b9b2:	b29a      	uxth	r2, r3
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800b9b8:	2300      	movs	r3, #0
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3710      	adds	r7, #16
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	bf00      	nop
 800b9c4:	080164e4 	.word	0x080164e4
 800b9c8:	08016648 	.word	0x08016648
 800b9cc:	08016544 	.word	0x08016544
 800b9d0:	08016654 	.word	0x08016654

0800b9d4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b082      	sub	sp, #8
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
 800b9dc:	460b      	mov	r3, r1
 800b9de:	807b      	strh	r3, [r7, #2]
 800b9e0:	4613      	mov	r3, r2
 800b9e2:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800b9e4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	da08      	bge.n	800b9fe <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800b9ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b9f0:	425b      	negs	r3, r3
 800b9f2:	4619      	mov	r1, r3
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f7ff ff9b 	bl	800b930 <pbuf_remove_header>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	e007      	b.n	800ba0e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800b9fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ba02:	787a      	ldrb	r2, [r7, #1]
 800ba04:	4619      	mov	r1, r3
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f7ff ff1a 	bl	800b840 <pbuf_add_header_impl>
 800ba0c:	4603      	mov	r3, r0
  }
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3708      	adds	r7, #8
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}

0800ba16 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800ba16:	b580      	push	{r7, lr}
 800ba18:	b082      	sub	sp, #8
 800ba1a:	af00      	add	r7, sp, #0
 800ba1c:	6078      	str	r0, [r7, #4]
 800ba1e:	460b      	mov	r3, r1
 800ba20:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800ba22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ba26:	2201      	movs	r2, #1
 800ba28:	4619      	mov	r1, r3
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f7ff ffd2 	bl	800b9d4 <pbuf_header_impl>
 800ba30:	4603      	mov	r3, r0
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	3708      	adds	r7, #8
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
	...

0800ba3c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b086      	sub	sp, #24
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d10b      	bne.n	800ba62 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d106      	bne.n	800ba5e <pbuf_free+0x22>
 800ba50:	4b38      	ldr	r3, [pc, #224]	; (800bb34 <pbuf_free+0xf8>)
 800ba52:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800ba56:	4938      	ldr	r1, [pc, #224]	; (800bb38 <pbuf_free+0xfc>)
 800ba58:	4838      	ldr	r0, [pc, #224]	; (800bb3c <pbuf_free+0x100>)
 800ba5a:	f009 f9a1 	bl	8014da0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	e063      	b.n	800bb2a <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800ba62:	2300      	movs	r3, #0
 800ba64:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800ba66:	e05c      	b.n	800bb22 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	7b9b      	ldrb	r3, [r3, #14]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d106      	bne.n	800ba7e <pbuf_free+0x42>
 800ba70:	4b30      	ldr	r3, [pc, #192]	; (800bb34 <pbuf_free+0xf8>)
 800ba72:	f240 22f1 	movw	r2, #753	; 0x2f1
 800ba76:	4932      	ldr	r1, [pc, #200]	; (800bb40 <pbuf_free+0x104>)
 800ba78:	4830      	ldr	r0, [pc, #192]	; (800bb3c <pbuf_free+0x100>)
 800ba7a:	f009 f991 	bl	8014da0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	7b9b      	ldrb	r3, [r3, #14]
 800ba82:	3b01      	subs	r3, #1
 800ba84:	b2da      	uxtb	r2, r3
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	739a      	strb	r2, [r3, #14]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	7b9b      	ldrb	r3, [r3, #14]
 800ba8e:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800ba90:	7dbb      	ldrb	r3, [r7, #22]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d143      	bne.n	800bb1e <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	7b1b      	ldrb	r3, [r3, #12]
 800baa0:	f003 030f 	and.w	r3, r3, #15
 800baa4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	7b5b      	ldrb	r3, [r3, #13]
 800baaa:	f003 0302 	and.w	r3, r3, #2
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d011      	beq.n	800bad6 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	691b      	ldr	r3, [r3, #16]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d106      	bne.n	800bacc <pbuf_free+0x90>
 800babe:	4b1d      	ldr	r3, [pc, #116]	; (800bb34 <pbuf_free+0xf8>)
 800bac0:	f240 22ff 	movw	r2, #767	; 0x2ff
 800bac4:	491f      	ldr	r1, [pc, #124]	; (800bb44 <pbuf_free+0x108>)
 800bac6:	481d      	ldr	r0, [pc, #116]	; (800bb3c <pbuf_free+0x100>)
 800bac8:	f009 f96a 	bl	8014da0 <iprintf>
        pc->custom_free_function(p);
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	691b      	ldr	r3, [r3, #16]
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	4798      	blx	r3
 800bad4:	e01d      	b.n	800bb12 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800bad6:	7bfb      	ldrb	r3, [r7, #15]
 800bad8:	2b02      	cmp	r3, #2
 800bada:	d104      	bne.n	800bae6 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800badc:	6879      	ldr	r1, [r7, #4]
 800bade:	2008      	movs	r0, #8
 800bae0:	f7ff f936 	bl	800ad50 <memp_free>
 800bae4:	e015      	b.n	800bb12 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800bae6:	7bfb      	ldrb	r3, [r7, #15]
 800bae8:	2b01      	cmp	r3, #1
 800baea:	d104      	bne.n	800baf6 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800baec:	6879      	ldr	r1, [r7, #4]
 800baee:	2007      	movs	r0, #7
 800baf0:	f7ff f92e 	bl	800ad50 <memp_free>
 800baf4:	e00d      	b.n	800bb12 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800baf6:	7bfb      	ldrb	r3, [r7, #15]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d103      	bne.n	800bb04 <pbuf_free+0xc8>
          mem_free(p);
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	f7fe fdc1 	bl	800a684 <mem_free>
 800bb02:	e006      	b.n	800bb12 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800bb04:	4b0b      	ldr	r3, [pc, #44]	; (800bb34 <pbuf_free+0xf8>)
 800bb06:	f240 320f 	movw	r2, #783	; 0x30f
 800bb0a:	490f      	ldr	r1, [pc, #60]	; (800bb48 <pbuf_free+0x10c>)
 800bb0c:	480b      	ldr	r0, [pc, #44]	; (800bb3c <pbuf_free+0x100>)
 800bb0e:	f009 f947 	bl	8014da0 <iprintf>
        }
      }
      count++;
 800bb12:	7dfb      	ldrb	r3, [r7, #23]
 800bb14:	3301      	adds	r3, #1
 800bb16:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	607b      	str	r3, [r7, #4]
 800bb1c:	e001      	b.n	800bb22 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800bb1e:	2300      	movs	r3, #0
 800bb20:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d19f      	bne.n	800ba68 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800bb28:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	3718      	adds	r7, #24
 800bb2e:	46bd      	mov	sp, r7
 800bb30:	bd80      	pop	{r7, pc}
 800bb32:	bf00      	nop
 800bb34:	080164e4 	.word	0x080164e4
 800bb38:	08016648 	.word	0x08016648
 800bb3c:	08016544 	.word	0x08016544
 800bb40:	08016674 	.word	0x08016674
 800bb44:	0801668c 	.word	0x0801668c
 800bb48:	080166b0 	.word	0x080166b0

0800bb4c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800bb4c:	b480      	push	{r7}
 800bb4e:	b085      	sub	sp, #20
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800bb54:	2300      	movs	r3, #0
 800bb56:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800bb58:	e005      	b.n	800bb66 <pbuf_clen+0x1a>
    ++len;
 800bb5a:	89fb      	ldrh	r3, [r7, #14]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d1f6      	bne.n	800bb5a <pbuf_clen+0xe>
  }
  return len;
 800bb6c:	89fb      	ldrh	r3, [r7, #14]
}
 800bb6e:	4618      	mov	r0, r3
 800bb70:	3714      	adds	r7, #20
 800bb72:	46bd      	mov	sp, r7
 800bb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb78:	4770      	bx	lr
	...

0800bb7c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b082      	sub	sp, #8
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d010      	beq.n	800bbac <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	7b9b      	ldrb	r3, [r3, #14]
 800bb8e:	3301      	adds	r3, #1
 800bb90:	b2da      	uxtb	r2, r3
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	7b9b      	ldrb	r3, [r3, #14]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d106      	bne.n	800bbac <pbuf_ref+0x30>
 800bb9e:	4b05      	ldr	r3, [pc, #20]	; (800bbb4 <pbuf_ref+0x38>)
 800bba0:	f240 3242 	movw	r2, #834	; 0x342
 800bba4:	4904      	ldr	r1, [pc, #16]	; (800bbb8 <pbuf_ref+0x3c>)
 800bba6:	4805      	ldr	r0, [pc, #20]	; (800bbbc <pbuf_ref+0x40>)
 800bba8:	f009 f8fa 	bl	8014da0 <iprintf>
  }
}
 800bbac:	bf00      	nop
 800bbae:	3708      	adds	r7, #8
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}
 800bbb4:	080164e4 	.word	0x080164e4
 800bbb8:	080166c4 	.word	0x080166c4
 800bbbc:	08016544 	.word	0x08016544

0800bbc0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
 800bbc8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d002      	beq.n	800bbd6 <pbuf_cat+0x16>
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d107      	bne.n	800bbe6 <pbuf_cat+0x26>
 800bbd6:	4b20      	ldr	r3, [pc, #128]	; (800bc58 <pbuf_cat+0x98>)
 800bbd8:	f240 3259 	movw	r2, #857	; 0x359
 800bbdc:	491f      	ldr	r1, [pc, #124]	; (800bc5c <pbuf_cat+0x9c>)
 800bbde:	4820      	ldr	r0, [pc, #128]	; (800bc60 <pbuf_cat+0xa0>)
 800bbe0:	f009 f8de 	bl	8014da0 <iprintf>
 800bbe4:	e034      	b.n	800bc50 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	60fb      	str	r3, [r7, #12]
 800bbea:	e00a      	b.n	800bc02 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	891a      	ldrh	r2, [r3, #8]
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	891b      	ldrh	r3, [r3, #8]
 800bbf4:	4413      	add	r3, r2
 800bbf6:	b29a      	uxth	r2, r3
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	60fb      	str	r3, [r7, #12]
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d1f0      	bne.n	800bbec <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	891a      	ldrh	r2, [r3, #8]
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	895b      	ldrh	r3, [r3, #10]
 800bc12:	429a      	cmp	r2, r3
 800bc14:	d006      	beq.n	800bc24 <pbuf_cat+0x64>
 800bc16:	4b10      	ldr	r3, [pc, #64]	; (800bc58 <pbuf_cat+0x98>)
 800bc18:	f240 3262 	movw	r2, #866	; 0x362
 800bc1c:	4911      	ldr	r1, [pc, #68]	; (800bc64 <pbuf_cat+0xa4>)
 800bc1e:	4810      	ldr	r0, [pc, #64]	; (800bc60 <pbuf_cat+0xa0>)
 800bc20:	f009 f8be 	bl	8014da0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d006      	beq.n	800bc3a <pbuf_cat+0x7a>
 800bc2c:	4b0a      	ldr	r3, [pc, #40]	; (800bc58 <pbuf_cat+0x98>)
 800bc2e:	f240 3263 	movw	r2, #867	; 0x363
 800bc32:	490d      	ldr	r1, [pc, #52]	; (800bc68 <pbuf_cat+0xa8>)
 800bc34:	480a      	ldr	r0, [pc, #40]	; (800bc60 <pbuf_cat+0xa0>)
 800bc36:	f009 f8b3 	bl	8014da0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	891a      	ldrh	r2, [r3, #8]
 800bc3e:	683b      	ldr	r3, [r7, #0]
 800bc40:	891b      	ldrh	r3, [r3, #8]
 800bc42:	4413      	add	r3, r2
 800bc44:	b29a      	uxth	r2, r3
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	683a      	ldr	r2, [r7, #0]
 800bc4e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800bc50:	3710      	adds	r7, #16
 800bc52:	46bd      	mov	sp, r7
 800bc54:	bd80      	pop	{r7, pc}
 800bc56:	bf00      	nop
 800bc58:	080164e4 	.word	0x080164e4
 800bc5c:	080166d8 	.word	0x080166d8
 800bc60:	08016544 	.word	0x08016544
 800bc64:	08016710 	.word	0x08016710
 800bc68:	08016740 	.word	0x08016740

0800bc6c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b082      	sub	sp, #8
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
 800bc74:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800bc76:	6839      	ldr	r1, [r7, #0]
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f7ff ffa1 	bl	800bbc0 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800bc7e:	6838      	ldr	r0, [r7, #0]
 800bc80:	f7ff ff7c 	bl	800bb7c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800bc84:	bf00      	nop
 800bc86:	3708      	adds	r7, #8
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd80      	pop	{r7, pc}

0800bc8c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b086      	sub	sp, #24
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800bc96:	2300      	movs	r3, #0
 800bc98:	617b      	str	r3, [r7, #20]
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d008      	beq.n	800bcb6 <pbuf_copy+0x2a>
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d005      	beq.n	800bcb6 <pbuf_copy+0x2a>
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	891a      	ldrh	r2, [r3, #8]
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	891b      	ldrh	r3, [r3, #8]
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d209      	bcs.n	800bcca <pbuf_copy+0x3e>
 800bcb6:	4b57      	ldr	r3, [pc, #348]	; (800be14 <pbuf_copy+0x188>)
 800bcb8:	f240 32c9 	movw	r2, #969	; 0x3c9
 800bcbc:	4956      	ldr	r1, [pc, #344]	; (800be18 <pbuf_copy+0x18c>)
 800bcbe:	4857      	ldr	r0, [pc, #348]	; (800be1c <pbuf_copy+0x190>)
 800bcc0:	f009 f86e 	bl	8014da0 <iprintf>
 800bcc4:	f06f 030f 	mvn.w	r3, #15
 800bcc8:	e09f      	b.n	800be0a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	895b      	ldrh	r3, [r3, #10]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	1ad2      	subs	r2, r2, r3
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	895b      	ldrh	r3, [r3, #10]
 800bcd8:	4619      	mov	r1, r3
 800bcda:	693b      	ldr	r3, [r7, #16]
 800bcdc:	1acb      	subs	r3, r1, r3
 800bcde:	429a      	cmp	r2, r3
 800bce0:	d306      	bcc.n	800bcf0 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	895b      	ldrh	r3, [r3, #10]
 800bce6:	461a      	mov	r2, r3
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	1ad3      	subs	r3, r2, r3
 800bcec:	60fb      	str	r3, [r7, #12]
 800bcee:	e005      	b.n	800bcfc <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	895b      	ldrh	r3, [r3, #10]
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	697b      	ldr	r3, [r7, #20]
 800bcf8:	1ad3      	subs	r3, r2, r3
 800bcfa:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	685a      	ldr	r2, [r3, #4]
 800bd00:	697b      	ldr	r3, [r7, #20]
 800bd02:	18d0      	adds	r0, r2, r3
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	685a      	ldr	r2, [r3, #4]
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	4413      	add	r3, r2
 800bd0c:	68fa      	ldr	r2, [r7, #12]
 800bd0e:	4619      	mov	r1, r3
 800bd10:	f009 f830 	bl	8014d74 <memcpy>
    offset_to += len;
 800bd14:	697a      	ldr	r2, [r7, #20]
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	4413      	add	r3, r2
 800bd1a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800bd1c:	693a      	ldr	r2, [r7, #16]
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	4413      	add	r3, r2
 800bd22:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	895b      	ldrh	r3, [r3, #10]
 800bd28:	461a      	mov	r2, r3
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d906      	bls.n	800bd3e <pbuf_copy+0xb2>
 800bd30:	4b38      	ldr	r3, [pc, #224]	; (800be14 <pbuf_copy+0x188>)
 800bd32:	f240 32d9 	movw	r2, #985	; 0x3d9
 800bd36:	493a      	ldr	r1, [pc, #232]	; (800be20 <pbuf_copy+0x194>)
 800bd38:	4838      	ldr	r0, [pc, #224]	; (800be1c <pbuf_copy+0x190>)
 800bd3a:	f009 f831 	bl	8014da0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800bd3e:	683b      	ldr	r3, [r7, #0]
 800bd40:	895b      	ldrh	r3, [r3, #10]
 800bd42:	461a      	mov	r2, r3
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	4293      	cmp	r3, r2
 800bd48:	d906      	bls.n	800bd58 <pbuf_copy+0xcc>
 800bd4a:	4b32      	ldr	r3, [pc, #200]	; (800be14 <pbuf_copy+0x188>)
 800bd4c:	f240 32da 	movw	r2, #986	; 0x3da
 800bd50:	4934      	ldr	r1, [pc, #208]	; (800be24 <pbuf_copy+0x198>)
 800bd52:	4832      	ldr	r0, [pc, #200]	; (800be1c <pbuf_copy+0x190>)
 800bd54:	f009 f824 	bl	8014da0 <iprintf>
    if (offset_from >= p_from->len) {
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	895b      	ldrh	r3, [r3, #10]
 800bd5c:	461a      	mov	r2, r3
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	4293      	cmp	r3, r2
 800bd62:	d304      	bcc.n	800bd6e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800bd64:	2300      	movs	r3, #0
 800bd66:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	895b      	ldrh	r3, [r3, #10]
 800bd72:	461a      	mov	r2, r3
 800bd74:	697b      	ldr	r3, [r7, #20]
 800bd76:	4293      	cmp	r3, r2
 800bd78:	d114      	bne.n	800bda4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d10c      	bne.n	800bda4 <pbuf_copy+0x118>
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d009      	beq.n	800bda4 <pbuf_copy+0x118>
 800bd90:	4b20      	ldr	r3, [pc, #128]	; (800be14 <pbuf_copy+0x188>)
 800bd92:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800bd96:	4924      	ldr	r1, [pc, #144]	; (800be28 <pbuf_copy+0x19c>)
 800bd98:	4820      	ldr	r0, [pc, #128]	; (800be1c <pbuf_copy+0x190>)
 800bd9a:	f009 f801 	bl	8014da0 <iprintf>
 800bd9e:	f06f 030f 	mvn.w	r3, #15
 800bda2:	e032      	b.n	800be0a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d013      	beq.n	800bdd2 <pbuf_copy+0x146>
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	895a      	ldrh	r2, [r3, #10]
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	891b      	ldrh	r3, [r3, #8]
 800bdb2:	429a      	cmp	r2, r3
 800bdb4:	d10d      	bne.n	800bdd2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d009      	beq.n	800bdd2 <pbuf_copy+0x146>
 800bdbe:	4b15      	ldr	r3, [pc, #84]	; (800be14 <pbuf_copy+0x188>)
 800bdc0:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800bdc4:	4919      	ldr	r1, [pc, #100]	; (800be2c <pbuf_copy+0x1a0>)
 800bdc6:	4815      	ldr	r0, [pc, #84]	; (800be1c <pbuf_copy+0x190>)
 800bdc8:	f008 ffea 	bl	8014da0 <iprintf>
 800bdcc:	f06f 0305 	mvn.w	r3, #5
 800bdd0:	e01b      	b.n	800be0a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d013      	beq.n	800be00 <pbuf_copy+0x174>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	895a      	ldrh	r2, [r3, #10]
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	891b      	ldrh	r3, [r3, #8]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d10d      	bne.n	800be00 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d009      	beq.n	800be00 <pbuf_copy+0x174>
 800bdec:	4b09      	ldr	r3, [pc, #36]	; (800be14 <pbuf_copy+0x188>)
 800bdee:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800bdf2:	490e      	ldr	r1, [pc, #56]	; (800be2c <pbuf_copy+0x1a0>)
 800bdf4:	4809      	ldr	r0, [pc, #36]	; (800be1c <pbuf_copy+0x190>)
 800bdf6:	f008 ffd3 	bl	8014da0 <iprintf>
 800bdfa:	f06f 0305 	mvn.w	r3, #5
 800bdfe:	e004      	b.n	800be0a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	2b00      	cmp	r3, #0
 800be04:	f47f af61 	bne.w	800bcca <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800be08:	2300      	movs	r3, #0
}
 800be0a:	4618      	mov	r0, r3
 800be0c:	3718      	adds	r7, #24
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop
 800be14:	080164e4 	.word	0x080164e4
 800be18:	0801678c 	.word	0x0801678c
 800be1c:	08016544 	.word	0x08016544
 800be20:	080167bc 	.word	0x080167bc
 800be24:	080167d4 	.word	0x080167d4
 800be28:	080167f0 	.word	0x080167f0
 800be2c:	08016800 	.word	0x08016800

0800be30 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b088      	sub	sp, #32
 800be34:	af00      	add	r7, sp, #0
 800be36:	60f8      	str	r0, [r7, #12]
 800be38:	60b9      	str	r1, [r7, #8]
 800be3a:	4611      	mov	r1, r2
 800be3c:	461a      	mov	r2, r3
 800be3e:	460b      	mov	r3, r1
 800be40:	80fb      	strh	r3, [r7, #6]
 800be42:	4613      	mov	r3, r2
 800be44:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800be46:	2300      	movs	r3, #0
 800be48:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800be4a:	2300      	movs	r3, #0
 800be4c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d108      	bne.n	800be66 <pbuf_copy_partial+0x36>
 800be54:	4b2b      	ldr	r3, [pc, #172]	; (800bf04 <pbuf_copy_partial+0xd4>)
 800be56:	f240 420a 	movw	r2, #1034	; 0x40a
 800be5a:	492b      	ldr	r1, [pc, #172]	; (800bf08 <pbuf_copy_partial+0xd8>)
 800be5c:	482b      	ldr	r0, [pc, #172]	; (800bf0c <pbuf_copy_partial+0xdc>)
 800be5e:	f008 ff9f 	bl	8014da0 <iprintf>
 800be62:	2300      	movs	r3, #0
 800be64:	e04a      	b.n	800befc <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d108      	bne.n	800be7e <pbuf_copy_partial+0x4e>
 800be6c:	4b25      	ldr	r3, [pc, #148]	; (800bf04 <pbuf_copy_partial+0xd4>)
 800be6e:	f240 420b 	movw	r2, #1035	; 0x40b
 800be72:	4927      	ldr	r1, [pc, #156]	; (800bf10 <pbuf_copy_partial+0xe0>)
 800be74:	4825      	ldr	r0, [pc, #148]	; (800bf0c <pbuf_copy_partial+0xdc>)
 800be76:	f008 ff93 	bl	8014da0 <iprintf>
 800be7a:	2300      	movs	r3, #0
 800be7c:	e03e      	b.n	800befc <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	61fb      	str	r3, [r7, #28]
 800be82:	e034      	b.n	800beee <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800be84:	88bb      	ldrh	r3, [r7, #4]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d00a      	beq.n	800bea0 <pbuf_copy_partial+0x70>
 800be8a:	69fb      	ldr	r3, [r7, #28]
 800be8c:	895b      	ldrh	r3, [r3, #10]
 800be8e:	88ba      	ldrh	r2, [r7, #4]
 800be90:	429a      	cmp	r2, r3
 800be92:	d305      	bcc.n	800bea0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800be94:	69fb      	ldr	r3, [r7, #28]
 800be96:	895b      	ldrh	r3, [r3, #10]
 800be98:	88ba      	ldrh	r2, [r7, #4]
 800be9a:	1ad3      	subs	r3, r2, r3
 800be9c:	80bb      	strh	r3, [r7, #4]
 800be9e:	e023      	b.n	800bee8 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800bea0:	69fb      	ldr	r3, [r7, #28]
 800bea2:	895a      	ldrh	r2, [r3, #10]
 800bea4:	88bb      	ldrh	r3, [r7, #4]
 800bea6:	1ad3      	subs	r3, r2, r3
 800bea8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800beaa:	8b3a      	ldrh	r2, [r7, #24]
 800beac:	88fb      	ldrh	r3, [r7, #6]
 800beae:	429a      	cmp	r2, r3
 800beb0:	d901      	bls.n	800beb6 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800beb2:	88fb      	ldrh	r3, [r7, #6]
 800beb4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800beb6:	8b7b      	ldrh	r3, [r7, #26]
 800beb8:	68ba      	ldr	r2, [r7, #8]
 800beba:	18d0      	adds	r0, r2, r3
 800bebc:	69fb      	ldr	r3, [r7, #28]
 800bebe:	685a      	ldr	r2, [r3, #4]
 800bec0:	88bb      	ldrh	r3, [r7, #4]
 800bec2:	4413      	add	r3, r2
 800bec4:	8b3a      	ldrh	r2, [r7, #24]
 800bec6:	4619      	mov	r1, r3
 800bec8:	f008 ff54 	bl	8014d74 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800becc:	8afa      	ldrh	r2, [r7, #22]
 800bece:	8b3b      	ldrh	r3, [r7, #24]
 800bed0:	4413      	add	r3, r2
 800bed2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800bed4:	8b7a      	ldrh	r2, [r7, #26]
 800bed6:	8b3b      	ldrh	r3, [r7, #24]
 800bed8:	4413      	add	r3, r2
 800beda:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800bedc:	88fa      	ldrh	r2, [r7, #6]
 800bede:	8b3b      	ldrh	r3, [r7, #24]
 800bee0:	1ad3      	subs	r3, r2, r3
 800bee2:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800bee4:	2300      	movs	r3, #0
 800bee6:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800bee8:	69fb      	ldr	r3, [r7, #28]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	61fb      	str	r3, [r7, #28]
 800beee:	88fb      	ldrh	r3, [r7, #6]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d002      	beq.n	800befa <pbuf_copy_partial+0xca>
 800bef4:	69fb      	ldr	r3, [r7, #28]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d1c4      	bne.n	800be84 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800befa:	8afb      	ldrh	r3, [r7, #22]
}
 800befc:	4618      	mov	r0, r3
 800befe:	3720      	adds	r7, #32
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}
 800bf04:	080164e4 	.word	0x080164e4
 800bf08:	0801682c 	.word	0x0801682c
 800bf0c:	08016544 	.word	0x08016544
 800bf10:	0801684c 	.word	0x0801684c

0800bf14 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b084      	sub	sp, #16
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	603a      	str	r2, [r7, #0]
 800bf1e:	71fb      	strb	r3, [r7, #7]
 800bf20:	460b      	mov	r3, r1
 800bf22:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800bf24:	683b      	ldr	r3, [r7, #0]
 800bf26:	8919      	ldrh	r1, [r3, #8]
 800bf28:	88ba      	ldrh	r2, [r7, #4]
 800bf2a:	79fb      	ldrb	r3, [r7, #7]
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	f7ff faa1 	bl	800b474 <pbuf_alloc>
 800bf32:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d101      	bne.n	800bf3e <pbuf_clone+0x2a>
    return NULL;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	e011      	b.n	800bf62 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800bf3e:	6839      	ldr	r1, [r7, #0]
 800bf40:	68f8      	ldr	r0, [r7, #12]
 800bf42:	f7ff fea3 	bl	800bc8c <pbuf_copy>
 800bf46:	4603      	mov	r3, r0
 800bf48:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800bf4a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d006      	beq.n	800bf60 <pbuf_clone+0x4c>
 800bf52:	4b06      	ldr	r3, [pc, #24]	; (800bf6c <pbuf_clone+0x58>)
 800bf54:	f240 5224 	movw	r2, #1316	; 0x524
 800bf58:	4905      	ldr	r1, [pc, #20]	; (800bf70 <pbuf_clone+0x5c>)
 800bf5a:	4806      	ldr	r0, [pc, #24]	; (800bf74 <pbuf_clone+0x60>)
 800bf5c:	f008 ff20 	bl	8014da0 <iprintf>
  return q;
 800bf60:	68fb      	ldr	r3, [r7, #12]
}
 800bf62:	4618      	mov	r0, r3
 800bf64:	3710      	adds	r7, #16
 800bf66:	46bd      	mov	sp, r7
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	bf00      	nop
 800bf6c:	080164e4 	.word	0x080164e4
 800bf70:	08016958 	.word	0x08016958
 800bf74:	08016544 	.word	0x08016544

0800bf78 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800bf7c:	f008 ff28 	bl	8014dd0 <rand>
 800bf80:	4603      	mov	r3, r0
 800bf82:	b29b      	uxth	r3, r3
 800bf84:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800bf88:	b29b      	uxth	r3, r3
 800bf8a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800bf8e:	b29a      	uxth	r2, r3
 800bf90:	4b01      	ldr	r3, [pc, #4]	; (800bf98 <tcp_init+0x20>)
 800bf92:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800bf94:	bf00      	nop
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	2400002c 	.word	0x2400002c

0800bf9c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b082      	sub	sp, #8
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	7d1b      	ldrb	r3, [r3, #20]
 800bfa8:	2b01      	cmp	r3, #1
 800bfaa:	d105      	bne.n	800bfb8 <tcp_free+0x1c>
 800bfac:	4b06      	ldr	r3, [pc, #24]	; (800bfc8 <tcp_free+0x2c>)
 800bfae:	22d4      	movs	r2, #212	; 0xd4
 800bfb0:	4906      	ldr	r1, [pc, #24]	; (800bfcc <tcp_free+0x30>)
 800bfb2:	4807      	ldr	r0, [pc, #28]	; (800bfd0 <tcp_free+0x34>)
 800bfb4:	f008 fef4 	bl	8014da0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800bfb8:	6879      	ldr	r1, [r7, #4]
 800bfba:	2001      	movs	r0, #1
 800bfbc:	f7fe fec8 	bl	800ad50 <memp_free>
}
 800bfc0:	bf00      	nop
 800bfc2:	3708      	adds	r7, #8
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}
 800bfc8:	080169e4 	.word	0x080169e4
 800bfcc:	08016a14 	.word	0x08016a14
 800bfd0:	08016a28 	.word	0x08016a28

0800bfd4 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b082      	sub	sp, #8
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	7d1b      	ldrb	r3, [r3, #20]
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d105      	bne.n	800bff0 <tcp_free_listen+0x1c>
 800bfe4:	4b06      	ldr	r3, [pc, #24]	; (800c000 <tcp_free_listen+0x2c>)
 800bfe6:	22df      	movs	r2, #223	; 0xdf
 800bfe8:	4906      	ldr	r1, [pc, #24]	; (800c004 <tcp_free_listen+0x30>)
 800bfea:	4807      	ldr	r0, [pc, #28]	; (800c008 <tcp_free_listen+0x34>)
 800bfec:	f008 fed8 	bl	8014da0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800bff0:	6879      	ldr	r1, [r7, #4]
 800bff2:	2002      	movs	r0, #2
 800bff4:	f7fe feac 	bl	800ad50 <memp_free>
}
 800bff8:	bf00      	nop
 800bffa:	3708      	adds	r7, #8
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}
 800c000:	080169e4 	.word	0x080169e4
 800c004:	08016a50 	.word	0x08016a50
 800c008:	08016a28 	.word	0x08016a28

0800c00c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800c010:	f001 f85c 	bl	800d0cc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800c014:	4b07      	ldr	r3, [pc, #28]	; (800c034 <tcp_tmr+0x28>)
 800c016:	781b      	ldrb	r3, [r3, #0]
 800c018:	3301      	adds	r3, #1
 800c01a:	b2da      	uxtb	r2, r3
 800c01c:	4b05      	ldr	r3, [pc, #20]	; (800c034 <tcp_tmr+0x28>)
 800c01e:	701a      	strb	r2, [r3, #0]
 800c020:	4b04      	ldr	r3, [pc, #16]	; (800c034 <tcp_tmr+0x28>)
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	f003 0301 	and.w	r3, r3, #1
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d001      	beq.n	800c030 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800c02c:	f000 fd0e 	bl	800ca4c <tcp_slowtmr>
  }
}
 800c030:	bf00      	nop
 800c032:	bd80      	pop	{r7, pc}
 800c034:	240000f1 	.word	0x240000f1

0800c038 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b084      	sub	sp, #16
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
 800c040:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d105      	bne.n	800c054 <tcp_remove_listener+0x1c>
 800c048:	4b0d      	ldr	r3, [pc, #52]	; (800c080 <tcp_remove_listener+0x48>)
 800c04a:	22ff      	movs	r2, #255	; 0xff
 800c04c:	490d      	ldr	r1, [pc, #52]	; (800c084 <tcp_remove_listener+0x4c>)
 800c04e:	480e      	ldr	r0, [pc, #56]	; (800c088 <tcp_remove_listener+0x50>)
 800c050:	f008 fea6 	bl	8014da0 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	60fb      	str	r3, [r7, #12]
 800c058:	e00a      	b.n	800c070 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c05e:	683a      	ldr	r2, [r7, #0]
 800c060:	429a      	cmp	r2, r3
 800c062:	d102      	bne.n	800c06a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	2200      	movs	r2, #0
 800c068:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	68db      	ldr	r3, [r3, #12]
 800c06e:	60fb      	str	r3, [r7, #12]
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d1f1      	bne.n	800c05a <tcp_remove_listener+0x22>
    }
  }
}
 800c076:	bf00      	nop
 800c078:	bf00      	nop
 800c07a:	3710      	adds	r7, #16
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}
 800c080:	080169e4 	.word	0x080169e4
 800c084:	08016a6c 	.word	0x08016a6c
 800c088:	08016a28 	.word	0x08016a28

0800c08c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b084      	sub	sp, #16
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d106      	bne.n	800c0a8 <tcp_listen_closed+0x1c>
 800c09a:	4b14      	ldr	r3, [pc, #80]	; (800c0ec <tcp_listen_closed+0x60>)
 800c09c:	f240 1211 	movw	r2, #273	; 0x111
 800c0a0:	4913      	ldr	r1, [pc, #76]	; (800c0f0 <tcp_listen_closed+0x64>)
 800c0a2:	4814      	ldr	r0, [pc, #80]	; (800c0f4 <tcp_listen_closed+0x68>)
 800c0a4:	f008 fe7c 	bl	8014da0 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	7d1b      	ldrb	r3, [r3, #20]
 800c0ac:	2b01      	cmp	r3, #1
 800c0ae:	d006      	beq.n	800c0be <tcp_listen_closed+0x32>
 800c0b0:	4b0e      	ldr	r3, [pc, #56]	; (800c0ec <tcp_listen_closed+0x60>)
 800c0b2:	f44f 7289 	mov.w	r2, #274	; 0x112
 800c0b6:	4910      	ldr	r1, [pc, #64]	; (800c0f8 <tcp_listen_closed+0x6c>)
 800c0b8:	480e      	ldr	r0, [pc, #56]	; (800c0f4 <tcp_listen_closed+0x68>)
 800c0ba:	f008 fe71 	bl	8014da0 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c0be:	2301      	movs	r3, #1
 800c0c0:	60fb      	str	r3, [r7, #12]
 800c0c2:	e00b      	b.n	800c0dc <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800c0c4:	4a0d      	ldr	r2, [pc, #52]	; (800c0fc <tcp_listen_closed+0x70>)
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	6879      	ldr	r1, [r7, #4]
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f7ff ffb1 	bl	800c038 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	3301      	adds	r3, #1
 800c0da:	60fb      	str	r3, [r7, #12]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2b03      	cmp	r3, #3
 800c0e0:	d9f0      	bls.n	800c0c4 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800c0e2:	bf00      	nop
 800c0e4:	bf00      	nop
 800c0e6:	3710      	adds	r7, #16
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}
 800c0ec:	080169e4 	.word	0x080169e4
 800c0f0:	08016a94 	.word	0x08016a94
 800c0f4:	08016a28 	.word	0x08016a28
 800c0f8:	08016aa0 	.word	0x08016aa0
 800c0fc:	080197c4 	.word	0x080197c4

0800c100 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800c100:	b5b0      	push	{r4, r5, r7, lr}
 800c102:	b088      	sub	sp, #32
 800c104:	af04      	add	r7, sp, #16
 800c106:	6078      	str	r0, [r7, #4]
 800c108:	460b      	mov	r3, r1
 800c10a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d106      	bne.n	800c120 <tcp_close_shutdown+0x20>
 800c112:	4b63      	ldr	r3, [pc, #396]	; (800c2a0 <tcp_close_shutdown+0x1a0>)
 800c114:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800c118:	4962      	ldr	r1, [pc, #392]	; (800c2a4 <tcp_close_shutdown+0x1a4>)
 800c11a:	4863      	ldr	r0, [pc, #396]	; (800c2a8 <tcp_close_shutdown+0x1a8>)
 800c11c:	f008 fe40 	bl	8014da0 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800c120:	78fb      	ldrb	r3, [r7, #3]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d066      	beq.n	800c1f4 <tcp_close_shutdown+0xf4>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	7d1b      	ldrb	r3, [r3, #20]
 800c12a:	2b04      	cmp	r3, #4
 800c12c:	d003      	beq.n	800c136 <tcp_close_shutdown+0x36>
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	7d1b      	ldrb	r3, [r3, #20]
 800c132:	2b07      	cmp	r3, #7
 800c134:	d15e      	bne.n	800c1f4 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d104      	bne.n	800c148 <tcp_close_shutdown+0x48>
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c142:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800c146:	d055      	beq.n	800c1f4 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	8b5b      	ldrh	r3, [r3, #26]
 800c14c:	f003 0310 	and.w	r3, r3, #16
 800c150:	2b00      	cmp	r3, #0
 800c152:	d106      	bne.n	800c162 <tcp_close_shutdown+0x62>
 800c154:	4b52      	ldr	r3, [pc, #328]	; (800c2a0 <tcp_close_shutdown+0x1a0>)
 800c156:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800c15a:	4954      	ldr	r1, [pc, #336]	; (800c2ac <tcp_close_shutdown+0x1ac>)
 800c15c:	4852      	ldr	r0, [pc, #328]	; (800c2a8 <tcp_close_shutdown+0x1a8>)
 800c15e:	f008 fe1f 	bl	8014da0 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800c16a:	687d      	ldr	r5, [r7, #4]
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	3304      	adds	r3, #4
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	8ad2      	ldrh	r2, [r2, #22]
 800c174:	6879      	ldr	r1, [r7, #4]
 800c176:	8b09      	ldrh	r1, [r1, #24]
 800c178:	9102      	str	r1, [sp, #8]
 800c17a:	9201      	str	r2, [sp, #4]
 800c17c:	9300      	str	r3, [sp, #0]
 800c17e:	462b      	mov	r3, r5
 800c180:	4622      	mov	r2, r4
 800c182:	4601      	mov	r1, r0
 800c184:	6878      	ldr	r0, [r7, #4]
 800c186:	f005 fd85 	bl	8011c94 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f001 fb66 	bl	800d85c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800c190:	4b47      	ldr	r3, [pc, #284]	; (800c2b0 <tcp_close_shutdown+0x1b0>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	687a      	ldr	r2, [r7, #4]
 800c196:	429a      	cmp	r2, r3
 800c198:	d105      	bne.n	800c1a6 <tcp_close_shutdown+0xa6>
 800c19a:	4b45      	ldr	r3, [pc, #276]	; (800c2b0 <tcp_close_shutdown+0x1b0>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	68db      	ldr	r3, [r3, #12]
 800c1a0:	4a43      	ldr	r2, [pc, #268]	; (800c2b0 <tcp_close_shutdown+0x1b0>)
 800c1a2:	6013      	str	r3, [r2, #0]
 800c1a4:	e013      	b.n	800c1ce <tcp_close_shutdown+0xce>
 800c1a6:	4b42      	ldr	r3, [pc, #264]	; (800c2b0 <tcp_close_shutdown+0x1b0>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	60fb      	str	r3, [r7, #12]
 800c1ac:	e00c      	b.n	800c1c8 <tcp_close_shutdown+0xc8>
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	68db      	ldr	r3, [r3, #12]
 800c1b2:	687a      	ldr	r2, [r7, #4]
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d104      	bne.n	800c1c2 <tcp_close_shutdown+0xc2>
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	68da      	ldr	r2, [r3, #12]
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	60da      	str	r2, [r3, #12]
 800c1c0:	e005      	b.n	800c1ce <tcp_close_shutdown+0xce>
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	68db      	ldr	r3, [r3, #12]
 800c1c6:	60fb      	str	r3, [r7, #12]
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d1ef      	bne.n	800c1ae <tcp_close_shutdown+0xae>
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	60da      	str	r2, [r3, #12]
 800c1d4:	4b37      	ldr	r3, [pc, #220]	; (800c2b4 <tcp_close_shutdown+0x1b4>)
 800c1d6:	2201      	movs	r2, #1
 800c1d8:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800c1da:	4b37      	ldr	r3, [pc, #220]	; (800c2b8 <tcp_close_shutdown+0x1b8>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	d102      	bne.n	800c1ea <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800c1e4:	f003 fffa 	bl	80101dc <tcp_trigger_input_pcb_close>
 800c1e8:	e002      	b.n	800c1f0 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f7ff fed6 	bl	800bf9c <tcp_free>
      }
      return ERR_OK;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	e050      	b.n	800c296 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	7d1b      	ldrb	r3, [r3, #20]
 800c1f8:	2b02      	cmp	r3, #2
 800c1fa:	d03b      	beq.n	800c274 <tcp_close_shutdown+0x174>
 800c1fc:	2b02      	cmp	r3, #2
 800c1fe:	dc44      	bgt.n	800c28a <tcp_close_shutdown+0x18a>
 800c200:	2b00      	cmp	r3, #0
 800c202:	d002      	beq.n	800c20a <tcp_close_shutdown+0x10a>
 800c204:	2b01      	cmp	r3, #1
 800c206:	d02a      	beq.n	800c25e <tcp_close_shutdown+0x15e>
 800c208:	e03f      	b.n	800c28a <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	8adb      	ldrh	r3, [r3, #22]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d021      	beq.n	800c256 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c212:	4b2a      	ldr	r3, [pc, #168]	; (800c2bc <tcp_close_shutdown+0x1bc>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	687a      	ldr	r2, [r7, #4]
 800c218:	429a      	cmp	r2, r3
 800c21a:	d105      	bne.n	800c228 <tcp_close_shutdown+0x128>
 800c21c:	4b27      	ldr	r3, [pc, #156]	; (800c2bc <tcp_close_shutdown+0x1bc>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	68db      	ldr	r3, [r3, #12]
 800c222:	4a26      	ldr	r2, [pc, #152]	; (800c2bc <tcp_close_shutdown+0x1bc>)
 800c224:	6013      	str	r3, [r2, #0]
 800c226:	e013      	b.n	800c250 <tcp_close_shutdown+0x150>
 800c228:	4b24      	ldr	r3, [pc, #144]	; (800c2bc <tcp_close_shutdown+0x1bc>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	60bb      	str	r3, [r7, #8]
 800c22e:	e00c      	b.n	800c24a <tcp_close_shutdown+0x14a>
 800c230:	68bb      	ldr	r3, [r7, #8]
 800c232:	68db      	ldr	r3, [r3, #12]
 800c234:	687a      	ldr	r2, [r7, #4]
 800c236:	429a      	cmp	r2, r3
 800c238:	d104      	bne.n	800c244 <tcp_close_shutdown+0x144>
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	68da      	ldr	r2, [r3, #12]
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	60da      	str	r2, [r3, #12]
 800c242:	e005      	b.n	800c250 <tcp_close_shutdown+0x150>
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	68db      	ldr	r3, [r3, #12]
 800c248:	60bb      	str	r3, [r7, #8]
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d1ef      	bne.n	800c230 <tcp_close_shutdown+0x130>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2200      	movs	r2, #0
 800c254:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800c256:	6878      	ldr	r0, [r7, #4]
 800c258:	f7ff fea0 	bl	800bf9c <tcp_free>
      break;
 800c25c:	e01a      	b.n	800c294 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800c25e:	6878      	ldr	r0, [r7, #4]
 800c260:	f7ff ff14 	bl	800c08c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800c264:	6879      	ldr	r1, [r7, #4]
 800c266:	4816      	ldr	r0, [pc, #88]	; (800c2c0 <tcp_close_shutdown+0x1c0>)
 800c268:	f001 fb48 	bl	800d8fc <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f7ff feb1 	bl	800bfd4 <tcp_free_listen>
      break;
 800c272:	e00f      	b.n	800c294 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c274:	6879      	ldr	r1, [r7, #4]
 800c276:	480e      	ldr	r0, [pc, #56]	; (800c2b0 <tcp_close_shutdown+0x1b0>)
 800c278:	f001 fb40 	bl	800d8fc <tcp_pcb_remove>
 800c27c:	4b0d      	ldr	r3, [pc, #52]	; (800c2b4 <tcp_close_shutdown+0x1b4>)
 800c27e:	2201      	movs	r2, #1
 800c280:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800c282:	6878      	ldr	r0, [r7, #4]
 800c284:	f7ff fe8a 	bl	800bf9c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800c288:	e004      	b.n	800c294 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f000 f81a 	bl	800c2c4 <tcp_close_shutdown_fin>
 800c290:	4603      	mov	r3, r0
 800c292:	e000      	b.n	800c296 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800c294:	2300      	movs	r3, #0
}
 800c296:	4618      	mov	r0, r3
 800c298:	3710      	adds	r7, #16
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bdb0      	pop	{r4, r5, r7, pc}
 800c29e:	bf00      	nop
 800c2a0:	080169e4 	.word	0x080169e4
 800c2a4:	08016ab8 	.word	0x08016ab8
 800c2a8:	08016a28 	.word	0x08016a28
 800c2ac:	08016ad8 	.word	0x08016ad8
 800c2b0:	24003604 	.word	0x24003604
 800c2b4:	24003600 	.word	0x24003600
 800c2b8:	24003618 	.word	0x24003618
 800c2bc:	24003610 	.word	0x24003610
 800c2c0:	2400360c 	.word	0x2400360c

0800c2c4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b084      	sub	sp, #16
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d106      	bne.n	800c2e0 <tcp_close_shutdown_fin+0x1c>
 800c2d2:	4b2e      	ldr	r3, [pc, #184]	; (800c38c <tcp_close_shutdown_fin+0xc8>)
 800c2d4:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800c2d8:	492d      	ldr	r1, [pc, #180]	; (800c390 <tcp_close_shutdown_fin+0xcc>)
 800c2da:	482e      	ldr	r0, [pc, #184]	; (800c394 <tcp_close_shutdown_fin+0xd0>)
 800c2dc:	f008 fd60 	bl	8014da0 <iprintf>

  switch (pcb->state) {
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	7d1b      	ldrb	r3, [r3, #20]
 800c2e4:	2b07      	cmp	r3, #7
 800c2e6:	d020      	beq.n	800c32a <tcp_close_shutdown_fin+0x66>
 800c2e8:	2b07      	cmp	r3, #7
 800c2ea:	dc2b      	bgt.n	800c344 <tcp_close_shutdown_fin+0x80>
 800c2ec:	2b03      	cmp	r3, #3
 800c2ee:	d002      	beq.n	800c2f6 <tcp_close_shutdown_fin+0x32>
 800c2f0:	2b04      	cmp	r3, #4
 800c2f2:	d00d      	beq.n	800c310 <tcp_close_shutdown_fin+0x4c>
 800c2f4:	e026      	b.n	800c344 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f004 fdda 	bl	8010eb0 <tcp_send_fin>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c300:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d11f      	bne.n	800c348 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2205      	movs	r2, #5
 800c30c:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c30e:	e01b      	b.n	800c348 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f004 fdcd 	bl	8010eb0 <tcp_send_fin>
 800c316:	4603      	mov	r3, r0
 800c318:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c31a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d114      	bne.n	800c34c <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2205      	movs	r2, #5
 800c326:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c328:	e010      	b.n	800c34c <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f004 fdc0 	bl	8010eb0 <tcp_send_fin>
 800c330:	4603      	mov	r3, r0
 800c332:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c334:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d109      	bne.n	800c350 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2209      	movs	r2, #9
 800c340:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c342:	e005      	b.n	800c350 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800c344:	2300      	movs	r3, #0
 800c346:	e01c      	b.n	800c382 <tcp_close_shutdown_fin+0xbe>
      break;
 800c348:	bf00      	nop
 800c34a:	e002      	b.n	800c352 <tcp_close_shutdown_fin+0x8e>
      break;
 800c34c:	bf00      	nop
 800c34e:	e000      	b.n	800c352 <tcp_close_shutdown_fin+0x8e>
      break;
 800c350:	bf00      	nop
  }

  if (err == ERR_OK) {
 800c352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d103      	bne.n	800c362 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800c35a:	6878      	ldr	r0, [r7, #4]
 800c35c:	f004 fee6 	bl	801112c <tcp_output>
 800c360:	e00d      	b.n	800c37e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800c362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c36a:	d108      	bne.n	800c37e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	8b5b      	ldrh	r3, [r3, #26]
 800c370:	f043 0308 	orr.w	r3, r3, #8
 800c374:	b29a      	uxth	r2, r3
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800c37a:	2300      	movs	r3, #0
 800c37c:	e001      	b.n	800c382 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800c37e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c382:	4618      	mov	r0, r3
 800c384:	3710      	adds	r7, #16
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}
 800c38a:	bf00      	nop
 800c38c:	080169e4 	.word	0x080169e4
 800c390:	08016a94 	.word	0x08016a94
 800c394:	08016a28 	.word	0x08016a28

0800c398 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b082      	sub	sp, #8
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d109      	bne.n	800c3ba <tcp_close+0x22>
 800c3a6:	4b0f      	ldr	r3, [pc, #60]	; (800c3e4 <tcp_close+0x4c>)
 800c3a8:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800c3ac:	490e      	ldr	r1, [pc, #56]	; (800c3e8 <tcp_close+0x50>)
 800c3ae:	480f      	ldr	r0, [pc, #60]	; (800c3ec <tcp_close+0x54>)
 800c3b0:	f008 fcf6 	bl	8014da0 <iprintf>
 800c3b4:	f06f 030f 	mvn.w	r3, #15
 800c3b8:	e00f      	b.n	800c3da <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	7d1b      	ldrb	r3, [r3, #20]
 800c3be:	2b01      	cmp	r3, #1
 800c3c0:	d006      	beq.n	800c3d0 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	8b5b      	ldrh	r3, [r3, #26]
 800c3c6:	f043 0310 	orr.w	r3, r3, #16
 800c3ca:	b29a      	uxth	r2, r3
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800c3d0:	2101      	movs	r1, #1
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f7ff fe94 	bl	800c100 <tcp_close_shutdown>
 800c3d8:	4603      	mov	r3, r0
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3708      	adds	r7, #8
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	080169e4 	.word	0x080169e4
 800c3e8:	08016af4 	.word	0x08016af4
 800c3ec:	08016a28 	.word	0x08016a28

0800c3f0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b08e      	sub	sp, #56	; 0x38
 800c3f4:	af04      	add	r7, sp, #16
 800c3f6:	6078      	str	r0, [r7, #4]
 800c3f8:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d107      	bne.n	800c410 <tcp_abandon+0x20>
 800c400:	4b52      	ldr	r3, [pc, #328]	; (800c54c <tcp_abandon+0x15c>)
 800c402:	f240 223d 	movw	r2, #573	; 0x23d
 800c406:	4952      	ldr	r1, [pc, #328]	; (800c550 <tcp_abandon+0x160>)
 800c408:	4852      	ldr	r0, [pc, #328]	; (800c554 <tcp_abandon+0x164>)
 800c40a:	f008 fcc9 	bl	8014da0 <iprintf>
 800c40e:	e099      	b.n	800c544 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	7d1b      	ldrb	r3, [r3, #20]
 800c414:	2b01      	cmp	r3, #1
 800c416:	d106      	bne.n	800c426 <tcp_abandon+0x36>
 800c418:	4b4c      	ldr	r3, [pc, #304]	; (800c54c <tcp_abandon+0x15c>)
 800c41a:	f44f 7210 	mov.w	r2, #576	; 0x240
 800c41e:	494e      	ldr	r1, [pc, #312]	; (800c558 <tcp_abandon+0x168>)
 800c420:	484c      	ldr	r0, [pc, #304]	; (800c554 <tcp_abandon+0x164>)
 800c422:	f008 fcbd 	bl	8014da0 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	7d1b      	ldrb	r3, [r3, #20]
 800c42a:	2b0a      	cmp	r3, #10
 800c42c:	d107      	bne.n	800c43e <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800c42e:	6879      	ldr	r1, [r7, #4]
 800c430:	484a      	ldr	r0, [pc, #296]	; (800c55c <tcp_abandon+0x16c>)
 800c432:	f001 fa63 	bl	800d8fc <tcp_pcb_remove>
    tcp_free(pcb);
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f7ff fdb0 	bl	800bf9c <tcp_free>
 800c43c:	e082      	b.n	800c544 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800c43e:	2300      	movs	r3, #0
 800c440:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800c442:	2300      	movs	r3, #0
 800c444:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c44a:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c450:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c458:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	691b      	ldr	r3, [r3, #16]
 800c45e:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	7d1b      	ldrb	r3, [r3, #20]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d126      	bne.n	800c4b6 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	8adb      	ldrh	r3, [r3, #22]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d02e      	beq.n	800c4ce <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c470:	4b3b      	ldr	r3, [pc, #236]	; (800c560 <tcp_abandon+0x170>)
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	687a      	ldr	r2, [r7, #4]
 800c476:	429a      	cmp	r2, r3
 800c478:	d105      	bne.n	800c486 <tcp_abandon+0x96>
 800c47a:	4b39      	ldr	r3, [pc, #228]	; (800c560 <tcp_abandon+0x170>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	68db      	ldr	r3, [r3, #12]
 800c480:	4a37      	ldr	r2, [pc, #220]	; (800c560 <tcp_abandon+0x170>)
 800c482:	6013      	str	r3, [r2, #0]
 800c484:	e013      	b.n	800c4ae <tcp_abandon+0xbe>
 800c486:	4b36      	ldr	r3, [pc, #216]	; (800c560 <tcp_abandon+0x170>)
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	61fb      	str	r3, [r7, #28]
 800c48c:	e00c      	b.n	800c4a8 <tcp_abandon+0xb8>
 800c48e:	69fb      	ldr	r3, [r7, #28]
 800c490:	68db      	ldr	r3, [r3, #12]
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	429a      	cmp	r2, r3
 800c496:	d104      	bne.n	800c4a2 <tcp_abandon+0xb2>
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	68da      	ldr	r2, [r3, #12]
 800c49c:	69fb      	ldr	r3, [r7, #28]
 800c49e:	60da      	str	r2, [r3, #12]
 800c4a0:	e005      	b.n	800c4ae <tcp_abandon+0xbe>
 800c4a2:	69fb      	ldr	r3, [r7, #28]
 800c4a4:	68db      	ldr	r3, [r3, #12]
 800c4a6:	61fb      	str	r3, [r7, #28]
 800c4a8:	69fb      	ldr	r3, [r7, #28]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d1ef      	bne.n	800c48e <tcp_abandon+0x9e>
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	60da      	str	r2, [r3, #12]
 800c4b4:	e00b      	b.n	800c4ce <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	8adb      	ldrh	r3, [r3, #22]
 800c4be:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c4c0:	6879      	ldr	r1, [r7, #4]
 800c4c2:	4828      	ldr	r0, [pc, #160]	; (800c564 <tcp_abandon+0x174>)
 800c4c4:	f001 fa1a 	bl	800d8fc <tcp_pcb_remove>
 800c4c8:	4b27      	ldr	r3, [pc, #156]	; (800c568 <tcp_abandon+0x178>)
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d004      	beq.n	800c4e0 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4da:	4618      	mov	r0, r3
 800c4dc:	f000 fed6 	bl	800d28c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d004      	beq.n	800c4f2 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f000 fecd 	bl	800d28c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d004      	beq.n	800c504 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c4fe:	4618      	mov	r0, r3
 800c500:	f000 fec4 	bl	800d28c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800c504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c506:	2b00      	cmp	r3, #0
 800c508:	d00e      	beq.n	800c528 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800c50a:	6879      	ldr	r1, [r7, #4]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	3304      	adds	r3, #4
 800c510:	687a      	ldr	r2, [r7, #4]
 800c512:	8b12      	ldrh	r2, [r2, #24]
 800c514:	9202      	str	r2, [sp, #8]
 800c516:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800c518:	9201      	str	r2, [sp, #4]
 800c51a:	9300      	str	r3, [sp, #0]
 800c51c:	460b      	mov	r3, r1
 800c51e:	697a      	ldr	r2, [r7, #20]
 800c520:	69b9      	ldr	r1, [r7, #24]
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f005 fbb6 	bl	8011c94 <tcp_rst>
    }
    last_state = pcb->state;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	7d1b      	ldrb	r3, [r3, #20]
 800c52c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800c52e:	6878      	ldr	r0, [r7, #4]
 800c530:	f7ff fd34 	bl	800bf9c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d004      	beq.n	800c544 <tcp_abandon+0x154>
 800c53a:	693b      	ldr	r3, [r7, #16]
 800c53c:	f06f 010c 	mvn.w	r1, #12
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	4798      	blx	r3
  }
}
 800c544:	3728      	adds	r7, #40	; 0x28
 800c546:	46bd      	mov	sp, r7
 800c548:	bd80      	pop	{r7, pc}
 800c54a:	bf00      	nop
 800c54c:	080169e4 	.word	0x080169e4
 800c550:	08016b28 	.word	0x08016b28
 800c554:	08016a28 	.word	0x08016a28
 800c558:	08016b44 	.word	0x08016b44
 800c55c:	24003614 	.word	0x24003614
 800c560:	24003610 	.word	0x24003610
 800c564:	24003604 	.word	0x24003604
 800c568:	24003600 	.word	0x24003600

0800c56c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b082      	sub	sp, #8
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800c574:	2101      	movs	r1, #1
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f7ff ff3a 	bl	800c3f0 <tcp_abandon>
}
 800c57c:	bf00      	nop
 800c57e:	3708      	adds	r7, #8
 800c580:	46bd      	mov	sp, r7
 800c582:	bd80      	pop	{r7, pc}

0800c584 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b088      	sub	sp, #32
 800c588:	af00      	add	r7, sp, #0
 800c58a:	60f8      	str	r0, [r7, #12]
 800c58c:	60b9      	str	r1, [r7, #8]
 800c58e:	4613      	mov	r3, r2
 800c590:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 800c592:	2304      	movs	r3, #4
 800c594:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d101      	bne.n	800c5a0 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 800c59c:	4b3e      	ldr	r3, [pc, #248]	; (800c698 <tcp_bind+0x114>)
 800c59e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d109      	bne.n	800c5ba <tcp_bind+0x36>
 800c5a6:	4b3d      	ldr	r3, [pc, #244]	; (800c69c <tcp_bind+0x118>)
 800c5a8:	f240 22a9 	movw	r2, #681	; 0x2a9
 800c5ac:	493c      	ldr	r1, [pc, #240]	; (800c6a0 <tcp_bind+0x11c>)
 800c5ae:	483d      	ldr	r0, [pc, #244]	; (800c6a4 <tcp_bind+0x120>)
 800c5b0:	f008 fbf6 	bl	8014da0 <iprintf>
 800c5b4:	f06f 030f 	mvn.w	r3, #15
 800c5b8:	e06a      	b.n	800c690 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	7d1b      	ldrb	r3, [r3, #20]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d009      	beq.n	800c5d6 <tcp_bind+0x52>
 800c5c2:	4b36      	ldr	r3, [pc, #216]	; (800c69c <tcp_bind+0x118>)
 800c5c4:	f240 22ab 	movw	r2, #683	; 0x2ab
 800c5c8:	4937      	ldr	r1, [pc, #220]	; (800c6a8 <tcp_bind+0x124>)
 800c5ca:	4836      	ldr	r0, [pc, #216]	; (800c6a4 <tcp_bind+0x120>)
 800c5cc:	f008 fbe8 	bl	8014da0 <iprintf>
 800c5d0:	f06f 0305 	mvn.w	r3, #5
 800c5d4:	e05c      	b.n	800c690 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 800c5d6:	88fb      	ldrh	r3, [r7, #6]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d109      	bne.n	800c5f0 <tcp_bind+0x6c>
    port = tcp_new_port();
 800c5dc:	f000 f9f0 	bl	800c9c0 <tcp_new_port>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800c5e4:	88fb      	ldrh	r3, [r7, #6]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d135      	bne.n	800c656 <tcp_bind+0xd2>
      return ERR_BUF;
 800c5ea:	f06f 0301 	mvn.w	r3, #1
 800c5ee:	e04f      	b.n	800c690 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	61fb      	str	r3, [r7, #28]
 800c5f4:	e02b      	b.n	800c64e <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800c5f6:	4a2d      	ldr	r2, [pc, #180]	; (800c6ac <tcp_bind+0x128>)
 800c5f8:	69fb      	ldr	r3, [r7, #28]
 800c5fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	61bb      	str	r3, [r7, #24]
 800c602:	e01e      	b.n	800c642 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 800c604:	69bb      	ldr	r3, [r7, #24]
 800c606:	8adb      	ldrh	r3, [r3, #22]
 800c608:	88fa      	ldrh	r2, [r7, #6]
 800c60a:	429a      	cmp	r2, r3
 800c60c:	d116      	bne.n	800c63c <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 800c60e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800c610:	2b00      	cmp	r3, #0
 800c612:	d010      	beq.n	800c636 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 800c614:	69bb      	ldr	r3, [r7, #24]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d00c      	beq.n	800c636 <tcp_bind+0xb2>
 800c61c:	68bb      	ldr	r3, [r7, #8]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d009      	beq.n	800c636 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d005      	beq.n	800c636 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 800c62a:	69bb      	ldr	r3, [r7, #24]
 800c62c:	681a      	ldr	r2, [r3, #0]
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800c632:	429a      	cmp	r2, r3
 800c634:	d102      	bne.n	800c63c <tcp_bind+0xb8>
              return ERR_USE;
 800c636:	f06f 0307 	mvn.w	r3, #7
 800c63a:	e029      	b.n	800c690 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800c63c:	69bb      	ldr	r3, [r7, #24]
 800c63e:	68db      	ldr	r3, [r3, #12]
 800c640:	61bb      	str	r3, [r7, #24]
 800c642:	69bb      	ldr	r3, [r7, #24]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d1dd      	bne.n	800c604 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 800c648:	69fb      	ldr	r3, [r7, #28]
 800c64a:	3301      	adds	r3, #1
 800c64c:	61fb      	str	r3, [r7, #28]
 800c64e:	69fa      	ldr	r2, [r7, #28]
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	429a      	cmp	r2, r3
 800c654:	dbcf      	blt.n	800c5f6 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d00c      	beq.n	800c676 <tcp_bind+0xf2>
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d008      	beq.n	800c676 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d002      	beq.n	800c670 <tcp_bind+0xec>
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	e000      	b.n	800c672 <tcp_bind+0xee>
 800c670:	2300      	movs	r3, #0
 800c672:	68fa      	ldr	r2, [r7, #12]
 800c674:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	88fa      	ldrh	r2, [r7, #6]
 800c67a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800c67c:	4b0c      	ldr	r3, [pc, #48]	; (800c6b0 <tcp_bind+0x12c>)
 800c67e:	681a      	ldr	r2, [r3, #0]
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	60da      	str	r2, [r3, #12]
 800c684:	4a0a      	ldr	r2, [pc, #40]	; (800c6b0 <tcp_bind+0x12c>)
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	6013      	str	r3, [r2, #0]
 800c68a:	f005 fcc5 	bl	8012018 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 800c68e:	2300      	movs	r3, #0
}
 800c690:	4618      	mov	r0, r3
 800c692:	3720      	adds	r7, #32
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}
 800c698:	080197ec 	.word	0x080197ec
 800c69c:	080169e4 	.word	0x080169e4
 800c6a0:	08016b78 	.word	0x08016b78
 800c6a4:	08016a28 	.word	0x08016a28
 800c6a8:	08016b90 	.word	0x08016b90
 800c6ac:	080197c4 	.word	0x080197c4
 800c6b0:	24003610 	.word	0x24003610

0800c6b4 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b084      	sub	sp, #16
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	60f8      	str	r0, [r7, #12]
 800c6bc:	60b9      	str	r1, [r7, #8]
 800c6be:	4613      	mov	r3, r2
 800c6c0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d106      	bne.n	800c6d6 <tcp_accept_null+0x22>
 800c6c8:	4b07      	ldr	r3, [pc, #28]	; (800c6e8 <tcp_accept_null+0x34>)
 800c6ca:	f240 320f 	movw	r2, #783	; 0x30f
 800c6ce:	4907      	ldr	r1, [pc, #28]	; (800c6ec <tcp_accept_null+0x38>)
 800c6d0:	4807      	ldr	r0, [pc, #28]	; (800c6f0 <tcp_accept_null+0x3c>)
 800c6d2:	f008 fb65 	bl	8014da0 <iprintf>

  tcp_abort(pcb);
 800c6d6:	68b8      	ldr	r0, [r7, #8]
 800c6d8:	f7ff ff48 	bl	800c56c <tcp_abort>

  return ERR_ABRT;
 800c6dc:	f06f 030c 	mvn.w	r3, #12
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3710      	adds	r7, #16
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}
 800c6e8:	080169e4 	.word	0x080169e4
 800c6ec:	08016bb8 	.word	0x08016bb8
 800c6f0:	08016a28 	.word	0x08016a28

0800c6f4 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b082      	sub	sp, #8
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	460b      	mov	r3, r1
 800c6fe:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 800c700:	78fb      	ldrb	r3, [r7, #3]
 800c702:	2200      	movs	r2, #0
 800c704:	4619      	mov	r1, r3
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 f806 	bl	800c718 <tcp_listen_with_backlog_and_err>
 800c70c:	4603      	mov	r3, r0
}
 800c70e:	4618      	mov	r0, r3
 800c710:	3708      	adds	r7, #8
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}
	...

0800c718 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b088      	sub	sp, #32
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	60f8      	str	r0, [r7, #12]
 800c720:	460b      	mov	r3, r1
 800c722:	607a      	str	r2, [r7, #4]
 800c724:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 800c726:	2300      	movs	r3, #0
 800c728:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d109      	bne.n	800c744 <tcp_listen_with_backlog_and_err+0x2c>
 800c730:	4b47      	ldr	r3, [pc, #284]	; (800c850 <tcp_listen_with_backlog_and_err+0x138>)
 800c732:	f240 3259 	movw	r2, #857	; 0x359
 800c736:	4947      	ldr	r1, [pc, #284]	; (800c854 <tcp_listen_with_backlog_and_err+0x13c>)
 800c738:	4847      	ldr	r0, [pc, #284]	; (800c858 <tcp_listen_with_backlog_and_err+0x140>)
 800c73a:	f008 fb31 	bl	8014da0 <iprintf>
 800c73e:	23f0      	movs	r3, #240	; 0xf0
 800c740:	76fb      	strb	r3, [r7, #27]
 800c742:	e079      	b.n	800c838 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	7d1b      	ldrb	r3, [r3, #20]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d009      	beq.n	800c760 <tcp_listen_with_backlog_and_err+0x48>
 800c74c:	4b40      	ldr	r3, [pc, #256]	; (800c850 <tcp_listen_with_backlog_and_err+0x138>)
 800c74e:	f240 325a 	movw	r2, #858	; 0x35a
 800c752:	4942      	ldr	r1, [pc, #264]	; (800c85c <tcp_listen_with_backlog_and_err+0x144>)
 800c754:	4840      	ldr	r0, [pc, #256]	; (800c858 <tcp_listen_with_backlog_and_err+0x140>)
 800c756:	f008 fb23 	bl	8014da0 <iprintf>
 800c75a:	23f1      	movs	r3, #241	; 0xf1
 800c75c:	76fb      	strb	r3, [r7, #27]
 800c75e:	e06b      	b.n	800c838 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	7d1b      	ldrb	r3, [r3, #20]
 800c764:	2b01      	cmp	r3, #1
 800c766:	d104      	bne.n	800c772 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 800c76c:	23f7      	movs	r3, #247	; 0xf7
 800c76e:	76fb      	strb	r3, [r7, #27]
    goto done;
 800c770:	e062      	b.n	800c838 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800c772:	2002      	movs	r0, #2
 800c774:	f7fe fa7c 	bl	800ac70 <memp_malloc>
 800c778:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 800c77a:	69fb      	ldr	r3, [r7, #28]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d102      	bne.n	800c786 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 800c780:	23ff      	movs	r3, #255	; 0xff
 800c782:	76fb      	strb	r3, [r7, #27]
    goto done;
 800c784:	e058      	b.n	800c838 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	691a      	ldr	r2, [r3, #16]
 800c78a:	69fb      	ldr	r3, [r7, #28]
 800c78c:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	8ada      	ldrh	r2, [r3, #22]
 800c792:	69fb      	ldr	r3, [r7, #28]
 800c794:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 800c796:	69fb      	ldr	r3, [r7, #28]
 800c798:	2201      	movs	r2, #1
 800c79a:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	7d5a      	ldrb	r2, [r3, #21]
 800c7a0:	69fb      	ldr	r3, [r7, #28]
 800c7a2:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	7a5a      	ldrb	r2, [r3, #9]
 800c7a8:	69fb      	ldr	r3, [r7, #28]
 800c7aa:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800c7ac:	69fb      	ldr	r3, [r7, #28]
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	7ada      	ldrb	r2, [r3, #11]
 800c7b6:	69fb      	ldr	r3, [r7, #28]
 800c7b8:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	7a9a      	ldrb	r2, [r3, #10]
 800c7be:	69fb      	ldr	r3, [r7, #28]
 800c7c0:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	681a      	ldr	r2, [r3, #0]
 800c7c6:	69fb      	ldr	r3, [r7, #28]
 800c7c8:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	8adb      	ldrh	r3, [r3, #22]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d021      	beq.n	800c816 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800c7d2:	4b23      	ldr	r3, [pc, #140]	; (800c860 <tcp_listen_with_backlog_and_err+0x148>)
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	68fa      	ldr	r2, [r7, #12]
 800c7d8:	429a      	cmp	r2, r3
 800c7da:	d105      	bne.n	800c7e8 <tcp_listen_with_backlog_and_err+0xd0>
 800c7dc:	4b20      	ldr	r3, [pc, #128]	; (800c860 <tcp_listen_with_backlog_and_err+0x148>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	68db      	ldr	r3, [r3, #12]
 800c7e2:	4a1f      	ldr	r2, [pc, #124]	; (800c860 <tcp_listen_with_backlog_and_err+0x148>)
 800c7e4:	6013      	str	r3, [r2, #0]
 800c7e6:	e013      	b.n	800c810 <tcp_listen_with_backlog_and_err+0xf8>
 800c7e8:	4b1d      	ldr	r3, [pc, #116]	; (800c860 <tcp_listen_with_backlog_and_err+0x148>)
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	617b      	str	r3, [r7, #20]
 800c7ee:	e00c      	b.n	800c80a <tcp_listen_with_backlog_and_err+0xf2>
 800c7f0:	697b      	ldr	r3, [r7, #20]
 800c7f2:	68db      	ldr	r3, [r3, #12]
 800c7f4:	68fa      	ldr	r2, [r7, #12]
 800c7f6:	429a      	cmp	r2, r3
 800c7f8:	d104      	bne.n	800c804 <tcp_listen_with_backlog_and_err+0xec>
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	68da      	ldr	r2, [r3, #12]
 800c7fe:	697b      	ldr	r3, [r7, #20]
 800c800:	60da      	str	r2, [r3, #12]
 800c802:	e005      	b.n	800c810 <tcp_listen_with_backlog_and_err+0xf8>
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	68db      	ldr	r3, [r3, #12]
 800c808:	617b      	str	r3, [r7, #20]
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d1ef      	bne.n	800c7f0 <tcp_listen_with_backlog_and_err+0xd8>
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	2200      	movs	r2, #0
 800c814:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 800c816:	68f8      	ldr	r0, [r7, #12]
 800c818:	f7ff fbc0 	bl	800bf9c <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 800c81c:	69fb      	ldr	r3, [r7, #28]
 800c81e:	4a11      	ldr	r2, [pc, #68]	; (800c864 <tcp_listen_with_backlog_and_err+0x14c>)
 800c820:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800c822:	4b11      	ldr	r3, [pc, #68]	; (800c868 <tcp_listen_with_backlog_and_err+0x150>)
 800c824:	681a      	ldr	r2, [r3, #0]
 800c826:	69fb      	ldr	r3, [r7, #28]
 800c828:	60da      	str	r2, [r3, #12]
 800c82a:	4a0f      	ldr	r2, [pc, #60]	; (800c868 <tcp_listen_with_backlog_and_err+0x150>)
 800c82c:	69fb      	ldr	r3, [r7, #28]
 800c82e:	6013      	str	r3, [r2, #0]
 800c830:	f005 fbf2 	bl	8012018 <tcp_timer_needed>
  res = ERR_OK;
 800c834:	2300      	movs	r3, #0
 800c836:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d002      	beq.n	800c844 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	7efa      	ldrb	r2, [r7, #27]
 800c842:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 800c844:	69fb      	ldr	r3, [r7, #28]
}
 800c846:	4618      	mov	r0, r3
 800c848:	3720      	adds	r7, #32
 800c84a:	46bd      	mov	sp, r7
 800c84c:	bd80      	pop	{r7, pc}
 800c84e:	bf00      	nop
 800c850:	080169e4 	.word	0x080169e4
 800c854:	08016bd8 	.word	0x08016bd8
 800c858:	08016a28 	.word	0x08016a28
 800c85c:	08016c08 	.word	0x08016c08
 800c860:	24003610 	.word	0x24003610
 800c864:	0800c6b5 	.word	0x0800c6b5
 800c868:	2400360c 	.word	0x2400360c

0800c86c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b084      	sub	sp, #16
 800c870:	af00      	add	r7, sp, #0
 800c872:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d106      	bne.n	800c888 <tcp_update_rcv_ann_wnd+0x1c>
 800c87a:	4b25      	ldr	r3, [pc, #148]	; (800c910 <tcp_update_rcv_ann_wnd+0xa4>)
 800c87c:	f240 32a6 	movw	r2, #934	; 0x3a6
 800c880:	4924      	ldr	r1, [pc, #144]	; (800c914 <tcp_update_rcv_ann_wnd+0xa8>)
 800c882:	4825      	ldr	r0, [pc, #148]	; (800c918 <tcp_update_rcv_ann_wnd+0xac>)
 800c884:	f008 fa8c 	bl	8014da0 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c88c:	687a      	ldr	r2, [r7, #4]
 800c88e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800c890:	4413      	add	r3, r2
 800c892:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c898:	687a      	ldr	r2, [r7, #4]
 800c89a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800c89c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800c8a0:	bf28      	it	cs
 800c8a2:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800c8a6:	b292      	uxth	r2, r2
 800c8a8:	4413      	add	r3, r2
 800c8aa:	68fa      	ldr	r2, [r7, #12]
 800c8ac:	1ad3      	subs	r3, r2, r3
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	db08      	blt.n	800c8c4 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8be:	68fa      	ldr	r2, [r7, #12]
 800c8c0:	1ad3      	subs	r3, r2, r3
 800c8c2:	e020      	b.n	800c906 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8cc:	1ad3      	subs	r3, r2, r3
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	dd03      	ble.n	800c8da <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c8d8:	e014      	b.n	800c904 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8e2:	1ad3      	subs	r3, r2, r3
 800c8e4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c8ec:	d306      	bcc.n	800c8fc <tcp_update_rcv_ann_wnd+0x90>
 800c8ee:	4b08      	ldr	r3, [pc, #32]	; (800c910 <tcp_update_rcv_ann_wnd+0xa4>)
 800c8f0:	f240 32b6 	movw	r2, #950	; 0x3b6
 800c8f4:	4909      	ldr	r1, [pc, #36]	; (800c91c <tcp_update_rcv_ann_wnd+0xb0>)
 800c8f6:	4808      	ldr	r0, [pc, #32]	; (800c918 <tcp_update_rcv_ann_wnd+0xac>)
 800c8f8:	f008 fa52 	bl	8014da0 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	b29a      	uxth	r2, r3
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800c904:	2300      	movs	r3, #0
  }
}
 800c906:	4618      	mov	r0, r3
 800c908:	3710      	adds	r7, #16
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
 800c90e:	bf00      	nop
 800c910:	080169e4 	.word	0x080169e4
 800c914:	08016c40 	.word	0x08016c40
 800c918:	08016a28 	.word	0x08016a28
 800c91c:	08016c64 	.word	0x08016c64

0800c920 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b084      	sub	sp, #16
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
 800c928:	460b      	mov	r3, r1
 800c92a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d107      	bne.n	800c942 <tcp_recved+0x22>
 800c932:	4b1f      	ldr	r3, [pc, #124]	; (800c9b0 <tcp_recved+0x90>)
 800c934:	f240 32cf 	movw	r2, #975	; 0x3cf
 800c938:	491e      	ldr	r1, [pc, #120]	; (800c9b4 <tcp_recved+0x94>)
 800c93a:	481f      	ldr	r0, [pc, #124]	; (800c9b8 <tcp_recved+0x98>)
 800c93c:	f008 fa30 	bl	8014da0 <iprintf>
 800c940:	e032      	b.n	800c9a8 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	7d1b      	ldrb	r3, [r3, #20]
 800c946:	2b01      	cmp	r3, #1
 800c948:	d106      	bne.n	800c958 <tcp_recved+0x38>
 800c94a:	4b19      	ldr	r3, [pc, #100]	; (800c9b0 <tcp_recved+0x90>)
 800c94c:	f240 32d2 	movw	r2, #978	; 0x3d2
 800c950:	491a      	ldr	r1, [pc, #104]	; (800c9bc <tcp_recved+0x9c>)
 800c952:	4819      	ldr	r0, [pc, #100]	; (800c9b8 <tcp_recved+0x98>)
 800c954:	f008 fa24 	bl	8014da0 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c95c:	887b      	ldrh	r3, [r7, #2]
 800c95e:	4413      	add	r3, r2
 800c960:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800c962:	89fb      	ldrh	r3, [r7, #14]
 800c964:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800c968:	d804      	bhi.n	800c974 <tcp_recved+0x54>
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c96e:	89fa      	ldrh	r2, [r7, #14]
 800c970:	429a      	cmp	r2, r3
 800c972:	d204      	bcs.n	800c97e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800c97a:	851a      	strh	r2, [r3, #40]	; 0x28
 800c97c:	e002      	b.n	800c984 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	89fa      	ldrh	r2, [r7, #14]
 800c982:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f7ff ff71 	bl	800c86c <tcp_update_rcv_ann_wnd>
 800c98a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800c992:	d309      	bcc.n	800c9a8 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	8b5b      	ldrh	r3, [r3, #26]
 800c998:	f043 0302 	orr.w	r3, r3, #2
 800c99c:	b29a      	uxth	r2, r3
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800c9a2:	6878      	ldr	r0, [r7, #4]
 800c9a4:	f004 fbc2 	bl	801112c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800c9a8:	3710      	adds	r7, #16
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	080169e4 	.word	0x080169e4
 800c9b4:	08016c80 	.word	0x08016c80
 800c9b8:	08016a28 	.word	0x08016a28
 800c9bc:	08016c98 	.word	0x08016c98

0800c9c0 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b083      	sub	sp, #12
 800c9c4:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 800c9ca:	4b1e      	ldr	r3, [pc, #120]	; (800ca44 <tcp_new_port+0x84>)
 800c9cc:	881b      	ldrh	r3, [r3, #0]
 800c9ce:	3301      	adds	r3, #1
 800c9d0:	b29a      	uxth	r2, r3
 800c9d2:	4b1c      	ldr	r3, [pc, #112]	; (800ca44 <tcp_new_port+0x84>)
 800c9d4:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800c9d6:	4b1b      	ldr	r3, [pc, #108]	; (800ca44 <tcp_new_port+0x84>)
 800c9d8:	881b      	ldrh	r3, [r3, #0]
 800c9da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d103      	bne.n	800c9ea <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800c9e2:	4b18      	ldr	r3, [pc, #96]	; (800ca44 <tcp_new_port+0x84>)
 800c9e4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800c9e8:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	71fb      	strb	r3, [r7, #7]
 800c9ee:	e01e      	b.n	800ca2e <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c9f0:	79fb      	ldrb	r3, [r7, #7]
 800c9f2:	4a15      	ldr	r2, [pc, #84]	; (800ca48 <tcp_new_port+0x88>)
 800c9f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	603b      	str	r3, [r7, #0]
 800c9fc:	e011      	b.n	800ca22 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	8ada      	ldrh	r2, [r3, #22]
 800ca02:	4b10      	ldr	r3, [pc, #64]	; (800ca44 <tcp_new_port+0x84>)
 800ca04:	881b      	ldrh	r3, [r3, #0]
 800ca06:	429a      	cmp	r2, r3
 800ca08:	d108      	bne.n	800ca1c <tcp_new_port+0x5c>
        n++;
 800ca0a:	88bb      	ldrh	r3, [r7, #4]
 800ca0c:	3301      	adds	r3, #1
 800ca0e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800ca10:	88bb      	ldrh	r3, [r7, #4]
 800ca12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ca16:	d3d8      	bcc.n	800c9ca <tcp_new_port+0xa>
          return 0;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	e00d      	b.n	800ca38 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	68db      	ldr	r3, [r3, #12]
 800ca20:	603b      	str	r3, [r7, #0]
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d1ea      	bne.n	800c9fe <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800ca28:	79fb      	ldrb	r3, [r7, #7]
 800ca2a:	3301      	adds	r3, #1
 800ca2c:	71fb      	strb	r3, [r7, #7]
 800ca2e:	79fb      	ldrb	r3, [r7, #7]
 800ca30:	2b03      	cmp	r3, #3
 800ca32:	d9dd      	bls.n	800c9f0 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 800ca34:	4b03      	ldr	r3, [pc, #12]	; (800ca44 <tcp_new_port+0x84>)
 800ca36:	881b      	ldrh	r3, [r3, #0]
}
 800ca38:	4618      	mov	r0, r3
 800ca3a:	370c      	adds	r7, #12
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr
 800ca44:	2400002c 	.word	0x2400002c
 800ca48:	080197c4 	.word	0x080197c4

0800ca4c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800ca4c:	b5b0      	push	{r4, r5, r7, lr}
 800ca4e:	b090      	sub	sp, #64	; 0x40
 800ca50:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800ca52:	2300      	movs	r3, #0
 800ca54:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800ca58:	4b94      	ldr	r3, [pc, #592]	; (800ccac <tcp_slowtmr+0x260>)
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	4a93      	ldr	r2, [pc, #588]	; (800ccac <tcp_slowtmr+0x260>)
 800ca60:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800ca62:	4b93      	ldr	r3, [pc, #588]	; (800ccb0 <tcp_slowtmr+0x264>)
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	3301      	adds	r3, #1
 800ca68:	b2da      	uxtb	r2, r3
 800ca6a:	4b91      	ldr	r3, [pc, #580]	; (800ccb0 <tcp_slowtmr+0x264>)
 800ca6c:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800ca72:	4b90      	ldr	r3, [pc, #576]	; (800ccb4 <tcp_slowtmr+0x268>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800ca78:	e29d      	b.n	800cfb6 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800ca7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca7c:	7d1b      	ldrb	r3, [r3, #20]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d106      	bne.n	800ca90 <tcp_slowtmr+0x44>
 800ca82:	4b8d      	ldr	r3, [pc, #564]	; (800ccb8 <tcp_slowtmr+0x26c>)
 800ca84:	f240 42be 	movw	r2, #1214	; 0x4be
 800ca88:	498c      	ldr	r1, [pc, #560]	; (800ccbc <tcp_slowtmr+0x270>)
 800ca8a:	488d      	ldr	r0, [pc, #564]	; (800ccc0 <tcp_slowtmr+0x274>)
 800ca8c:	f008 f988 	bl	8014da0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800ca90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca92:	7d1b      	ldrb	r3, [r3, #20]
 800ca94:	2b01      	cmp	r3, #1
 800ca96:	d106      	bne.n	800caa6 <tcp_slowtmr+0x5a>
 800ca98:	4b87      	ldr	r3, [pc, #540]	; (800ccb8 <tcp_slowtmr+0x26c>)
 800ca9a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800ca9e:	4989      	ldr	r1, [pc, #548]	; (800ccc4 <tcp_slowtmr+0x278>)
 800caa0:	4887      	ldr	r0, [pc, #540]	; (800ccc0 <tcp_slowtmr+0x274>)
 800caa2:	f008 f97d 	bl	8014da0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800caa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caa8:	7d1b      	ldrb	r3, [r3, #20]
 800caaa:	2b0a      	cmp	r3, #10
 800caac:	d106      	bne.n	800cabc <tcp_slowtmr+0x70>
 800caae:	4b82      	ldr	r3, [pc, #520]	; (800ccb8 <tcp_slowtmr+0x26c>)
 800cab0:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800cab4:	4984      	ldr	r1, [pc, #528]	; (800ccc8 <tcp_slowtmr+0x27c>)
 800cab6:	4882      	ldr	r0, [pc, #520]	; (800ccc0 <tcp_slowtmr+0x274>)
 800cab8:	f008 f972 	bl	8014da0 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800cabc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cabe:	7f9a      	ldrb	r2, [r3, #30]
 800cac0:	4b7b      	ldr	r3, [pc, #492]	; (800ccb0 <tcp_slowtmr+0x264>)
 800cac2:	781b      	ldrb	r3, [r3, #0]
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d105      	bne.n	800cad4 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800cac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caca:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800cacc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cace:	68db      	ldr	r3, [r3, #12]
 800cad0:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800cad2:	e270      	b.n	800cfb6 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 800cad4:	4b76      	ldr	r3, [pc, #472]	; (800ccb0 <tcp_slowtmr+0x264>)
 800cad6:	781a      	ldrb	r2, [r3, #0]
 800cad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cada:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800cadc:	2300      	movs	r3, #0
 800cade:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800cae2:	2300      	movs	r3, #0
 800cae4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800cae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caea:	7d1b      	ldrb	r3, [r3, #20]
 800caec:	2b02      	cmp	r3, #2
 800caee:	d10a      	bne.n	800cb06 <tcp_slowtmr+0xba>
 800caf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caf2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800caf6:	2b05      	cmp	r3, #5
 800caf8:	d905      	bls.n	800cb06 <tcp_slowtmr+0xba>
      ++pcb_remove;
 800cafa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cafe:	3301      	adds	r3, #1
 800cb00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cb04:	e11e      	b.n	800cd44 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800cb06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb08:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cb0c:	2b0b      	cmp	r3, #11
 800cb0e:	d905      	bls.n	800cb1c <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800cb10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cb14:	3301      	adds	r3, #1
 800cb16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cb1a:	e113      	b.n	800cd44 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800cb1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb1e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d075      	beq.n	800cc12 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800cb26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d006      	beq.n	800cb3c <tcp_slowtmr+0xf0>
 800cb2e:	4b62      	ldr	r3, [pc, #392]	; (800ccb8 <tcp_slowtmr+0x26c>)
 800cb30:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800cb34:	4965      	ldr	r1, [pc, #404]	; (800cccc <tcp_slowtmr+0x280>)
 800cb36:	4862      	ldr	r0, [pc, #392]	; (800ccc0 <tcp_slowtmr+0x274>)
 800cb38:	f008 f932 	bl	8014da0 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800cb3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d106      	bne.n	800cb52 <tcp_slowtmr+0x106>
 800cb44:	4b5c      	ldr	r3, [pc, #368]	; (800ccb8 <tcp_slowtmr+0x26c>)
 800cb46:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800cb4a:	4961      	ldr	r1, [pc, #388]	; (800ccd0 <tcp_slowtmr+0x284>)
 800cb4c:	485c      	ldr	r0, [pc, #368]	; (800ccc0 <tcp_slowtmr+0x274>)
 800cb4e:	f008 f927 	bl	8014da0 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800cb52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb54:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800cb58:	2b0b      	cmp	r3, #11
 800cb5a:	d905      	bls.n	800cb68 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800cb5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cb60:	3301      	adds	r3, #1
 800cb62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cb66:	e0ed      	b.n	800cd44 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800cb68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb6a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cb6e:	3b01      	subs	r3, #1
 800cb70:	4a58      	ldr	r2, [pc, #352]	; (800ccd4 <tcp_slowtmr+0x288>)
 800cb72:	5cd3      	ldrb	r3, [r2, r3]
 800cb74:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800cb76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb78:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800cb7c:	7c7a      	ldrb	r2, [r7, #17]
 800cb7e:	429a      	cmp	r2, r3
 800cb80:	d907      	bls.n	800cb92 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800cb82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb84:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800cb88:	3301      	adds	r3, #1
 800cb8a:	b2da      	uxtb	r2, r3
 800cb8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb8e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800cb92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb94:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800cb98:	7c7a      	ldrb	r2, [r7, #17]
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	f200 80d2 	bhi.w	800cd44 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800cba0:	2301      	movs	r3, #1
 800cba2:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800cba4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cba6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d108      	bne.n	800cbc0 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800cbae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cbb0:	f005 f964 	bl	8011e7c <tcp_zero_window_probe>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d014      	beq.n	800cbe4 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800cbba:	2300      	movs	r3, #0
 800cbbc:	623b      	str	r3, [r7, #32]
 800cbbe:	e011      	b.n	800cbe4 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800cbc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbc2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cbc6:	4619      	mov	r1, r3
 800cbc8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cbca:	f004 f829 	bl	8010c20 <tcp_split_unsent_seg>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d107      	bne.n	800cbe4 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800cbd4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cbd6:	f004 faa9 	bl	801112c <tcp_output>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d101      	bne.n	800cbe4 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800cbe4:	6a3b      	ldr	r3, [r7, #32]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	f000 80ac 	beq.w	800cd44 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800cbec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbee:	2200      	movs	r2, #0
 800cbf0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800cbf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbf6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cbfa:	2b06      	cmp	r3, #6
 800cbfc:	f200 80a2 	bhi.w	800cd44 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800cc00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc02:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800cc06:	3301      	adds	r3, #1
 800cc08:	b2da      	uxtb	r2, r3
 800cc0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc0c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800cc10:	e098      	b.n	800cd44 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800cc12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc14:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	db0f      	blt.n	800cc3c <tcp_slowtmr+0x1f0>
 800cc1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc1e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800cc22:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800cc26:	4293      	cmp	r3, r2
 800cc28:	d008      	beq.n	800cc3c <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800cc2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc2c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800cc30:	b29b      	uxth	r3, r3
 800cc32:	3301      	adds	r3, #1
 800cc34:	b29b      	uxth	r3, r3
 800cc36:	b21a      	sxth	r2, r3
 800cc38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc3a:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800cc3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc3e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800cc42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc44:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800cc48:	429a      	cmp	r2, r3
 800cc4a:	db7b      	blt.n	800cd44 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800cc4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cc4e:	f004 fd5f 	bl	8011710 <tcp_rexmit_rto_prepare>
 800cc52:	4603      	mov	r3, r0
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d007      	beq.n	800cc68 <tcp_slowtmr+0x21c>
 800cc58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d171      	bne.n	800cd44 <tcp_slowtmr+0x2f8>
 800cc60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d06d      	beq.n	800cd44 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800cc68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc6a:	7d1b      	ldrb	r3, [r3, #20]
 800cc6c:	2b02      	cmp	r3, #2
 800cc6e:	d03a      	beq.n	800cce6 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800cc70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cc76:	2b0c      	cmp	r3, #12
 800cc78:	bf28      	it	cs
 800cc7a:	230c      	movcs	r3, #12
 800cc7c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800cc7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc80:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800cc84:	10db      	asrs	r3, r3, #3
 800cc86:	b21b      	sxth	r3, r3
 800cc88:	461a      	mov	r2, r3
 800cc8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc8c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800cc90:	4413      	add	r3, r2
 800cc92:	7efa      	ldrb	r2, [r7, #27]
 800cc94:	4910      	ldr	r1, [pc, #64]	; (800ccd8 <tcp_slowtmr+0x28c>)
 800cc96:	5c8a      	ldrb	r2, [r1, r2]
 800cc98:	4093      	lsls	r3, r2
 800cc9a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800cca2:	4293      	cmp	r3, r2
 800cca4:	dc1a      	bgt.n	800ccdc <tcp_slowtmr+0x290>
 800cca6:	697b      	ldr	r3, [r7, #20]
 800cca8:	b21a      	sxth	r2, r3
 800ccaa:	e019      	b.n	800cce0 <tcp_slowtmr+0x294>
 800ccac:	24003608 	.word	0x24003608
 800ccb0:	240000f2 	.word	0x240000f2
 800ccb4:	24003604 	.word	0x24003604
 800ccb8:	080169e4 	.word	0x080169e4
 800ccbc:	08016d28 	.word	0x08016d28
 800ccc0:	08016a28 	.word	0x08016a28
 800ccc4:	08016d54 	.word	0x08016d54
 800ccc8:	08016d80 	.word	0x08016d80
 800cccc:	08016db0 	.word	0x08016db0
 800ccd0:	08016de4 	.word	0x08016de4
 800ccd4:	080197bc 	.word	0x080197bc
 800ccd8:	080197ac 	.word	0x080197ac
 800ccdc:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800cce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cce2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800cce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cce8:	2200      	movs	r2, #0
 800ccea:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800ccec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccee:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800ccf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccf4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ccf8:	4293      	cmp	r3, r2
 800ccfa:	bf28      	it	cs
 800ccfc:	4613      	movcs	r3, r2
 800ccfe:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800cd00:	8a7b      	ldrh	r3, [r7, #18]
 800cd02:	085b      	lsrs	r3, r3, #1
 800cd04:	b29a      	uxth	r2, r3
 800cd06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd08:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800cd0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd0e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800cd12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd14:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800cd16:	005b      	lsls	r3, r3, #1
 800cd18:	b29b      	uxth	r3, r3
 800cd1a:	429a      	cmp	r2, r3
 800cd1c:	d206      	bcs.n	800cd2c <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800cd1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800cd22:	005b      	lsls	r3, r3, #1
 800cd24:	b29a      	uxth	r2, r3
 800cd26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd28:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800cd2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd2e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800cd30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd32:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800cd36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd38:	2200      	movs	r2, #0
 800cd3a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800cd3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cd40:	f004 fd56 	bl	80117f0 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800cd44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd46:	7d1b      	ldrb	r3, [r3, #20]
 800cd48:	2b06      	cmp	r3, #6
 800cd4a:	d111      	bne.n	800cd70 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800cd4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd4e:	8b5b      	ldrh	r3, [r3, #26]
 800cd50:	f003 0310 	and.w	r3, r3, #16
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d00b      	beq.n	800cd70 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cd58:	4b9c      	ldr	r3, [pc, #624]	; (800cfcc <tcp_slowtmr+0x580>)
 800cd5a:	681a      	ldr	r2, [r3, #0]
 800cd5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd5e:	6a1b      	ldr	r3, [r3, #32]
 800cd60:	1ad3      	subs	r3, r2, r3
 800cd62:	2b28      	cmp	r3, #40	; 0x28
 800cd64:	d904      	bls.n	800cd70 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800cd66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800cd70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd72:	7a5b      	ldrb	r3, [r3, #9]
 800cd74:	f003 0308 	and.w	r3, r3, #8
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d04a      	beq.n	800ce12 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 800cd7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd7e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800cd80:	2b04      	cmp	r3, #4
 800cd82:	d003      	beq.n	800cd8c <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800cd84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd86:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800cd88:	2b07      	cmp	r3, #7
 800cd8a:	d142      	bne.n	800ce12 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cd8c:	4b8f      	ldr	r3, [pc, #572]	; (800cfcc <tcp_slowtmr+0x580>)
 800cd8e:	681a      	ldr	r2, [r3, #0]
 800cd90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd92:	6a1b      	ldr	r3, [r3, #32]
 800cd94:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800cd96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd98:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800cd9c:	4b8c      	ldr	r3, [pc, #560]	; (800cfd0 <tcp_slowtmr+0x584>)
 800cd9e:	440b      	add	r3, r1
 800cda0:	498c      	ldr	r1, [pc, #560]	; (800cfd4 <tcp_slowtmr+0x588>)
 800cda2:	fba1 1303 	umull	r1, r3, r1, r3
 800cda6:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d90a      	bls.n	800cdc2 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800cdac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800cdb6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cdba:	3301      	adds	r3, #1
 800cdbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cdc0:	e027      	b.n	800ce12 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cdc2:	4b82      	ldr	r3, [pc, #520]	; (800cfcc <tcp_slowtmr+0x580>)
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdc8:	6a1b      	ldr	r3, [r3, #32]
 800cdca:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800cdcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdce:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800cdd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdd4:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800cdd8:	4618      	mov	r0, r3
 800cdda:	4b7f      	ldr	r3, [pc, #508]	; (800cfd8 <tcp_slowtmr+0x58c>)
 800cddc:	fb03 f300 	mul.w	r3, r3, r0
 800cde0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800cde2:	497c      	ldr	r1, [pc, #496]	; (800cfd4 <tcp_slowtmr+0x588>)
 800cde4:	fba1 1303 	umull	r1, r3, r1, r3
 800cde8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d911      	bls.n	800ce12 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 800cdee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cdf0:	f005 f804 	bl	8011dfc <tcp_keepalive>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800cdfa:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d107      	bne.n	800ce12 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 800ce02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce04:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800ce08:	3301      	adds	r3, #1
 800ce0a:	b2da      	uxtb	r2, r3
 800ce0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce0e:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800ce12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d011      	beq.n	800ce3e <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800ce1a:	4b6c      	ldr	r3, [pc, #432]	; (800cfcc <tcp_slowtmr+0x580>)
 800ce1c:	681a      	ldr	r2, [r3, #0]
 800ce1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce20:	6a1b      	ldr	r3, [r3, #32]
 800ce22:	1ad2      	subs	r2, r2, r3
 800ce24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce26:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	460b      	mov	r3, r1
 800ce2e:	005b      	lsls	r3, r3, #1
 800ce30:	440b      	add	r3, r1
 800ce32:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800ce34:	429a      	cmp	r2, r3
 800ce36:	d302      	bcc.n	800ce3e <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800ce38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ce3a:	f000 fec3 	bl	800dbc4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800ce3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce40:	7d1b      	ldrb	r3, [r3, #20]
 800ce42:	2b03      	cmp	r3, #3
 800ce44:	d10b      	bne.n	800ce5e <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800ce46:	4b61      	ldr	r3, [pc, #388]	; (800cfcc <tcp_slowtmr+0x580>)
 800ce48:	681a      	ldr	r2, [r3, #0]
 800ce4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce4c:	6a1b      	ldr	r3, [r3, #32]
 800ce4e:	1ad3      	subs	r3, r2, r3
 800ce50:	2b28      	cmp	r3, #40	; 0x28
 800ce52:	d904      	bls.n	800ce5e <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800ce54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce58:	3301      	adds	r3, #1
 800ce5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800ce5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce60:	7d1b      	ldrb	r3, [r3, #20]
 800ce62:	2b09      	cmp	r3, #9
 800ce64:	d10b      	bne.n	800ce7e <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800ce66:	4b59      	ldr	r3, [pc, #356]	; (800cfcc <tcp_slowtmr+0x580>)
 800ce68:	681a      	ldr	r2, [r3, #0]
 800ce6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce6c:	6a1b      	ldr	r3, [r3, #32]
 800ce6e:	1ad3      	subs	r3, r2, r3
 800ce70:	2bf0      	cmp	r3, #240	; 0xf0
 800ce72:	d904      	bls.n	800ce7e <tcp_slowtmr+0x432>
        ++pcb_remove;
 800ce74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce78:	3301      	adds	r3, #1
 800ce7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800ce7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d060      	beq.n	800cf48 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800ce86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce8c:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800ce8e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ce90:	f000 fce4 	bl	800d85c <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800ce94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d010      	beq.n	800cebc <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800ce9a:	4b50      	ldr	r3, [pc, #320]	; (800cfdc <tcp_slowtmr+0x590>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cea0:	429a      	cmp	r2, r3
 800cea2:	d106      	bne.n	800ceb2 <tcp_slowtmr+0x466>
 800cea4:	4b4e      	ldr	r3, [pc, #312]	; (800cfe0 <tcp_slowtmr+0x594>)
 800cea6:	f240 526d 	movw	r2, #1389	; 0x56d
 800ceaa:	494e      	ldr	r1, [pc, #312]	; (800cfe4 <tcp_slowtmr+0x598>)
 800ceac:	484e      	ldr	r0, [pc, #312]	; (800cfe8 <tcp_slowtmr+0x59c>)
 800ceae:	f007 ff77 	bl	8014da0 <iprintf>
        prev->next = pcb->next;
 800ceb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceb4:	68da      	ldr	r2, [r3, #12]
 800ceb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceb8:	60da      	str	r2, [r3, #12]
 800ceba:	e00f      	b.n	800cedc <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800cebc:	4b47      	ldr	r3, [pc, #284]	; (800cfdc <tcp_slowtmr+0x590>)
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cec2:	429a      	cmp	r2, r3
 800cec4:	d006      	beq.n	800ced4 <tcp_slowtmr+0x488>
 800cec6:	4b46      	ldr	r3, [pc, #280]	; (800cfe0 <tcp_slowtmr+0x594>)
 800cec8:	f240 5271 	movw	r2, #1393	; 0x571
 800cecc:	4947      	ldr	r1, [pc, #284]	; (800cfec <tcp_slowtmr+0x5a0>)
 800cece:	4846      	ldr	r0, [pc, #280]	; (800cfe8 <tcp_slowtmr+0x59c>)
 800ced0:	f007 ff66 	bl	8014da0 <iprintf>
        tcp_active_pcbs = pcb->next;
 800ced4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ced6:	68db      	ldr	r3, [r3, #12]
 800ced8:	4a40      	ldr	r2, [pc, #256]	; (800cfdc <tcp_slowtmr+0x590>)
 800ceda:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800cedc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d013      	beq.n	800cf0c <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800cee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cee6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800cee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceea:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800ceec:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800ceee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cef0:	3304      	adds	r3, #4
 800cef2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cef4:	8ad2      	ldrh	r2, [r2, #22]
 800cef6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cef8:	8b09      	ldrh	r1, [r1, #24]
 800cefa:	9102      	str	r1, [sp, #8]
 800cefc:	9201      	str	r2, [sp, #4]
 800cefe:	9300      	str	r3, [sp, #0]
 800cf00:	462b      	mov	r3, r5
 800cf02:	4622      	mov	r2, r4
 800cf04:	4601      	mov	r1, r0
 800cf06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf08:	f004 fec4 	bl	8011c94 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800cf0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf0e:	691b      	ldr	r3, [r3, #16]
 800cf10:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800cf12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf14:	7d1b      	ldrb	r3, [r3, #20]
 800cf16:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800cf18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf1a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800cf1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf1e:	68db      	ldr	r3, [r3, #12]
 800cf20:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800cf22:	6838      	ldr	r0, [r7, #0]
 800cf24:	f7ff f83a 	bl	800bf9c <tcp_free>

      tcp_active_pcbs_changed = 0;
 800cf28:	4b31      	ldr	r3, [pc, #196]	; (800cff0 <tcp_slowtmr+0x5a4>)
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d004      	beq.n	800cf3e <tcp_slowtmr+0x4f2>
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	f06f 010c 	mvn.w	r1, #12
 800cf3a:	68b8      	ldr	r0, [r7, #8]
 800cf3c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800cf3e:	4b2c      	ldr	r3, [pc, #176]	; (800cff0 <tcp_slowtmr+0x5a4>)
 800cf40:	781b      	ldrb	r3, [r3, #0]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d037      	beq.n	800cfb6 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 800cf46:	e592      	b.n	800ca6e <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800cf48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf4a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800cf4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf4e:	68db      	ldr	r3, [r3, #12]
 800cf50:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800cf52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf54:	7f1b      	ldrb	r3, [r3, #28]
 800cf56:	3301      	adds	r3, #1
 800cf58:	b2da      	uxtb	r2, r3
 800cf5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf5c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800cf5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf60:	7f1a      	ldrb	r2, [r3, #28]
 800cf62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf64:	7f5b      	ldrb	r3, [r3, #29]
 800cf66:	429a      	cmp	r2, r3
 800cf68:	d325      	bcc.n	800cfb6 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 800cf6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800cf70:	4b1f      	ldr	r3, [pc, #124]	; (800cff0 <tcp_slowtmr+0x5a4>)
 800cf72:	2200      	movs	r2, #0
 800cf74:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800cf76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d00b      	beq.n	800cf98 <tcp_slowtmr+0x54c>
 800cf80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf88:	6912      	ldr	r2, [r2, #16]
 800cf8a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cf8c:	4610      	mov	r0, r2
 800cf8e:	4798      	blx	r3
 800cf90:	4603      	mov	r3, r0
 800cf92:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800cf96:	e002      	b.n	800cf9e <tcp_slowtmr+0x552>
 800cf98:	2300      	movs	r3, #0
 800cf9a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800cf9e:	4b14      	ldr	r3, [pc, #80]	; (800cff0 <tcp_slowtmr+0x5a4>)
 800cfa0:	781b      	ldrb	r3, [r3, #0]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d000      	beq.n	800cfa8 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 800cfa6:	e562      	b.n	800ca6e <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800cfa8:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d102      	bne.n	800cfb6 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 800cfb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfb2:	f004 f8bb 	bl	801112c <tcp_output>
  while (pcb != NULL) {
 800cfb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	f47f ad5e 	bne.w	800ca7a <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800cfc2:	4b0c      	ldr	r3, [pc, #48]	; (800cff4 <tcp_slowtmr+0x5a8>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800cfc8:	e069      	b.n	800d09e <tcp_slowtmr+0x652>
 800cfca:	bf00      	nop
 800cfcc:	24003608 	.word	0x24003608
 800cfd0:	000a4cb8 	.word	0x000a4cb8
 800cfd4:	10624dd3 	.word	0x10624dd3
 800cfd8:	000124f8 	.word	0x000124f8
 800cfdc:	24003604 	.word	0x24003604
 800cfe0:	080169e4 	.word	0x080169e4
 800cfe4:	08016e1c 	.word	0x08016e1c
 800cfe8:	08016a28 	.word	0x08016a28
 800cfec:	08016e48 	.word	0x08016e48
 800cff0:	24003600 	.word	0x24003600
 800cff4:	24003614 	.word	0x24003614
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800cff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cffa:	7d1b      	ldrb	r3, [r3, #20]
 800cffc:	2b0a      	cmp	r3, #10
 800cffe:	d006      	beq.n	800d00e <tcp_slowtmr+0x5c2>
 800d000:	4b2b      	ldr	r3, [pc, #172]	; (800d0b0 <tcp_slowtmr+0x664>)
 800d002:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800d006:	492b      	ldr	r1, [pc, #172]	; (800d0b4 <tcp_slowtmr+0x668>)
 800d008:	482b      	ldr	r0, [pc, #172]	; (800d0b8 <tcp_slowtmr+0x66c>)
 800d00a:	f007 fec9 	bl	8014da0 <iprintf>
    pcb_remove = 0;
 800d00e:	2300      	movs	r3, #0
 800d010:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d014:	4b29      	ldr	r3, [pc, #164]	; (800d0bc <tcp_slowtmr+0x670>)
 800d016:	681a      	ldr	r2, [r3, #0]
 800d018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d01a:	6a1b      	ldr	r3, [r3, #32]
 800d01c:	1ad3      	subs	r3, r2, r3
 800d01e:	2bf0      	cmp	r3, #240	; 0xf0
 800d020:	d904      	bls.n	800d02c <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800d022:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d026:	3301      	adds	r3, #1
 800d028:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800d02c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d030:	2b00      	cmp	r3, #0
 800d032:	d02f      	beq.n	800d094 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800d034:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d036:	f000 fc11 	bl	800d85c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800d03a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d010      	beq.n	800d062 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800d040:	4b1f      	ldr	r3, [pc, #124]	; (800d0c0 <tcp_slowtmr+0x674>)
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d046:	429a      	cmp	r2, r3
 800d048:	d106      	bne.n	800d058 <tcp_slowtmr+0x60c>
 800d04a:	4b19      	ldr	r3, [pc, #100]	; (800d0b0 <tcp_slowtmr+0x664>)
 800d04c:	f240 52af 	movw	r2, #1455	; 0x5af
 800d050:	491c      	ldr	r1, [pc, #112]	; (800d0c4 <tcp_slowtmr+0x678>)
 800d052:	4819      	ldr	r0, [pc, #100]	; (800d0b8 <tcp_slowtmr+0x66c>)
 800d054:	f007 fea4 	bl	8014da0 <iprintf>
        prev->next = pcb->next;
 800d058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d05a:	68da      	ldr	r2, [r3, #12]
 800d05c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d05e:	60da      	str	r2, [r3, #12]
 800d060:	e00f      	b.n	800d082 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800d062:	4b17      	ldr	r3, [pc, #92]	; (800d0c0 <tcp_slowtmr+0x674>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d068:	429a      	cmp	r2, r3
 800d06a:	d006      	beq.n	800d07a <tcp_slowtmr+0x62e>
 800d06c:	4b10      	ldr	r3, [pc, #64]	; (800d0b0 <tcp_slowtmr+0x664>)
 800d06e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800d072:	4915      	ldr	r1, [pc, #84]	; (800d0c8 <tcp_slowtmr+0x67c>)
 800d074:	4810      	ldr	r0, [pc, #64]	; (800d0b8 <tcp_slowtmr+0x66c>)
 800d076:	f007 fe93 	bl	8014da0 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800d07a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d07c:	68db      	ldr	r3, [r3, #12]
 800d07e:	4a10      	ldr	r2, [pc, #64]	; (800d0c0 <tcp_slowtmr+0x674>)
 800d080:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800d082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d084:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800d086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d088:	68db      	ldr	r3, [r3, #12]
 800d08a:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800d08c:	69f8      	ldr	r0, [r7, #28]
 800d08e:	f7fe ff85 	bl	800bf9c <tcp_free>
 800d092:	e004      	b.n	800d09e <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800d094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d096:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800d098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d09a:	68db      	ldr	r3, [r3, #12]
 800d09c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800d09e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d1a9      	bne.n	800cff8 <tcp_slowtmr+0x5ac>
    }
  }
}
 800d0a4:	bf00      	nop
 800d0a6:	bf00      	nop
 800d0a8:	3730      	adds	r7, #48	; 0x30
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bdb0      	pop	{r4, r5, r7, pc}
 800d0ae:	bf00      	nop
 800d0b0:	080169e4 	.word	0x080169e4
 800d0b4:	08016e74 	.word	0x08016e74
 800d0b8:	08016a28 	.word	0x08016a28
 800d0bc:	24003608 	.word	0x24003608
 800d0c0:	24003614 	.word	0x24003614
 800d0c4:	08016ea4 	.word	0x08016ea4
 800d0c8:	08016ecc 	.word	0x08016ecc

0800d0cc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b082      	sub	sp, #8
 800d0d0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800d0d2:	4b2d      	ldr	r3, [pc, #180]	; (800d188 <tcp_fasttmr+0xbc>)
 800d0d4:	781b      	ldrb	r3, [r3, #0]
 800d0d6:	3301      	adds	r3, #1
 800d0d8:	b2da      	uxtb	r2, r3
 800d0da:	4b2b      	ldr	r3, [pc, #172]	; (800d188 <tcp_fasttmr+0xbc>)
 800d0dc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800d0de:	4b2b      	ldr	r3, [pc, #172]	; (800d18c <tcp_fasttmr+0xc0>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d0e4:	e048      	b.n	800d178 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	7f9a      	ldrb	r2, [r3, #30]
 800d0ea:	4b27      	ldr	r3, [pc, #156]	; (800d188 <tcp_fasttmr+0xbc>)
 800d0ec:	781b      	ldrb	r3, [r3, #0]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d03f      	beq.n	800d172 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800d0f2:	4b25      	ldr	r3, [pc, #148]	; (800d188 <tcp_fasttmr+0xbc>)
 800d0f4:	781a      	ldrb	r2, [r3, #0]
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	8b5b      	ldrh	r3, [r3, #26]
 800d0fe:	f003 0301 	and.w	r3, r3, #1
 800d102:	2b00      	cmp	r3, #0
 800d104:	d010      	beq.n	800d128 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	8b5b      	ldrh	r3, [r3, #26]
 800d10a:	f043 0302 	orr.w	r3, r3, #2
 800d10e:	b29a      	uxth	r2, r3
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f004 f809 	bl	801112c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	8b5b      	ldrh	r3, [r3, #26]
 800d11e:	f023 0303 	bic.w	r3, r3, #3
 800d122:	b29a      	uxth	r2, r3
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	8b5b      	ldrh	r3, [r3, #26]
 800d12c:	f003 0308 	and.w	r3, r3, #8
 800d130:	2b00      	cmp	r3, #0
 800d132:	d009      	beq.n	800d148 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	8b5b      	ldrh	r3, [r3, #26]
 800d138:	f023 0308 	bic.w	r3, r3, #8
 800d13c:	b29a      	uxth	r2, r3
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f7ff f8be 	bl	800c2c4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	68db      	ldr	r3, [r3, #12]
 800d14c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d152:	2b00      	cmp	r3, #0
 800d154:	d00a      	beq.n	800d16c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800d156:	4b0e      	ldr	r3, [pc, #56]	; (800d190 <tcp_fasttmr+0xc4>)
 800d158:	2200      	movs	r2, #0
 800d15a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f000 f819 	bl	800d194 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800d162:	4b0b      	ldr	r3, [pc, #44]	; (800d190 <tcp_fasttmr+0xc4>)
 800d164:	781b      	ldrb	r3, [r3, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d000      	beq.n	800d16c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800d16a:	e7b8      	b.n	800d0de <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	607b      	str	r3, [r7, #4]
 800d170:	e002      	b.n	800d178 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	68db      	ldr	r3, [r3, #12]
 800d176:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d1b3      	bne.n	800d0e6 <tcp_fasttmr+0x1a>
    }
  }
}
 800d17e:	bf00      	nop
 800d180:	bf00      	nop
 800d182:	3708      	adds	r7, #8
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}
 800d188:	240000f2 	.word	0x240000f2
 800d18c:	24003604 	.word	0x24003604
 800d190:	24003600 	.word	0x24003600

0800d194 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800d194:	b590      	push	{r4, r7, lr}
 800d196:	b085      	sub	sp, #20
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d109      	bne.n	800d1b6 <tcp_process_refused_data+0x22>
 800d1a2:	4b37      	ldr	r3, [pc, #220]	; (800d280 <tcp_process_refused_data+0xec>)
 800d1a4:	f240 6209 	movw	r2, #1545	; 0x609
 800d1a8:	4936      	ldr	r1, [pc, #216]	; (800d284 <tcp_process_refused_data+0xf0>)
 800d1aa:	4837      	ldr	r0, [pc, #220]	; (800d288 <tcp_process_refused_data+0xf4>)
 800d1ac:	f007 fdf8 	bl	8014da0 <iprintf>
 800d1b0:	f06f 030f 	mvn.w	r3, #15
 800d1b4:	e060      	b.n	800d278 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d1ba:	7b5b      	ldrb	r3, [r3, #13]
 800d1bc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d1c2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d00b      	beq.n	800d1ec <tcp_process_refused_data+0x58>
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	6918      	ldr	r0, [r3, #16]
 800d1de:	2300      	movs	r3, #0
 800d1e0:	68ba      	ldr	r2, [r7, #8]
 800d1e2:	6879      	ldr	r1, [r7, #4]
 800d1e4:	47a0      	blx	r4
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	73fb      	strb	r3, [r7, #15]
 800d1ea:	e007      	b.n	800d1fc <tcp_process_refused_data+0x68>
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	68ba      	ldr	r2, [r7, #8]
 800d1f0:	6879      	ldr	r1, [r7, #4]
 800d1f2:	2000      	movs	r0, #0
 800d1f4:	f000 f8c2 	bl	800d37c <tcp_recv_null>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800d1fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d12a      	bne.n	800d25a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800d204:	7bbb      	ldrb	r3, [r7, #14]
 800d206:	f003 0320 	and.w	r3, r3, #32
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d033      	beq.n	800d276 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d212:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800d216:	d005      	beq.n	800d224 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d21c:	3301      	adds	r3, #1
 800d21e:	b29a      	uxth	r2, r3
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d00b      	beq.n	800d246 <tcp_process_refused_data+0xb2>
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	6918      	ldr	r0, [r3, #16]
 800d238:	2300      	movs	r3, #0
 800d23a:	2200      	movs	r2, #0
 800d23c:	6879      	ldr	r1, [r7, #4]
 800d23e:	47a0      	blx	r4
 800d240:	4603      	mov	r3, r0
 800d242:	73fb      	strb	r3, [r7, #15]
 800d244:	e001      	b.n	800d24a <tcp_process_refused_data+0xb6>
 800d246:	2300      	movs	r3, #0
 800d248:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800d24a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d24e:	f113 0f0d 	cmn.w	r3, #13
 800d252:	d110      	bne.n	800d276 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800d254:	f06f 030c 	mvn.w	r3, #12
 800d258:	e00e      	b.n	800d278 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800d25a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d25e:	f113 0f0d 	cmn.w	r3, #13
 800d262:	d102      	bne.n	800d26a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800d264:	f06f 030c 	mvn.w	r3, #12
 800d268:	e006      	b.n	800d278 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	68ba      	ldr	r2, [r7, #8]
 800d26e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800d270:	f06f 0304 	mvn.w	r3, #4
 800d274:	e000      	b.n	800d278 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800d276:	2300      	movs	r3, #0
}
 800d278:	4618      	mov	r0, r3
 800d27a:	3714      	adds	r7, #20
 800d27c:	46bd      	mov	sp, r7
 800d27e:	bd90      	pop	{r4, r7, pc}
 800d280:	080169e4 	.word	0x080169e4
 800d284:	08016ef4 	.word	0x08016ef4
 800d288:	08016a28 	.word	0x08016a28

0800d28c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b084      	sub	sp, #16
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800d294:	e007      	b.n	800d2a6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800d29c:	6878      	ldr	r0, [r7, #4]
 800d29e:	f000 f80a 	bl	800d2b6 <tcp_seg_free>
    seg = next;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d1f4      	bne.n	800d296 <tcp_segs_free+0xa>
  }
}
 800d2ac:	bf00      	nop
 800d2ae:	bf00      	nop
 800d2b0:	3710      	adds	r7, #16
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}

0800d2b6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800d2b6:	b580      	push	{r7, lr}
 800d2b8:	b082      	sub	sp, #8
 800d2ba:	af00      	add	r7, sp, #0
 800d2bc:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d00c      	beq.n	800d2de <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d004      	beq.n	800d2d6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f7fe fbb3 	bl	800ba3c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800d2d6:	6879      	ldr	r1, [r7, #4]
 800d2d8:	2003      	movs	r0, #3
 800d2da:	f7fd fd39 	bl	800ad50 <memp_free>
  }
}
 800d2de:	bf00      	nop
 800d2e0:	3708      	adds	r7, #8
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}
	...

0800d2e8 <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b082      	sub	sp, #8
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
 800d2f0:	460b      	mov	r3, r1
 800d2f2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d107      	bne.n	800d30a <tcp_setprio+0x22>
 800d2fa:	4b07      	ldr	r3, [pc, #28]	; (800d318 <tcp_setprio+0x30>)
 800d2fc:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 800d300:	4906      	ldr	r1, [pc, #24]	; (800d31c <tcp_setprio+0x34>)
 800d302:	4807      	ldr	r0, [pc, #28]	; (800d320 <tcp_setprio+0x38>)
 800d304:	f007 fd4c 	bl	8014da0 <iprintf>
 800d308:	e002      	b.n	800d310 <tcp_setprio+0x28>

  pcb->prio = prio;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	78fa      	ldrb	r2, [r7, #3]
 800d30e:	755a      	strb	r2, [r3, #21]
}
 800d310:	3708      	adds	r7, #8
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}
 800d316:	bf00      	nop
 800d318:	080169e4 	.word	0x080169e4
 800d31c:	08016f1c 	.word	0x08016f1c
 800d320:	08016a28 	.word	0x08016a28

0800d324 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b084      	sub	sp, #16
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d106      	bne.n	800d340 <tcp_seg_copy+0x1c>
 800d332:	4b0f      	ldr	r3, [pc, #60]	; (800d370 <tcp_seg_copy+0x4c>)
 800d334:	f240 6282 	movw	r2, #1666	; 0x682
 800d338:	490e      	ldr	r1, [pc, #56]	; (800d374 <tcp_seg_copy+0x50>)
 800d33a:	480f      	ldr	r0, [pc, #60]	; (800d378 <tcp_seg_copy+0x54>)
 800d33c:	f007 fd30 	bl	8014da0 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800d340:	2003      	movs	r0, #3
 800d342:	f7fd fc95 	bl	800ac70 <memp_malloc>
 800d346:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d101      	bne.n	800d352 <tcp_seg_copy+0x2e>
    return NULL;
 800d34e:	2300      	movs	r3, #0
 800d350:	e00a      	b.n	800d368 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800d352:	2210      	movs	r2, #16
 800d354:	6879      	ldr	r1, [r7, #4]
 800d356:	68f8      	ldr	r0, [r7, #12]
 800d358:	f007 fd0c 	bl	8014d74 <memcpy>
  pbuf_ref(cseg->p);
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	685b      	ldr	r3, [r3, #4]
 800d360:	4618      	mov	r0, r3
 800d362:	f7fe fc0b 	bl	800bb7c <pbuf_ref>
  return cseg;
 800d366:	68fb      	ldr	r3, [r7, #12]
}
 800d368:	4618      	mov	r0, r3
 800d36a:	3710      	adds	r7, #16
 800d36c:	46bd      	mov	sp, r7
 800d36e:	bd80      	pop	{r7, pc}
 800d370:	080169e4 	.word	0x080169e4
 800d374:	08016f38 	.word	0x08016f38
 800d378:	08016a28 	.word	0x08016a28

0800d37c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b084      	sub	sp, #16
 800d380:	af00      	add	r7, sp, #0
 800d382:	60f8      	str	r0, [r7, #12]
 800d384:	60b9      	str	r1, [r7, #8]
 800d386:	607a      	str	r2, [r7, #4]
 800d388:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800d38a:	68bb      	ldr	r3, [r7, #8]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d109      	bne.n	800d3a4 <tcp_recv_null+0x28>
 800d390:	4b12      	ldr	r3, [pc, #72]	; (800d3dc <tcp_recv_null+0x60>)
 800d392:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800d396:	4912      	ldr	r1, [pc, #72]	; (800d3e0 <tcp_recv_null+0x64>)
 800d398:	4812      	ldr	r0, [pc, #72]	; (800d3e4 <tcp_recv_null+0x68>)
 800d39a:	f007 fd01 	bl	8014da0 <iprintf>
 800d39e:	f06f 030f 	mvn.w	r3, #15
 800d3a2:	e016      	b.n	800d3d2 <tcp_recv_null+0x56>

  if (p != NULL) {
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d009      	beq.n	800d3be <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	891b      	ldrh	r3, [r3, #8]
 800d3ae:	4619      	mov	r1, r3
 800d3b0:	68b8      	ldr	r0, [r7, #8]
 800d3b2:	f7ff fab5 	bl	800c920 <tcp_recved>
    pbuf_free(p);
 800d3b6:	6878      	ldr	r0, [r7, #4]
 800d3b8:	f7fe fb40 	bl	800ba3c <pbuf_free>
 800d3bc:	e008      	b.n	800d3d0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800d3be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d104      	bne.n	800d3d0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800d3c6:	68b8      	ldr	r0, [r7, #8]
 800d3c8:	f7fe ffe6 	bl	800c398 <tcp_close>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	e000      	b.n	800d3d2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800d3d0:	2300      	movs	r3, #0
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3710      	adds	r7, #16
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	080169e4 	.word	0x080169e4
 800d3e0:	08016f54 	.word	0x08016f54
 800d3e4:	08016a28 	.word	0x08016a28

0800d3e8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	b086      	sub	sp, #24
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	4603      	mov	r3, r0
 800d3f0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800d3f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	db01      	blt.n	800d3fe <tcp_kill_prio+0x16>
 800d3fa:	79fb      	ldrb	r3, [r7, #7]
 800d3fc:	e000      	b.n	800d400 <tcp_kill_prio+0x18>
 800d3fe:	237f      	movs	r3, #127	; 0x7f
 800d400:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800d402:	7afb      	ldrb	r3, [r7, #11]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d034      	beq.n	800d472 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800d408:	7afb      	ldrb	r3, [r7, #11]
 800d40a:	3b01      	subs	r3, #1
 800d40c:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800d40e:	2300      	movs	r3, #0
 800d410:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800d412:	2300      	movs	r3, #0
 800d414:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d416:	4b19      	ldr	r3, [pc, #100]	; (800d47c <tcp_kill_prio+0x94>)
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	617b      	str	r3, [r7, #20]
 800d41c:	e01f      	b.n	800d45e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	7d5b      	ldrb	r3, [r3, #21]
 800d422:	7afa      	ldrb	r2, [r7, #11]
 800d424:	429a      	cmp	r2, r3
 800d426:	d80c      	bhi.n	800d442 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800d428:	697b      	ldr	r3, [r7, #20]
 800d42a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800d42c:	7afa      	ldrb	r2, [r7, #11]
 800d42e:	429a      	cmp	r2, r3
 800d430:	d112      	bne.n	800d458 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800d432:	4b13      	ldr	r3, [pc, #76]	; (800d480 <tcp_kill_prio+0x98>)
 800d434:	681a      	ldr	r2, [r3, #0]
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	6a1b      	ldr	r3, [r3, #32]
 800d43a:	1ad3      	subs	r3, r2, r3
 800d43c:	68fa      	ldr	r2, [r7, #12]
 800d43e:	429a      	cmp	r2, r3
 800d440:	d80a      	bhi.n	800d458 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800d442:	4b0f      	ldr	r3, [pc, #60]	; (800d480 <tcp_kill_prio+0x98>)
 800d444:	681a      	ldr	r2, [r3, #0]
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	6a1b      	ldr	r3, [r3, #32]
 800d44a:	1ad3      	subs	r3, r2, r3
 800d44c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800d452:	697b      	ldr	r3, [r7, #20]
 800d454:	7d5b      	ldrb	r3, [r3, #21]
 800d456:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d458:	697b      	ldr	r3, [r7, #20]
 800d45a:	68db      	ldr	r3, [r3, #12]
 800d45c:	617b      	str	r3, [r7, #20]
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d1dc      	bne.n	800d41e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800d464:	693b      	ldr	r3, [r7, #16]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d004      	beq.n	800d474 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800d46a:	6938      	ldr	r0, [r7, #16]
 800d46c:	f7ff f87e 	bl	800c56c <tcp_abort>
 800d470:	e000      	b.n	800d474 <tcp_kill_prio+0x8c>
    return;
 800d472:	bf00      	nop
  }
}
 800d474:	3718      	adds	r7, #24
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}
 800d47a:	bf00      	nop
 800d47c:	24003604 	.word	0x24003604
 800d480:	24003608 	.word	0x24003608

0800d484 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b086      	sub	sp, #24
 800d488:	af00      	add	r7, sp, #0
 800d48a:	4603      	mov	r3, r0
 800d48c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800d48e:	79fb      	ldrb	r3, [r7, #7]
 800d490:	2b08      	cmp	r3, #8
 800d492:	d009      	beq.n	800d4a8 <tcp_kill_state+0x24>
 800d494:	79fb      	ldrb	r3, [r7, #7]
 800d496:	2b09      	cmp	r3, #9
 800d498:	d006      	beq.n	800d4a8 <tcp_kill_state+0x24>
 800d49a:	4b1a      	ldr	r3, [pc, #104]	; (800d504 <tcp_kill_state+0x80>)
 800d49c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800d4a0:	4919      	ldr	r1, [pc, #100]	; (800d508 <tcp_kill_state+0x84>)
 800d4a2:	481a      	ldr	r0, [pc, #104]	; (800d50c <tcp_kill_state+0x88>)
 800d4a4:	f007 fc7c 	bl	8014da0 <iprintf>

  inactivity = 0;
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d4b0:	4b17      	ldr	r3, [pc, #92]	; (800d510 <tcp_kill_state+0x8c>)
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	617b      	str	r3, [r7, #20]
 800d4b6:	e017      	b.n	800d4e8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800d4b8:	697b      	ldr	r3, [r7, #20]
 800d4ba:	7d1b      	ldrb	r3, [r3, #20]
 800d4bc:	79fa      	ldrb	r2, [r7, #7]
 800d4be:	429a      	cmp	r2, r3
 800d4c0:	d10f      	bne.n	800d4e2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800d4c2:	4b14      	ldr	r3, [pc, #80]	; (800d514 <tcp_kill_state+0x90>)
 800d4c4:	681a      	ldr	r2, [r3, #0]
 800d4c6:	697b      	ldr	r3, [r7, #20]
 800d4c8:	6a1b      	ldr	r3, [r3, #32]
 800d4ca:	1ad3      	subs	r3, r2, r3
 800d4cc:	68fa      	ldr	r2, [r7, #12]
 800d4ce:	429a      	cmp	r2, r3
 800d4d0:	d807      	bhi.n	800d4e2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800d4d2:	4b10      	ldr	r3, [pc, #64]	; (800d514 <tcp_kill_state+0x90>)
 800d4d4:	681a      	ldr	r2, [r3, #0]
 800d4d6:	697b      	ldr	r3, [r7, #20]
 800d4d8:	6a1b      	ldr	r3, [r3, #32]
 800d4da:	1ad3      	subs	r3, r2, r3
 800d4dc:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800d4de:	697b      	ldr	r3, [r7, #20]
 800d4e0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d4e2:	697b      	ldr	r3, [r7, #20]
 800d4e4:	68db      	ldr	r3, [r3, #12]
 800d4e6:	617b      	str	r3, [r7, #20]
 800d4e8:	697b      	ldr	r3, [r7, #20]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d1e4      	bne.n	800d4b8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800d4ee:	693b      	ldr	r3, [r7, #16]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d003      	beq.n	800d4fc <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800d4f4:	2100      	movs	r1, #0
 800d4f6:	6938      	ldr	r0, [r7, #16]
 800d4f8:	f7fe ff7a 	bl	800c3f0 <tcp_abandon>
  }
}
 800d4fc:	bf00      	nop
 800d4fe:	3718      	adds	r7, #24
 800d500:	46bd      	mov	sp, r7
 800d502:	bd80      	pop	{r7, pc}
 800d504:	080169e4 	.word	0x080169e4
 800d508:	08016f70 	.word	0x08016f70
 800d50c:	08016a28 	.word	0x08016a28
 800d510:	24003604 	.word	0x24003604
 800d514:	24003608 	.word	0x24003608

0800d518 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800d518:	b580      	push	{r7, lr}
 800d51a:	b084      	sub	sp, #16
 800d51c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800d51e:	2300      	movs	r3, #0
 800d520:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800d522:	2300      	movs	r3, #0
 800d524:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d526:	4b12      	ldr	r3, [pc, #72]	; (800d570 <tcp_kill_timewait+0x58>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	60fb      	str	r3, [r7, #12]
 800d52c:	e012      	b.n	800d554 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800d52e:	4b11      	ldr	r3, [pc, #68]	; (800d574 <tcp_kill_timewait+0x5c>)
 800d530:	681a      	ldr	r2, [r3, #0]
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	6a1b      	ldr	r3, [r3, #32]
 800d536:	1ad3      	subs	r3, r2, r3
 800d538:	687a      	ldr	r2, [r7, #4]
 800d53a:	429a      	cmp	r2, r3
 800d53c:	d807      	bhi.n	800d54e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800d53e:	4b0d      	ldr	r3, [pc, #52]	; (800d574 <tcp_kill_timewait+0x5c>)
 800d540:	681a      	ldr	r2, [r3, #0]
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	6a1b      	ldr	r3, [r3, #32]
 800d546:	1ad3      	subs	r3, r2, r3
 800d548:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	68db      	ldr	r3, [r3, #12]
 800d552:	60fb      	str	r3, [r7, #12]
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	2b00      	cmp	r3, #0
 800d558:	d1e9      	bne.n	800d52e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800d55a:	68bb      	ldr	r3, [r7, #8]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d002      	beq.n	800d566 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800d560:	68b8      	ldr	r0, [r7, #8]
 800d562:	f7ff f803 	bl	800c56c <tcp_abort>
  }
}
 800d566:	bf00      	nop
 800d568:	3710      	adds	r7, #16
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bd80      	pop	{r7, pc}
 800d56e:	bf00      	nop
 800d570:	24003614 	.word	0x24003614
 800d574:	24003608 	.word	0x24003608

0800d578 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b082      	sub	sp, #8
 800d57c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800d57e:	4b10      	ldr	r3, [pc, #64]	; (800d5c0 <tcp_handle_closepend+0x48>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d584:	e014      	b.n	800d5b0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	68db      	ldr	r3, [r3, #12]
 800d58a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	8b5b      	ldrh	r3, [r3, #26]
 800d590:	f003 0308 	and.w	r3, r3, #8
 800d594:	2b00      	cmp	r3, #0
 800d596:	d009      	beq.n	800d5ac <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	8b5b      	ldrh	r3, [r3, #26]
 800d59c:	f023 0308 	bic.w	r3, r3, #8
 800d5a0:	b29a      	uxth	r2, r3
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	f7fe fe8c 	bl	800c2c4 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d1e7      	bne.n	800d586 <tcp_handle_closepend+0xe>
  }
}
 800d5b6:	bf00      	nop
 800d5b8:	bf00      	nop
 800d5ba:	3708      	adds	r7, #8
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	bd80      	pop	{r7, pc}
 800d5c0:	24003604 	.word	0x24003604

0800d5c4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b084      	sub	sp, #16
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d5ce:	2001      	movs	r0, #1
 800d5d0:	f7fd fb4e 	bl	800ac70 <memp_malloc>
 800d5d4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d126      	bne.n	800d62a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800d5dc:	f7ff ffcc 	bl	800d578 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800d5e0:	f7ff ff9a 	bl	800d518 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d5e4:	2001      	movs	r0, #1
 800d5e6:	f7fd fb43 	bl	800ac70 <memp_malloc>
 800d5ea:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d11b      	bne.n	800d62a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800d5f2:	2009      	movs	r0, #9
 800d5f4:	f7ff ff46 	bl	800d484 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d5f8:	2001      	movs	r0, #1
 800d5fa:	f7fd fb39 	bl	800ac70 <memp_malloc>
 800d5fe:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	2b00      	cmp	r3, #0
 800d604:	d111      	bne.n	800d62a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800d606:	2008      	movs	r0, #8
 800d608:	f7ff ff3c 	bl	800d484 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d60c:	2001      	movs	r0, #1
 800d60e:	f7fd fb2f 	bl	800ac70 <memp_malloc>
 800d612:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d107      	bne.n	800d62a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800d61a:	79fb      	ldrb	r3, [r7, #7]
 800d61c:	4618      	mov	r0, r3
 800d61e:	f7ff fee3 	bl	800d3e8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800d622:	2001      	movs	r0, #1
 800d624:	f7fd fb24 	bl	800ac70 <memp_malloc>
 800d628:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d03f      	beq.n	800d6b0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800d630:	229c      	movs	r2, #156	; 0x9c
 800d632:	2100      	movs	r1, #0
 800d634:	68f8      	ldr	r0, [r7, #12]
 800d636:	f007 fbab 	bl	8014d90 <memset>
    pcb->prio = prio;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	79fa      	ldrb	r2, [r7, #7]
 800d63e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800d646:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800d650:	855a      	strh	r2, [r3, #42]	; 0x2a
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	22ff      	movs	r2, #255	; 0xff
 800d65e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	f44f 7206 	mov.w	r2, #536	; 0x218
 800d666:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	2206      	movs	r2, #6
 800d66c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	2206      	movs	r2, #6
 800d674:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d67c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2201      	movs	r2, #1
 800d682:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800d686:	4b0d      	ldr	r3, [pc, #52]	; (800d6bc <tcp_alloc+0xf8>)
 800d688:	681a      	ldr	r2, [r3, #0]
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800d68e:	4b0c      	ldr	r3, [pc, #48]	; (800d6c0 <tcp_alloc+0xfc>)
 800d690:	781a      	ldrb	r2, [r3, #0]
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800d69c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	4a08      	ldr	r2, [pc, #32]	; (800d6c4 <tcp_alloc+0x100>)
 800d6a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	4a07      	ldr	r2, [pc, #28]	; (800d6c8 <tcp_alloc+0x104>)
 800d6ac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
}
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	3710      	adds	r7, #16
 800d6b6:	46bd      	mov	sp, r7
 800d6b8:	bd80      	pop	{r7, pc}
 800d6ba:	bf00      	nop
 800d6bc:	24003608 	.word	0x24003608
 800d6c0:	240000f2 	.word	0x240000f2
 800d6c4:	0800d37d 	.word	0x0800d37d
 800d6c8:	006ddd00 	.word	0x006ddd00

0800d6cc <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 800d6d0:	2040      	movs	r0, #64	; 0x40
 800d6d2:	f7ff ff77 	bl	800d5c4 <tcp_alloc>
 800d6d6:	4603      	mov	r3, r0
}
 800d6d8:	4618      	mov	r0, r3
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 800d6dc:	b480      	push	{r7}
 800d6de:	b083      	sub	sp, #12
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
 800d6e4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d002      	beq.n	800d6f2 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	683a      	ldr	r2, [r7, #0]
 800d6f0:	611a      	str	r2, [r3, #16]
  }
}
 800d6f2:	bf00      	nop
 800d6f4:	370c      	adds	r7, #12
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fc:	4770      	bx	lr
	...

0800d700 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b082      	sub	sp, #8
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
 800d708:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d00e      	beq.n	800d72e <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	7d1b      	ldrb	r3, [r3, #20]
 800d714:	2b01      	cmp	r3, #1
 800d716:	d106      	bne.n	800d726 <tcp_recv+0x26>
 800d718:	4b07      	ldr	r3, [pc, #28]	; (800d738 <tcp_recv+0x38>)
 800d71a:	f240 72df 	movw	r2, #2015	; 0x7df
 800d71e:	4907      	ldr	r1, [pc, #28]	; (800d73c <tcp_recv+0x3c>)
 800d720:	4807      	ldr	r0, [pc, #28]	; (800d740 <tcp_recv+0x40>)
 800d722:	f007 fb3d 	bl	8014da0 <iprintf>
    pcb->recv = recv;
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	683a      	ldr	r2, [r7, #0]
 800d72a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 800d72e:	bf00      	nop
 800d730:	3708      	adds	r7, #8
 800d732:	46bd      	mov	sp, r7
 800d734:	bd80      	pop	{r7, pc}
 800d736:	bf00      	nop
 800d738:	080169e4 	.word	0x080169e4
 800d73c:	08016f80 	.word	0x08016f80
 800d740:	08016a28 	.word	0x08016a28

0800d744 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b082      	sub	sp, #8
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
 800d74c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d00e      	beq.n	800d772 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	7d1b      	ldrb	r3, [r3, #20]
 800d758:	2b01      	cmp	r3, #1
 800d75a:	d106      	bne.n	800d76a <tcp_sent+0x26>
 800d75c:	4b07      	ldr	r3, [pc, #28]	; (800d77c <tcp_sent+0x38>)
 800d75e:	f240 72f3 	movw	r2, #2035	; 0x7f3
 800d762:	4907      	ldr	r1, [pc, #28]	; (800d780 <tcp_sent+0x3c>)
 800d764:	4807      	ldr	r0, [pc, #28]	; (800d784 <tcp_sent+0x40>)
 800d766:	f007 fb1b 	bl	8014da0 <iprintf>
    pcb->sent = sent;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	683a      	ldr	r2, [r7, #0]
 800d76e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 800d772:	bf00      	nop
 800d774:	3708      	adds	r7, #8
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	bf00      	nop
 800d77c:	080169e4 	.word	0x080169e4
 800d780:	08016fa8 	.word	0x08016fa8
 800d784:	08016a28 	.word	0x08016a28

0800d788 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b082      	sub	sp, #8
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d00e      	beq.n	800d7b6 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	7d1b      	ldrb	r3, [r3, #20]
 800d79c:	2b01      	cmp	r3, #1
 800d79e:	d106      	bne.n	800d7ae <tcp_err+0x26>
 800d7a0:	4b07      	ldr	r3, [pc, #28]	; (800d7c0 <tcp_err+0x38>)
 800d7a2:	f640 020d 	movw	r2, #2061	; 0x80d
 800d7a6:	4907      	ldr	r1, [pc, #28]	; (800d7c4 <tcp_err+0x3c>)
 800d7a8:	4807      	ldr	r0, [pc, #28]	; (800d7c8 <tcp_err+0x40>)
 800d7aa:	f007 faf9 	bl	8014da0 <iprintf>
    pcb->errf = err;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	683a      	ldr	r2, [r7, #0]
 800d7b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 800d7b6:	bf00      	nop
 800d7b8:	3708      	adds	r7, #8
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bd80      	pop	{r7, pc}
 800d7be:	bf00      	nop
 800d7c0:	080169e4 	.word	0x080169e4
 800d7c4:	08016fd0 	.word	0x08016fd0
 800d7c8:	08016a28 	.word	0x08016a28

0800d7cc <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b085      	sub	sp, #20
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d008      	beq.n	800d7ee <tcp_accept+0x22>
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	7d1b      	ldrb	r3, [r3, #20]
 800d7e0:	2b01      	cmp	r3, #1
 800d7e2:	d104      	bne.n	800d7ee <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	683a      	ldr	r2, [r7, #0]
 800d7ec:	619a      	str	r2, [r3, #24]
  }
}
 800d7ee:	bf00      	nop
 800d7f0:	3714      	adds	r7, #20
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f8:	4770      	bx	lr
	...

0800d7fc <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b084      	sub	sp, #16
 800d800:	af00      	add	r7, sp, #0
 800d802:	60f8      	str	r0, [r7, #12]
 800d804:	60b9      	str	r1, [r7, #8]
 800d806:	4613      	mov	r3, r2
 800d808:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d107      	bne.n	800d820 <tcp_poll+0x24>
 800d810:	4b0e      	ldr	r3, [pc, #56]	; (800d84c <tcp_poll+0x50>)
 800d812:	f640 023d 	movw	r2, #2109	; 0x83d
 800d816:	490e      	ldr	r1, [pc, #56]	; (800d850 <tcp_poll+0x54>)
 800d818:	480e      	ldr	r0, [pc, #56]	; (800d854 <tcp_poll+0x58>)
 800d81a:	f007 fac1 	bl	8014da0 <iprintf>
 800d81e:	e011      	b.n	800d844 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	7d1b      	ldrb	r3, [r3, #20]
 800d824:	2b01      	cmp	r3, #1
 800d826:	d106      	bne.n	800d836 <tcp_poll+0x3a>
 800d828:	4b08      	ldr	r3, [pc, #32]	; (800d84c <tcp_poll+0x50>)
 800d82a:	f640 023e 	movw	r2, #2110	; 0x83e
 800d82e:	490a      	ldr	r1, [pc, #40]	; (800d858 <tcp_poll+0x5c>)
 800d830:	4808      	ldr	r0, [pc, #32]	; (800d854 <tcp_poll+0x58>)
 800d832:	f007 fab5 	bl	8014da0 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	68ba      	ldr	r2, [r7, #8]
 800d83a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	79fa      	ldrb	r2, [r7, #7]
 800d842:	775a      	strb	r2, [r3, #29]
}
 800d844:	3710      	adds	r7, #16
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
 800d84a:	bf00      	nop
 800d84c:	080169e4 	.word	0x080169e4
 800d850:	08016ff8 	.word	0x08016ff8
 800d854:	08016a28 	.word	0x08016a28
 800d858:	08017010 	.word	0x08017010

0800d85c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b082      	sub	sp, #8
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d107      	bne.n	800d87a <tcp_pcb_purge+0x1e>
 800d86a:	4b21      	ldr	r3, [pc, #132]	; (800d8f0 <tcp_pcb_purge+0x94>)
 800d86c:	f640 0251 	movw	r2, #2129	; 0x851
 800d870:	4920      	ldr	r1, [pc, #128]	; (800d8f4 <tcp_pcb_purge+0x98>)
 800d872:	4821      	ldr	r0, [pc, #132]	; (800d8f8 <tcp_pcb_purge+0x9c>)
 800d874:	f007 fa94 	bl	8014da0 <iprintf>
 800d878:	e037      	b.n	800d8ea <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	7d1b      	ldrb	r3, [r3, #20]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d033      	beq.n	800d8ea <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800d886:	2b0a      	cmp	r3, #10
 800d888:	d02f      	beq.n	800d8ea <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800d88e:	2b01      	cmp	r3, #1
 800d890:	d02b      	beq.n	800d8ea <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d896:	2b00      	cmp	r3, #0
 800d898:	d007      	beq.n	800d8aa <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d89e:	4618      	mov	r0, r3
 800d8a0:	f7fe f8cc 	bl	800ba3c <pbuf_free>
      pcb->refused_data = NULL;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d002      	beq.n	800d8b8 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800d8b2:	6878      	ldr	r0, [r7, #4]
 800d8b4:	f000 f986 	bl	800dbc4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d8be:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f7ff fce1 	bl	800d28c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f7ff fcdc 	bl	800d28c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	66da      	str	r2, [r3, #108]	; 0x6c
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800d8ea:	3708      	adds	r7, #8
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}
 800d8f0:	080169e4 	.word	0x080169e4
 800d8f4:	08017030 	.word	0x08017030
 800d8f8:	08016a28 	.word	0x08016a28

0800d8fc <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b084      	sub	sp, #16
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800d906:	683b      	ldr	r3, [r7, #0]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d106      	bne.n	800d91a <tcp_pcb_remove+0x1e>
 800d90c:	4b3e      	ldr	r3, [pc, #248]	; (800da08 <tcp_pcb_remove+0x10c>)
 800d90e:	f640 0283 	movw	r2, #2179	; 0x883
 800d912:	493e      	ldr	r1, [pc, #248]	; (800da0c <tcp_pcb_remove+0x110>)
 800d914:	483e      	ldr	r0, [pc, #248]	; (800da10 <tcp_pcb_remove+0x114>)
 800d916:	f007 fa43 	bl	8014da0 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d106      	bne.n	800d92e <tcp_pcb_remove+0x32>
 800d920:	4b39      	ldr	r3, [pc, #228]	; (800da08 <tcp_pcb_remove+0x10c>)
 800d922:	f640 0284 	movw	r2, #2180	; 0x884
 800d926:	493b      	ldr	r1, [pc, #236]	; (800da14 <tcp_pcb_remove+0x118>)
 800d928:	4839      	ldr	r0, [pc, #228]	; (800da10 <tcp_pcb_remove+0x114>)
 800d92a:	f007 fa39 	bl	8014da0 <iprintf>

  TCP_RMV(pcblist, pcb);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	683a      	ldr	r2, [r7, #0]
 800d934:	429a      	cmp	r2, r3
 800d936:	d105      	bne.n	800d944 <tcp_pcb_remove+0x48>
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	68da      	ldr	r2, [r3, #12]
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	601a      	str	r2, [r3, #0]
 800d942:	e013      	b.n	800d96c <tcp_pcb_remove+0x70>
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	60fb      	str	r3, [r7, #12]
 800d94a:	e00c      	b.n	800d966 <tcp_pcb_remove+0x6a>
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	68db      	ldr	r3, [r3, #12]
 800d950:	683a      	ldr	r2, [r7, #0]
 800d952:	429a      	cmp	r2, r3
 800d954:	d104      	bne.n	800d960 <tcp_pcb_remove+0x64>
 800d956:	683b      	ldr	r3, [r7, #0]
 800d958:	68da      	ldr	r2, [r3, #12]
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	60da      	str	r2, [r3, #12]
 800d95e:	e005      	b.n	800d96c <tcp_pcb_remove+0x70>
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	68db      	ldr	r3, [r3, #12]
 800d964:	60fb      	str	r3, [r7, #12]
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d1ef      	bne.n	800d94c <tcp_pcb_remove+0x50>
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	2200      	movs	r2, #0
 800d970:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800d972:	6838      	ldr	r0, [r7, #0]
 800d974:	f7ff ff72 	bl	800d85c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	7d1b      	ldrb	r3, [r3, #20]
 800d97c:	2b0a      	cmp	r3, #10
 800d97e:	d013      	beq.n	800d9a8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800d984:	2b01      	cmp	r3, #1
 800d986:	d00f      	beq.n	800d9a8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	8b5b      	ldrh	r3, [r3, #26]
 800d98c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800d990:	2b00      	cmp	r3, #0
 800d992:	d009      	beq.n	800d9a8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	8b5b      	ldrh	r3, [r3, #26]
 800d998:	f043 0302 	orr.w	r3, r3, #2
 800d99c:	b29a      	uxth	r2, r3
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d9a2:	6838      	ldr	r0, [r7, #0]
 800d9a4:	f003 fbc2 	bl	801112c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	7d1b      	ldrb	r3, [r3, #20]
 800d9ac:	2b01      	cmp	r3, #1
 800d9ae:	d020      	beq.n	800d9f2 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d006      	beq.n	800d9c6 <tcp_pcb_remove+0xca>
 800d9b8:	4b13      	ldr	r3, [pc, #76]	; (800da08 <tcp_pcb_remove+0x10c>)
 800d9ba:	f640 0293 	movw	r2, #2195	; 0x893
 800d9be:	4916      	ldr	r1, [pc, #88]	; (800da18 <tcp_pcb_remove+0x11c>)
 800d9c0:	4813      	ldr	r0, [pc, #76]	; (800da10 <tcp_pcb_remove+0x114>)
 800d9c2:	f007 f9ed 	bl	8014da0 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d006      	beq.n	800d9dc <tcp_pcb_remove+0xe0>
 800d9ce:	4b0e      	ldr	r3, [pc, #56]	; (800da08 <tcp_pcb_remove+0x10c>)
 800d9d0:	f640 0294 	movw	r2, #2196	; 0x894
 800d9d4:	4911      	ldr	r1, [pc, #68]	; (800da1c <tcp_pcb_remove+0x120>)
 800d9d6:	480e      	ldr	r0, [pc, #56]	; (800da10 <tcp_pcb_remove+0x114>)
 800d9d8:	f007 f9e2 	bl	8014da0 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d006      	beq.n	800d9f2 <tcp_pcb_remove+0xf6>
 800d9e4:	4b08      	ldr	r3, [pc, #32]	; (800da08 <tcp_pcb_remove+0x10c>)
 800d9e6:	f640 0296 	movw	r2, #2198	; 0x896
 800d9ea:	490d      	ldr	r1, [pc, #52]	; (800da20 <tcp_pcb_remove+0x124>)
 800d9ec:	4808      	ldr	r0, [pc, #32]	; (800da10 <tcp_pcb_remove+0x114>)
 800d9ee:	f007 f9d7 	bl	8014da0 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800d9fe:	bf00      	nop
 800da00:	3710      	adds	r7, #16
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
 800da06:	bf00      	nop
 800da08:	080169e4 	.word	0x080169e4
 800da0c:	0801704c 	.word	0x0801704c
 800da10:	08016a28 	.word	0x08016a28
 800da14:	08017068 	.word	0x08017068
 800da18:	08017088 	.word	0x08017088
 800da1c:	080170a0 	.word	0x080170a0
 800da20:	080170bc 	.word	0x080170bc

0800da24 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b082      	sub	sp, #8
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d106      	bne.n	800da40 <tcp_next_iss+0x1c>
 800da32:	4b0a      	ldr	r3, [pc, #40]	; (800da5c <tcp_next_iss+0x38>)
 800da34:	f640 02af 	movw	r2, #2223	; 0x8af
 800da38:	4909      	ldr	r1, [pc, #36]	; (800da60 <tcp_next_iss+0x3c>)
 800da3a:	480a      	ldr	r0, [pc, #40]	; (800da64 <tcp_next_iss+0x40>)
 800da3c:	f007 f9b0 	bl	8014da0 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800da40:	4b09      	ldr	r3, [pc, #36]	; (800da68 <tcp_next_iss+0x44>)
 800da42:	681a      	ldr	r2, [r3, #0]
 800da44:	4b09      	ldr	r3, [pc, #36]	; (800da6c <tcp_next_iss+0x48>)
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	4413      	add	r3, r2
 800da4a:	4a07      	ldr	r2, [pc, #28]	; (800da68 <tcp_next_iss+0x44>)
 800da4c:	6013      	str	r3, [r2, #0]
  return iss;
 800da4e:	4b06      	ldr	r3, [pc, #24]	; (800da68 <tcp_next_iss+0x44>)
 800da50:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800da52:	4618      	mov	r0, r3
 800da54:	3708      	adds	r7, #8
 800da56:	46bd      	mov	sp, r7
 800da58:	bd80      	pop	{r7, pc}
 800da5a:	bf00      	nop
 800da5c:	080169e4 	.word	0x080169e4
 800da60:	080170d4 	.word	0x080170d4
 800da64:	08016a28 	.word	0x08016a28
 800da68:	24000030 	.word	0x24000030
 800da6c:	24003608 	.word	0x24003608

0800da70 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b086      	sub	sp, #24
 800da74:	af00      	add	r7, sp, #0
 800da76:	4603      	mov	r3, r0
 800da78:	60b9      	str	r1, [r7, #8]
 800da7a:	607a      	str	r2, [r7, #4]
 800da7c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d106      	bne.n	800da92 <tcp_eff_send_mss_netif+0x22>
 800da84:	4b14      	ldr	r3, [pc, #80]	; (800dad8 <tcp_eff_send_mss_netif+0x68>)
 800da86:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800da8a:	4914      	ldr	r1, [pc, #80]	; (800dadc <tcp_eff_send_mss_netif+0x6c>)
 800da8c:	4814      	ldr	r0, [pc, #80]	; (800dae0 <tcp_eff_send_mss_netif+0x70>)
 800da8e:	f007 f987 	bl	8014da0 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800da92:	68bb      	ldr	r3, [r7, #8]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d101      	bne.n	800da9c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800da98:	89fb      	ldrh	r3, [r7, #14]
 800da9a:	e019      	b.n	800dad0 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800da9c:	68bb      	ldr	r3, [r7, #8]
 800da9e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800daa0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800daa2:	8afb      	ldrh	r3, [r7, #22]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d012      	beq.n	800dace <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800daa8:	2328      	movs	r3, #40	; 0x28
 800daaa:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800daac:	8afa      	ldrh	r2, [r7, #22]
 800daae:	8abb      	ldrh	r3, [r7, #20]
 800dab0:	429a      	cmp	r2, r3
 800dab2:	d904      	bls.n	800dabe <tcp_eff_send_mss_netif+0x4e>
 800dab4:	8afa      	ldrh	r2, [r7, #22]
 800dab6:	8abb      	ldrh	r3, [r7, #20]
 800dab8:	1ad3      	subs	r3, r2, r3
 800daba:	b29b      	uxth	r3, r3
 800dabc:	e000      	b.n	800dac0 <tcp_eff_send_mss_netif+0x50>
 800dabe:	2300      	movs	r3, #0
 800dac0:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800dac2:	8a7a      	ldrh	r2, [r7, #18]
 800dac4:	89fb      	ldrh	r3, [r7, #14]
 800dac6:	4293      	cmp	r3, r2
 800dac8:	bf28      	it	cs
 800daca:	4613      	movcs	r3, r2
 800dacc:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800dace:	89fb      	ldrh	r3, [r7, #14]
}
 800dad0:	4618      	mov	r0, r3
 800dad2:	3718      	adds	r7, #24
 800dad4:	46bd      	mov	sp, r7
 800dad6:	bd80      	pop	{r7, pc}
 800dad8:	080169e4 	.word	0x080169e4
 800dadc:	080170f0 	.word	0x080170f0
 800dae0:	08016a28 	.word	0x08016a28

0800dae4 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b084      	sub	sp, #16
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
 800daec:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d119      	bne.n	800db2c <tcp_netif_ip_addr_changed_pcblist+0x48>
 800daf8:	4b10      	ldr	r3, [pc, #64]	; (800db3c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800dafa:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800dafe:	4910      	ldr	r1, [pc, #64]	; (800db40 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800db00:	4810      	ldr	r0, [pc, #64]	; (800db44 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800db02:	f007 f94d 	bl	8014da0 <iprintf>

  while (pcb != NULL) {
 800db06:	e011      	b.n	800db2c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	681a      	ldr	r2, [r3, #0]
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	429a      	cmp	r2, r3
 800db12:	d108      	bne.n	800db26 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	68db      	ldr	r3, [r3, #12]
 800db18:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800db1a:	68f8      	ldr	r0, [r7, #12]
 800db1c:	f7fe fd26 	bl	800c56c <tcp_abort>
      pcb = next;
 800db20:	68bb      	ldr	r3, [r7, #8]
 800db22:	60fb      	str	r3, [r7, #12]
 800db24:	e002      	b.n	800db2c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	68db      	ldr	r3, [r3, #12]
 800db2a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d1ea      	bne.n	800db08 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800db32:	bf00      	nop
 800db34:	bf00      	nop
 800db36:	3710      	adds	r7, #16
 800db38:	46bd      	mov	sp, r7
 800db3a:	bd80      	pop	{r7, pc}
 800db3c:	080169e4 	.word	0x080169e4
 800db40:	08017118 	.word	0x08017118
 800db44:	08016a28 	.word	0x08016a28

0800db48 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b084      	sub	sp, #16
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
 800db50:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d02a      	beq.n	800dbae <tcp_netif_ip_addr_changed+0x66>
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d026      	beq.n	800dbae <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800db60:	4b15      	ldr	r3, [pc, #84]	; (800dbb8 <tcp_netif_ip_addr_changed+0x70>)
 800db62:	681b      	ldr	r3, [r3, #0]
 800db64:	4619      	mov	r1, r3
 800db66:	6878      	ldr	r0, [r7, #4]
 800db68:	f7ff ffbc 	bl	800dae4 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800db6c:	4b13      	ldr	r3, [pc, #76]	; (800dbbc <tcp_netif_ip_addr_changed+0x74>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	4619      	mov	r1, r3
 800db72:	6878      	ldr	r0, [r7, #4]
 800db74:	f7ff ffb6 	bl	800dae4 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d017      	beq.n	800dbae <tcp_netif_ip_addr_changed+0x66>
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d013      	beq.n	800dbae <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800db86:	4b0e      	ldr	r3, [pc, #56]	; (800dbc0 <tcp_netif_ip_addr_changed+0x78>)
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	60fb      	str	r3, [r7, #12]
 800db8c:	e00c      	b.n	800dba8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	681a      	ldr	r2, [r3, #0]
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	429a      	cmp	r2, r3
 800db98:	d103      	bne.n	800dba2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	681a      	ldr	r2, [r3, #0]
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	68db      	ldr	r3, [r3, #12]
 800dba6:	60fb      	str	r3, [r7, #12]
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d1ef      	bne.n	800db8e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800dbae:	bf00      	nop
 800dbb0:	3710      	adds	r7, #16
 800dbb2:	46bd      	mov	sp, r7
 800dbb4:	bd80      	pop	{r7, pc}
 800dbb6:	bf00      	nop
 800dbb8:	24003604 	.word	0x24003604
 800dbbc:	24003610 	.word	0x24003610
 800dbc0:	2400360c 	.word	0x2400360c

0800dbc4 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b082      	sub	sp, #8
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d007      	beq.n	800dbe4 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f7ff fb57 	bl	800d28c <tcp_segs_free>
    pcb->ooseq = NULL;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800dbe4:	bf00      	nop
 800dbe6:	3708      	adds	r7, #8
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}

0800dbec <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800dbec:	b590      	push	{r4, r7, lr}
 800dbee:	b08d      	sub	sp, #52	; 0x34
 800dbf0:	af04      	add	r7, sp, #16
 800dbf2:	6078      	str	r0, [r7, #4]
 800dbf4:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d105      	bne.n	800dc08 <tcp_input+0x1c>
 800dbfc:	4b9b      	ldr	r3, [pc, #620]	; (800de6c <tcp_input+0x280>)
 800dbfe:	2283      	movs	r2, #131	; 0x83
 800dc00:	499b      	ldr	r1, [pc, #620]	; (800de70 <tcp_input+0x284>)
 800dc02:	489c      	ldr	r0, [pc, #624]	; (800de74 <tcp_input+0x288>)
 800dc04:	f007 f8cc 	bl	8014da0 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	685b      	ldr	r3, [r3, #4]
 800dc0c:	4a9a      	ldr	r2, [pc, #616]	; (800de78 <tcp_input+0x28c>)
 800dc0e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	895b      	ldrh	r3, [r3, #10]
 800dc14:	2b13      	cmp	r3, #19
 800dc16:	f240 83c4 	bls.w	800e3a2 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dc1a:	4b98      	ldr	r3, [pc, #608]	; (800de7c <tcp_input+0x290>)
 800dc1c:	695b      	ldr	r3, [r3, #20]
 800dc1e:	4a97      	ldr	r2, [pc, #604]	; (800de7c <tcp_input+0x290>)
 800dc20:	6812      	ldr	r2, [r2, #0]
 800dc22:	4611      	mov	r1, r2
 800dc24:	4618      	mov	r0, r3
 800dc26:	f006 f891 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	f040 83ba 	bne.w	800e3a6 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800dc32:	4b92      	ldr	r3, [pc, #584]	; (800de7c <tcp_input+0x290>)
 800dc34:	695b      	ldr	r3, [r3, #20]
 800dc36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800dc3a:	2be0      	cmp	r3, #224	; 0xe0
 800dc3c:	f000 83b3 	beq.w	800e3a6 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800dc40:	4b8d      	ldr	r3, [pc, #564]	; (800de78 <tcp_input+0x28c>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	899b      	ldrh	r3, [r3, #12]
 800dc46:	b29b      	uxth	r3, r3
 800dc48:	4618      	mov	r0, r3
 800dc4a:	f7fc fae1 	bl	800a210 <lwip_htons>
 800dc4e:	4603      	mov	r3, r0
 800dc50:	0b1b      	lsrs	r3, r3, #12
 800dc52:	b29b      	uxth	r3, r3
 800dc54:	b2db      	uxtb	r3, r3
 800dc56:	009b      	lsls	r3, r3, #2
 800dc58:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800dc5a:	7cbb      	ldrb	r3, [r7, #18]
 800dc5c:	2b13      	cmp	r3, #19
 800dc5e:	f240 83a4 	bls.w	800e3aa <tcp_input+0x7be>
 800dc62:	7cbb      	ldrb	r3, [r7, #18]
 800dc64:	b29a      	uxth	r2, r3
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	891b      	ldrh	r3, [r3, #8]
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	f200 839d 	bhi.w	800e3aa <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800dc70:	7cbb      	ldrb	r3, [r7, #18]
 800dc72:	b29b      	uxth	r3, r3
 800dc74:	3b14      	subs	r3, #20
 800dc76:	b29a      	uxth	r2, r3
 800dc78:	4b81      	ldr	r3, [pc, #516]	; (800de80 <tcp_input+0x294>)
 800dc7a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800dc7c:	4b81      	ldr	r3, [pc, #516]	; (800de84 <tcp_input+0x298>)
 800dc7e:	2200      	movs	r2, #0
 800dc80:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	895a      	ldrh	r2, [r3, #10]
 800dc86:	7cbb      	ldrb	r3, [r7, #18]
 800dc88:	b29b      	uxth	r3, r3
 800dc8a:	429a      	cmp	r2, r3
 800dc8c:	d309      	bcc.n	800dca2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800dc8e:	4b7c      	ldr	r3, [pc, #496]	; (800de80 <tcp_input+0x294>)
 800dc90:	881a      	ldrh	r2, [r3, #0]
 800dc92:	4b7d      	ldr	r3, [pc, #500]	; (800de88 <tcp_input+0x29c>)
 800dc94:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800dc96:	7cbb      	ldrb	r3, [r7, #18]
 800dc98:	4619      	mov	r1, r3
 800dc9a:	6878      	ldr	r0, [r7, #4]
 800dc9c:	f7fd fe48 	bl	800b930 <pbuf_remove_header>
 800dca0:	e04e      	b.n	800dd40 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d105      	bne.n	800dcb6 <tcp_input+0xca>
 800dcaa:	4b70      	ldr	r3, [pc, #448]	; (800de6c <tcp_input+0x280>)
 800dcac:	22c2      	movs	r2, #194	; 0xc2
 800dcae:	4977      	ldr	r1, [pc, #476]	; (800de8c <tcp_input+0x2a0>)
 800dcb0:	4870      	ldr	r0, [pc, #448]	; (800de74 <tcp_input+0x288>)
 800dcb2:	f007 f875 	bl	8014da0 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800dcb6:	2114      	movs	r1, #20
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f7fd fe39 	bl	800b930 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	895a      	ldrh	r2, [r3, #10]
 800dcc2:	4b71      	ldr	r3, [pc, #452]	; (800de88 <tcp_input+0x29c>)
 800dcc4:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800dcc6:	4b6e      	ldr	r3, [pc, #440]	; (800de80 <tcp_input+0x294>)
 800dcc8:	881a      	ldrh	r2, [r3, #0]
 800dcca:	4b6f      	ldr	r3, [pc, #444]	; (800de88 <tcp_input+0x29c>)
 800dccc:	881b      	ldrh	r3, [r3, #0]
 800dcce:	1ad3      	subs	r3, r2, r3
 800dcd0:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800dcd2:	4b6d      	ldr	r3, [pc, #436]	; (800de88 <tcp_input+0x29c>)
 800dcd4:	881b      	ldrh	r3, [r3, #0]
 800dcd6:	4619      	mov	r1, r3
 800dcd8:	6878      	ldr	r0, [r7, #4]
 800dcda:	f7fd fe29 	bl	800b930 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	895b      	ldrh	r3, [r3, #10]
 800dce4:	8a3a      	ldrh	r2, [r7, #16]
 800dce6:	429a      	cmp	r2, r3
 800dce8:	f200 8361 	bhi.w	800e3ae <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	685b      	ldr	r3, [r3, #4]
 800dcf2:	4a64      	ldr	r2, [pc, #400]	; (800de84 <tcp_input+0x298>)
 800dcf4:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	8a3a      	ldrh	r2, [r7, #16]
 800dcfc:	4611      	mov	r1, r2
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f7fd fe16 	bl	800b930 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	891a      	ldrh	r2, [r3, #8]
 800dd08:	8a3b      	ldrh	r3, [r7, #16]
 800dd0a:	1ad3      	subs	r3, r2, r3
 800dd0c:	b29a      	uxth	r2, r3
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	895b      	ldrh	r3, [r3, #10]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d005      	beq.n	800dd26 <tcp_input+0x13a>
 800dd1a:	4b54      	ldr	r3, [pc, #336]	; (800de6c <tcp_input+0x280>)
 800dd1c:	22df      	movs	r2, #223	; 0xdf
 800dd1e:	495c      	ldr	r1, [pc, #368]	; (800de90 <tcp_input+0x2a4>)
 800dd20:	4854      	ldr	r0, [pc, #336]	; (800de74 <tcp_input+0x288>)
 800dd22:	f007 f83d 	bl	8014da0 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	891a      	ldrh	r2, [r3, #8]
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	891b      	ldrh	r3, [r3, #8]
 800dd30:	429a      	cmp	r2, r3
 800dd32:	d005      	beq.n	800dd40 <tcp_input+0x154>
 800dd34:	4b4d      	ldr	r3, [pc, #308]	; (800de6c <tcp_input+0x280>)
 800dd36:	22e0      	movs	r2, #224	; 0xe0
 800dd38:	4956      	ldr	r1, [pc, #344]	; (800de94 <tcp_input+0x2a8>)
 800dd3a:	484e      	ldr	r0, [pc, #312]	; (800de74 <tcp_input+0x288>)
 800dd3c:	f007 f830 	bl	8014da0 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800dd40:	4b4d      	ldr	r3, [pc, #308]	; (800de78 <tcp_input+0x28c>)
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	881b      	ldrh	r3, [r3, #0]
 800dd46:	b29b      	uxth	r3, r3
 800dd48:	4a4b      	ldr	r2, [pc, #300]	; (800de78 <tcp_input+0x28c>)
 800dd4a:	6814      	ldr	r4, [r2, #0]
 800dd4c:	4618      	mov	r0, r3
 800dd4e:	f7fc fa5f 	bl	800a210 <lwip_htons>
 800dd52:	4603      	mov	r3, r0
 800dd54:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800dd56:	4b48      	ldr	r3, [pc, #288]	; (800de78 <tcp_input+0x28c>)
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	885b      	ldrh	r3, [r3, #2]
 800dd5c:	b29b      	uxth	r3, r3
 800dd5e:	4a46      	ldr	r2, [pc, #280]	; (800de78 <tcp_input+0x28c>)
 800dd60:	6814      	ldr	r4, [r2, #0]
 800dd62:	4618      	mov	r0, r3
 800dd64:	f7fc fa54 	bl	800a210 <lwip_htons>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800dd6c:	4b42      	ldr	r3, [pc, #264]	; (800de78 <tcp_input+0x28c>)
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	685b      	ldr	r3, [r3, #4]
 800dd72:	4a41      	ldr	r2, [pc, #260]	; (800de78 <tcp_input+0x28c>)
 800dd74:	6814      	ldr	r4, [r2, #0]
 800dd76:	4618      	mov	r0, r3
 800dd78:	f7fc fa5f 	bl	800a23a <lwip_htonl>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	6063      	str	r3, [r4, #4]
 800dd80:	6863      	ldr	r3, [r4, #4]
 800dd82:	4a45      	ldr	r2, [pc, #276]	; (800de98 <tcp_input+0x2ac>)
 800dd84:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800dd86:	4b3c      	ldr	r3, [pc, #240]	; (800de78 <tcp_input+0x28c>)
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	689b      	ldr	r3, [r3, #8]
 800dd8c:	4a3a      	ldr	r2, [pc, #232]	; (800de78 <tcp_input+0x28c>)
 800dd8e:	6814      	ldr	r4, [r2, #0]
 800dd90:	4618      	mov	r0, r3
 800dd92:	f7fc fa52 	bl	800a23a <lwip_htonl>
 800dd96:	4603      	mov	r3, r0
 800dd98:	60a3      	str	r3, [r4, #8]
 800dd9a:	68a3      	ldr	r3, [r4, #8]
 800dd9c:	4a3f      	ldr	r2, [pc, #252]	; (800de9c <tcp_input+0x2b0>)
 800dd9e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800dda0:	4b35      	ldr	r3, [pc, #212]	; (800de78 <tcp_input+0x28c>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	89db      	ldrh	r3, [r3, #14]
 800dda6:	b29b      	uxth	r3, r3
 800dda8:	4a33      	ldr	r2, [pc, #204]	; (800de78 <tcp_input+0x28c>)
 800ddaa:	6814      	ldr	r4, [r2, #0]
 800ddac:	4618      	mov	r0, r3
 800ddae:	f7fc fa2f 	bl	800a210 <lwip_htons>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800ddb6:	4b30      	ldr	r3, [pc, #192]	; (800de78 <tcp_input+0x28c>)
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	899b      	ldrh	r3, [r3, #12]
 800ddbc:	b29b      	uxth	r3, r3
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	f7fc fa26 	bl	800a210 <lwip_htons>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	b2db      	uxtb	r3, r3
 800ddc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ddcc:	b2da      	uxtb	r2, r3
 800ddce:	4b34      	ldr	r3, [pc, #208]	; (800dea0 <tcp_input+0x2b4>)
 800ddd0:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	891a      	ldrh	r2, [r3, #8]
 800ddd6:	4b33      	ldr	r3, [pc, #204]	; (800dea4 <tcp_input+0x2b8>)
 800ddd8:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800ddda:	4b31      	ldr	r3, [pc, #196]	; (800dea0 <tcp_input+0x2b4>)
 800dddc:	781b      	ldrb	r3, [r3, #0]
 800ddde:	f003 0303 	and.w	r3, r3, #3
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d00c      	beq.n	800de00 <tcp_input+0x214>
    tcplen++;
 800dde6:	4b2f      	ldr	r3, [pc, #188]	; (800dea4 <tcp_input+0x2b8>)
 800dde8:	881b      	ldrh	r3, [r3, #0]
 800ddea:	3301      	adds	r3, #1
 800ddec:	b29a      	uxth	r2, r3
 800ddee:	4b2d      	ldr	r3, [pc, #180]	; (800dea4 <tcp_input+0x2b8>)
 800ddf0:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	891a      	ldrh	r2, [r3, #8]
 800ddf6:	4b2b      	ldr	r3, [pc, #172]	; (800dea4 <tcp_input+0x2b8>)
 800ddf8:	881b      	ldrh	r3, [r3, #0]
 800ddfa:	429a      	cmp	r2, r3
 800ddfc:	f200 82d9 	bhi.w	800e3b2 <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800de00:	2300      	movs	r3, #0
 800de02:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800de04:	4b28      	ldr	r3, [pc, #160]	; (800dea8 <tcp_input+0x2bc>)
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	61fb      	str	r3, [r7, #28]
 800de0a:	e09d      	b.n	800df48 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800de0c:	69fb      	ldr	r3, [r7, #28]
 800de0e:	7d1b      	ldrb	r3, [r3, #20]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d105      	bne.n	800de20 <tcp_input+0x234>
 800de14:	4b15      	ldr	r3, [pc, #84]	; (800de6c <tcp_input+0x280>)
 800de16:	22fb      	movs	r2, #251	; 0xfb
 800de18:	4924      	ldr	r1, [pc, #144]	; (800deac <tcp_input+0x2c0>)
 800de1a:	4816      	ldr	r0, [pc, #88]	; (800de74 <tcp_input+0x288>)
 800de1c:	f006 ffc0 	bl	8014da0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800de20:	69fb      	ldr	r3, [r7, #28]
 800de22:	7d1b      	ldrb	r3, [r3, #20]
 800de24:	2b0a      	cmp	r3, #10
 800de26:	d105      	bne.n	800de34 <tcp_input+0x248>
 800de28:	4b10      	ldr	r3, [pc, #64]	; (800de6c <tcp_input+0x280>)
 800de2a:	22fc      	movs	r2, #252	; 0xfc
 800de2c:	4920      	ldr	r1, [pc, #128]	; (800deb0 <tcp_input+0x2c4>)
 800de2e:	4811      	ldr	r0, [pc, #68]	; (800de74 <tcp_input+0x288>)
 800de30:	f006 ffb6 	bl	8014da0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800de34:	69fb      	ldr	r3, [r7, #28]
 800de36:	7d1b      	ldrb	r3, [r3, #20]
 800de38:	2b01      	cmp	r3, #1
 800de3a:	d105      	bne.n	800de48 <tcp_input+0x25c>
 800de3c:	4b0b      	ldr	r3, [pc, #44]	; (800de6c <tcp_input+0x280>)
 800de3e:	22fd      	movs	r2, #253	; 0xfd
 800de40:	491c      	ldr	r1, [pc, #112]	; (800deb4 <tcp_input+0x2c8>)
 800de42:	480c      	ldr	r0, [pc, #48]	; (800de74 <tcp_input+0x288>)
 800de44:	f006 ffac 	bl	8014da0 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800de48:	69fb      	ldr	r3, [r7, #28]
 800de4a:	7a1b      	ldrb	r3, [r3, #8]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d033      	beq.n	800deb8 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	7a1a      	ldrb	r2, [r3, #8]
 800de54:	4b09      	ldr	r3, [pc, #36]	; (800de7c <tcp_input+0x290>)
 800de56:	685b      	ldr	r3, [r3, #4]
 800de58:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800de5c:	3301      	adds	r3, #1
 800de5e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800de60:	429a      	cmp	r2, r3
 800de62:	d029      	beq.n	800deb8 <tcp_input+0x2cc>
      prev = pcb;
 800de64:	69fb      	ldr	r3, [r7, #28]
 800de66:	61bb      	str	r3, [r7, #24]
      continue;
 800de68:	e06b      	b.n	800df42 <tcp_input+0x356>
 800de6a:	bf00      	nop
 800de6c:	0801714c 	.word	0x0801714c
 800de70:	08017180 	.word	0x08017180
 800de74:	08017198 	.word	0x08017198
 800de78:	24000104 	.word	0x24000104
 800de7c:	24000714 	.word	0x24000714
 800de80:	24000108 	.word	0x24000108
 800de84:	2400010c 	.word	0x2400010c
 800de88:	2400010a 	.word	0x2400010a
 800de8c:	080171c0 	.word	0x080171c0
 800de90:	080171d0 	.word	0x080171d0
 800de94:	080171dc 	.word	0x080171dc
 800de98:	24000114 	.word	0x24000114
 800de9c:	24000118 	.word	0x24000118
 800dea0:	24000120 	.word	0x24000120
 800dea4:	2400011e 	.word	0x2400011e
 800dea8:	24003604 	.word	0x24003604
 800deac:	080171fc 	.word	0x080171fc
 800deb0:	08017224 	.word	0x08017224
 800deb4:	08017250 	.word	0x08017250
    }

    if (pcb->remote_port == tcphdr->src &&
 800deb8:	69fb      	ldr	r3, [r7, #28]
 800deba:	8b1a      	ldrh	r2, [r3, #24]
 800debc:	4b94      	ldr	r3, [pc, #592]	; (800e110 <tcp_input+0x524>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	881b      	ldrh	r3, [r3, #0]
 800dec2:	b29b      	uxth	r3, r3
 800dec4:	429a      	cmp	r2, r3
 800dec6:	d13a      	bne.n	800df3e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800dec8:	69fb      	ldr	r3, [r7, #28]
 800deca:	8ada      	ldrh	r2, [r3, #22]
 800decc:	4b90      	ldr	r3, [pc, #576]	; (800e110 <tcp_input+0x524>)
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	885b      	ldrh	r3, [r3, #2]
 800ded2:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800ded4:	429a      	cmp	r2, r3
 800ded6:	d132      	bne.n	800df3e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ded8:	69fb      	ldr	r3, [r7, #28]
 800deda:	685a      	ldr	r2, [r3, #4]
 800dedc:	4b8d      	ldr	r3, [pc, #564]	; (800e114 <tcp_input+0x528>)
 800dede:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800dee0:	429a      	cmp	r2, r3
 800dee2:	d12c      	bne.n	800df3e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800dee4:	69fb      	ldr	r3, [r7, #28]
 800dee6:	681a      	ldr	r2, [r3, #0]
 800dee8:	4b8a      	ldr	r3, [pc, #552]	; (800e114 <tcp_input+0x528>)
 800deea:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800deec:	429a      	cmp	r2, r3
 800deee:	d126      	bne.n	800df3e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800def0:	69fb      	ldr	r3, [r7, #28]
 800def2:	68db      	ldr	r3, [r3, #12]
 800def4:	69fa      	ldr	r2, [r7, #28]
 800def6:	429a      	cmp	r2, r3
 800def8:	d106      	bne.n	800df08 <tcp_input+0x31c>
 800defa:	4b87      	ldr	r3, [pc, #540]	; (800e118 <tcp_input+0x52c>)
 800defc:	f240 120d 	movw	r2, #269	; 0x10d
 800df00:	4986      	ldr	r1, [pc, #536]	; (800e11c <tcp_input+0x530>)
 800df02:	4887      	ldr	r0, [pc, #540]	; (800e120 <tcp_input+0x534>)
 800df04:	f006 ff4c 	bl	8014da0 <iprintf>
      if (prev != NULL) {
 800df08:	69bb      	ldr	r3, [r7, #24]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d00a      	beq.n	800df24 <tcp_input+0x338>
        prev->next = pcb->next;
 800df0e:	69fb      	ldr	r3, [r7, #28]
 800df10:	68da      	ldr	r2, [r3, #12]
 800df12:	69bb      	ldr	r3, [r7, #24]
 800df14:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800df16:	4b83      	ldr	r3, [pc, #524]	; (800e124 <tcp_input+0x538>)
 800df18:	681a      	ldr	r2, [r3, #0]
 800df1a:	69fb      	ldr	r3, [r7, #28]
 800df1c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800df1e:	4a81      	ldr	r2, [pc, #516]	; (800e124 <tcp_input+0x538>)
 800df20:	69fb      	ldr	r3, [r7, #28]
 800df22:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800df24:	69fb      	ldr	r3, [r7, #28]
 800df26:	68db      	ldr	r3, [r3, #12]
 800df28:	69fa      	ldr	r2, [r7, #28]
 800df2a:	429a      	cmp	r2, r3
 800df2c:	d111      	bne.n	800df52 <tcp_input+0x366>
 800df2e:	4b7a      	ldr	r3, [pc, #488]	; (800e118 <tcp_input+0x52c>)
 800df30:	f240 1215 	movw	r2, #277	; 0x115
 800df34:	497c      	ldr	r1, [pc, #496]	; (800e128 <tcp_input+0x53c>)
 800df36:	487a      	ldr	r0, [pc, #488]	; (800e120 <tcp_input+0x534>)
 800df38:	f006 ff32 	bl	8014da0 <iprintf>
      break;
 800df3c:	e009      	b.n	800df52 <tcp_input+0x366>
    }
    prev = pcb;
 800df3e:	69fb      	ldr	r3, [r7, #28]
 800df40:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df42:	69fb      	ldr	r3, [r7, #28]
 800df44:	68db      	ldr	r3, [r3, #12]
 800df46:	61fb      	str	r3, [r7, #28]
 800df48:	69fb      	ldr	r3, [r7, #28]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	f47f af5e 	bne.w	800de0c <tcp_input+0x220>
 800df50:	e000      	b.n	800df54 <tcp_input+0x368>
      break;
 800df52:	bf00      	nop
  }

  if (pcb == NULL) {
 800df54:	69fb      	ldr	r3, [r7, #28]
 800df56:	2b00      	cmp	r3, #0
 800df58:	f040 8095 	bne.w	800e086 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800df5c:	4b73      	ldr	r3, [pc, #460]	; (800e12c <tcp_input+0x540>)
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	61fb      	str	r3, [r7, #28]
 800df62:	e03f      	b.n	800dfe4 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800df64:	69fb      	ldr	r3, [r7, #28]
 800df66:	7d1b      	ldrb	r3, [r3, #20]
 800df68:	2b0a      	cmp	r3, #10
 800df6a:	d006      	beq.n	800df7a <tcp_input+0x38e>
 800df6c:	4b6a      	ldr	r3, [pc, #424]	; (800e118 <tcp_input+0x52c>)
 800df6e:	f240 121f 	movw	r2, #287	; 0x11f
 800df72:	496f      	ldr	r1, [pc, #444]	; (800e130 <tcp_input+0x544>)
 800df74:	486a      	ldr	r0, [pc, #424]	; (800e120 <tcp_input+0x534>)
 800df76:	f006 ff13 	bl	8014da0 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df7a:	69fb      	ldr	r3, [r7, #28]
 800df7c:	7a1b      	ldrb	r3, [r3, #8]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d009      	beq.n	800df96 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800df82:	69fb      	ldr	r3, [r7, #28]
 800df84:	7a1a      	ldrb	r2, [r3, #8]
 800df86:	4b63      	ldr	r3, [pc, #396]	; (800e114 <tcp_input+0x528>)
 800df88:	685b      	ldr	r3, [r3, #4]
 800df8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800df8e:	3301      	adds	r3, #1
 800df90:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800df92:	429a      	cmp	r2, r3
 800df94:	d122      	bne.n	800dfdc <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800df96:	69fb      	ldr	r3, [r7, #28]
 800df98:	8b1a      	ldrh	r2, [r3, #24]
 800df9a:	4b5d      	ldr	r3, [pc, #372]	; (800e110 <tcp_input+0x524>)
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	881b      	ldrh	r3, [r3, #0]
 800dfa0:	b29b      	uxth	r3, r3
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	d11b      	bne.n	800dfde <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800dfa6:	69fb      	ldr	r3, [r7, #28]
 800dfa8:	8ada      	ldrh	r2, [r3, #22]
 800dfaa:	4b59      	ldr	r3, [pc, #356]	; (800e110 <tcp_input+0x524>)
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	885b      	ldrh	r3, [r3, #2]
 800dfb0:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800dfb2:	429a      	cmp	r2, r3
 800dfb4:	d113      	bne.n	800dfde <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dfb6:	69fb      	ldr	r3, [r7, #28]
 800dfb8:	685a      	ldr	r2, [r3, #4]
 800dfba:	4b56      	ldr	r3, [pc, #344]	; (800e114 <tcp_input+0x528>)
 800dfbc:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800dfbe:	429a      	cmp	r2, r3
 800dfc0:	d10d      	bne.n	800dfde <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800dfc2:	69fb      	ldr	r3, [r7, #28]
 800dfc4:	681a      	ldr	r2, [r3, #0]
 800dfc6:	4b53      	ldr	r3, [pc, #332]	; (800e114 <tcp_input+0x528>)
 800dfc8:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800dfca:	429a      	cmp	r2, r3
 800dfcc:	d107      	bne.n	800dfde <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800dfce:	69f8      	ldr	r0, [r7, #28]
 800dfd0:	f000 fb54 	bl	800e67c <tcp_timewait_input>
        }
        pbuf_free(p);
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f7fd fd31 	bl	800ba3c <pbuf_free>
        return;
 800dfda:	e1f0      	b.n	800e3be <tcp_input+0x7d2>
        continue;
 800dfdc:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800dfde:	69fb      	ldr	r3, [r7, #28]
 800dfe0:	68db      	ldr	r3, [r3, #12]
 800dfe2:	61fb      	str	r3, [r7, #28]
 800dfe4:	69fb      	ldr	r3, [r7, #28]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d1bc      	bne.n	800df64 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800dfea:	2300      	movs	r3, #0
 800dfec:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800dfee:	4b51      	ldr	r3, [pc, #324]	; (800e134 <tcp_input+0x548>)
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	617b      	str	r3, [r7, #20]
 800dff4:	e02a      	b.n	800e04c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800dff6:	697b      	ldr	r3, [r7, #20]
 800dff8:	7a1b      	ldrb	r3, [r3, #8]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d00c      	beq.n	800e018 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800dffe:	697b      	ldr	r3, [r7, #20]
 800e000:	7a1a      	ldrb	r2, [r3, #8]
 800e002:	4b44      	ldr	r3, [pc, #272]	; (800e114 <tcp_input+0x528>)
 800e004:	685b      	ldr	r3, [r3, #4]
 800e006:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e00a:	3301      	adds	r3, #1
 800e00c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e00e:	429a      	cmp	r2, r3
 800e010:	d002      	beq.n	800e018 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800e012:	697b      	ldr	r3, [r7, #20]
 800e014:	61bb      	str	r3, [r7, #24]
        continue;
 800e016:	e016      	b.n	800e046 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800e018:	697b      	ldr	r3, [r7, #20]
 800e01a:	8ada      	ldrh	r2, [r3, #22]
 800e01c:	4b3c      	ldr	r3, [pc, #240]	; (800e110 <tcp_input+0x524>)
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	885b      	ldrh	r3, [r3, #2]
 800e022:	b29b      	uxth	r3, r3
 800e024:	429a      	cmp	r2, r3
 800e026:	d10c      	bne.n	800e042 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e028:	697b      	ldr	r3, [r7, #20]
 800e02a:	681a      	ldr	r2, [r3, #0]
 800e02c:	4b39      	ldr	r3, [pc, #228]	; (800e114 <tcp_input+0x528>)
 800e02e:	695b      	ldr	r3, [r3, #20]
 800e030:	429a      	cmp	r2, r3
 800e032:	d00f      	beq.n	800e054 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e034:	697b      	ldr	r3, [r7, #20]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d00d      	beq.n	800e056 <tcp_input+0x46a>
 800e03a:	697b      	ldr	r3, [r7, #20]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d009      	beq.n	800e056 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800e042:	697b      	ldr	r3, [r7, #20]
 800e044:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e046:	697b      	ldr	r3, [r7, #20]
 800e048:	68db      	ldr	r3, [r3, #12]
 800e04a:	617b      	str	r3, [r7, #20]
 800e04c:	697b      	ldr	r3, [r7, #20]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d1d1      	bne.n	800dff6 <tcp_input+0x40a>
 800e052:	e000      	b.n	800e056 <tcp_input+0x46a>
            break;
 800e054:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800e056:	697b      	ldr	r3, [r7, #20]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d014      	beq.n	800e086 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800e05c:	69bb      	ldr	r3, [r7, #24]
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d00a      	beq.n	800e078 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e062:	697b      	ldr	r3, [r7, #20]
 800e064:	68da      	ldr	r2, [r3, #12]
 800e066:	69bb      	ldr	r3, [r7, #24]
 800e068:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e06a:	4b32      	ldr	r3, [pc, #200]	; (800e134 <tcp_input+0x548>)
 800e06c:	681a      	ldr	r2, [r3, #0]
 800e06e:	697b      	ldr	r3, [r7, #20]
 800e070:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e072:	4a30      	ldr	r2, [pc, #192]	; (800e134 <tcp_input+0x548>)
 800e074:	697b      	ldr	r3, [r7, #20]
 800e076:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800e078:	6978      	ldr	r0, [r7, #20]
 800e07a:	f000 fa01 	bl	800e480 <tcp_listen_input>
      }
      pbuf_free(p);
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	f7fd fcdc 	bl	800ba3c <pbuf_free>
      return;
 800e084:	e19b      	b.n	800e3be <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800e086:	69fb      	ldr	r3, [r7, #28]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	f000 8160 	beq.w	800e34e <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800e08e:	4b2a      	ldr	r3, [pc, #168]	; (800e138 <tcp_input+0x54c>)
 800e090:	2200      	movs	r2, #0
 800e092:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	891a      	ldrh	r2, [r3, #8]
 800e098:	4b27      	ldr	r3, [pc, #156]	; (800e138 <tcp_input+0x54c>)
 800e09a:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800e09c:	4a26      	ldr	r2, [pc, #152]	; (800e138 <tcp_input+0x54c>)
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e0a2:	4b1b      	ldr	r3, [pc, #108]	; (800e110 <tcp_input+0x524>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	4a24      	ldr	r2, [pc, #144]	; (800e138 <tcp_input+0x54c>)
 800e0a8:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800e0aa:	4b24      	ldr	r3, [pc, #144]	; (800e13c <tcp_input+0x550>)
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800e0b0:	4b23      	ldr	r3, [pc, #140]	; (800e140 <tcp_input+0x554>)
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800e0b6:	4b23      	ldr	r3, [pc, #140]	; (800e144 <tcp_input+0x558>)
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800e0bc:	4b22      	ldr	r3, [pc, #136]	; (800e148 <tcp_input+0x55c>)
 800e0be:	781b      	ldrb	r3, [r3, #0]
 800e0c0:	f003 0308 	and.w	r3, r3, #8
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d006      	beq.n	800e0d6 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	7b5b      	ldrb	r3, [r3, #13]
 800e0cc:	f043 0301 	orr.w	r3, r3, #1
 800e0d0:	b2da      	uxtb	r2, r3
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800e0d6:	69fb      	ldr	r3, [r7, #28]
 800e0d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d038      	beq.n	800e150 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e0de:	69f8      	ldr	r0, [r7, #28]
 800e0e0:	f7ff f858 	bl	800d194 <tcp_process_refused_data>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	f113 0f0d 	cmn.w	r3, #13
 800e0ea:	d007      	beq.n	800e0fc <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e0ec:	69fb      	ldr	r3, [r7, #28]
 800e0ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d02d      	beq.n	800e150 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e0f4:	4b15      	ldr	r3, [pc, #84]	; (800e14c <tcp_input+0x560>)
 800e0f6:	881b      	ldrh	r3, [r3, #0]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d029      	beq.n	800e150 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800e0fc:	69fb      	ldr	r3, [r7, #28]
 800e0fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800e100:	2b00      	cmp	r3, #0
 800e102:	f040 8104 	bne.w	800e30e <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800e106:	69f8      	ldr	r0, [r7, #28]
 800e108:	f003 fe16 	bl	8011d38 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800e10c:	e0ff      	b.n	800e30e <tcp_input+0x722>
 800e10e:	bf00      	nop
 800e110:	24000104 	.word	0x24000104
 800e114:	24000714 	.word	0x24000714
 800e118:	0801714c 	.word	0x0801714c
 800e11c:	08017278 	.word	0x08017278
 800e120:	08017198 	.word	0x08017198
 800e124:	24003604 	.word	0x24003604
 800e128:	080172a4 	.word	0x080172a4
 800e12c:	24003614 	.word	0x24003614
 800e130:	080172d0 	.word	0x080172d0
 800e134:	2400360c 	.word	0x2400360c
 800e138:	240000f4 	.word	0x240000f4
 800e13c:	24000124 	.word	0x24000124
 800e140:	24000121 	.word	0x24000121
 800e144:	2400011c 	.word	0x2400011c
 800e148:	24000120 	.word	0x24000120
 800e14c:	2400011e 	.word	0x2400011e
      }
    }
    tcp_input_pcb = pcb;
 800e150:	4a9c      	ldr	r2, [pc, #624]	; (800e3c4 <tcp_input+0x7d8>)
 800e152:	69fb      	ldr	r3, [r7, #28]
 800e154:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800e156:	69f8      	ldr	r0, [r7, #28]
 800e158:	f000 fb0a 	bl	800e770 <tcp_process>
 800e15c:	4603      	mov	r3, r0
 800e15e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800e160:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e164:	f113 0f0d 	cmn.w	r3, #13
 800e168:	f000 80d3 	beq.w	800e312 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800e16c:	4b96      	ldr	r3, [pc, #600]	; (800e3c8 <tcp_input+0x7dc>)
 800e16e:	781b      	ldrb	r3, [r3, #0]
 800e170:	f003 0308 	and.w	r3, r3, #8
 800e174:	2b00      	cmp	r3, #0
 800e176:	d015      	beq.n	800e1a4 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800e178:	69fb      	ldr	r3, [r7, #28]
 800e17a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d008      	beq.n	800e194 <tcp_input+0x5a8>
 800e182:	69fb      	ldr	r3, [r7, #28]
 800e184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e188:	69fa      	ldr	r2, [r7, #28]
 800e18a:	6912      	ldr	r2, [r2, #16]
 800e18c:	f06f 010d 	mvn.w	r1, #13
 800e190:	4610      	mov	r0, r2
 800e192:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e194:	69f9      	ldr	r1, [r7, #28]
 800e196:	488d      	ldr	r0, [pc, #564]	; (800e3cc <tcp_input+0x7e0>)
 800e198:	f7ff fbb0 	bl	800d8fc <tcp_pcb_remove>
        tcp_free(pcb);
 800e19c:	69f8      	ldr	r0, [r7, #28]
 800e19e:	f7fd fefd 	bl	800bf9c <tcp_free>
 800e1a2:	e0c1      	b.n	800e328 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800e1a8:	4b89      	ldr	r3, [pc, #548]	; (800e3d0 <tcp_input+0x7e4>)
 800e1aa:	881b      	ldrh	r3, [r3, #0]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d01d      	beq.n	800e1ec <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800e1b0:	4b87      	ldr	r3, [pc, #540]	; (800e3d0 <tcp_input+0x7e4>)
 800e1b2:	881b      	ldrh	r3, [r3, #0]
 800e1b4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e1b6:	69fb      	ldr	r3, [r7, #28]
 800e1b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d00a      	beq.n	800e1d6 <tcp_input+0x5ea>
 800e1c0:	69fb      	ldr	r3, [r7, #28]
 800e1c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e1c6:	69fa      	ldr	r2, [r7, #28]
 800e1c8:	6910      	ldr	r0, [r2, #16]
 800e1ca:	89fa      	ldrh	r2, [r7, #14]
 800e1cc:	69f9      	ldr	r1, [r7, #28]
 800e1ce:	4798      	blx	r3
 800e1d0:	4603      	mov	r3, r0
 800e1d2:	74fb      	strb	r3, [r7, #19]
 800e1d4:	e001      	b.n	800e1da <tcp_input+0x5ee>
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e1da:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e1de:	f113 0f0d 	cmn.w	r3, #13
 800e1e2:	f000 8098 	beq.w	800e316 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800e1e6:	4b7a      	ldr	r3, [pc, #488]	; (800e3d0 <tcp_input+0x7e4>)
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800e1ec:	69f8      	ldr	r0, [r7, #28]
 800e1ee:	f000 f907 	bl	800e400 <tcp_input_delayed_close>
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	f040 8090 	bne.w	800e31a <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800e1fa:	4b76      	ldr	r3, [pc, #472]	; (800e3d4 <tcp_input+0x7e8>)
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d041      	beq.n	800e286 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800e202:	69fb      	ldr	r3, [r7, #28]
 800e204:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e206:	2b00      	cmp	r3, #0
 800e208:	d006      	beq.n	800e218 <tcp_input+0x62c>
 800e20a:	4b73      	ldr	r3, [pc, #460]	; (800e3d8 <tcp_input+0x7ec>)
 800e20c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800e210:	4972      	ldr	r1, [pc, #456]	; (800e3dc <tcp_input+0x7f0>)
 800e212:	4873      	ldr	r0, [pc, #460]	; (800e3e0 <tcp_input+0x7f4>)
 800e214:	f006 fdc4 	bl	8014da0 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800e218:	69fb      	ldr	r3, [r7, #28]
 800e21a:	8b5b      	ldrh	r3, [r3, #26]
 800e21c:	f003 0310 	and.w	r3, r3, #16
 800e220:	2b00      	cmp	r3, #0
 800e222:	d008      	beq.n	800e236 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800e224:	4b6b      	ldr	r3, [pc, #428]	; (800e3d4 <tcp_input+0x7e8>)
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	4618      	mov	r0, r3
 800e22a:	f7fd fc07 	bl	800ba3c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800e22e:	69f8      	ldr	r0, [r7, #28]
 800e230:	f7fe f99c 	bl	800c56c <tcp_abort>
            goto aborted;
 800e234:	e078      	b.n	800e328 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e236:	69fb      	ldr	r3, [r7, #28]
 800e238:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d00c      	beq.n	800e25a <tcp_input+0x66e>
 800e240:	69fb      	ldr	r3, [r7, #28]
 800e242:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e246:	69fb      	ldr	r3, [r7, #28]
 800e248:	6918      	ldr	r0, [r3, #16]
 800e24a:	4b62      	ldr	r3, [pc, #392]	; (800e3d4 <tcp_input+0x7e8>)
 800e24c:	681a      	ldr	r2, [r3, #0]
 800e24e:	2300      	movs	r3, #0
 800e250:	69f9      	ldr	r1, [r7, #28]
 800e252:	47a0      	blx	r4
 800e254:	4603      	mov	r3, r0
 800e256:	74fb      	strb	r3, [r7, #19]
 800e258:	e008      	b.n	800e26c <tcp_input+0x680>
 800e25a:	4b5e      	ldr	r3, [pc, #376]	; (800e3d4 <tcp_input+0x7e8>)
 800e25c:	681a      	ldr	r2, [r3, #0]
 800e25e:	2300      	movs	r3, #0
 800e260:	69f9      	ldr	r1, [r7, #28]
 800e262:	2000      	movs	r0, #0
 800e264:	f7ff f88a 	bl	800d37c <tcp_recv_null>
 800e268:	4603      	mov	r3, r0
 800e26a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800e26c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e270:	f113 0f0d 	cmn.w	r3, #13
 800e274:	d053      	beq.n	800e31e <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800e276:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d003      	beq.n	800e286 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800e27e:	4b55      	ldr	r3, [pc, #340]	; (800e3d4 <tcp_input+0x7e8>)
 800e280:	681a      	ldr	r2, [r3, #0]
 800e282:	69fb      	ldr	r3, [r7, #28]
 800e284:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800e286:	4b50      	ldr	r3, [pc, #320]	; (800e3c8 <tcp_input+0x7dc>)
 800e288:	781b      	ldrb	r3, [r3, #0]
 800e28a:	f003 0320 	and.w	r3, r3, #32
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d030      	beq.n	800e2f4 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800e292:	69fb      	ldr	r3, [r7, #28]
 800e294:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e296:	2b00      	cmp	r3, #0
 800e298:	d009      	beq.n	800e2ae <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800e29a:	69fb      	ldr	r3, [r7, #28]
 800e29c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e29e:	7b5a      	ldrb	r2, [r3, #13]
 800e2a0:	69fb      	ldr	r3, [r7, #28]
 800e2a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e2a4:	f042 0220 	orr.w	r2, r2, #32
 800e2a8:	b2d2      	uxtb	r2, r2
 800e2aa:	735a      	strb	r2, [r3, #13]
 800e2ac:	e022      	b.n	800e2f4 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e2ae:	69fb      	ldr	r3, [r7, #28]
 800e2b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e2b2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800e2b6:	d005      	beq.n	800e2c4 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800e2b8:	69fb      	ldr	r3, [r7, #28]
 800e2ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e2bc:	3301      	adds	r3, #1
 800e2be:	b29a      	uxth	r2, r3
 800e2c0:	69fb      	ldr	r3, [r7, #28]
 800e2c2:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800e2c4:	69fb      	ldr	r3, [r7, #28]
 800e2c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d00b      	beq.n	800e2e6 <tcp_input+0x6fa>
 800e2ce:	69fb      	ldr	r3, [r7, #28]
 800e2d0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800e2d4:	69fb      	ldr	r3, [r7, #28]
 800e2d6:	6918      	ldr	r0, [r3, #16]
 800e2d8:	2300      	movs	r3, #0
 800e2da:	2200      	movs	r2, #0
 800e2dc:	69f9      	ldr	r1, [r7, #28]
 800e2de:	47a0      	blx	r4
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	74fb      	strb	r3, [r7, #19]
 800e2e4:	e001      	b.n	800e2ea <tcp_input+0x6fe>
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e2ea:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e2ee:	f113 0f0d 	cmn.w	r3, #13
 800e2f2:	d016      	beq.n	800e322 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800e2f4:	4b33      	ldr	r3, [pc, #204]	; (800e3c4 <tcp_input+0x7d8>)
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e2fa:	69f8      	ldr	r0, [r7, #28]
 800e2fc:	f000 f880 	bl	800e400 <tcp_input_delayed_close>
 800e300:	4603      	mov	r3, r0
 800e302:	2b00      	cmp	r3, #0
 800e304:	d10f      	bne.n	800e326 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800e306:	69f8      	ldr	r0, [r7, #28]
 800e308:	f002 ff10 	bl	801112c <tcp_output>
 800e30c:	e00c      	b.n	800e328 <tcp_input+0x73c>
        goto aborted;
 800e30e:	bf00      	nop
 800e310:	e00a      	b.n	800e328 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800e312:	bf00      	nop
 800e314:	e008      	b.n	800e328 <tcp_input+0x73c>
              goto aborted;
 800e316:	bf00      	nop
 800e318:	e006      	b.n	800e328 <tcp_input+0x73c>
          goto aborted;
 800e31a:	bf00      	nop
 800e31c:	e004      	b.n	800e328 <tcp_input+0x73c>
            goto aborted;
 800e31e:	bf00      	nop
 800e320:	e002      	b.n	800e328 <tcp_input+0x73c>
              goto aborted;
 800e322:	bf00      	nop
 800e324:	e000      	b.n	800e328 <tcp_input+0x73c>
          goto aborted;
 800e326:	bf00      	nop
    tcp_input_pcb = NULL;
 800e328:	4b26      	ldr	r3, [pc, #152]	; (800e3c4 <tcp_input+0x7d8>)
 800e32a:	2200      	movs	r2, #0
 800e32c:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800e32e:	4b29      	ldr	r3, [pc, #164]	; (800e3d4 <tcp_input+0x7e8>)
 800e330:	2200      	movs	r2, #0
 800e332:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800e334:	4b2b      	ldr	r3, [pc, #172]	; (800e3e4 <tcp_input+0x7f8>)
 800e336:	685b      	ldr	r3, [r3, #4]
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d03f      	beq.n	800e3bc <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 800e33c:	4b29      	ldr	r3, [pc, #164]	; (800e3e4 <tcp_input+0x7f8>)
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	4618      	mov	r0, r3
 800e342:	f7fd fb7b 	bl	800ba3c <pbuf_free>
      inseg.p = NULL;
 800e346:	4b27      	ldr	r3, [pc, #156]	; (800e3e4 <tcp_input+0x7f8>)
 800e348:	2200      	movs	r2, #0
 800e34a:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800e34c:	e036      	b.n	800e3bc <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800e34e:	4b26      	ldr	r3, [pc, #152]	; (800e3e8 <tcp_input+0x7fc>)
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	899b      	ldrh	r3, [r3, #12]
 800e354:	b29b      	uxth	r3, r3
 800e356:	4618      	mov	r0, r3
 800e358:	f7fb ff5a 	bl	800a210 <lwip_htons>
 800e35c:	4603      	mov	r3, r0
 800e35e:	b2db      	uxtb	r3, r3
 800e360:	f003 0304 	and.w	r3, r3, #4
 800e364:	2b00      	cmp	r3, #0
 800e366:	d118      	bne.n	800e39a <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e368:	4b20      	ldr	r3, [pc, #128]	; (800e3ec <tcp_input+0x800>)
 800e36a:	6819      	ldr	r1, [r3, #0]
 800e36c:	4b20      	ldr	r3, [pc, #128]	; (800e3f0 <tcp_input+0x804>)
 800e36e:	881b      	ldrh	r3, [r3, #0]
 800e370:	461a      	mov	r2, r3
 800e372:	4b20      	ldr	r3, [pc, #128]	; (800e3f4 <tcp_input+0x808>)
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e378:	4b1b      	ldr	r3, [pc, #108]	; (800e3e8 <tcp_input+0x7fc>)
 800e37a:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e37c:	885b      	ldrh	r3, [r3, #2]
 800e37e:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e380:	4a19      	ldr	r2, [pc, #100]	; (800e3e8 <tcp_input+0x7fc>)
 800e382:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e384:	8812      	ldrh	r2, [r2, #0]
 800e386:	b292      	uxth	r2, r2
 800e388:	9202      	str	r2, [sp, #8]
 800e38a:	9301      	str	r3, [sp, #4]
 800e38c:	4b1a      	ldr	r3, [pc, #104]	; (800e3f8 <tcp_input+0x80c>)
 800e38e:	9300      	str	r3, [sp, #0]
 800e390:	4b1a      	ldr	r3, [pc, #104]	; (800e3fc <tcp_input+0x810>)
 800e392:	4602      	mov	r2, r0
 800e394:	2000      	movs	r0, #0
 800e396:	f003 fc7d 	bl	8011c94 <tcp_rst>
    pbuf_free(p);
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f7fd fb4e 	bl	800ba3c <pbuf_free>
  return;
 800e3a0:	e00c      	b.n	800e3bc <tcp_input+0x7d0>
    goto dropped;
 800e3a2:	bf00      	nop
 800e3a4:	e006      	b.n	800e3b4 <tcp_input+0x7c8>
    goto dropped;
 800e3a6:	bf00      	nop
 800e3a8:	e004      	b.n	800e3b4 <tcp_input+0x7c8>
    goto dropped;
 800e3aa:	bf00      	nop
 800e3ac:	e002      	b.n	800e3b4 <tcp_input+0x7c8>
      goto dropped;
 800e3ae:	bf00      	nop
 800e3b0:	e000      	b.n	800e3b4 <tcp_input+0x7c8>
      goto dropped;
 800e3b2:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800e3b4:	6878      	ldr	r0, [r7, #4]
 800e3b6:	f7fd fb41 	bl	800ba3c <pbuf_free>
 800e3ba:	e000      	b.n	800e3be <tcp_input+0x7d2>
  return;
 800e3bc:	bf00      	nop
}
 800e3be:	3724      	adds	r7, #36	; 0x24
 800e3c0:	46bd      	mov	sp, r7
 800e3c2:	bd90      	pop	{r4, r7, pc}
 800e3c4:	24003618 	.word	0x24003618
 800e3c8:	24000121 	.word	0x24000121
 800e3cc:	24003604 	.word	0x24003604
 800e3d0:	2400011c 	.word	0x2400011c
 800e3d4:	24000124 	.word	0x24000124
 800e3d8:	0801714c 	.word	0x0801714c
 800e3dc:	08017300 	.word	0x08017300
 800e3e0:	08017198 	.word	0x08017198
 800e3e4:	240000f4 	.word	0x240000f4
 800e3e8:	24000104 	.word	0x24000104
 800e3ec:	24000118 	.word	0x24000118
 800e3f0:	2400011e 	.word	0x2400011e
 800e3f4:	24000114 	.word	0x24000114
 800e3f8:	24000724 	.word	0x24000724
 800e3fc:	24000728 	.word	0x24000728

0800e400 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b082      	sub	sp, #8
 800e404:	af00      	add	r7, sp, #0
 800e406:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d106      	bne.n	800e41c <tcp_input_delayed_close+0x1c>
 800e40e:	4b17      	ldr	r3, [pc, #92]	; (800e46c <tcp_input_delayed_close+0x6c>)
 800e410:	f240 225a 	movw	r2, #602	; 0x25a
 800e414:	4916      	ldr	r1, [pc, #88]	; (800e470 <tcp_input_delayed_close+0x70>)
 800e416:	4817      	ldr	r0, [pc, #92]	; (800e474 <tcp_input_delayed_close+0x74>)
 800e418:	f006 fcc2 	bl	8014da0 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800e41c:	4b16      	ldr	r3, [pc, #88]	; (800e478 <tcp_input_delayed_close+0x78>)
 800e41e:	781b      	ldrb	r3, [r3, #0]
 800e420:	f003 0310 	and.w	r3, r3, #16
 800e424:	2b00      	cmp	r3, #0
 800e426:	d01c      	beq.n	800e462 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	8b5b      	ldrh	r3, [r3, #26]
 800e42c:	f003 0310 	and.w	r3, r3, #16
 800e430:	2b00      	cmp	r3, #0
 800e432:	d10d      	bne.n	800e450 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d008      	beq.n	800e450 <tcp_input_delayed_close+0x50>
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e444:	687a      	ldr	r2, [r7, #4]
 800e446:	6912      	ldr	r2, [r2, #16]
 800e448:	f06f 010e 	mvn.w	r1, #14
 800e44c:	4610      	mov	r0, r2
 800e44e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e450:	6879      	ldr	r1, [r7, #4]
 800e452:	480a      	ldr	r0, [pc, #40]	; (800e47c <tcp_input_delayed_close+0x7c>)
 800e454:	f7ff fa52 	bl	800d8fc <tcp_pcb_remove>
    tcp_free(pcb);
 800e458:	6878      	ldr	r0, [r7, #4]
 800e45a:	f7fd fd9f 	bl	800bf9c <tcp_free>
    return 1;
 800e45e:	2301      	movs	r3, #1
 800e460:	e000      	b.n	800e464 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800e462:	2300      	movs	r3, #0
}
 800e464:	4618      	mov	r0, r3
 800e466:	3708      	adds	r7, #8
 800e468:	46bd      	mov	sp, r7
 800e46a:	bd80      	pop	{r7, pc}
 800e46c:	0801714c 	.word	0x0801714c
 800e470:	0801731c 	.word	0x0801731c
 800e474:	08017198 	.word	0x08017198
 800e478:	24000121 	.word	0x24000121
 800e47c:	24003604 	.word	0x24003604

0800e480 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800e480:	b590      	push	{r4, r7, lr}
 800e482:	b08b      	sub	sp, #44	; 0x2c
 800e484:	af04      	add	r7, sp, #16
 800e486:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800e488:	4b6f      	ldr	r3, [pc, #444]	; (800e648 <tcp_listen_input+0x1c8>)
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	f003 0304 	and.w	r3, r3, #4
 800e490:	2b00      	cmp	r3, #0
 800e492:	f040 80d2 	bne.w	800e63a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d106      	bne.n	800e4aa <tcp_listen_input+0x2a>
 800e49c:	4b6b      	ldr	r3, [pc, #428]	; (800e64c <tcp_listen_input+0x1cc>)
 800e49e:	f240 2281 	movw	r2, #641	; 0x281
 800e4a2:	496b      	ldr	r1, [pc, #428]	; (800e650 <tcp_listen_input+0x1d0>)
 800e4a4:	486b      	ldr	r0, [pc, #428]	; (800e654 <tcp_listen_input+0x1d4>)
 800e4a6:	f006 fc7b 	bl	8014da0 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800e4aa:	4b67      	ldr	r3, [pc, #412]	; (800e648 <tcp_listen_input+0x1c8>)
 800e4ac:	781b      	ldrb	r3, [r3, #0]
 800e4ae:	f003 0310 	and.w	r3, r3, #16
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d019      	beq.n	800e4ea <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e4b6:	4b68      	ldr	r3, [pc, #416]	; (800e658 <tcp_listen_input+0x1d8>)
 800e4b8:	6819      	ldr	r1, [r3, #0]
 800e4ba:	4b68      	ldr	r3, [pc, #416]	; (800e65c <tcp_listen_input+0x1dc>)
 800e4bc:	881b      	ldrh	r3, [r3, #0]
 800e4be:	461a      	mov	r2, r3
 800e4c0:	4b67      	ldr	r3, [pc, #412]	; (800e660 <tcp_listen_input+0x1e0>)
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e4c6:	4b67      	ldr	r3, [pc, #412]	; (800e664 <tcp_listen_input+0x1e4>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e4ca:	885b      	ldrh	r3, [r3, #2]
 800e4cc:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e4ce:	4a65      	ldr	r2, [pc, #404]	; (800e664 <tcp_listen_input+0x1e4>)
 800e4d0:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e4d2:	8812      	ldrh	r2, [r2, #0]
 800e4d4:	b292      	uxth	r2, r2
 800e4d6:	9202      	str	r2, [sp, #8]
 800e4d8:	9301      	str	r3, [sp, #4]
 800e4da:	4b63      	ldr	r3, [pc, #396]	; (800e668 <tcp_listen_input+0x1e8>)
 800e4dc:	9300      	str	r3, [sp, #0]
 800e4de:	4b63      	ldr	r3, [pc, #396]	; (800e66c <tcp_listen_input+0x1ec>)
 800e4e0:	4602      	mov	r2, r0
 800e4e2:	6878      	ldr	r0, [r7, #4]
 800e4e4:	f003 fbd6 	bl	8011c94 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800e4e8:	e0a9      	b.n	800e63e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800e4ea:	4b57      	ldr	r3, [pc, #348]	; (800e648 <tcp_listen_input+0x1c8>)
 800e4ec:	781b      	ldrb	r3, [r3, #0]
 800e4ee:	f003 0302 	and.w	r3, r3, #2
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	f000 80a3 	beq.w	800e63e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	7d5b      	ldrb	r3, [r3, #21]
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	f7ff f861 	bl	800d5c4 <tcp_alloc>
 800e502:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800e504:	697b      	ldr	r3, [r7, #20]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d111      	bne.n	800e52e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	699b      	ldr	r3, [r3, #24]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d00a      	beq.n	800e528 <tcp_listen_input+0xa8>
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	699b      	ldr	r3, [r3, #24]
 800e516:	687a      	ldr	r2, [r7, #4]
 800e518:	6910      	ldr	r0, [r2, #16]
 800e51a:	f04f 32ff 	mov.w	r2, #4294967295
 800e51e:	2100      	movs	r1, #0
 800e520:	4798      	blx	r3
 800e522:	4603      	mov	r3, r0
 800e524:	73bb      	strb	r3, [r7, #14]
      return;
 800e526:	e08b      	b.n	800e640 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e528:	23f0      	movs	r3, #240	; 0xf0
 800e52a:	73bb      	strb	r3, [r7, #14]
      return;
 800e52c:	e088      	b.n	800e640 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e52e:	4b50      	ldr	r3, [pc, #320]	; (800e670 <tcp_listen_input+0x1f0>)
 800e530:	695a      	ldr	r2, [r3, #20]
 800e532:	697b      	ldr	r3, [r7, #20]
 800e534:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800e536:	4b4e      	ldr	r3, [pc, #312]	; (800e670 <tcp_listen_input+0x1f0>)
 800e538:	691a      	ldr	r2, [r3, #16]
 800e53a:	697b      	ldr	r3, [r7, #20]
 800e53c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	8ada      	ldrh	r2, [r3, #22]
 800e542:	697b      	ldr	r3, [r7, #20]
 800e544:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800e546:	4b47      	ldr	r3, [pc, #284]	; (800e664 <tcp_listen_input+0x1e4>)
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	881b      	ldrh	r3, [r3, #0]
 800e54c:	b29a      	uxth	r2, r3
 800e54e:	697b      	ldr	r3, [r7, #20]
 800e550:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800e552:	697b      	ldr	r3, [r7, #20]
 800e554:	2203      	movs	r2, #3
 800e556:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800e558:	4b41      	ldr	r3, [pc, #260]	; (800e660 <tcp_listen_input+0x1e0>)
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	1c5a      	adds	r2, r3, #1
 800e55e:	697b      	ldr	r3, [r7, #20]
 800e560:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800e562:	697b      	ldr	r3, [r7, #20]
 800e564:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e566:	697b      	ldr	r3, [r7, #20]
 800e568:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800e56a:	6978      	ldr	r0, [r7, #20]
 800e56c:	f7ff fa5a 	bl	800da24 <tcp_next_iss>
 800e570:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800e572:	697b      	ldr	r3, [r7, #20]
 800e574:	693a      	ldr	r2, [r7, #16]
 800e576:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800e578:	697b      	ldr	r3, [r7, #20]
 800e57a:	693a      	ldr	r2, [r7, #16]
 800e57c:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800e57e:	697b      	ldr	r3, [r7, #20]
 800e580:	693a      	ldr	r2, [r7, #16]
 800e582:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	693a      	ldr	r2, [r7, #16]
 800e588:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e58a:	4b35      	ldr	r3, [pc, #212]	; (800e660 <tcp_listen_input+0x1e0>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	1e5a      	subs	r2, r3, #1
 800e590:	697b      	ldr	r3, [r7, #20]
 800e592:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	691a      	ldr	r2, [r3, #16]
 800e598:	697b      	ldr	r3, [r7, #20]
 800e59a:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800e59c:	697b      	ldr	r3, [r7, #20]
 800e59e:	687a      	ldr	r2, [r7, #4]
 800e5a0:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	7a5b      	ldrb	r3, [r3, #9]
 800e5a6:	f003 030c 	and.w	r3, r3, #12
 800e5aa:	b2da      	uxtb	r2, r3
 800e5ac:	697b      	ldr	r3, [r7, #20]
 800e5ae:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	7a1a      	ldrb	r2, [r3, #8]
 800e5b4:	697b      	ldr	r3, [r7, #20]
 800e5b6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800e5b8:	4b2e      	ldr	r3, [pc, #184]	; (800e674 <tcp_listen_input+0x1f4>)
 800e5ba:	681a      	ldr	r2, [r3, #0]
 800e5bc:	697b      	ldr	r3, [r7, #20]
 800e5be:	60da      	str	r2, [r3, #12]
 800e5c0:	4a2c      	ldr	r2, [pc, #176]	; (800e674 <tcp_listen_input+0x1f4>)
 800e5c2:	697b      	ldr	r3, [r7, #20]
 800e5c4:	6013      	str	r3, [r2, #0]
 800e5c6:	f003 fd27 	bl	8012018 <tcp_timer_needed>
 800e5ca:	4b2b      	ldr	r3, [pc, #172]	; (800e678 <tcp_listen_input+0x1f8>)
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800e5d0:	6978      	ldr	r0, [r7, #20]
 800e5d2:	f001 fd8d 	bl	80100f0 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800e5d6:	4b23      	ldr	r3, [pc, #140]	; (800e664 <tcp_listen_input+0x1e4>)
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	89db      	ldrh	r3, [r3, #14]
 800e5dc:	b29a      	uxth	r2, r3
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800e5e4:	697b      	ldr	r3, [r7, #20]
 800e5e6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e5ea:	697b      	ldr	r3, [r7, #20]
 800e5ec:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e5f0:	697b      	ldr	r3, [r7, #20]
 800e5f2:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800e5f4:	697b      	ldr	r3, [r7, #20]
 800e5f6:	3304      	adds	r3, #4
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	f005 f911 	bl	8013820 <ip4_route>
 800e5fe:	4601      	mov	r1, r0
 800e600:	697b      	ldr	r3, [r7, #20]
 800e602:	3304      	adds	r3, #4
 800e604:	461a      	mov	r2, r3
 800e606:	4620      	mov	r0, r4
 800e608:	f7ff fa32 	bl	800da70 <tcp_eff_send_mss_netif>
 800e60c:	4603      	mov	r3, r0
 800e60e:	461a      	mov	r2, r3
 800e610:	697b      	ldr	r3, [r7, #20]
 800e612:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e614:	2112      	movs	r1, #18
 800e616:	6978      	ldr	r0, [r7, #20]
 800e618:	f002 fc9a 	bl	8010f50 <tcp_enqueue_flags>
 800e61c:	4603      	mov	r3, r0
 800e61e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800e620:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d004      	beq.n	800e632 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800e628:	2100      	movs	r1, #0
 800e62a:	6978      	ldr	r0, [r7, #20]
 800e62c:	f7fd fee0 	bl	800c3f0 <tcp_abandon>
      return;
 800e630:	e006      	b.n	800e640 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800e632:	6978      	ldr	r0, [r7, #20]
 800e634:	f002 fd7a 	bl	801112c <tcp_output>
  return;
 800e638:	e001      	b.n	800e63e <tcp_listen_input+0x1be>
    return;
 800e63a:	bf00      	nop
 800e63c:	e000      	b.n	800e640 <tcp_listen_input+0x1c0>
  return;
 800e63e:	bf00      	nop
}
 800e640:	371c      	adds	r7, #28
 800e642:	46bd      	mov	sp, r7
 800e644:	bd90      	pop	{r4, r7, pc}
 800e646:	bf00      	nop
 800e648:	24000120 	.word	0x24000120
 800e64c:	0801714c 	.word	0x0801714c
 800e650:	08017344 	.word	0x08017344
 800e654:	08017198 	.word	0x08017198
 800e658:	24000118 	.word	0x24000118
 800e65c:	2400011e 	.word	0x2400011e
 800e660:	24000114 	.word	0x24000114
 800e664:	24000104 	.word	0x24000104
 800e668:	24000724 	.word	0x24000724
 800e66c:	24000728 	.word	0x24000728
 800e670:	24000714 	.word	0x24000714
 800e674:	24003604 	.word	0x24003604
 800e678:	24003600 	.word	0x24003600

0800e67c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800e67c:	b580      	push	{r7, lr}
 800e67e:	b086      	sub	sp, #24
 800e680:	af04      	add	r7, sp, #16
 800e682:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800e684:	4b2f      	ldr	r3, [pc, #188]	; (800e744 <tcp_timewait_input+0xc8>)
 800e686:	781b      	ldrb	r3, [r3, #0]
 800e688:	f003 0304 	and.w	r3, r3, #4
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d153      	bne.n	800e738 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d106      	bne.n	800e6a4 <tcp_timewait_input+0x28>
 800e696:	4b2c      	ldr	r3, [pc, #176]	; (800e748 <tcp_timewait_input+0xcc>)
 800e698:	f240 22ee 	movw	r2, #750	; 0x2ee
 800e69c:	492b      	ldr	r1, [pc, #172]	; (800e74c <tcp_timewait_input+0xd0>)
 800e69e:	482c      	ldr	r0, [pc, #176]	; (800e750 <tcp_timewait_input+0xd4>)
 800e6a0:	f006 fb7e 	bl	8014da0 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800e6a4:	4b27      	ldr	r3, [pc, #156]	; (800e744 <tcp_timewait_input+0xc8>)
 800e6a6:	781b      	ldrb	r3, [r3, #0]
 800e6a8:	f003 0302 	and.w	r3, r3, #2
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d02a      	beq.n	800e706 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800e6b0:	4b28      	ldr	r3, [pc, #160]	; (800e754 <tcp_timewait_input+0xd8>)
 800e6b2:	681a      	ldr	r2, [r3, #0]
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6b8:	1ad3      	subs	r3, r2, r3
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	db2d      	blt.n	800e71a <tcp_timewait_input+0x9e>
 800e6be:	4b25      	ldr	r3, [pc, #148]	; (800e754 <tcp_timewait_input+0xd8>)
 800e6c0:	681a      	ldr	r2, [r3, #0]
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6c6:	6879      	ldr	r1, [r7, #4]
 800e6c8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e6ca:	440b      	add	r3, r1
 800e6cc:	1ad3      	subs	r3, r2, r3
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	dc23      	bgt.n	800e71a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e6d2:	4b21      	ldr	r3, [pc, #132]	; (800e758 <tcp_timewait_input+0xdc>)
 800e6d4:	6819      	ldr	r1, [r3, #0]
 800e6d6:	4b21      	ldr	r3, [pc, #132]	; (800e75c <tcp_timewait_input+0xe0>)
 800e6d8:	881b      	ldrh	r3, [r3, #0]
 800e6da:	461a      	mov	r2, r3
 800e6dc:	4b1d      	ldr	r3, [pc, #116]	; (800e754 <tcp_timewait_input+0xd8>)
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e6e2:	4b1f      	ldr	r3, [pc, #124]	; (800e760 <tcp_timewait_input+0xe4>)
 800e6e4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e6e6:	885b      	ldrh	r3, [r3, #2]
 800e6e8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e6ea:	4a1d      	ldr	r2, [pc, #116]	; (800e760 <tcp_timewait_input+0xe4>)
 800e6ec:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e6ee:	8812      	ldrh	r2, [r2, #0]
 800e6f0:	b292      	uxth	r2, r2
 800e6f2:	9202      	str	r2, [sp, #8]
 800e6f4:	9301      	str	r3, [sp, #4]
 800e6f6:	4b1b      	ldr	r3, [pc, #108]	; (800e764 <tcp_timewait_input+0xe8>)
 800e6f8:	9300      	str	r3, [sp, #0]
 800e6fa:	4b1b      	ldr	r3, [pc, #108]	; (800e768 <tcp_timewait_input+0xec>)
 800e6fc:	4602      	mov	r2, r0
 800e6fe:	6878      	ldr	r0, [r7, #4]
 800e700:	f003 fac8 	bl	8011c94 <tcp_rst>
      return;
 800e704:	e01b      	b.n	800e73e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800e706:	4b0f      	ldr	r3, [pc, #60]	; (800e744 <tcp_timewait_input+0xc8>)
 800e708:	781b      	ldrb	r3, [r3, #0]
 800e70a:	f003 0301 	and.w	r3, r3, #1
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d003      	beq.n	800e71a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800e712:	4b16      	ldr	r3, [pc, #88]	; (800e76c <tcp_timewait_input+0xf0>)
 800e714:	681a      	ldr	r2, [r3, #0]
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800e71a:	4b10      	ldr	r3, [pc, #64]	; (800e75c <tcp_timewait_input+0xe0>)
 800e71c:	881b      	ldrh	r3, [r3, #0]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d00c      	beq.n	800e73c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	8b5b      	ldrh	r3, [r3, #26]
 800e726:	f043 0302 	orr.w	r3, r3, #2
 800e72a:	b29a      	uxth	r2, r3
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e730:	6878      	ldr	r0, [r7, #4]
 800e732:	f002 fcfb 	bl	801112c <tcp_output>
  }
  return;
 800e736:	e001      	b.n	800e73c <tcp_timewait_input+0xc0>
    return;
 800e738:	bf00      	nop
 800e73a:	e000      	b.n	800e73e <tcp_timewait_input+0xc2>
  return;
 800e73c:	bf00      	nop
}
 800e73e:	3708      	adds	r7, #8
 800e740:	46bd      	mov	sp, r7
 800e742:	bd80      	pop	{r7, pc}
 800e744:	24000120 	.word	0x24000120
 800e748:	0801714c 	.word	0x0801714c
 800e74c:	08017364 	.word	0x08017364
 800e750:	08017198 	.word	0x08017198
 800e754:	24000114 	.word	0x24000114
 800e758:	24000118 	.word	0x24000118
 800e75c:	2400011e 	.word	0x2400011e
 800e760:	24000104 	.word	0x24000104
 800e764:	24000724 	.word	0x24000724
 800e768:	24000728 	.word	0x24000728
 800e76c:	24003608 	.word	0x24003608

0800e770 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800e770:	b590      	push	{r4, r7, lr}
 800e772:	b08d      	sub	sp, #52	; 0x34
 800e774:	af04      	add	r7, sp, #16
 800e776:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800e778:	2300      	movs	r3, #0
 800e77a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800e77c:	2300      	movs	r3, #0
 800e77e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d106      	bne.n	800e794 <tcp_process+0x24>
 800e786:	4ba5      	ldr	r3, [pc, #660]	; (800ea1c <tcp_process+0x2ac>)
 800e788:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800e78c:	49a4      	ldr	r1, [pc, #656]	; (800ea20 <tcp_process+0x2b0>)
 800e78e:	48a5      	ldr	r0, [pc, #660]	; (800ea24 <tcp_process+0x2b4>)
 800e790:	f006 fb06 	bl	8014da0 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800e794:	4ba4      	ldr	r3, [pc, #656]	; (800ea28 <tcp_process+0x2b8>)
 800e796:	781b      	ldrb	r3, [r3, #0]
 800e798:	f003 0304 	and.w	r3, r3, #4
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d04e      	beq.n	800e83e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	7d1b      	ldrb	r3, [r3, #20]
 800e7a4:	2b02      	cmp	r3, #2
 800e7a6:	d108      	bne.n	800e7ba <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e7ac:	4b9f      	ldr	r3, [pc, #636]	; (800ea2c <tcp_process+0x2bc>)
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	429a      	cmp	r2, r3
 800e7b2:	d123      	bne.n	800e7fc <tcp_process+0x8c>
        acceptable = 1;
 800e7b4:	2301      	movs	r3, #1
 800e7b6:	76fb      	strb	r3, [r7, #27]
 800e7b8:	e020      	b.n	800e7fc <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e7be:	4b9c      	ldr	r3, [pc, #624]	; (800ea30 <tcp_process+0x2c0>)
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	429a      	cmp	r2, r3
 800e7c4:	d102      	bne.n	800e7cc <tcp_process+0x5c>
        acceptable = 1;
 800e7c6:	2301      	movs	r3, #1
 800e7c8:	76fb      	strb	r3, [r7, #27]
 800e7ca:	e017      	b.n	800e7fc <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e7cc:	4b98      	ldr	r3, [pc, #608]	; (800ea30 <tcp_process+0x2c0>)
 800e7ce:	681a      	ldr	r2, [r3, #0]
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7d4:	1ad3      	subs	r3, r2, r3
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	db10      	blt.n	800e7fc <tcp_process+0x8c>
 800e7da:	4b95      	ldr	r3, [pc, #596]	; (800ea30 <tcp_process+0x2c0>)
 800e7dc:	681a      	ldr	r2, [r3, #0]
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7e2:	6879      	ldr	r1, [r7, #4]
 800e7e4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e7e6:	440b      	add	r3, r1
 800e7e8:	1ad3      	subs	r3, r2, r3
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	dc06      	bgt.n	800e7fc <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	8b5b      	ldrh	r3, [r3, #26]
 800e7f2:	f043 0302 	orr.w	r3, r3, #2
 800e7f6:	b29a      	uxth	r2, r3
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800e7fc:	7efb      	ldrb	r3, [r7, #27]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d01b      	beq.n	800e83a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	7d1b      	ldrb	r3, [r3, #20]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d106      	bne.n	800e818 <tcp_process+0xa8>
 800e80a:	4b84      	ldr	r3, [pc, #528]	; (800ea1c <tcp_process+0x2ac>)
 800e80c:	f44f 724e 	mov.w	r2, #824	; 0x338
 800e810:	4988      	ldr	r1, [pc, #544]	; (800ea34 <tcp_process+0x2c4>)
 800e812:	4884      	ldr	r0, [pc, #528]	; (800ea24 <tcp_process+0x2b4>)
 800e814:	f006 fac4 	bl	8014da0 <iprintf>
      recv_flags |= TF_RESET;
 800e818:	4b87      	ldr	r3, [pc, #540]	; (800ea38 <tcp_process+0x2c8>)
 800e81a:	781b      	ldrb	r3, [r3, #0]
 800e81c:	f043 0308 	orr.w	r3, r3, #8
 800e820:	b2da      	uxtb	r2, r3
 800e822:	4b85      	ldr	r3, [pc, #532]	; (800ea38 <tcp_process+0x2c8>)
 800e824:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	8b5b      	ldrh	r3, [r3, #26]
 800e82a:	f023 0301 	bic.w	r3, r3, #1
 800e82e:	b29a      	uxth	r2, r3
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800e834:	f06f 030d 	mvn.w	r3, #13
 800e838:	e37a      	b.n	800ef30 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800e83a:	2300      	movs	r3, #0
 800e83c:	e378      	b.n	800ef30 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e83e:	4b7a      	ldr	r3, [pc, #488]	; (800ea28 <tcp_process+0x2b8>)
 800e840:	781b      	ldrb	r3, [r3, #0]
 800e842:	f003 0302 	and.w	r3, r3, #2
 800e846:	2b00      	cmp	r3, #0
 800e848:	d010      	beq.n	800e86c <tcp_process+0xfc>
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	7d1b      	ldrb	r3, [r3, #20]
 800e84e:	2b02      	cmp	r3, #2
 800e850:	d00c      	beq.n	800e86c <tcp_process+0xfc>
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	7d1b      	ldrb	r3, [r3, #20]
 800e856:	2b03      	cmp	r3, #3
 800e858:	d008      	beq.n	800e86c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	8b5b      	ldrh	r3, [r3, #26]
 800e85e:	f043 0302 	orr.w	r3, r3, #2
 800e862:	b29a      	uxth	r2, r3
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800e868:	2300      	movs	r3, #0
 800e86a:	e361      	b.n	800ef30 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	8b5b      	ldrh	r3, [r3, #26]
 800e870:	f003 0310 	and.w	r3, r3, #16
 800e874:	2b00      	cmp	r3, #0
 800e876:	d103      	bne.n	800e880 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800e878:	4b70      	ldr	r3, [pc, #448]	; (800ea3c <tcp_process+0x2cc>)
 800e87a:	681a      	ldr	r2, [r3, #0]
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	2200      	movs	r2, #0
 800e884:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	2200      	movs	r2, #0
 800e88c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	f001 fc2d 	bl	80100f0 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	7d1b      	ldrb	r3, [r3, #20]
 800e89a:	3b02      	subs	r3, #2
 800e89c:	2b07      	cmp	r3, #7
 800e89e:	f200 8337 	bhi.w	800ef10 <tcp_process+0x7a0>
 800e8a2:	a201      	add	r2, pc, #4	; (adr r2, 800e8a8 <tcp_process+0x138>)
 800e8a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8a8:	0800e8c9 	.word	0x0800e8c9
 800e8ac:	0800eaf9 	.word	0x0800eaf9
 800e8b0:	0800ec71 	.word	0x0800ec71
 800e8b4:	0800ec9b 	.word	0x0800ec9b
 800e8b8:	0800edbf 	.word	0x0800edbf
 800e8bc:	0800ec71 	.word	0x0800ec71
 800e8c0:	0800ee4b 	.word	0x0800ee4b
 800e8c4:	0800eedb 	.word	0x0800eedb
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800e8c8:	4b57      	ldr	r3, [pc, #348]	; (800ea28 <tcp_process+0x2b8>)
 800e8ca:	781b      	ldrb	r3, [r3, #0]
 800e8cc:	f003 0310 	and.w	r3, r3, #16
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	f000 80e4 	beq.w	800ea9e <tcp_process+0x32e>
 800e8d6:	4b54      	ldr	r3, [pc, #336]	; (800ea28 <tcp_process+0x2b8>)
 800e8d8:	781b      	ldrb	r3, [r3, #0]
 800e8da:	f003 0302 	and.w	r3, r3, #2
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	f000 80dd 	beq.w	800ea9e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8e8:	1c5a      	adds	r2, r3, #1
 800e8ea:	4b50      	ldr	r3, [pc, #320]	; (800ea2c <tcp_process+0x2bc>)
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	429a      	cmp	r2, r3
 800e8f0:	f040 80d5 	bne.w	800ea9e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800e8f4:	4b4e      	ldr	r3, [pc, #312]	; (800ea30 <tcp_process+0x2c0>)
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	1c5a      	adds	r2, r3, #1
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800e906:	4b49      	ldr	r3, [pc, #292]	; (800ea2c <tcp_process+0x2bc>)
 800e908:	681a      	ldr	r2, [r3, #0]
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800e90e:	4b4c      	ldr	r3, [pc, #304]	; (800ea40 <tcp_process+0x2d0>)
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	89db      	ldrh	r3, [r3, #14]
 800e914:	b29a      	uxth	r2, r3
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800e928:	4b41      	ldr	r3, [pc, #260]	; (800ea30 <tcp_process+0x2c0>)
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	1e5a      	subs	r2, r3, #1
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2204      	movs	r2, #4
 800e936:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	3304      	adds	r3, #4
 800e940:	4618      	mov	r0, r3
 800e942:	f004 ff6d 	bl	8013820 <ip4_route>
 800e946:	4601      	mov	r1, r0
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	3304      	adds	r3, #4
 800e94c:	461a      	mov	r2, r3
 800e94e:	4620      	mov	r0, r4
 800e950:	f7ff f88e 	bl	800da70 <tcp_eff_send_mss_netif>
 800e954:	4603      	mov	r3, r0
 800e956:	461a      	mov	r2, r3
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e960:	009a      	lsls	r2, r3, #2
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e966:	005b      	lsls	r3, r3, #1
 800e968:	f241 111c 	movw	r1, #4380	; 0x111c
 800e96c:	428b      	cmp	r3, r1
 800e96e:	bf38      	it	cc
 800e970:	460b      	movcc	r3, r1
 800e972:	429a      	cmp	r2, r3
 800e974:	d204      	bcs.n	800e980 <tcp_process+0x210>
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e97a:	009b      	lsls	r3, r3, #2
 800e97c:	b29b      	uxth	r3, r3
 800e97e:	e00d      	b.n	800e99c <tcp_process+0x22c>
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e984:	005b      	lsls	r3, r3, #1
 800e986:	f241 121c 	movw	r2, #4380	; 0x111c
 800e98a:	4293      	cmp	r3, r2
 800e98c:	d904      	bls.n	800e998 <tcp_process+0x228>
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e992:	005b      	lsls	r3, r3, #1
 800e994:	b29b      	uxth	r3, r3
 800e996:	e001      	b.n	800e99c <tcp_process+0x22c>
 800e998:	f241 131c 	movw	r3, #4380	; 0x111c
 800e99c:	687a      	ldr	r2, [r7, #4]
 800e99e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d106      	bne.n	800e9ba <tcp_process+0x24a>
 800e9ac:	4b1b      	ldr	r3, [pc, #108]	; (800ea1c <tcp_process+0x2ac>)
 800e9ae:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800e9b2:	4924      	ldr	r1, [pc, #144]	; (800ea44 <tcp_process+0x2d4>)
 800e9b4:	481b      	ldr	r0, [pc, #108]	; (800ea24 <tcp_process+0x2b4>)
 800e9b6:	f006 f9f3 	bl	8014da0 <iprintf>
        --pcb->snd_queuelen;
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800e9c0:	3b01      	subs	r3, #1
 800e9c2:	b29a      	uxth	r2, r3
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e9ce:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800e9d0:	69fb      	ldr	r3, [r7, #28]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d111      	bne.n	800e9fa <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e9da:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800e9dc:	69fb      	ldr	r3, [r7, #28]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d106      	bne.n	800e9f0 <tcp_process+0x280>
 800e9e2:	4b0e      	ldr	r3, [pc, #56]	; (800ea1c <tcp_process+0x2ac>)
 800e9e4:	f44f 725d 	mov.w	r2, #884	; 0x374
 800e9e8:	4917      	ldr	r1, [pc, #92]	; (800ea48 <tcp_process+0x2d8>)
 800e9ea:	480e      	ldr	r0, [pc, #56]	; (800ea24 <tcp_process+0x2b4>)
 800e9ec:	f006 f9d8 	bl	8014da0 <iprintf>
          pcb->unsent = rseg->next;
 800e9f0:	69fb      	ldr	r3, [r7, #28]
 800e9f2:	681a      	ldr	r2, [r3, #0]
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	66da      	str	r2, [r3, #108]	; 0x6c
 800e9f8:	e003      	b.n	800ea02 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 800e9fa:	69fb      	ldr	r3, [r7, #28]
 800e9fc:	681a      	ldr	r2, [r3, #0]
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800ea02:	69f8      	ldr	r0, [r7, #28]
 800ea04:	f7fe fc57 	bl	800d2b6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d11d      	bne.n	800ea4c <tcp_process+0x2dc>
          pcb->rtime = -1;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ea16:	861a      	strh	r2, [r3, #48]	; 0x30
 800ea18:	e01f      	b.n	800ea5a <tcp_process+0x2ea>
 800ea1a:	bf00      	nop
 800ea1c:	0801714c 	.word	0x0801714c
 800ea20:	08017384 	.word	0x08017384
 800ea24:	08017198 	.word	0x08017198
 800ea28:	24000120 	.word	0x24000120
 800ea2c:	24000118 	.word	0x24000118
 800ea30:	24000114 	.word	0x24000114
 800ea34:	080173a0 	.word	0x080173a0
 800ea38:	24000121 	.word	0x24000121
 800ea3c:	24003608 	.word	0x24003608
 800ea40:	24000104 	.word	0x24000104
 800ea44:	080173c0 	.word	0x080173c0
 800ea48:	080173d8 	.word	0x080173d8
        } else {
          pcb->rtime = 0;
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	2200      	movs	r2, #0
 800ea50:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	2200      	movs	r2, #0
 800ea56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d00a      	beq.n	800ea7a <tcp_process+0x30a>
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ea6a:	687a      	ldr	r2, [r7, #4]
 800ea6c:	6910      	ldr	r0, [r2, #16]
 800ea6e:	2200      	movs	r2, #0
 800ea70:	6879      	ldr	r1, [r7, #4]
 800ea72:	4798      	blx	r3
 800ea74:	4603      	mov	r3, r0
 800ea76:	76bb      	strb	r3, [r7, #26]
 800ea78:	e001      	b.n	800ea7e <tcp_process+0x30e>
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800ea7e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ea82:	f113 0f0d 	cmn.w	r3, #13
 800ea86:	d102      	bne.n	800ea8e <tcp_process+0x31e>
          return ERR_ABRT;
 800ea88:	f06f 030c 	mvn.w	r3, #12
 800ea8c:	e250      	b.n	800ef30 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	8b5b      	ldrh	r3, [r3, #26]
 800ea92:	f043 0302 	orr.w	r3, r3, #2
 800ea96:	b29a      	uxth	r2, r3
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800ea9c:	e23a      	b.n	800ef14 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800ea9e:	4b9d      	ldr	r3, [pc, #628]	; (800ed14 <tcp_process+0x5a4>)
 800eaa0:	781b      	ldrb	r3, [r3, #0]
 800eaa2:	f003 0310 	and.w	r3, r3, #16
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	f000 8234 	beq.w	800ef14 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eaac:	4b9a      	ldr	r3, [pc, #616]	; (800ed18 <tcp_process+0x5a8>)
 800eaae:	6819      	ldr	r1, [r3, #0]
 800eab0:	4b9a      	ldr	r3, [pc, #616]	; (800ed1c <tcp_process+0x5ac>)
 800eab2:	881b      	ldrh	r3, [r3, #0]
 800eab4:	461a      	mov	r2, r3
 800eab6:	4b9a      	ldr	r3, [pc, #616]	; (800ed20 <tcp_process+0x5b0>)
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800eabc:	4b99      	ldr	r3, [pc, #612]	; (800ed24 <tcp_process+0x5b4>)
 800eabe:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eac0:	885b      	ldrh	r3, [r3, #2]
 800eac2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800eac4:	4a97      	ldr	r2, [pc, #604]	; (800ed24 <tcp_process+0x5b4>)
 800eac6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eac8:	8812      	ldrh	r2, [r2, #0]
 800eaca:	b292      	uxth	r2, r2
 800eacc:	9202      	str	r2, [sp, #8]
 800eace:	9301      	str	r3, [sp, #4]
 800ead0:	4b95      	ldr	r3, [pc, #596]	; (800ed28 <tcp_process+0x5b8>)
 800ead2:	9300      	str	r3, [sp, #0]
 800ead4:	4b95      	ldr	r3, [pc, #596]	; (800ed2c <tcp_process+0x5bc>)
 800ead6:	4602      	mov	r2, r0
 800ead8:	6878      	ldr	r0, [r7, #4]
 800eada:	f003 f8db 	bl	8011c94 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800eae4:	2b05      	cmp	r3, #5
 800eae6:	f200 8215 	bhi.w	800ef14 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	2200      	movs	r2, #0
 800eaee:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800eaf0:	6878      	ldr	r0, [r7, #4]
 800eaf2:	f002 fea5 	bl	8011840 <tcp_rexmit_rto>
      break;
 800eaf6:	e20d      	b.n	800ef14 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800eaf8:	4b86      	ldr	r3, [pc, #536]	; (800ed14 <tcp_process+0x5a4>)
 800eafa:	781b      	ldrb	r3, [r3, #0]
 800eafc:	f003 0310 	and.w	r3, r3, #16
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	f000 80a1 	beq.w	800ec48 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800eb06:	4b84      	ldr	r3, [pc, #528]	; (800ed18 <tcp_process+0x5a8>)
 800eb08:	681a      	ldr	r2, [r3, #0]
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb0e:	1ad3      	subs	r3, r2, r3
 800eb10:	3b01      	subs	r3, #1
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	db7e      	blt.n	800ec14 <tcp_process+0x4a4>
 800eb16:	4b80      	ldr	r3, [pc, #512]	; (800ed18 <tcp_process+0x5a8>)
 800eb18:	681a      	ldr	r2, [r3, #0]
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eb1e:	1ad3      	subs	r3, r2, r3
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	dc77      	bgt.n	800ec14 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2204      	movs	r2, #4
 800eb28:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d102      	bne.n	800eb38 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800eb32:	23fa      	movs	r3, #250	; 0xfa
 800eb34:	76bb      	strb	r3, [r7, #26]
 800eb36:	e01d      	b.n	800eb74 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eb3c:	699b      	ldr	r3, [r3, #24]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d106      	bne.n	800eb50 <tcp_process+0x3e0>
 800eb42:	4b7b      	ldr	r3, [pc, #492]	; (800ed30 <tcp_process+0x5c0>)
 800eb44:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800eb48:	497a      	ldr	r1, [pc, #488]	; (800ed34 <tcp_process+0x5c4>)
 800eb4a:	487b      	ldr	r0, [pc, #492]	; (800ed38 <tcp_process+0x5c8>)
 800eb4c:	f006 f928 	bl	8014da0 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eb54:	699b      	ldr	r3, [r3, #24]
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d00a      	beq.n	800eb70 <tcp_process+0x400>
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eb5e:	699b      	ldr	r3, [r3, #24]
 800eb60:	687a      	ldr	r2, [r7, #4]
 800eb62:	6910      	ldr	r0, [r2, #16]
 800eb64:	2200      	movs	r2, #0
 800eb66:	6879      	ldr	r1, [r7, #4]
 800eb68:	4798      	blx	r3
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	76bb      	strb	r3, [r7, #26]
 800eb6e:	e001      	b.n	800eb74 <tcp_process+0x404>
 800eb70:	23f0      	movs	r3, #240	; 0xf0
 800eb72:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800eb74:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d00a      	beq.n	800eb92 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800eb7c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800eb80:	f113 0f0d 	cmn.w	r3, #13
 800eb84:	d002      	beq.n	800eb8c <tcp_process+0x41c>
              tcp_abort(pcb);
 800eb86:	6878      	ldr	r0, [r7, #4]
 800eb88:	f7fd fcf0 	bl	800c56c <tcp_abort>
            }
            return ERR_ABRT;
 800eb8c:	f06f 030c 	mvn.w	r3, #12
 800eb90:	e1ce      	b.n	800ef30 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800eb92:	6878      	ldr	r0, [r7, #4]
 800eb94:	f000 fae0 	bl	800f158 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800eb98:	4b68      	ldr	r3, [pc, #416]	; (800ed3c <tcp_process+0x5cc>)
 800eb9a:	881b      	ldrh	r3, [r3, #0]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d005      	beq.n	800ebac <tcp_process+0x43c>
            recv_acked--;
 800eba0:	4b66      	ldr	r3, [pc, #408]	; (800ed3c <tcp_process+0x5cc>)
 800eba2:	881b      	ldrh	r3, [r3, #0]
 800eba4:	3b01      	subs	r3, #1
 800eba6:	b29a      	uxth	r2, r3
 800eba8:	4b64      	ldr	r3, [pc, #400]	; (800ed3c <tcp_process+0x5cc>)
 800ebaa:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ebb0:	009a      	lsls	r2, r3, #2
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ebb6:	005b      	lsls	r3, r3, #1
 800ebb8:	f241 111c 	movw	r1, #4380	; 0x111c
 800ebbc:	428b      	cmp	r3, r1
 800ebbe:	bf38      	it	cc
 800ebc0:	460b      	movcc	r3, r1
 800ebc2:	429a      	cmp	r2, r3
 800ebc4:	d204      	bcs.n	800ebd0 <tcp_process+0x460>
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ebca:	009b      	lsls	r3, r3, #2
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	e00d      	b.n	800ebec <tcp_process+0x47c>
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ebd4:	005b      	lsls	r3, r3, #1
 800ebd6:	f241 121c 	movw	r2, #4380	; 0x111c
 800ebda:	4293      	cmp	r3, r2
 800ebdc:	d904      	bls.n	800ebe8 <tcp_process+0x478>
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ebe2:	005b      	lsls	r3, r3, #1
 800ebe4:	b29b      	uxth	r3, r3
 800ebe6:	e001      	b.n	800ebec <tcp_process+0x47c>
 800ebe8:	f241 131c 	movw	r3, #4380	; 0x111c
 800ebec:	687a      	ldr	r2, [r7, #4]
 800ebee:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800ebf2:	4b53      	ldr	r3, [pc, #332]	; (800ed40 <tcp_process+0x5d0>)
 800ebf4:	781b      	ldrb	r3, [r3, #0]
 800ebf6:	f003 0320 	and.w	r3, r3, #32
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d037      	beq.n	800ec6e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	8b5b      	ldrh	r3, [r3, #26]
 800ec02:	f043 0302 	orr.w	r3, r3, #2
 800ec06:	b29a      	uxth	r2, r3
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	2207      	movs	r2, #7
 800ec10:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800ec12:	e02c      	b.n	800ec6e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec14:	4b40      	ldr	r3, [pc, #256]	; (800ed18 <tcp_process+0x5a8>)
 800ec16:	6819      	ldr	r1, [r3, #0]
 800ec18:	4b40      	ldr	r3, [pc, #256]	; (800ed1c <tcp_process+0x5ac>)
 800ec1a:	881b      	ldrh	r3, [r3, #0]
 800ec1c:	461a      	mov	r2, r3
 800ec1e:	4b40      	ldr	r3, [pc, #256]	; (800ed20 <tcp_process+0x5b0>)
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ec24:	4b3f      	ldr	r3, [pc, #252]	; (800ed24 <tcp_process+0x5b4>)
 800ec26:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec28:	885b      	ldrh	r3, [r3, #2]
 800ec2a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ec2c:	4a3d      	ldr	r2, [pc, #244]	; (800ed24 <tcp_process+0x5b4>)
 800ec2e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec30:	8812      	ldrh	r2, [r2, #0]
 800ec32:	b292      	uxth	r2, r2
 800ec34:	9202      	str	r2, [sp, #8]
 800ec36:	9301      	str	r3, [sp, #4]
 800ec38:	4b3b      	ldr	r3, [pc, #236]	; (800ed28 <tcp_process+0x5b8>)
 800ec3a:	9300      	str	r3, [sp, #0]
 800ec3c:	4b3b      	ldr	r3, [pc, #236]	; (800ed2c <tcp_process+0x5bc>)
 800ec3e:	4602      	mov	r2, r0
 800ec40:	6878      	ldr	r0, [r7, #4]
 800ec42:	f003 f827 	bl	8011c94 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800ec46:	e167      	b.n	800ef18 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800ec48:	4b32      	ldr	r3, [pc, #200]	; (800ed14 <tcp_process+0x5a4>)
 800ec4a:	781b      	ldrb	r3, [r3, #0]
 800ec4c:	f003 0302 	and.w	r3, r3, #2
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	f000 8161 	beq.w	800ef18 <tcp_process+0x7a8>
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec5a:	1e5a      	subs	r2, r3, #1
 800ec5c:	4b30      	ldr	r3, [pc, #192]	; (800ed20 <tcp_process+0x5b0>)
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	429a      	cmp	r2, r3
 800ec62:	f040 8159 	bne.w	800ef18 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800ec66:	6878      	ldr	r0, [r7, #4]
 800ec68:	f002 fe0c 	bl	8011884 <tcp_rexmit>
      break;
 800ec6c:	e154      	b.n	800ef18 <tcp_process+0x7a8>
 800ec6e:	e153      	b.n	800ef18 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800ec70:	6878      	ldr	r0, [r7, #4]
 800ec72:	f000 fa71 	bl	800f158 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800ec76:	4b32      	ldr	r3, [pc, #200]	; (800ed40 <tcp_process+0x5d0>)
 800ec78:	781b      	ldrb	r3, [r3, #0]
 800ec7a:	f003 0320 	and.w	r3, r3, #32
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	f000 814c 	beq.w	800ef1c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	8b5b      	ldrh	r3, [r3, #26]
 800ec88:	f043 0302 	orr.w	r3, r3, #2
 800ec8c:	b29a      	uxth	r2, r3
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	2207      	movs	r2, #7
 800ec96:	751a      	strb	r2, [r3, #20]
      }
      break;
 800ec98:	e140      	b.n	800ef1c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800ec9a:	6878      	ldr	r0, [r7, #4]
 800ec9c:	f000 fa5c 	bl	800f158 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800eca0:	4b27      	ldr	r3, [pc, #156]	; (800ed40 <tcp_process+0x5d0>)
 800eca2:	781b      	ldrb	r3, [r3, #0]
 800eca4:	f003 0320 	and.w	r3, r3, #32
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d071      	beq.n	800ed90 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ecac:	4b19      	ldr	r3, [pc, #100]	; (800ed14 <tcp_process+0x5a4>)
 800ecae:	781b      	ldrb	r3, [r3, #0]
 800ecb0:	f003 0310 	and.w	r3, r3, #16
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d060      	beq.n	800ed7a <tcp_process+0x60a>
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ecbc:	4b16      	ldr	r3, [pc, #88]	; (800ed18 <tcp_process+0x5a8>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	429a      	cmp	r2, r3
 800ecc2:	d15a      	bne.n	800ed7a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d156      	bne.n	800ed7a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	8b5b      	ldrh	r3, [r3, #26]
 800ecd0:	f043 0302 	orr.w	r3, r3, #2
 800ecd4:	b29a      	uxth	r2, r3
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800ecda:	6878      	ldr	r0, [r7, #4]
 800ecdc:	f7fe fdbe 	bl	800d85c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800ece0:	4b18      	ldr	r3, [pc, #96]	; (800ed44 <tcp_process+0x5d4>)
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	687a      	ldr	r2, [r7, #4]
 800ece6:	429a      	cmp	r2, r3
 800ece8:	d105      	bne.n	800ecf6 <tcp_process+0x586>
 800ecea:	4b16      	ldr	r3, [pc, #88]	; (800ed44 <tcp_process+0x5d4>)
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	68db      	ldr	r3, [r3, #12]
 800ecf0:	4a14      	ldr	r2, [pc, #80]	; (800ed44 <tcp_process+0x5d4>)
 800ecf2:	6013      	str	r3, [r2, #0]
 800ecf4:	e02e      	b.n	800ed54 <tcp_process+0x5e4>
 800ecf6:	4b13      	ldr	r3, [pc, #76]	; (800ed44 <tcp_process+0x5d4>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	617b      	str	r3, [r7, #20]
 800ecfc:	e027      	b.n	800ed4e <tcp_process+0x5de>
 800ecfe:	697b      	ldr	r3, [r7, #20]
 800ed00:	68db      	ldr	r3, [r3, #12]
 800ed02:	687a      	ldr	r2, [r7, #4]
 800ed04:	429a      	cmp	r2, r3
 800ed06:	d11f      	bne.n	800ed48 <tcp_process+0x5d8>
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	68da      	ldr	r2, [r3, #12]
 800ed0c:	697b      	ldr	r3, [r7, #20]
 800ed0e:	60da      	str	r2, [r3, #12]
 800ed10:	e020      	b.n	800ed54 <tcp_process+0x5e4>
 800ed12:	bf00      	nop
 800ed14:	24000120 	.word	0x24000120
 800ed18:	24000118 	.word	0x24000118
 800ed1c:	2400011e 	.word	0x2400011e
 800ed20:	24000114 	.word	0x24000114
 800ed24:	24000104 	.word	0x24000104
 800ed28:	24000724 	.word	0x24000724
 800ed2c:	24000728 	.word	0x24000728
 800ed30:	0801714c 	.word	0x0801714c
 800ed34:	080173ec 	.word	0x080173ec
 800ed38:	08017198 	.word	0x08017198
 800ed3c:	2400011c 	.word	0x2400011c
 800ed40:	24000121 	.word	0x24000121
 800ed44:	24003604 	.word	0x24003604
 800ed48:	697b      	ldr	r3, [r7, #20]
 800ed4a:	68db      	ldr	r3, [r3, #12]
 800ed4c:	617b      	str	r3, [r7, #20]
 800ed4e:	697b      	ldr	r3, [r7, #20]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d1d4      	bne.n	800ecfe <tcp_process+0x58e>
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	2200      	movs	r2, #0
 800ed58:	60da      	str	r2, [r3, #12]
 800ed5a:	4b77      	ldr	r3, [pc, #476]	; (800ef38 <tcp_process+0x7c8>)
 800ed5c:	2201      	movs	r2, #1
 800ed5e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	220a      	movs	r2, #10
 800ed64:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800ed66:	4b75      	ldr	r3, [pc, #468]	; (800ef3c <tcp_process+0x7cc>)
 800ed68:	681a      	ldr	r2, [r3, #0]
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	60da      	str	r2, [r3, #12]
 800ed6e:	4a73      	ldr	r2, [pc, #460]	; (800ef3c <tcp_process+0x7cc>)
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	6013      	str	r3, [r2, #0]
 800ed74:	f003 f950 	bl	8012018 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800ed78:	e0d2      	b.n	800ef20 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	8b5b      	ldrh	r3, [r3, #26]
 800ed7e:	f043 0302 	orr.w	r3, r3, #2
 800ed82:	b29a      	uxth	r2, r3
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	2208      	movs	r2, #8
 800ed8c:	751a      	strb	r2, [r3, #20]
      break;
 800ed8e:	e0c7      	b.n	800ef20 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ed90:	4b6b      	ldr	r3, [pc, #428]	; (800ef40 <tcp_process+0x7d0>)
 800ed92:	781b      	ldrb	r3, [r3, #0]
 800ed94:	f003 0310 	and.w	r3, r3, #16
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	f000 80c1 	beq.w	800ef20 <tcp_process+0x7b0>
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800eda2:	4b68      	ldr	r3, [pc, #416]	; (800ef44 <tcp_process+0x7d4>)
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	429a      	cmp	r2, r3
 800eda8:	f040 80ba 	bne.w	800ef20 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	f040 80b5 	bne.w	800ef20 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	2206      	movs	r2, #6
 800edba:	751a      	strb	r2, [r3, #20]
      break;
 800edbc:	e0b0      	b.n	800ef20 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800edbe:	6878      	ldr	r0, [r7, #4]
 800edc0:	f000 f9ca 	bl	800f158 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800edc4:	4b60      	ldr	r3, [pc, #384]	; (800ef48 <tcp_process+0x7d8>)
 800edc6:	781b      	ldrb	r3, [r3, #0]
 800edc8:	f003 0320 	and.w	r3, r3, #32
 800edcc:	2b00      	cmp	r3, #0
 800edce:	f000 80a9 	beq.w	800ef24 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	8b5b      	ldrh	r3, [r3, #26]
 800edd6:	f043 0302 	orr.w	r3, r3, #2
 800edda:	b29a      	uxth	r2, r3
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800ede0:	6878      	ldr	r0, [r7, #4]
 800ede2:	f7fe fd3b 	bl	800d85c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800ede6:	4b59      	ldr	r3, [pc, #356]	; (800ef4c <tcp_process+0x7dc>)
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	687a      	ldr	r2, [r7, #4]
 800edec:	429a      	cmp	r2, r3
 800edee:	d105      	bne.n	800edfc <tcp_process+0x68c>
 800edf0:	4b56      	ldr	r3, [pc, #344]	; (800ef4c <tcp_process+0x7dc>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	68db      	ldr	r3, [r3, #12]
 800edf6:	4a55      	ldr	r2, [pc, #340]	; (800ef4c <tcp_process+0x7dc>)
 800edf8:	6013      	str	r3, [r2, #0]
 800edfa:	e013      	b.n	800ee24 <tcp_process+0x6b4>
 800edfc:	4b53      	ldr	r3, [pc, #332]	; (800ef4c <tcp_process+0x7dc>)
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	613b      	str	r3, [r7, #16]
 800ee02:	e00c      	b.n	800ee1e <tcp_process+0x6ae>
 800ee04:	693b      	ldr	r3, [r7, #16]
 800ee06:	68db      	ldr	r3, [r3, #12]
 800ee08:	687a      	ldr	r2, [r7, #4]
 800ee0a:	429a      	cmp	r2, r3
 800ee0c:	d104      	bne.n	800ee18 <tcp_process+0x6a8>
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	68da      	ldr	r2, [r3, #12]
 800ee12:	693b      	ldr	r3, [r7, #16]
 800ee14:	60da      	str	r2, [r3, #12]
 800ee16:	e005      	b.n	800ee24 <tcp_process+0x6b4>
 800ee18:	693b      	ldr	r3, [r7, #16]
 800ee1a:	68db      	ldr	r3, [r3, #12]
 800ee1c:	613b      	str	r3, [r7, #16]
 800ee1e:	693b      	ldr	r3, [r7, #16]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d1ef      	bne.n	800ee04 <tcp_process+0x694>
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	2200      	movs	r2, #0
 800ee28:	60da      	str	r2, [r3, #12]
 800ee2a:	4b43      	ldr	r3, [pc, #268]	; (800ef38 <tcp_process+0x7c8>)
 800ee2c:	2201      	movs	r2, #1
 800ee2e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	220a      	movs	r2, #10
 800ee34:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800ee36:	4b41      	ldr	r3, [pc, #260]	; (800ef3c <tcp_process+0x7cc>)
 800ee38:	681a      	ldr	r2, [r3, #0]
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	60da      	str	r2, [r3, #12]
 800ee3e:	4a3f      	ldr	r2, [pc, #252]	; (800ef3c <tcp_process+0x7cc>)
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	6013      	str	r3, [r2, #0]
 800ee44:	f003 f8e8 	bl	8012018 <tcp_timer_needed>
      }
      break;
 800ee48:	e06c      	b.n	800ef24 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800ee4a:	6878      	ldr	r0, [r7, #4]
 800ee4c:	f000 f984 	bl	800f158 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800ee50:	4b3b      	ldr	r3, [pc, #236]	; (800ef40 <tcp_process+0x7d0>)
 800ee52:	781b      	ldrb	r3, [r3, #0]
 800ee54:	f003 0310 	and.w	r3, r3, #16
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d065      	beq.n	800ef28 <tcp_process+0x7b8>
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ee60:	4b38      	ldr	r3, [pc, #224]	; (800ef44 <tcp_process+0x7d4>)
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	429a      	cmp	r2, r3
 800ee66:	d15f      	bne.n	800ef28 <tcp_process+0x7b8>
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d15b      	bne.n	800ef28 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800ee70:	6878      	ldr	r0, [r7, #4]
 800ee72:	f7fe fcf3 	bl	800d85c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800ee76:	4b35      	ldr	r3, [pc, #212]	; (800ef4c <tcp_process+0x7dc>)
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	687a      	ldr	r2, [r7, #4]
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d105      	bne.n	800ee8c <tcp_process+0x71c>
 800ee80:	4b32      	ldr	r3, [pc, #200]	; (800ef4c <tcp_process+0x7dc>)
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	68db      	ldr	r3, [r3, #12]
 800ee86:	4a31      	ldr	r2, [pc, #196]	; (800ef4c <tcp_process+0x7dc>)
 800ee88:	6013      	str	r3, [r2, #0]
 800ee8a:	e013      	b.n	800eeb4 <tcp_process+0x744>
 800ee8c:	4b2f      	ldr	r3, [pc, #188]	; (800ef4c <tcp_process+0x7dc>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	60fb      	str	r3, [r7, #12]
 800ee92:	e00c      	b.n	800eeae <tcp_process+0x73e>
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	68db      	ldr	r3, [r3, #12]
 800ee98:	687a      	ldr	r2, [r7, #4]
 800ee9a:	429a      	cmp	r2, r3
 800ee9c:	d104      	bne.n	800eea8 <tcp_process+0x738>
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	68da      	ldr	r2, [r3, #12]
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	60da      	str	r2, [r3, #12]
 800eea6:	e005      	b.n	800eeb4 <tcp_process+0x744>
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	68db      	ldr	r3, [r3, #12]
 800eeac:	60fb      	str	r3, [r7, #12]
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d1ef      	bne.n	800ee94 <tcp_process+0x724>
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	60da      	str	r2, [r3, #12]
 800eeba:	4b1f      	ldr	r3, [pc, #124]	; (800ef38 <tcp_process+0x7c8>)
 800eebc:	2201      	movs	r2, #1
 800eebe:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	220a      	movs	r2, #10
 800eec4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800eec6:	4b1d      	ldr	r3, [pc, #116]	; (800ef3c <tcp_process+0x7cc>)
 800eec8:	681a      	ldr	r2, [r3, #0]
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	60da      	str	r2, [r3, #12]
 800eece:	4a1b      	ldr	r2, [pc, #108]	; (800ef3c <tcp_process+0x7cc>)
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	6013      	str	r3, [r2, #0]
 800eed4:	f003 f8a0 	bl	8012018 <tcp_timer_needed>
      }
      break;
 800eed8:	e026      	b.n	800ef28 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800eeda:	6878      	ldr	r0, [r7, #4]
 800eedc:	f000 f93c 	bl	800f158 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800eee0:	4b17      	ldr	r3, [pc, #92]	; (800ef40 <tcp_process+0x7d0>)
 800eee2:	781b      	ldrb	r3, [r3, #0]
 800eee4:	f003 0310 	and.w	r3, r3, #16
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d01f      	beq.n	800ef2c <tcp_process+0x7bc>
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800eef0:	4b14      	ldr	r3, [pc, #80]	; (800ef44 <tcp_process+0x7d4>)
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	429a      	cmp	r2, r3
 800eef6:	d119      	bne.n	800ef2c <tcp_process+0x7bc>
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d115      	bne.n	800ef2c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800ef00:	4b11      	ldr	r3, [pc, #68]	; (800ef48 <tcp_process+0x7d8>)
 800ef02:	781b      	ldrb	r3, [r3, #0]
 800ef04:	f043 0310 	orr.w	r3, r3, #16
 800ef08:	b2da      	uxtb	r2, r3
 800ef0a:	4b0f      	ldr	r3, [pc, #60]	; (800ef48 <tcp_process+0x7d8>)
 800ef0c:	701a      	strb	r2, [r3, #0]
      }
      break;
 800ef0e:	e00d      	b.n	800ef2c <tcp_process+0x7bc>
    default:
      break;
 800ef10:	bf00      	nop
 800ef12:	e00c      	b.n	800ef2e <tcp_process+0x7be>
      break;
 800ef14:	bf00      	nop
 800ef16:	e00a      	b.n	800ef2e <tcp_process+0x7be>
      break;
 800ef18:	bf00      	nop
 800ef1a:	e008      	b.n	800ef2e <tcp_process+0x7be>
      break;
 800ef1c:	bf00      	nop
 800ef1e:	e006      	b.n	800ef2e <tcp_process+0x7be>
      break;
 800ef20:	bf00      	nop
 800ef22:	e004      	b.n	800ef2e <tcp_process+0x7be>
      break;
 800ef24:	bf00      	nop
 800ef26:	e002      	b.n	800ef2e <tcp_process+0x7be>
      break;
 800ef28:	bf00      	nop
 800ef2a:	e000      	b.n	800ef2e <tcp_process+0x7be>
      break;
 800ef2c:	bf00      	nop
  }
  return ERR_OK;
 800ef2e:	2300      	movs	r3, #0
}
 800ef30:	4618      	mov	r0, r3
 800ef32:	3724      	adds	r7, #36	; 0x24
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bd90      	pop	{r4, r7, pc}
 800ef38:	24003600 	.word	0x24003600
 800ef3c:	24003614 	.word	0x24003614
 800ef40:	24000120 	.word	0x24000120
 800ef44:	24000118 	.word	0x24000118
 800ef48:	24000121 	.word	0x24000121
 800ef4c:	24003604 	.word	0x24003604

0800ef50 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800ef50:	b590      	push	{r4, r7, lr}
 800ef52:	b085      	sub	sp, #20
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
 800ef58:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d106      	bne.n	800ef6e <tcp_oos_insert_segment+0x1e>
 800ef60:	4b3b      	ldr	r3, [pc, #236]	; (800f050 <tcp_oos_insert_segment+0x100>)
 800ef62:	f240 421f 	movw	r2, #1055	; 0x41f
 800ef66:	493b      	ldr	r1, [pc, #236]	; (800f054 <tcp_oos_insert_segment+0x104>)
 800ef68:	483b      	ldr	r0, [pc, #236]	; (800f058 <tcp_oos_insert_segment+0x108>)
 800ef6a:	f005 ff19 	bl	8014da0 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	68db      	ldr	r3, [r3, #12]
 800ef72:	899b      	ldrh	r3, [r3, #12]
 800ef74:	b29b      	uxth	r3, r3
 800ef76:	4618      	mov	r0, r3
 800ef78:	f7fb f94a 	bl	800a210 <lwip_htons>
 800ef7c:	4603      	mov	r3, r0
 800ef7e:	b2db      	uxtb	r3, r3
 800ef80:	f003 0301 	and.w	r3, r3, #1
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d028      	beq.n	800efda <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800ef88:	6838      	ldr	r0, [r7, #0]
 800ef8a:	f7fe f97f 	bl	800d28c <tcp_segs_free>
    next = NULL;
 800ef8e:	2300      	movs	r3, #0
 800ef90:	603b      	str	r3, [r7, #0]
 800ef92:	e056      	b.n	800f042 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800ef94:	683b      	ldr	r3, [r7, #0]
 800ef96:	68db      	ldr	r3, [r3, #12]
 800ef98:	899b      	ldrh	r3, [r3, #12]
 800ef9a:	b29b      	uxth	r3, r3
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	f7fb f937 	bl	800a210 <lwip_htons>
 800efa2:	4603      	mov	r3, r0
 800efa4:	b2db      	uxtb	r3, r3
 800efa6:	f003 0301 	and.w	r3, r3, #1
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d00d      	beq.n	800efca <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	68db      	ldr	r3, [r3, #12]
 800efb2:	899b      	ldrh	r3, [r3, #12]
 800efb4:	b29c      	uxth	r4, r3
 800efb6:	2001      	movs	r0, #1
 800efb8:	f7fb f92a 	bl	800a210 <lwip_htons>
 800efbc:	4603      	mov	r3, r0
 800efbe:	461a      	mov	r2, r3
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	68db      	ldr	r3, [r3, #12]
 800efc4:	4322      	orrs	r2, r4
 800efc6:	b292      	uxth	r2, r2
 800efc8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800efca:	683b      	ldr	r3, [r7, #0]
 800efcc:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800efce:	683b      	ldr	r3, [r7, #0]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800efd4:	68f8      	ldr	r0, [r7, #12]
 800efd6:	f7fe f96e 	bl	800d2b6 <tcp_seg_free>
    while (next &&
 800efda:	683b      	ldr	r3, [r7, #0]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d00e      	beq.n	800effe <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	891b      	ldrh	r3, [r3, #8]
 800efe4:	461a      	mov	r2, r3
 800efe6:	4b1d      	ldr	r3, [pc, #116]	; (800f05c <tcp_oos_insert_segment+0x10c>)
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	441a      	add	r2, r3
 800efec:	683b      	ldr	r3, [r7, #0]
 800efee:	68db      	ldr	r3, [r3, #12]
 800eff0:	685b      	ldr	r3, [r3, #4]
 800eff2:	6839      	ldr	r1, [r7, #0]
 800eff4:	8909      	ldrh	r1, [r1, #8]
 800eff6:	440b      	add	r3, r1
 800eff8:	1ad3      	subs	r3, r2, r3
    while (next &&
 800effa:	2b00      	cmp	r3, #0
 800effc:	daca      	bge.n	800ef94 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800effe:	683b      	ldr	r3, [r7, #0]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d01e      	beq.n	800f042 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	891b      	ldrh	r3, [r3, #8]
 800f008:	461a      	mov	r2, r3
 800f00a:	4b14      	ldr	r3, [pc, #80]	; (800f05c <tcp_oos_insert_segment+0x10c>)
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	441a      	add	r2, r3
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	68db      	ldr	r3, [r3, #12]
 800f014:	685b      	ldr	r3, [r3, #4]
 800f016:	1ad3      	subs	r3, r2, r3
    if (next &&
 800f018:	2b00      	cmp	r3, #0
 800f01a:	dd12      	ble.n	800f042 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	68db      	ldr	r3, [r3, #12]
 800f020:	685b      	ldr	r3, [r3, #4]
 800f022:	b29a      	uxth	r2, r3
 800f024:	4b0d      	ldr	r3, [pc, #52]	; (800f05c <tcp_oos_insert_segment+0x10c>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	b29b      	uxth	r3, r3
 800f02a:	1ad3      	subs	r3, r2, r3
 800f02c:	b29a      	uxth	r2, r3
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	685a      	ldr	r2, [r3, #4]
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	891b      	ldrh	r3, [r3, #8]
 800f03a:	4619      	mov	r1, r3
 800f03c:	4610      	mov	r0, r2
 800f03e:	f7fc fb77 	bl	800b730 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	683a      	ldr	r2, [r7, #0]
 800f046:	601a      	str	r2, [r3, #0]
}
 800f048:	bf00      	nop
 800f04a:	3714      	adds	r7, #20
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd90      	pop	{r4, r7, pc}
 800f050:	0801714c 	.word	0x0801714c
 800f054:	0801740c 	.word	0x0801740c
 800f058:	08017198 	.word	0x08017198
 800f05c:	24000114 	.word	0x24000114

0800f060 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800f060:	b5b0      	push	{r4, r5, r7, lr}
 800f062:	b086      	sub	sp, #24
 800f064:	af00      	add	r7, sp, #0
 800f066:	60f8      	str	r0, [r7, #12]
 800f068:	60b9      	str	r1, [r7, #8]
 800f06a:	607a      	str	r2, [r7, #4]
 800f06c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800f06e:	e03e      	b.n	800f0ee <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800f070:	68bb      	ldr	r3, [r7, #8]
 800f072:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800f07a:	697b      	ldr	r3, [r7, #20]
 800f07c:	685b      	ldr	r3, [r3, #4]
 800f07e:	4618      	mov	r0, r3
 800f080:	f7fc fd64 	bl	800bb4c <pbuf_clen>
 800f084:	4603      	mov	r3, r0
 800f086:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f08e:	8a7a      	ldrh	r2, [r7, #18]
 800f090:	429a      	cmp	r2, r3
 800f092:	d906      	bls.n	800f0a2 <tcp_free_acked_segments+0x42>
 800f094:	4b2a      	ldr	r3, [pc, #168]	; (800f140 <tcp_free_acked_segments+0xe0>)
 800f096:	f240 4257 	movw	r2, #1111	; 0x457
 800f09a:	492a      	ldr	r1, [pc, #168]	; (800f144 <tcp_free_acked_segments+0xe4>)
 800f09c:	482a      	ldr	r0, [pc, #168]	; (800f148 <tcp_free_acked_segments+0xe8>)
 800f09e:	f005 fe7f 	bl	8014da0 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 800f0a8:	8a7b      	ldrh	r3, [r7, #18]
 800f0aa:	1ad3      	subs	r3, r2, r3
 800f0ac:	b29a      	uxth	r2, r3
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800f0b4:	697b      	ldr	r3, [r7, #20]
 800f0b6:	891a      	ldrh	r2, [r3, #8]
 800f0b8:	4b24      	ldr	r3, [pc, #144]	; (800f14c <tcp_free_acked_segments+0xec>)
 800f0ba:	881b      	ldrh	r3, [r3, #0]
 800f0bc:	4413      	add	r3, r2
 800f0be:	b29a      	uxth	r2, r3
 800f0c0:	4b22      	ldr	r3, [pc, #136]	; (800f14c <tcp_free_acked_segments+0xec>)
 800f0c2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800f0c4:	6978      	ldr	r0, [r7, #20]
 800f0c6:	f7fe f8f6 	bl	800d2b6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d00c      	beq.n	800f0ee <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800f0d4:	68bb      	ldr	r3, [r7, #8]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d109      	bne.n	800f0ee <tcp_free_acked_segments+0x8e>
 800f0da:	683b      	ldr	r3, [r7, #0]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d106      	bne.n	800f0ee <tcp_free_acked_segments+0x8e>
 800f0e0:	4b17      	ldr	r3, [pc, #92]	; (800f140 <tcp_free_acked_segments+0xe0>)
 800f0e2:	f240 4261 	movw	r2, #1121	; 0x461
 800f0e6:	491a      	ldr	r1, [pc, #104]	; (800f150 <tcp_free_acked_segments+0xf0>)
 800f0e8:	4817      	ldr	r0, [pc, #92]	; (800f148 <tcp_free_acked_segments+0xe8>)
 800f0ea:	f005 fe59 	bl	8014da0 <iprintf>
  while (seg_list != NULL &&
 800f0ee:	68bb      	ldr	r3, [r7, #8]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d020      	beq.n	800f136 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800f0f4:	68bb      	ldr	r3, [r7, #8]
 800f0f6:	68db      	ldr	r3, [r3, #12]
 800f0f8:	685b      	ldr	r3, [r3, #4]
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	f7fb f89d 	bl	800a23a <lwip_htonl>
 800f100:	4604      	mov	r4, r0
 800f102:	68bb      	ldr	r3, [r7, #8]
 800f104:	891b      	ldrh	r3, [r3, #8]
 800f106:	461d      	mov	r5, r3
 800f108:	68bb      	ldr	r3, [r7, #8]
 800f10a:	68db      	ldr	r3, [r3, #12]
 800f10c:	899b      	ldrh	r3, [r3, #12]
 800f10e:	b29b      	uxth	r3, r3
 800f110:	4618      	mov	r0, r3
 800f112:	f7fb f87d 	bl	800a210 <lwip_htons>
 800f116:	4603      	mov	r3, r0
 800f118:	b2db      	uxtb	r3, r3
 800f11a:	f003 0303 	and.w	r3, r3, #3
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d001      	beq.n	800f126 <tcp_free_acked_segments+0xc6>
 800f122:	2301      	movs	r3, #1
 800f124:	e000      	b.n	800f128 <tcp_free_acked_segments+0xc8>
 800f126:	2300      	movs	r3, #0
 800f128:	442b      	add	r3, r5
 800f12a:	18e2      	adds	r2, r4, r3
 800f12c:	4b09      	ldr	r3, [pc, #36]	; (800f154 <tcp_free_acked_segments+0xf4>)
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800f132:	2b00      	cmp	r3, #0
 800f134:	dd9c      	ble.n	800f070 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800f136:	68bb      	ldr	r3, [r7, #8]
}
 800f138:	4618      	mov	r0, r3
 800f13a:	3718      	adds	r7, #24
 800f13c:	46bd      	mov	sp, r7
 800f13e:	bdb0      	pop	{r4, r5, r7, pc}
 800f140:	0801714c 	.word	0x0801714c
 800f144:	08017434 	.word	0x08017434
 800f148:	08017198 	.word	0x08017198
 800f14c:	2400011c 	.word	0x2400011c
 800f150:	0801745c 	.word	0x0801745c
 800f154:	24000118 	.word	0x24000118

0800f158 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800f158:	b5b0      	push	{r4, r5, r7, lr}
 800f15a:	b094      	sub	sp, #80	; 0x50
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800f160:	2300      	movs	r3, #0
 800f162:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d106      	bne.n	800f178 <tcp_receive+0x20>
 800f16a:	4ba6      	ldr	r3, [pc, #664]	; (800f404 <tcp_receive+0x2ac>)
 800f16c:	f240 427b 	movw	r2, #1147	; 0x47b
 800f170:	49a5      	ldr	r1, [pc, #660]	; (800f408 <tcp_receive+0x2b0>)
 800f172:	48a6      	ldr	r0, [pc, #664]	; (800f40c <tcp_receive+0x2b4>)
 800f174:	f005 fe14 	bl	8014da0 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	7d1b      	ldrb	r3, [r3, #20]
 800f17c:	2b03      	cmp	r3, #3
 800f17e:	d806      	bhi.n	800f18e <tcp_receive+0x36>
 800f180:	4ba0      	ldr	r3, [pc, #640]	; (800f404 <tcp_receive+0x2ac>)
 800f182:	f240 427c 	movw	r2, #1148	; 0x47c
 800f186:	49a2      	ldr	r1, [pc, #648]	; (800f410 <tcp_receive+0x2b8>)
 800f188:	48a0      	ldr	r0, [pc, #640]	; (800f40c <tcp_receive+0x2b4>)
 800f18a:	f005 fe09 	bl	8014da0 <iprintf>

  if (flags & TCP_ACK) {
 800f18e:	4ba1      	ldr	r3, [pc, #644]	; (800f414 <tcp_receive+0x2bc>)
 800f190:	781b      	ldrb	r3, [r3, #0]
 800f192:	f003 0310 	and.w	r3, r3, #16
 800f196:	2b00      	cmp	r3, #0
 800f198:	f000 8263 	beq.w	800f662 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f1a2:	461a      	mov	r2, r3
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f1a8:	4413      	add	r3, r2
 800f1aa:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f1b0:	4b99      	ldr	r3, [pc, #612]	; (800f418 <tcp_receive+0x2c0>)
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	1ad3      	subs	r3, r2, r3
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	db1b      	blt.n	800f1f2 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f1be:	4b96      	ldr	r3, [pc, #600]	; (800f418 <tcp_receive+0x2c0>)
 800f1c0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f1c2:	429a      	cmp	r2, r3
 800f1c4:	d106      	bne.n	800f1d4 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f1ca:	4b94      	ldr	r3, [pc, #592]	; (800f41c <tcp_receive+0x2c4>)
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	1ad3      	subs	r3, r2, r3
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	db0e      	blt.n	800f1f2 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f1d8:	4b90      	ldr	r3, [pc, #576]	; (800f41c <tcp_receive+0x2c4>)
 800f1da:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f1dc:	429a      	cmp	r2, r3
 800f1de:	d125      	bne.n	800f22c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f1e0:	4b8f      	ldr	r3, [pc, #572]	; (800f420 <tcp_receive+0x2c8>)
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	89db      	ldrh	r3, [r3, #14]
 800f1e6:	b29a      	uxth	r2, r3
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f1ee:	429a      	cmp	r2, r3
 800f1f0:	d91c      	bls.n	800f22c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800f1f2:	4b8b      	ldr	r3, [pc, #556]	; (800f420 <tcp_receive+0x2c8>)
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	89db      	ldrh	r3, [r3, #14]
 800f1f8:	b29a      	uxth	r2, r3
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f20c:	429a      	cmp	r2, r3
 800f20e:	d205      	bcs.n	800f21c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 800f21c:	4b7e      	ldr	r3, [pc, #504]	; (800f418 <tcp_receive+0x2c0>)
 800f21e:	681a      	ldr	r2, [r3, #0]
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 800f224:	4b7d      	ldr	r3, [pc, #500]	; (800f41c <tcp_receive+0x2c4>)
 800f226:	681a      	ldr	r2, [r3, #0]
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800f22c:	4b7b      	ldr	r3, [pc, #492]	; (800f41c <tcp_receive+0x2c4>)
 800f22e:	681a      	ldr	r2, [r3, #0]
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f234:	1ad3      	subs	r3, r2, r3
 800f236:	2b00      	cmp	r3, #0
 800f238:	dc58      	bgt.n	800f2ec <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800f23a:	4b7a      	ldr	r3, [pc, #488]	; (800f424 <tcp_receive+0x2cc>)
 800f23c:	881b      	ldrh	r3, [r3, #0]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d14b      	bne.n	800f2da <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f246:	687a      	ldr	r2, [r7, #4]
 800f248:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 800f24c:	4413      	add	r3, r2
 800f24e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f250:	429a      	cmp	r2, r3
 800f252:	d142      	bne.n	800f2da <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	db3d      	blt.n	800f2da <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f262:	4b6e      	ldr	r3, [pc, #440]	; (800f41c <tcp_receive+0x2c4>)
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	429a      	cmp	r2, r3
 800f268:	d137      	bne.n	800f2da <tcp_receive+0x182>
              found_dupack = 1;
 800f26a:	2301      	movs	r3, #1
 800f26c:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f274:	2bff      	cmp	r3, #255	; 0xff
 800f276:	d007      	beq.n	800f288 <tcp_receive+0x130>
                ++pcb->dupacks;
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f27e:	3301      	adds	r3, #1
 800f280:	b2da      	uxtb	r2, r3
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f28e:	2b03      	cmp	r3, #3
 800f290:	d91b      	bls.n	800f2ca <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f29c:	4413      	add	r3, r2
 800f29e:	b29a      	uxth	r2, r3
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d30a      	bcc.n	800f2c0 <tcp_receive+0x168>
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f2b4:	4413      	add	r3, r2
 800f2b6:	b29a      	uxth	r2, r3
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f2be:	e004      	b.n	800f2ca <tcp_receive+0x172>
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f2c6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f2d0:	2b02      	cmp	r3, #2
 800f2d2:	d902      	bls.n	800f2da <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800f2d4:	6878      	ldr	r0, [r7, #4]
 800f2d6:	f002 fb41 	bl	801195c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800f2da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	f040 8160 	bne.w	800f5a2 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	2200      	movs	r2, #0
 800f2e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f2ea:	e15a      	b.n	800f5a2 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f2ec:	4b4b      	ldr	r3, [pc, #300]	; (800f41c <tcp_receive+0x2c4>)
 800f2ee:	681a      	ldr	r2, [r3, #0]
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f2f4:	1ad3      	subs	r3, r2, r3
 800f2f6:	3b01      	subs	r3, #1
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	f2c0 814d 	blt.w	800f598 <tcp_receive+0x440>
 800f2fe:	4b47      	ldr	r3, [pc, #284]	; (800f41c <tcp_receive+0x2c4>)
 800f300:	681a      	ldr	r2, [r3, #0]
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f306:	1ad3      	subs	r3, r2, r3
 800f308:	2b00      	cmp	r3, #0
 800f30a:	f300 8145 	bgt.w	800f598 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	8b5b      	ldrh	r3, [r3, #26]
 800f312:	f003 0304 	and.w	r3, r3, #4
 800f316:	2b00      	cmp	r3, #0
 800f318:	d010      	beq.n	800f33c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	8b5b      	ldrh	r3, [r3, #26]
 800f31e:	f023 0304 	bic.w	r3, r3, #4
 800f322:	b29a      	uxth	r2, r3
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	2200      	movs	r2, #0
 800f338:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2200      	movs	r2, #0
 800f340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f34a:	10db      	asrs	r3, r3, #3
 800f34c:	b21b      	sxth	r3, r3
 800f34e:	b29a      	uxth	r2, r3
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f356:	b29b      	uxth	r3, r3
 800f358:	4413      	add	r3, r2
 800f35a:	b29b      	uxth	r3, r3
 800f35c:	b21a      	sxth	r2, r3
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800f364:	4b2d      	ldr	r3, [pc, #180]	; (800f41c <tcp_receive+0x2c4>)
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	b29a      	uxth	r2, r3
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f36e:	b29b      	uxth	r3, r3
 800f370:	1ad3      	subs	r3, r2, r3
 800f372:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	2200      	movs	r2, #0
 800f378:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800f37c:	4b27      	ldr	r3, [pc, #156]	; (800f41c <tcp_receive+0x2c4>)
 800f37e:	681a      	ldr	r2, [r3, #0]
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	7d1b      	ldrb	r3, [r3, #20]
 800f388:	2b03      	cmp	r3, #3
 800f38a:	f240 8096 	bls.w	800f4ba <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800f39a:	429a      	cmp	r2, r3
 800f39c:	d244      	bcs.n	800f428 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	8b5b      	ldrh	r3, [r3, #26]
 800f3a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d001      	beq.n	800f3ae <tcp_receive+0x256>
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	e000      	b.n	800f3b0 <tcp_receive+0x258>
 800f3ae:	2302      	movs	r3, #2
 800f3b0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800f3b4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800f3b8:	b29a      	uxth	r2, r3
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f3be:	fb12 f303 	smulbb	r3, r2, r3
 800f3c2:	b29b      	uxth	r3, r3
 800f3c4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f3c6:	4293      	cmp	r3, r2
 800f3c8:	bf28      	it	cs
 800f3ca:	4613      	movcs	r3, r2
 800f3cc:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f3d4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f3d6:	4413      	add	r3, r2
 800f3d8:	b29a      	uxth	r2, r3
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f3e0:	429a      	cmp	r2, r3
 800f3e2:	d309      	bcc.n	800f3f8 <tcp_receive+0x2a0>
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f3ea:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f3ec:	4413      	add	r3, r2
 800f3ee:	b29a      	uxth	r2, r3
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f3f6:	e060      	b.n	800f4ba <tcp_receive+0x362>
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f3fe:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f402:	e05a      	b.n	800f4ba <tcp_receive+0x362>
 800f404:	0801714c 	.word	0x0801714c
 800f408:	0801747c 	.word	0x0801747c
 800f40c:	08017198 	.word	0x08017198
 800f410:	08017498 	.word	0x08017498
 800f414:	24000120 	.word	0x24000120
 800f418:	24000114 	.word	0x24000114
 800f41c:	24000118 	.word	0x24000118
 800f420:	24000104 	.word	0x24000104
 800f424:	2400011e 	.word	0x2400011e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f42e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f430:	4413      	add	r3, r2
 800f432:	b29a      	uxth	r2, r3
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f43a:	429a      	cmp	r2, r3
 800f43c:	d309      	bcc.n	800f452 <tcp_receive+0x2fa>
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f444:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f446:	4413      	add	r3, r2
 800f448:	b29a      	uxth	r2, r3
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f450:	e004      	b.n	800f45c <tcp_receive+0x304>
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f458:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f468:	429a      	cmp	r2, r3
 800f46a:	d326      	bcc.n	800f4ba <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f478:	1ad3      	subs	r3, r2, r3
 800f47a:	b29a      	uxth	r2, r3
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f48c:	4413      	add	r3, r2
 800f48e:	b29a      	uxth	r2, r3
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f496:	429a      	cmp	r2, r3
 800f498:	d30a      	bcc.n	800f4b0 <tcp_receive+0x358>
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f4a4:	4413      	add	r3, r2
 800f4a6:	b29a      	uxth	r2, r3
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800f4ae:	e004      	b.n	800f4ba <tcp_receive+0x362>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f4b6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4c2:	4a98      	ldr	r2, [pc, #608]	; (800f724 <tcp_receive+0x5cc>)
 800f4c4:	6878      	ldr	r0, [r7, #4]
 800f4c6:	f7ff fdcb 	bl	800f060 <tcp_free_acked_segments>
 800f4ca:	4602      	mov	r2, r0
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f4d8:	4a93      	ldr	r2, [pc, #588]	; (800f728 <tcp_receive+0x5d0>)
 800f4da:	6878      	ldr	r0, [r7, #4]
 800f4dc:	f7ff fdc0 	bl	800f060 <tcp_free_acked_segments>
 800f4e0:	4602      	mov	r2, r0
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d104      	bne.n	800f4f8 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f4f4:	861a      	strh	r2, [r3, #48]	; 0x30
 800f4f6:	e002      	b.n	800f4fe <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	2200      	movs	r2, #0
 800f502:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d103      	bne.n	800f514 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	2200      	movs	r2, #0
 800f510:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800f51a:	4b84      	ldr	r3, [pc, #528]	; (800f72c <tcp_receive+0x5d4>)
 800f51c:	881b      	ldrh	r3, [r3, #0]
 800f51e:	4413      	add	r3, r2
 800f520:	b29a      	uxth	r2, r3
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	8b5b      	ldrh	r3, [r3, #26]
 800f52c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f530:	2b00      	cmp	r3, #0
 800f532:	d035      	beq.n	800f5a0 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d118      	bne.n	800f56e <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f540:	2b00      	cmp	r3, #0
 800f542:	d00c      	beq.n	800f55e <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f54c:	68db      	ldr	r3, [r3, #12]
 800f54e:	685b      	ldr	r3, [r3, #4]
 800f550:	4618      	mov	r0, r3
 800f552:	f7fa fe72 	bl	800a23a <lwip_htonl>
 800f556:	4603      	mov	r3, r0
 800f558:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	dc20      	bgt.n	800f5a0 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	8b5b      	ldrh	r3, [r3, #26]
 800f562:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f566:	b29a      	uxth	r2, r3
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f56c:	e018      	b.n	800f5a0 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f576:	68db      	ldr	r3, [r3, #12]
 800f578:	685b      	ldr	r3, [r3, #4]
 800f57a:	4618      	mov	r0, r3
 800f57c:	f7fa fe5d 	bl	800a23a <lwip_htonl>
 800f580:	4603      	mov	r3, r0
 800f582:	1ae3      	subs	r3, r4, r3
 800f584:	2b00      	cmp	r3, #0
 800f586:	dc0b      	bgt.n	800f5a0 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	8b5b      	ldrh	r3, [r3, #26]
 800f58c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f590:	b29a      	uxth	r2, r3
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f596:	e003      	b.n	800f5a0 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800f598:	6878      	ldr	r0, [r7, #4]
 800f59a:	f002 fbcd 	bl	8011d38 <tcp_send_empty_ack>
 800f59e:	e000      	b.n	800f5a2 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f5a0:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d05b      	beq.n	800f662 <tcp_receive+0x50a>
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f5ae:	4b60      	ldr	r3, [pc, #384]	; (800f730 <tcp_receive+0x5d8>)
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	1ad3      	subs	r3, r2, r3
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	da54      	bge.n	800f662 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800f5b8:	4b5e      	ldr	r3, [pc, #376]	; (800f734 <tcp_receive+0x5dc>)
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	b29a      	uxth	r2, r3
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5c2:	b29b      	uxth	r3, r3
 800f5c4:	1ad3      	subs	r3, r2, r3
 800f5c6:	b29b      	uxth	r3, r3
 800f5c8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800f5cc:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f5d6:	10db      	asrs	r3, r3, #3
 800f5d8:	b21b      	sxth	r3, r3
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	1ad3      	subs	r3, r2, r3
 800f5de:	b29b      	uxth	r3, r3
 800f5e0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f5ea:	b29a      	uxth	r2, r3
 800f5ec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f5f0:	4413      	add	r3, r2
 800f5f2:	b29b      	uxth	r3, r3
 800f5f4:	b21a      	sxth	r2, r3
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800f5fa:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	da05      	bge.n	800f60e <tcp_receive+0x4b6>
        m = (s16_t) - m;
 800f602:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f606:	425b      	negs	r3, r3
 800f608:	b29b      	uxth	r3, r3
 800f60a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800f60e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f618:	109b      	asrs	r3, r3, #2
 800f61a:	b21b      	sxth	r3, r3
 800f61c:	b29b      	uxth	r3, r3
 800f61e:	1ad3      	subs	r3, r2, r3
 800f620:	b29b      	uxth	r3, r3
 800f622:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f62c:	b29a      	uxth	r2, r3
 800f62e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800f632:	4413      	add	r3, r2
 800f634:	b29b      	uxth	r3, r3
 800f636:	b21a      	sxth	r2, r3
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800f642:	10db      	asrs	r3, r3, #3
 800f644:	b21b      	sxth	r3, r3
 800f646:	b29a      	uxth	r2, r3
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800f64e:	b29b      	uxth	r3, r3
 800f650:	4413      	add	r3, r2
 800f652:	b29b      	uxth	r3, r3
 800f654:	b21a      	sxth	r2, r3
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	2200      	movs	r2, #0
 800f660:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800f662:	4b35      	ldr	r3, [pc, #212]	; (800f738 <tcp_receive+0x5e0>)
 800f664:	881b      	ldrh	r3, [r3, #0]
 800f666:	2b00      	cmp	r3, #0
 800f668:	f000 84e1 	beq.w	801002e <tcp_receive+0xed6>
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	7d1b      	ldrb	r3, [r3, #20]
 800f670:	2b06      	cmp	r3, #6
 800f672:	f200 84dc 	bhi.w	801002e <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f67a:	4b30      	ldr	r3, [pc, #192]	; (800f73c <tcp_receive+0x5e4>)
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	1ad3      	subs	r3, r2, r3
 800f680:	3b01      	subs	r3, #1
 800f682:	2b00      	cmp	r3, #0
 800f684:	f2c0 808e 	blt.w	800f7a4 <tcp_receive+0x64c>
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f68c:	4b2a      	ldr	r3, [pc, #168]	; (800f738 <tcp_receive+0x5e0>)
 800f68e:	881b      	ldrh	r3, [r3, #0]
 800f690:	4619      	mov	r1, r3
 800f692:	4b2a      	ldr	r3, [pc, #168]	; (800f73c <tcp_receive+0x5e4>)
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	440b      	add	r3, r1
 800f698:	1ad3      	subs	r3, r2, r3
 800f69a:	3301      	adds	r3, #1
 800f69c:	2b00      	cmp	r3, #0
 800f69e:	f300 8081 	bgt.w	800f7a4 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800f6a2:	4b27      	ldr	r3, [pc, #156]	; (800f740 <tcp_receive+0x5e8>)
 800f6a4:	685b      	ldr	r3, [r3, #4]
 800f6a6:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f6ac:	4b23      	ldr	r3, [pc, #140]	; (800f73c <tcp_receive+0x5e4>)
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	1ad3      	subs	r3, r2, r3
 800f6b2:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800f6b4:	4b22      	ldr	r3, [pc, #136]	; (800f740 <tcp_receive+0x5e8>)
 800f6b6:	685b      	ldr	r3, [r3, #4]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d106      	bne.n	800f6ca <tcp_receive+0x572>
 800f6bc:	4b21      	ldr	r3, [pc, #132]	; (800f744 <tcp_receive+0x5ec>)
 800f6be:	f240 5294 	movw	r2, #1428	; 0x594
 800f6c2:	4921      	ldr	r1, [pc, #132]	; (800f748 <tcp_receive+0x5f0>)
 800f6c4:	4821      	ldr	r0, [pc, #132]	; (800f74c <tcp_receive+0x5f4>)
 800f6c6:	f005 fb6b 	bl	8014da0 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800f6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6cc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f6d0:	4293      	cmp	r3, r2
 800f6d2:	d906      	bls.n	800f6e2 <tcp_receive+0x58a>
 800f6d4:	4b1b      	ldr	r3, [pc, #108]	; (800f744 <tcp_receive+0x5ec>)
 800f6d6:	f240 5295 	movw	r2, #1429	; 0x595
 800f6da:	491d      	ldr	r1, [pc, #116]	; (800f750 <tcp_receive+0x5f8>)
 800f6dc:	481b      	ldr	r0, [pc, #108]	; (800f74c <tcp_receive+0x5f4>)
 800f6de:	f005 fb5f 	bl	8014da0 <iprintf>
      off = (u16_t)off32;
 800f6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6e4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800f6e8:	4b15      	ldr	r3, [pc, #84]	; (800f740 <tcp_receive+0x5e8>)
 800f6ea:	685b      	ldr	r3, [r3, #4]
 800f6ec:	891b      	ldrh	r3, [r3, #8]
 800f6ee:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f6f2:	429a      	cmp	r2, r3
 800f6f4:	d906      	bls.n	800f704 <tcp_receive+0x5ac>
 800f6f6:	4b13      	ldr	r3, [pc, #76]	; (800f744 <tcp_receive+0x5ec>)
 800f6f8:	f240 5297 	movw	r2, #1431	; 0x597
 800f6fc:	4915      	ldr	r1, [pc, #84]	; (800f754 <tcp_receive+0x5fc>)
 800f6fe:	4813      	ldr	r0, [pc, #76]	; (800f74c <tcp_receive+0x5f4>)
 800f700:	f005 fb4e 	bl	8014da0 <iprintf>
      inseg.len -= off;
 800f704:	4b0e      	ldr	r3, [pc, #56]	; (800f740 <tcp_receive+0x5e8>)
 800f706:	891a      	ldrh	r2, [r3, #8]
 800f708:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f70c:	1ad3      	subs	r3, r2, r3
 800f70e:	b29a      	uxth	r2, r3
 800f710:	4b0b      	ldr	r3, [pc, #44]	; (800f740 <tcp_receive+0x5e8>)
 800f712:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800f714:	4b0a      	ldr	r3, [pc, #40]	; (800f740 <tcp_receive+0x5e8>)
 800f716:	685b      	ldr	r3, [r3, #4]
 800f718:	891a      	ldrh	r2, [r3, #8]
 800f71a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f71e:	1ad3      	subs	r3, r2, r3
 800f720:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 800f722:	e029      	b.n	800f778 <tcp_receive+0x620>
 800f724:	080174b4 	.word	0x080174b4
 800f728:	080174bc 	.word	0x080174bc
 800f72c:	2400011c 	.word	0x2400011c
 800f730:	24000118 	.word	0x24000118
 800f734:	24003608 	.word	0x24003608
 800f738:	2400011e 	.word	0x2400011e
 800f73c:	24000114 	.word	0x24000114
 800f740:	240000f4 	.word	0x240000f4
 800f744:	0801714c 	.word	0x0801714c
 800f748:	080174c4 	.word	0x080174c4
 800f74c:	08017198 	.word	0x08017198
 800f750:	080174d4 	.word	0x080174d4
 800f754:	080174e4 	.word	0x080174e4
        off -= p->len;
 800f758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f75a:	895b      	ldrh	r3, [r3, #10]
 800f75c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f760:	1ad3      	subs	r3, r2, r3
 800f762:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800f766:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f768:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f76a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800f76c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f76e:	2200      	movs	r2, #0
 800f770:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800f772:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 800f778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f77a:	895b      	ldrh	r3, [r3, #10]
 800f77c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800f780:	429a      	cmp	r2, r3
 800f782:	d8e9      	bhi.n	800f758 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800f784:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800f788:	4619      	mov	r1, r3
 800f78a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f78c:	f7fc f8d0 	bl	800b930 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f794:	4a91      	ldr	r2, [pc, #580]	; (800f9dc <tcp_receive+0x884>)
 800f796:	6013      	str	r3, [r2, #0]
 800f798:	4b91      	ldr	r3, [pc, #580]	; (800f9e0 <tcp_receive+0x888>)
 800f79a:	68db      	ldr	r3, [r3, #12]
 800f79c:	4a8f      	ldr	r2, [pc, #572]	; (800f9dc <tcp_receive+0x884>)
 800f79e:	6812      	ldr	r2, [r2, #0]
 800f7a0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800f7a2:	e00d      	b.n	800f7c0 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800f7a4:	4b8d      	ldr	r3, [pc, #564]	; (800f9dc <tcp_receive+0x884>)
 800f7a6:	681a      	ldr	r2, [r3, #0]
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7ac:	1ad3      	subs	r3, r2, r3
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	da06      	bge.n	800f7c0 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	8b5b      	ldrh	r3, [r3, #26]
 800f7b6:	f043 0302 	orr.w	r3, r3, #2
 800f7ba:	b29a      	uxth	r2, r3
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f7c0:	4b86      	ldr	r3, [pc, #536]	; (800f9dc <tcp_receive+0x884>)
 800f7c2:	681a      	ldr	r2, [r3, #0]
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7c8:	1ad3      	subs	r3, r2, r3
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	f2c0 842a 	blt.w	8010024 <tcp_receive+0xecc>
 800f7d0:	4b82      	ldr	r3, [pc, #520]	; (800f9dc <tcp_receive+0x884>)
 800f7d2:	681a      	ldr	r2, [r3, #0]
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7d8:	6879      	ldr	r1, [r7, #4]
 800f7da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f7dc:	440b      	add	r3, r1
 800f7de:	1ad3      	subs	r3, r2, r3
 800f7e0:	3301      	adds	r3, #1
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	f300 841e 	bgt.w	8010024 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f7ec:	4b7b      	ldr	r3, [pc, #492]	; (800f9dc <tcp_receive+0x884>)
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	429a      	cmp	r2, r3
 800f7f2:	f040 829a 	bne.w	800fd2a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800f7f6:	4b7a      	ldr	r3, [pc, #488]	; (800f9e0 <tcp_receive+0x888>)
 800f7f8:	891c      	ldrh	r4, [r3, #8]
 800f7fa:	4b79      	ldr	r3, [pc, #484]	; (800f9e0 <tcp_receive+0x888>)
 800f7fc:	68db      	ldr	r3, [r3, #12]
 800f7fe:	899b      	ldrh	r3, [r3, #12]
 800f800:	b29b      	uxth	r3, r3
 800f802:	4618      	mov	r0, r3
 800f804:	f7fa fd04 	bl	800a210 <lwip_htons>
 800f808:	4603      	mov	r3, r0
 800f80a:	b2db      	uxtb	r3, r3
 800f80c:	f003 0303 	and.w	r3, r3, #3
 800f810:	2b00      	cmp	r3, #0
 800f812:	d001      	beq.n	800f818 <tcp_receive+0x6c0>
 800f814:	2301      	movs	r3, #1
 800f816:	e000      	b.n	800f81a <tcp_receive+0x6c2>
 800f818:	2300      	movs	r3, #0
 800f81a:	4423      	add	r3, r4
 800f81c:	b29a      	uxth	r2, r3
 800f81e:	4b71      	ldr	r3, [pc, #452]	; (800f9e4 <tcp_receive+0x88c>)
 800f820:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f826:	4b6f      	ldr	r3, [pc, #444]	; (800f9e4 <tcp_receive+0x88c>)
 800f828:	881b      	ldrh	r3, [r3, #0]
 800f82a:	429a      	cmp	r2, r3
 800f82c:	d275      	bcs.n	800f91a <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f82e:	4b6c      	ldr	r3, [pc, #432]	; (800f9e0 <tcp_receive+0x888>)
 800f830:	68db      	ldr	r3, [r3, #12]
 800f832:	899b      	ldrh	r3, [r3, #12]
 800f834:	b29b      	uxth	r3, r3
 800f836:	4618      	mov	r0, r3
 800f838:	f7fa fcea 	bl	800a210 <lwip_htons>
 800f83c:	4603      	mov	r3, r0
 800f83e:	b2db      	uxtb	r3, r3
 800f840:	f003 0301 	and.w	r3, r3, #1
 800f844:	2b00      	cmp	r3, #0
 800f846:	d01f      	beq.n	800f888 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800f848:	4b65      	ldr	r3, [pc, #404]	; (800f9e0 <tcp_receive+0x888>)
 800f84a:	68db      	ldr	r3, [r3, #12]
 800f84c:	899b      	ldrh	r3, [r3, #12]
 800f84e:	b29b      	uxth	r3, r3
 800f850:	b21b      	sxth	r3, r3
 800f852:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800f856:	b21c      	sxth	r4, r3
 800f858:	4b61      	ldr	r3, [pc, #388]	; (800f9e0 <tcp_receive+0x888>)
 800f85a:	68db      	ldr	r3, [r3, #12]
 800f85c:	899b      	ldrh	r3, [r3, #12]
 800f85e:	b29b      	uxth	r3, r3
 800f860:	4618      	mov	r0, r3
 800f862:	f7fa fcd5 	bl	800a210 <lwip_htons>
 800f866:	4603      	mov	r3, r0
 800f868:	b2db      	uxtb	r3, r3
 800f86a:	b29b      	uxth	r3, r3
 800f86c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800f870:	b29b      	uxth	r3, r3
 800f872:	4618      	mov	r0, r3
 800f874:	f7fa fccc 	bl	800a210 <lwip_htons>
 800f878:	4603      	mov	r3, r0
 800f87a:	b21b      	sxth	r3, r3
 800f87c:	4323      	orrs	r3, r4
 800f87e:	b21a      	sxth	r2, r3
 800f880:	4b57      	ldr	r3, [pc, #348]	; (800f9e0 <tcp_receive+0x888>)
 800f882:	68db      	ldr	r3, [r3, #12]
 800f884:	b292      	uxth	r2, r2
 800f886:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f88c:	4b54      	ldr	r3, [pc, #336]	; (800f9e0 <tcp_receive+0x888>)
 800f88e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f890:	4b53      	ldr	r3, [pc, #332]	; (800f9e0 <tcp_receive+0x888>)
 800f892:	68db      	ldr	r3, [r3, #12]
 800f894:	899b      	ldrh	r3, [r3, #12]
 800f896:	b29b      	uxth	r3, r3
 800f898:	4618      	mov	r0, r3
 800f89a:	f7fa fcb9 	bl	800a210 <lwip_htons>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	b2db      	uxtb	r3, r3
 800f8a2:	f003 0302 	and.w	r3, r3, #2
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d005      	beq.n	800f8b6 <tcp_receive+0x75e>
            inseg.len -= 1;
 800f8aa:	4b4d      	ldr	r3, [pc, #308]	; (800f9e0 <tcp_receive+0x888>)
 800f8ac:	891b      	ldrh	r3, [r3, #8]
 800f8ae:	3b01      	subs	r3, #1
 800f8b0:	b29a      	uxth	r2, r3
 800f8b2:	4b4b      	ldr	r3, [pc, #300]	; (800f9e0 <tcp_receive+0x888>)
 800f8b4:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800f8b6:	4b4a      	ldr	r3, [pc, #296]	; (800f9e0 <tcp_receive+0x888>)
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	4a49      	ldr	r2, [pc, #292]	; (800f9e0 <tcp_receive+0x888>)
 800f8bc:	8912      	ldrh	r2, [r2, #8]
 800f8be:	4611      	mov	r1, r2
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	f7fb ff35 	bl	800b730 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800f8c6:	4b46      	ldr	r3, [pc, #280]	; (800f9e0 <tcp_receive+0x888>)
 800f8c8:	891c      	ldrh	r4, [r3, #8]
 800f8ca:	4b45      	ldr	r3, [pc, #276]	; (800f9e0 <tcp_receive+0x888>)
 800f8cc:	68db      	ldr	r3, [r3, #12]
 800f8ce:	899b      	ldrh	r3, [r3, #12]
 800f8d0:	b29b      	uxth	r3, r3
 800f8d2:	4618      	mov	r0, r3
 800f8d4:	f7fa fc9c 	bl	800a210 <lwip_htons>
 800f8d8:	4603      	mov	r3, r0
 800f8da:	b2db      	uxtb	r3, r3
 800f8dc:	f003 0303 	and.w	r3, r3, #3
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d001      	beq.n	800f8e8 <tcp_receive+0x790>
 800f8e4:	2301      	movs	r3, #1
 800f8e6:	e000      	b.n	800f8ea <tcp_receive+0x792>
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	4423      	add	r3, r4
 800f8ec:	b29a      	uxth	r2, r3
 800f8ee:	4b3d      	ldr	r3, [pc, #244]	; (800f9e4 <tcp_receive+0x88c>)
 800f8f0:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f8f2:	4b3c      	ldr	r3, [pc, #240]	; (800f9e4 <tcp_receive+0x88c>)
 800f8f4:	881b      	ldrh	r3, [r3, #0]
 800f8f6:	461a      	mov	r2, r3
 800f8f8:	4b38      	ldr	r3, [pc, #224]	; (800f9dc <tcp_receive+0x884>)
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	441a      	add	r2, r3
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f902:	6879      	ldr	r1, [r7, #4]
 800f904:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f906:	440b      	add	r3, r1
 800f908:	429a      	cmp	r2, r3
 800f90a:	d006      	beq.n	800f91a <tcp_receive+0x7c2>
 800f90c:	4b36      	ldr	r3, [pc, #216]	; (800f9e8 <tcp_receive+0x890>)
 800f90e:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800f912:	4936      	ldr	r1, [pc, #216]	; (800f9ec <tcp_receive+0x894>)
 800f914:	4836      	ldr	r0, [pc, #216]	; (800f9f0 <tcp_receive+0x898>)
 800f916:	f005 fa43 	bl	8014da0 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f91e:	2b00      	cmp	r3, #0
 800f920:	f000 80e7 	beq.w	800faf2 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f924:	4b2e      	ldr	r3, [pc, #184]	; (800f9e0 <tcp_receive+0x888>)
 800f926:	68db      	ldr	r3, [r3, #12]
 800f928:	899b      	ldrh	r3, [r3, #12]
 800f92a:	b29b      	uxth	r3, r3
 800f92c:	4618      	mov	r0, r3
 800f92e:	f7fa fc6f 	bl	800a210 <lwip_htons>
 800f932:	4603      	mov	r3, r0
 800f934:	b2db      	uxtb	r3, r3
 800f936:	f003 0301 	and.w	r3, r3, #1
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d010      	beq.n	800f960 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800f93e:	e00a      	b.n	800f956 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f944:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f94a:	681a      	ldr	r2, [r3, #0]
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800f950:	68f8      	ldr	r0, [r7, #12]
 800f952:	f7fd fcb0 	bl	800d2b6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d1f0      	bne.n	800f940 <tcp_receive+0x7e8>
 800f95e:	e0c8      	b.n	800faf2 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f964:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800f966:	e052      	b.n	800fa0e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800f968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f96a:	68db      	ldr	r3, [r3, #12]
 800f96c:	899b      	ldrh	r3, [r3, #12]
 800f96e:	b29b      	uxth	r3, r3
 800f970:	4618      	mov	r0, r3
 800f972:	f7fa fc4d 	bl	800a210 <lwip_htons>
 800f976:	4603      	mov	r3, r0
 800f978:	b2db      	uxtb	r3, r3
 800f97a:	f003 0301 	and.w	r3, r3, #1
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d03d      	beq.n	800f9fe <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800f982:	4b17      	ldr	r3, [pc, #92]	; (800f9e0 <tcp_receive+0x888>)
 800f984:	68db      	ldr	r3, [r3, #12]
 800f986:	899b      	ldrh	r3, [r3, #12]
 800f988:	b29b      	uxth	r3, r3
 800f98a:	4618      	mov	r0, r3
 800f98c:	f7fa fc40 	bl	800a210 <lwip_htons>
 800f990:	4603      	mov	r3, r0
 800f992:	b2db      	uxtb	r3, r3
 800f994:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d130      	bne.n	800f9fe <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800f99c:	4b10      	ldr	r3, [pc, #64]	; (800f9e0 <tcp_receive+0x888>)
 800f99e:	68db      	ldr	r3, [r3, #12]
 800f9a0:	899b      	ldrh	r3, [r3, #12]
 800f9a2:	b29c      	uxth	r4, r3
 800f9a4:	2001      	movs	r0, #1
 800f9a6:	f7fa fc33 	bl	800a210 <lwip_htons>
 800f9aa:	4603      	mov	r3, r0
 800f9ac:	461a      	mov	r2, r3
 800f9ae:	4b0c      	ldr	r3, [pc, #48]	; (800f9e0 <tcp_receive+0x888>)
 800f9b0:	68db      	ldr	r3, [r3, #12]
 800f9b2:	4322      	orrs	r2, r4
 800f9b4:	b292      	uxth	r2, r2
 800f9b6:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800f9b8:	4b09      	ldr	r3, [pc, #36]	; (800f9e0 <tcp_receive+0x888>)
 800f9ba:	891c      	ldrh	r4, [r3, #8]
 800f9bc:	4b08      	ldr	r3, [pc, #32]	; (800f9e0 <tcp_receive+0x888>)
 800f9be:	68db      	ldr	r3, [r3, #12]
 800f9c0:	899b      	ldrh	r3, [r3, #12]
 800f9c2:	b29b      	uxth	r3, r3
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	f7fa fc23 	bl	800a210 <lwip_htons>
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	b2db      	uxtb	r3, r3
 800f9ce:	f003 0303 	and.w	r3, r3, #3
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d00e      	beq.n	800f9f4 <tcp_receive+0x89c>
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	e00d      	b.n	800f9f6 <tcp_receive+0x89e>
 800f9da:	bf00      	nop
 800f9dc:	24000114 	.word	0x24000114
 800f9e0:	240000f4 	.word	0x240000f4
 800f9e4:	2400011e 	.word	0x2400011e
 800f9e8:	0801714c 	.word	0x0801714c
 800f9ec:	080174f4 	.word	0x080174f4
 800f9f0:	08017198 	.word	0x08017198
 800f9f4:	2300      	movs	r3, #0
 800f9f6:	4423      	add	r3, r4
 800f9f8:	b29a      	uxth	r2, r3
 800f9fa:	4b98      	ldr	r3, [pc, #608]	; (800fc5c <tcp_receive+0xb04>)
 800f9fc:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800f9fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa00:	613b      	str	r3, [r7, #16]
              next = next->next;
 800fa02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 800fa08:	6938      	ldr	r0, [r7, #16]
 800fa0a:	f7fd fc54 	bl	800d2b6 <tcp_seg_free>
            while (next &&
 800fa0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d00e      	beq.n	800fa32 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800fa14:	4b91      	ldr	r3, [pc, #580]	; (800fc5c <tcp_receive+0xb04>)
 800fa16:	881b      	ldrh	r3, [r3, #0]
 800fa18:	461a      	mov	r2, r3
 800fa1a:	4b91      	ldr	r3, [pc, #580]	; (800fc60 <tcp_receive+0xb08>)
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	441a      	add	r2, r3
 800fa20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa22:	68db      	ldr	r3, [r3, #12]
 800fa24:	685b      	ldr	r3, [r3, #4]
 800fa26:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fa28:	8909      	ldrh	r1, [r1, #8]
 800fa2a:	440b      	add	r3, r1
 800fa2c:	1ad3      	subs	r3, r2, r3
            while (next &&
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	da9a      	bge.n	800f968 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800fa32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d059      	beq.n	800faec <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800fa38:	4b88      	ldr	r3, [pc, #544]	; (800fc5c <tcp_receive+0xb04>)
 800fa3a:	881b      	ldrh	r3, [r3, #0]
 800fa3c:	461a      	mov	r2, r3
 800fa3e:	4b88      	ldr	r3, [pc, #544]	; (800fc60 <tcp_receive+0xb08>)
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	441a      	add	r2, r3
 800fa44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa46:	68db      	ldr	r3, [r3, #12]
 800fa48:	685b      	ldr	r3, [r3, #4]
 800fa4a:	1ad3      	subs	r3, r2, r3
            if (next &&
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	dd4d      	ble.n	800faec <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800fa50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa52:	68db      	ldr	r3, [r3, #12]
 800fa54:	685b      	ldr	r3, [r3, #4]
 800fa56:	b29a      	uxth	r2, r3
 800fa58:	4b81      	ldr	r3, [pc, #516]	; (800fc60 <tcp_receive+0xb08>)
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	b29b      	uxth	r3, r3
 800fa5e:	1ad3      	subs	r3, r2, r3
 800fa60:	b29a      	uxth	r2, r3
 800fa62:	4b80      	ldr	r3, [pc, #512]	; (800fc64 <tcp_receive+0xb0c>)
 800fa64:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800fa66:	4b7f      	ldr	r3, [pc, #508]	; (800fc64 <tcp_receive+0xb0c>)
 800fa68:	68db      	ldr	r3, [r3, #12]
 800fa6a:	899b      	ldrh	r3, [r3, #12]
 800fa6c:	b29b      	uxth	r3, r3
 800fa6e:	4618      	mov	r0, r3
 800fa70:	f7fa fbce 	bl	800a210 <lwip_htons>
 800fa74:	4603      	mov	r3, r0
 800fa76:	b2db      	uxtb	r3, r3
 800fa78:	f003 0302 	and.w	r3, r3, #2
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d005      	beq.n	800fa8c <tcp_receive+0x934>
                inseg.len -= 1;
 800fa80:	4b78      	ldr	r3, [pc, #480]	; (800fc64 <tcp_receive+0xb0c>)
 800fa82:	891b      	ldrh	r3, [r3, #8]
 800fa84:	3b01      	subs	r3, #1
 800fa86:	b29a      	uxth	r2, r3
 800fa88:	4b76      	ldr	r3, [pc, #472]	; (800fc64 <tcp_receive+0xb0c>)
 800fa8a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800fa8c:	4b75      	ldr	r3, [pc, #468]	; (800fc64 <tcp_receive+0xb0c>)
 800fa8e:	685b      	ldr	r3, [r3, #4]
 800fa90:	4a74      	ldr	r2, [pc, #464]	; (800fc64 <tcp_receive+0xb0c>)
 800fa92:	8912      	ldrh	r2, [r2, #8]
 800fa94:	4611      	mov	r1, r2
 800fa96:	4618      	mov	r0, r3
 800fa98:	f7fb fe4a 	bl	800b730 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800fa9c:	4b71      	ldr	r3, [pc, #452]	; (800fc64 <tcp_receive+0xb0c>)
 800fa9e:	891c      	ldrh	r4, [r3, #8]
 800faa0:	4b70      	ldr	r3, [pc, #448]	; (800fc64 <tcp_receive+0xb0c>)
 800faa2:	68db      	ldr	r3, [r3, #12]
 800faa4:	899b      	ldrh	r3, [r3, #12]
 800faa6:	b29b      	uxth	r3, r3
 800faa8:	4618      	mov	r0, r3
 800faaa:	f7fa fbb1 	bl	800a210 <lwip_htons>
 800faae:	4603      	mov	r3, r0
 800fab0:	b2db      	uxtb	r3, r3
 800fab2:	f003 0303 	and.w	r3, r3, #3
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d001      	beq.n	800fabe <tcp_receive+0x966>
 800faba:	2301      	movs	r3, #1
 800fabc:	e000      	b.n	800fac0 <tcp_receive+0x968>
 800fabe:	2300      	movs	r3, #0
 800fac0:	4423      	add	r3, r4
 800fac2:	b29a      	uxth	r2, r3
 800fac4:	4b65      	ldr	r3, [pc, #404]	; (800fc5c <tcp_receive+0xb04>)
 800fac6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800fac8:	4b64      	ldr	r3, [pc, #400]	; (800fc5c <tcp_receive+0xb04>)
 800faca:	881b      	ldrh	r3, [r3, #0]
 800facc:	461a      	mov	r2, r3
 800face:	4b64      	ldr	r3, [pc, #400]	; (800fc60 <tcp_receive+0xb08>)
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	441a      	add	r2, r3
 800fad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fad6:	68db      	ldr	r3, [r3, #12]
 800fad8:	685b      	ldr	r3, [r3, #4]
 800fada:	429a      	cmp	r2, r3
 800fadc:	d006      	beq.n	800faec <tcp_receive+0x994>
 800fade:	4b62      	ldr	r3, [pc, #392]	; (800fc68 <tcp_receive+0xb10>)
 800fae0:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800fae4:	4961      	ldr	r1, [pc, #388]	; (800fc6c <tcp_receive+0xb14>)
 800fae6:	4862      	ldr	r0, [pc, #392]	; (800fc70 <tcp_receive+0xb18>)
 800fae8:	f005 f95a 	bl	8014da0 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800faf0:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800faf2:	4b5a      	ldr	r3, [pc, #360]	; (800fc5c <tcp_receive+0xb04>)
 800faf4:	881b      	ldrh	r3, [r3, #0]
 800faf6:	461a      	mov	r2, r3
 800faf8:	4b59      	ldr	r3, [pc, #356]	; (800fc60 <tcp_receive+0xb08>)
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	441a      	add	r2, r3
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fb06:	4b55      	ldr	r3, [pc, #340]	; (800fc5c <tcp_receive+0xb04>)
 800fb08:	881b      	ldrh	r3, [r3, #0]
 800fb0a:	429a      	cmp	r2, r3
 800fb0c:	d206      	bcs.n	800fb1c <tcp_receive+0x9c4>
 800fb0e:	4b56      	ldr	r3, [pc, #344]	; (800fc68 <tcp_receive+0xb10>)
 800fb10:	f240 6207 	movw	r2, #1543	; 0x607
 800fb14:	4957      	ldr	r1, [pc, #348]	; (800fc74 <tcp_receive+0xb1c>)
 800fb16:	4856      	ldr	r0, [pc, #344]	; (800fc70 <tcp_receive+0xb18>)
 800fb18:	f005 f942 	bl	8014da0 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fb20:	4b4e      	ldr	r3, [pc, #312]	; (800fc5c <tcp_receive+0xb04>)
 800fb22:	881b      	ldrh	r3, [r3, #0]
 800fb24:	1ad3      	subs	r3, r2, r3
 800fb26:	b29a      	uxth	r2, r3
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f7fc fe9d 	bl	800c86c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800fb32:	4b4c      	ldr	r3, [pc, #304]	; (800fc64 <tcp_receive+0xb0c>)
 800fb34:	685b      	ldr	r3, [r3, #4]
 800fb36:	891b      	ldrh	r3, [r3, #8]
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d006      	beq.n	800fb4a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800fb3c:	4b49      	ldr	r3, [pc, #292]	; (800fc64 <tcp_receive+0xb0c>)
 800fb3e:	685b      	ldr	r3, [r3, #4]
 800fb40:	4a4d      	ldr	r2, [pc, #308]	; (800fc78 <tcp_receive+0xb20>)
 800fb42:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800fb44:	4b47      	ldr	r3, [pc, #284]	; (800fc64 <tcp_receive+0xb0c>)
 800fb46:	2200      	movs	r2, #0
 800fb48:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fb4a:	4b46      	ldr	r3, [pc, #280]	; (800fc64 <tcp_receive+0xb0c>)
 800fb4c:	68db      	ldr	r3, [r3, #12]
 800fb4e:	899b      	ldrh	r3, [r3, #12]
 800fb50:	b29b      	uxth	r3, r3
 800fb52:	4618      	mov	r0, r3
 800fb54:	f7fa fb5c 	bl	800a210 <lwip_htons>
 800fb58:	4603      	mov	r3, r0
 800fb5a:	b2db      	uxtb	r3, r3
 800fb5c:	f003 0301 	and.w	r3, r3, #1
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	f000 80b8 	beq.w	800fcd6 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800fb66:	4b45      	ldr	r3, [pc, #276]	; (800fc7c <tcp_receive+0xb24>)
 800fb68:	781b      	ldrb	r3, [r3, #0]
 800fb6a:	f043 0320 	orr.w	r3, r3, #32
 800fb6e:	b2da      	uxtb	r2, r3
 800fb70:	4b42      	ldr	r3, [pc, #264]	; (800fc7c <tcp_receive+0xb24>)
 800fb72:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800fb74:	e0af      	b.n	800fcd6 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fb7a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fb80:	68db      	ldr	r3, [r3, #12]
 800fb82:	685b      	ldr	r3, [r3, #4]
 800fb84:	4a36      	ldr	r2, [pc, #216]	; (800fc60 <tcp_receive+0xb08>)
 800fb86:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800fb88:	68bb      	ldr	r3, [r7, #8]
 800fb8a:	891b      	ldrh	r3, [r3, #8]
 800fb8c:	461c      	mov	r4, r3
 800fb8e:	68bb      	ldr	r3, [r7, #8]
 800fb90:	68db      	ldr	r3, [r3, #12]
 800fb92:	899b      	ldrh	r3, [r3, #12]
 800fb94:	b29b      	uxth	r3, r3
 800fb96:	4618      	mov	r0, r3
 800fb98:	f7fa fb3a 	bl	800a210 <lwip_htons>
 800fb9c:	4603      	mov	r3, r0
 800fb9e:	b2db      	uxtb	r3, r3
 800fba0:	f003 0303 	and.w	r3, r3, #3
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d001      	beq.n	800fbac <tcp_receive+0xa54>
 800fba8:	2301      	movs	r3, #1
 800fbaa:	e000      	b.n	800fbae <tcp_receive+0xa56>
 800fbac:	2300      	movs	r3, #0
 800fbae:	191a      	adds	r2, r3, r4
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbb4:	441a      	add	r2, r3
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fbbe:	461c      	mov	r4, r3
 800fbc0:	68bb      	ldr	r3, [r7, #8]
 800fbc2:	891b      	ldrh	r3, [r3, #8]
 800fbc4:	461d      	mov	r5, r3
 800fbc6:	68bb      	ldr	r3, [r7, #8]
 800fbc8:	68db      	ldr	r3, [r3, #12]
 800fbca:	899b      	ldrh	r3, [r3, #12]
 800fbcc:	b29b      	uxth	r3, r3
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f7fa fb1e 	bl	800a210 <lwip_htons>
 800fbd4:	4603      	mov	r3, r0
 800fbd6:	b2db      	uxtb	r3, r3
 800fbd8:	f003 0303 	and.w	r3, r3, #3
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d001      	beq.n	800fbe4 <tcp_receive+0xa8c>
 800fbe0:	2301      	movs	r3, #1
 800fbe2:	e000      	b.n	800fbe6 <tcp_receive+0xa8e>
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	442b      	add	r3, r5
 800fbe8:	429c      	cmp	r4, r3
 800fbea:	d206      	bcs.n	800fbfa <tcp_receive+0xaa2>
 800fbec:	4b1e      	ldr	r3, [pc, #120]	; (800fc68 <tcp_receive+0xb10>)
 800fbee:	f240 622b 	movw	r2, #1579	; 0x62b
 800fbf2:	4923      	ldr	r1, [pc, #140]	; (800fc80 <tcp_receive+0xb28>)
 800fbf4:	481e      	ldr	r0, [pc, #120]	; (800fc70 <tcp_receive+0xb18>)
 800fbf6:	f005 f8d3 	bl	8014da0 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800fbfa:	68bb      	ldr	r3, [r7, #8]
 800fbfc:	891b      	ldrh	r3, [r3, #8]
 800fbfe:	461c      	mov	r4, r3
 800fc00:	68bb      	ldr	r3, [r7, #8]
 800fc02:	68db      	ldr	r3, [r3, #12]
 800fc04:	899b      	ldrh	r3, [r3, #12]
 800fc06:	b29b      	uxth	r3, r3
 800fc08:	4618      	mov	r0, r3
 800fc0a:	f7fa fb01 	bl	800a210 <lwip_htons>
 800fc0e:	4603      	mov	r3, r0
 800fc10:	b2db      	uxtb	r3, r3
 800fc12:	f003 0303 	and.w	r3, r3, #3
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d001      	beq.n	800fc1e <tcp_receive+0xac6>
 800fc1a:	2301      	movs	r3, #1
 800fc1c:	e000      	b.n	800fc20 <tcp_receive+0xac8>
 800fc1e:	2300      	movs	r3, #0
 800fc20:	1919      	adds	r1, r3, r4
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800fc26:	b28b      	uxth	r3, r1
 800fc28:	1ad3      	subs	r3, r2, r3
 800fc2a:	b29a      	uxth	r2, r3
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800fc30:	6878      	ldr	r0, [r7, #4]
 800fc32:	f7fc fe1b 	bl	800c86c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800fc36:	68bb      	ldr	r3, [r7, #8]
 800fc38:	685b      	ldr	r3, [r3, #4]
 800fc3a:	891b      	ldrh	r3, [r3, #8]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d028      	beq.n	800fc92 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800fc40:	4b0d      	ldr	r3, [pc, #52]	; (800fc78 <tcp_receive+0xb20>)
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d01d      	beq.n	800fc84 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800fc48:	4b0b      	ldr	r3, [pc, #44]	; (800fc78 <tcp_receive+0xb20>)
 800fc4a:	681a      	ldr	r2, [r3, #0]
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	685b      	ldr	r3, [r3, #4]
 800fc50:	4619      	mov	r1, r3
 800fc52:	4610      	mov	r0, r2
 800fc54:	f7fb ffb4 	bl	800bbc0 <pbuf_cat>
 800fc58:	e018      	b.n	800fc8c <tcp_receive+0xb34>
 800fc5a:	bf00      	nop
 800fc5c:	2400011e 	.word	0x2400011e
 800fc60:	24000114 	.word	0x24000114
 800fc64:	240000f4 	.word	0x240000f4
 800fc68:	0801714c 	.word	0x0801714c
 800fc6c:	0801752c 	.word	0x0801752c
 800fc70:	08017198 	.word	0x08017198
 800fc74:	08017568 	.word	0x08017568
 800fc78:	24000124 	.word	0x24000124
 800fc7c:	24000121 	.word	0x24000121
 800fc80:	08017588 	.word	0x08017588
            } else {
              recv_data = cseg->p;
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	685b      	ldr	r3, [r3, #4]
 800fc88:	4a70      	ldr	r2, [pc, #448]	; (800fe4c <tcp_receive+0xcf4>)
 800fc8a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800fc8c:	68bb      	ldr	r3, [r7, #8]
 800fc8e:	2200      	movs	r2, #0
 800fc90:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800fc92:	68bb      	ldr	r3, [r7, #8]
 800fc94:	68db      	ldr	r3, [r3, #12]
 800fc96:	899b      	ldrh	r3, [r3, #12]
 800fc98:	b29b      	uxth	r3, r3
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	f7fa fab8 	bl	800a210 <lwip_htons>
 800fca0:	4603      	mov	r3, r0
 800fca2:	b2db      	uxtb	r3, r3
 800fca4:	f003 0301 	and.w	r3, r3, #1
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d00d      	beq.n	800fcc8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800fcac:	4b68      	ldr	r3, [pc, #416]	; (800fe50 <tcp_receive+0xcf8>)
 800fcae:	781b      	ldrb	r3, [r3, #0]
 800fcb0:	f043 0320 	orr.w	r3, r3, #32
 800fcb4:	b2da      	uxtb	r2, r3
 800fcb6:	4b66      	ldr	r3, [pc, #408]	; (800fe50 <tcp_receive+0xcf8>)
 800fcb8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	7d1b      	ldrb	r3, [r3, #20]
 800fcbe:	2b04      	cmp	r3, #4
 800fcc0:	d102      	bne.n	800fcc8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	2207      	movs	r2, #7
 800fcc6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	681a      	ldr	r2, [r3, #0]
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 800fcd0:	68b8      	ldr	r0, [r7, #8]
 800fcd2:	f7fd faf0 	bl	800d2b6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d008      	beq.n	800fcf0 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fce2:	68db      	ldr	r3, [r3, #12]
 800fce4:	685a      	ldr	r2, [r3, #4]
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800fcea:	429a      	cmp	r2, r3
 800fcec:	f43f af43 	beq.w	800fb76 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	8b5b      	ldrh	r3, [r3, #26]
 800fcf4:	f003 0301 	and.w	r3, r3, #1
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d00e      	beq.n	800fd1a <tcp_receive+0xbc2>
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	8b5b      	ldrh	r3, [r3, #26]
 800fd00:	f023 0301 	bic.w	r3, r3, #1
 800fd04:	b29a      	uxth	r2, r3
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	835a      	strh	r2, [r3, #26]
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	8b5b      	ldrh	r3, [r3, #26]
 800fd0e:	f043 0302 	orr.w	r3, r3, #2
 800fd12:	b29a      	uxth	r2, r3
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800fd18:	e188      	b.n	801002c <tcp_receive+0xed4>
        tcp_ack(pcb);
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	8b5b      	ldrh	r3, [r3, #26]
 800fd1e:	f043 0301 	orr.w	r3, r3, #1
 800fd22:	b29a      	uxth	r2, r3
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800fd28:	e180      	b.n	801002c <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d106      	bne.n	800fd40 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800fd32:	4848      	ldr	r0, [pc, #288]	; (800fe54 <tcp_receive+0xcfc>)
 800fd34:	f7fd faf6 	bl	800d324 <tcp_seg_copy>
 800fd38:	4602      	mov	r2, r0
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	675a      	str	r2, [r3, #116]	; 0x74
 800fd3e:	e16d      	b.n	801001c <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800fd40:	2300      	movs	r3, #0
 800fd42:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fd48:	63bb      	str	r3, [r7, #56]	; 0x38
 800fd4a:	e157      	b.n	800fffc <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 800fd4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd4e:	68db      	ldr	r3, [r3, #12]
 800fd50:	685a      	ldr	r2, [r3, #4]
 800fd52:	4b41      	ldr	r3, [pc, #260]	; (800fe58 <tcp_receive+0xd00>)
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	429a      	cmp	r2, r3
 800fd58:	d11d      	bne.n	800fd96 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800fd5a:	4b3e      	ldr	r3, [pc, #248]	; (800fe54 <tcp_receive+0xcfc>)
 800fd5c:	891a      	ldrh	r2, [r3, #8]
 800fd5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd60:	891b      	ldrh	r3, [r3, #8]
 800fd62:	429a      	cmp	r2, r3
 800fd64:	f240 814f 	bls.w	8010006 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fd68:	483a      	ldr	r0, [pc, #232]	; (800fe54 <tcp_receive+0xcfc>)
 800fd6a:	f7fd fadb 	bl	800d324 <tcp_seg_copy>
 800fd6e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800fd70:	697b      	ldr	r3, [r7, #20]
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	f000 8149 	beq.w	801000a <tcp_receive+0xeb2>
                  if (prev != NULL) {
 800fd78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d003      	beq.n	800fd86 <tcp_receive+0xc2e>
                    prev->next = cseg;
 800fd7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd80:	697a      	ldr	r2, [r7, #20]
 800fd82:	601a      	str	r2, [r3, #0]
 800fd84:	e002      	b.n	800fd8c <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	697a      	ldr	r2, [r7, #20]
 800fd8a:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800fd8c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fd8e:	6978      	ldr	r0, [r7, #20]
 800fd90:	f7ff f8de 	bl	800ef50 <tcp_oos_insert_segment>
                }
                break;
 800fd94:	e139      	b.n	801000a <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800fd96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d117      	bne.n	800fdcc <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800fd9c:	4b2e      	ldr	r3, [pc, #184]	; (800fe58 <tcp_receive+0xd00>)
 800fd9e:	681a      	ldr	r2, [r3, #0]
 800fda0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fda2:	68db      	ldr	r3, [r3, #12]
 800fda4:	685b      	ldr	r3, [r3, #4]
 800fda6:	1ad3      	subs	r3, r2, r3
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	da57      	bge.n	800fe5c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fdac:	4829      	ldr	r0, [pc, #164]	; (800fe54 <tcp_receive+0xcfc>)
 800fdae:	f7fd fab9 	bl	800d324 <tcp_seg_copy>
 800fdb2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800fdb4:	69bb      	ldr	r3, [r7, #24]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	f000 8129 	beq.w	801000e <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	69ba      	ldr	r2, [r7, #24]
 800fdc0:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800fdc2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fdc4:	69b8      	ldr	r0, [r7, #24]
 800fdc6:	f7ff f8c3 	bl	800ef50 <tcp_oos_insert_segment>
                  }
                  break;
 800fdca:	e120      	b.n	801000e <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800fdcc:	4b22      	ldr	r3, [pc, #136]	; (800fe58 <tcp_receive+0xd00>)
 800fdce:	681a      	ldr	r2, [r3, #0]
 800fdd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fdd2:	68db      	ldr	r3, [r3, #12]
 800fdd4:	685b      	ldr	r3, [r3, #4]
 800fdd6:	1ad3      	subs	r3, r2, r3
 800fdd8:	3b01      	subs	r3, #1
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	db3e      	blt.n	800fe5c <tcp_receive+0xd04>
 800fdde:	4b1e      	ldr	r3, [pc, #120]	; (800fe58 <tcp_receive+0xd00>)
 800fde0:	681a      	ldr	r2, [r3, #0]
 800fde2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fde4:	68db      	ldr	r3, [r3, #12]
 800fde6:	685b      	ldr	r3, [r3, #4]
 800fde8:	1ad3      	subs	r3, r2, r3
 800fdea:	3301      	adds	r3, #1
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	dc35      	bgt.n	800fe5c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800fdf0:	4818      	ldr	r0, [pc, #96]	; (800fe54 <tcp_receive+0xcfc>)
 800fdf2:	f7fd fa97 	bl	800d324 <tcp_seg_copy>
 800fdf6:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800fdf8:	69fb      	ldr	r3, [r7, #28]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	f000 8109 	beq.w	8010012 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800fe00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe02:	68db      	ldr	r3, [r3, #12]
 800fe04:	685b      	ldr	r3, [r3, #4]
 800fe06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fe08:	8912      	ldrh	r2, [r2, #8]
 800fe0a:	441a      	add	r2, r3
 800fe0c:	4b12      	ldr	r3, [pc, #72]	; (800fe58 <tcp_receive+0xd00>)
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	1ad3      	subs	r3, r2, r3
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	dd12      	ble.n	800fe3c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800fe16:	4b10      	ldr	r3, [pc, #64]	; (800fe58 <tcp_receive+0xd00>)
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	b29a      	uxth	r2, r3
 800fe1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe1e:	68db      	ldr	r3, [r3, #12]
 800fe20:	685b      	ldr	r3, [r3, #4]
 800fe22:	b29b      	uxth	r3, r3
 800fe24:	1ad3      	subs	r3, r2, r3
 800fe26:	b29a      	uxth	r2, r3
 800fe28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe2a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800fe2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe2e:	685a      	ldr	r2, [r3, #4]
 800fe30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe32:	891b      	ldrh	r3, [r3, #8]
 800fe34:	4619      	mov	r1, r3
 800fe36:	4610      	mov	r0, r2
 800fe38:	f7fb fc7a 	bl	800b730 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800fe3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe3e:	69fa      	ldr	r2, [r7, #28]
 800fe40:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800fe42:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fe44:	69f8      	ldr	r0, [r7, #28]
 800fe46:	f7ff f883 	bl	800ef50 <tcp_oos_insert_segment>
                  }
                  break;
 800fe4a:	e0e2      	b.n	8010012 <tcp_receive+0xeba>
 800fe4c:	24000124 	.word	0x24000124
 800fe50:	24000121 	.word	0x24000121
 800fe54:	240000f4 	.word	0x240000f4
 800fe58:	24000114 	.word	0x24000114
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800fe5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe5e:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800fe60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	f040 80c6 	bne.w	800fff6 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800fe6a:	4b80      	ldr	r3, [pc, #512]	; (801006c <tcp_receive+0xf14>)
 800fe6c:	681a      	ldr	r2, [r3, #0]
 800fe6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe70:	68db      	ldr	r3, [r3, #12]
 800fe72:	685b      	ldr	r3, [r3, #4]
 800fe74:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800fe76:	2b00      	cmp	r3, #0
 800fe78:	f340 80bd 	ble.w	800fff6 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800fe7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe7e:	68db      	ldr	r3, [r3, #12]
 800fe80:	899b      	ldrh	r3, [r3, #12]
 800fe82:	b29b      	uxth	r3, r3
 800fe84:	4618      	mov	r0, r3
 800fe86:	f7fa f9c3 	bl	800a210 <lwip_htons>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	b2db      	uxtb	r3, r3
 800fe8e:	f003 0301 	and.w	r3, r3, #1
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	f040 80bf 	bne.w	8010016 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800fe98:	4875      	ldr	r0, [pc, #468]	; (8010070 <tcp_receive+0xf18>)
 800fe9a:	f7fd fa43 	bl	800d324 <tcp_seg_copy>
 800fe9e:	4602      	mov	r2, r0
 800fea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fea2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800fea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	f000 80b6 	beq.w	801001a <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800feae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800feb0:	68db      	ldr	r3, [r3, #12]
 800feb2:	685b      	ldr	r3, [r3, #4]
 800feb4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800feb6:	8912      	ldrh	r2, [r2, #8]
 800feb8:	441a      	add	r2, r3
 800feba:	4b6c      	ldr	r3, [pc, #432]	; (801006c <tcp_receive+0xf14>)
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	1ad3      	subs	r3, r2, r3
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	dd12      	ble.n	800feea <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800fec4:	4b69      	ldr	r3, [pc, #420]	; (801006c <tcp_receive+0xf14>)
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	b29a      	uxth	r2, r3
 800feca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fecc:	68db      	ldr	r3, [r3, #12]
 800fece:	685b      	ldr	r3, [r3, #4]
 800fed0:	b29b      	uxth	r3, r3
 800fed2:	1ad3      	subs	r3, r2, r3
 800fed4:	b29a      	uxth	r2, r3
 800fed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fed8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800feda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fedc:	685a      	ldr	r2, [r3, #4]
 800fede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fee0:	891b      	ldrh	r3, [r3, #8]
 800fee2:	4619      	mov	r1, r3
 800fee4:	4610      	mov	r0, r2
 800fee6:	f7fb fc23 	bl	800b730 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800feea:	4b62      	ldr	r3, [pc, #392]	; (8010074 <tcp_receive+0xf1c>)
 800feec:	881b      	ldrh	r3, [r3, #0]
 800feee:	461a      	mov	r2, r3
 800fef0:	4b5e      	ldr	r3, [pc, #376]	; (801006c <tcp_receive+0xf14>)
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	441a      	add	r2, r3
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fefa:	6879      	ldr	r1, [r7, #4]
 800fefc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800fefe:	440b      	add	r3, r1
 800ff00:	1ad3      	subs	r3, r2, r3
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	f340 8089 	ble.w	801001a <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800ff08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	68db      	ldr	r3, [r3, #12]
 800ff0e:	899b      	ldrh	r3, [r3, #12]
 800ff10:	b29b      	uxth	r3, r3
 800ff12:	4618      	mov	r0, r3
 800ff14:	f7fa f97c 	bl	800a210 <lwip_htons>
 800ff18:	4603      	mov	r3, r0
 800ff1a:	b2db      	uxtb	r3, r3
 800ff1c:	f003 0301 	and.w	r3, r3, #1
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d022      	beq.n	800ff6a <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800ff24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	68db      	ldr	r3, [r3, #12]
 800ff2a:	899b      	ldrh	r3, [r3, #12]
 800ff2c:	b29b      	uxth	r3, r3
 800ff2e:	b21b      	sxth	r3, r3
 800ff30:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ff34:	b21c      	sxth	r4, r3
 800ff36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	68db      	ldr	r3, [r3, #12]
 800ff3c:	899b      	ldrh	r3, [r3, #12]
 800ff3e:	b29b      	uxth	r3, r3
 800ff40:	4618      	mov	r0, r3
 800ff42:	f7fa f965 	bl	800a210 <lwip_htons>
 800ff46:	4603      	mov	r3, r0
 800ff48:	b2db      	uxtb	r3, r3
 800ff4a:	b29b      	uxth	r3, r3
 800ff4c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800ff50:	b29b      	uxth	r3, r3
 800ff52:	4618      	mov	r0, r3
 800ff54:	f7fa f95c 	bl	800a210 <lwip_htons>
 800ff58:	4603      	mov	r3, r0
 800ff5a:	b21b      	sxth	r3, r3
 800ff5c:	4323      	orrs	r3, r4
 800ff5e:	b21a      	sxth	r2, r3
 800ff60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	68db      	ldr	r3, [r3, #12]
 800ff66:	b292      	uxth	r2, r2
 800ff68:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff6e:	b29a      	uxth	r2, r3
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ff74:	4413      	add	r3, r2
 800ff76:	b299      	uxth	r1, r3
 800ff78:	4b3c      	ldr	r3, [pc, #240]	; (801006c <tcp_receive+0xf14>)
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	b29a      	uxth	r2, r3
 800ff7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	1a8a      	subs	r2, r1, r2
 800ff84:	b292      	uxth	r2, r2
 800ff86:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800ff88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	685a      	ldr	r2, [r3, #4]
 800ff8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	891b      	ldrh	r3, [r3, #8]
 800ff94:	4619      	mov	r1, r3
 800ff96:	4610      	mov	r0, r2
 800ff98:	f7fb fbca 	bl	800b730 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800ff9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	891c      	ldrh	r4, [r3, #8]
 800ffa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	68db      	ldr	r3, [r3, #12]
 800ffa8:	899b      	ldrh	r3, [r3, #12]
 800ffaa:	b29b      	uxth	r3, r3
 800ffac:	4618      	mov	r0, r3
 800ffae:	f7fa f92f 	bl	800a210 <lwip_htons>
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	b2db      	uxtb	r3, r3
 800ffb6:	f003 0303 	and.w	r3, r3, #3
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d001      	beq.n	800ffc2 <tcp_receive+0xe6a>
 800ffbe:	2301      	movs	r3, #1
 800ffc0:	e000      	b.n	800ffc4 <tcp_receive+0xe6c>
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	4423      	add	r3, r4
 800ffc6:	b29a      	uxth	r2, r3
 800ffc8:	4b2a      	ldr	r3, [pc, #168]	; (8010074 <tcp_receive+0xf1c>)
 800ffca:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800ffcc:	4b29      	ldr	r3, [pc, #164]	; (8010074 <tcp_receive+0xf1c>)
 800ffce:	881b      	ldrh	r3, [r3, #0]
 800ffd0:	461a      	mov	r2, r3
 800ffd2:	4b26      	ldr	r3, [pc, #152]	; (801006c <tcp_receive+0xf14>)
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	441a      	add	r2, r3
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ffdc:	6879      	ldr	r1, [r7, #4]
 800ffde:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800ffe0:	440b      	add	r3, r1
 800ffe2:	429a      	cmp	r2, r3
 800ffe4:	d019      	beq.n	801001a <tcp_receive+0xec2>
 800ffe6:	4b24      	ldr	r3, [pc, #144]	; (8010078 <tcp_receive+0xf20>)
 800ffe8:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 800ffec:	4923      	ldr	r1, [pc, #140]	; (801007c <tcp_receive+0xf24>)
 800ffee:	4824      	ldr	r0, [pc, #144]	; (8010080 <tcp_receive+0xf28>)
 800fff0:	f004 fed6 	bl	8014da0 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800fff4:	e011      	b.n	801001a <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800fff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	63bb      	str	r3, [r7, #56]	; 0x38
 800fffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fffe:	2b00      	cmp	r3, #0
 8010000:	f47f aea4 	bne.w	800fd4c <tcp_receive+0xbf4>
 8010004:	e00a      	b.n	801001c <tcp_receive+0xec4>
                break;
 8010006:	bf00      	nop
 8010008:	e008      	b.n	801001c <tcp_receive+0xec4>
                break;
 801000a:	bf00      	nop
 801000c:	e006      	b.n	801001c <tcp_receive+0xec4>
                  break;
 801000e:	bf00      	nop
 8010010:	e004      	b.n	801001c <tcp_receive+0xec4>
                  break;
 8010012:	bf00      	nop
 8010014:	e002      	b.n	801001c <tcp_receive+0xec4>
                  break;
 8010016:	bf00      	nop
 8010018:	e000      	b.n	801001c <tcp_receive+0xec4>
                break;
 801001a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801001c:	6878      	ldr	r0, [r7, #4]
 801001e:	f001 fe8b 	bl	8011d38 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8010022:	e003      	b.n	801002c <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8010024:	6878      	ldr	r0, [r7, #4]
 8010026:	f001 fe87 	bl	8011d38 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801002a:	e01a      	b.n	8010062 <tcp_receive+0xf0a>
 801002c:	e019      	b.n	8010062 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801002e:	4b0f      	ldr	r3, [pc, #60]	; (801006c <tcp_receive+0xf14>)
 8010030:	681a      	ldr	r2, [r3, #0]
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010036:	1ad3      	subs	r3, r2, r3
 8010038:	2b00      	cmp	r3, #0
 801003a:	db0a      	blt.n	8010052 <tcp_receive+0xefa>
 801003c:	4b0b      	ldr	r3, [pc, #44]	; (801006c <tcp_receive+0xf14>)
 801003e:	681a      	ldr	r2, [r3, #0]
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010044:	6879      	ldr	r1, [r7, #4]
 8010046:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8010048:	440b      	add	r3, r1
 801004a:	1ad3      	subs	r3, r2, r3
 801004c:	3301      	adds	r3, #1
 801004e:	2b00      	cmp	r3, #0
 8010050:	dd07      	ble.n	8010062 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	8b5b      	ldrh	r3, [r3, #26]
 8010056:	f043 0302 	orr.w	r3, r3, #2
 801005a:	b29a      	uxth	r2, r3
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8010060:	e7ff      	b.n	8010062 <tcp_receive+0xf0a>
 8010062:	bf00      	nop
 8010064:	3750      	adds	r7, #80	; 0x50
 8010066:	46bd      	mov	sp, r7
 8010068:	bdb0      	pop	{r4, r5, r7, pc}
 801006a:	bf00      	nop
 801006c:	24000114 	.word	0x24000114
 8010070:	240000f4 	.word	0x240000f4
 8010074:	2400011e 	.word	0x2400011e
 8010078:	0801714c 	.word	0x0801714c
 801007c:	080174f4 	.word	0x080174f4
 8010080:	08017198 	.word	0x08017198

08010084 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8010084:	b480      	push	{r7}
 8010086:	b083      	sub	sp, #12
 8010088:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801008a:	4b15      	ldr	r3, [pc, #84]	; (80100e0 <tcp_get_next_optbyte+0x5c>)
 801008c:	881b      	ldrh	r3, [r3, #0]
 801008e:	1c5a      	adds	r2, r3, #1
 8010090:	b291      	uxth	r1, r2
 8010092:	4a13      	ldr	r2, [pc, #76]	; (80100e0 <tcp_get_next_optbyte+0x5c>)
 8010094:	8011      	strh	r1, [r2, #0]
 8010096:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8010098:	4b12      	ldr	r3, [pc, #72]	; (80100e4 <tcp_get_next_optbyte+0x60>)
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d004      	beq.n	80100aa <tcp_get_next_optbyte+0x26>
 80100a0:	4b11      	ldr	r3, [pc, #68]	; (80100e8 <tcp_get_next_optbyte+0x64>)
 80100a2:	881b      	ldrh	r3, [r3, #0]
 80100a4:	88fa      	ldrh	r2, [r7, #6]
 80100a6:	429a      	cmp	r2, r3
 80100a8:	d208      	bcs.n	80100bc <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80100aa:	4b10      	ldr	r3, [pc, #64]	; (80100ec <tcp_get_next_optbyte+0x68>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	3314      	adds	r3, #20
 80100b0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80100b2:	88fb      	ldrh	r3, [r7, #6]
 80100b4:	683a      	ldr	r2, [r7, #0]
 80100b6:	4413      	add	r3, r2
 80100b8:	781b      	ldrb	r3, [r3, #0]
 80100ba:	e00b      	b.n	80100d4 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80100bc:	88fb      	ldrh	r3, [r7, #6]
 80100be:	b2da      	uxtb	r2, r3
 80100c0:	4b09      	ldr	r3, [pc, #36]	; (80100e8 <tcp_get_next_optbyte+0x64>)
 80100c2:	881b      	ldrh	r3, [r3, #0]
 80100c4:	b2db      	uxtb	r3, r3
 80100c6:	1ad3      	subs	r3, r2, r3
 80100c8:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80100ca:	4b06      	ldr	r3, [pc, #24]	; (80100e4 <tcp_get_next_optbyte+0x60>)
 80100cc:	681a      	ldr	r2, [r3, #0]
 80100ce:	797b      	ldrb	r3, [r7, #5]
 80100d0:	4413      	add	r3, r2
 80100d2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80100d4:	4618      	mov	r0, r3
 80100d6:	370c      	adds	r7, #12
 80100d8:	46bd      	mov	sp, r7
 80100da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100de:	4770      	bx	lr
 80100e0:	24000110 	.word	0x24000110
 80100e4:	2400010c 	.word	0x2400010c
 80100e8:	2400010a 	.word	0x2400010a
 80100ec:	24000104 	.word	0x24000104

080100f0 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80100f0:	b580      	push	{r7, lr}
 80100f2:	b084      	sub	sp, #16
 80100f4:	af00      	add	r7, sp, #0
 80100f6:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d106      	bne.n	801010c <tcp_parseopt+0x1c>
 80100fe:	4b32      	ldr	r3, [pc, #200]	; (80101c8 <tcp_parseopt+0xd8>)
 8010100:	f240 727d 	movw	r2, #1917	; 0x77d
 8010104:	4931      	ldr	r1, [pc, #196]	; (80101cc <tcp_parseopt+0xdc>)
 8010106:	4832      	ldr	r0, [pc, #200]	; (80101d0 <tcp_parseopt+0xe0>)
 8010108:	f004 fe4a 	bl	8014da0 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801010c:	4b31      	ldr	r3, [pc, #196]	; (80101d4 <tcp_parseopt+0xe4>)
 801010e:	881b      	ldrh	r3, [r3, #0]
 8010110:	2b00      	cmp	r3, #0
 8010112:	d055      	beq.n	80101c0 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010114:	4b30      	ldr	r3, [pc, #192]	; (80101d8 <tcp_parseopt+0xe8>)
 8010116:	2200      	movs	r2, #0
 8010118:	801a      	strh	r2, [r3, #0]
 801011a:	e045      	b.n	80101a8 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 801011c:	f7ff ffb2 	bl	8010084 <tcp_get_next_optbyte>
 8010120:	4603      	mov	r3, r0
 8010122:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8010124:	7bfb      	ldrb	r3, [r7, #15]
 8010126:	2b02      	cmp	r3, #2
 8010128:	d006      	beq.n	8010138 <tcp_parseopt+0x48>
 801012a:	2b02      	cmp	r3, #2
 801012c:	dc2b      	bgt.n	8010186 <tcp_parseopt+0x96>
 801012e:	2b00      	cmp	r3, #0
 8010130:	d041      	beq.n	80101b6 <tcp_parseopt+0xc6>
 8010132:	2b01      	cmp	r3, #1
 8010134:	d127      	bne.n	8010186 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8010136:	e037      	b.n	80101a8 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010138:	f7ff ffa4 	bl	8010084 <tcp_get_next_optbyte>
 801013c:	4603      	mov	r3, r0
 801013e:	2b04      	cmp	r3, #4
 8010140:	d13b      	bne.n	80101ba <tcp_parseopt+0xca>
 8010142:	4b25      	ldr	r3, [pc, #148]	; (80101d8 <tcp_parseopt+0xe8>)
 8010144:	881b      	ldrh	r3, [r3, #0]
 8010146:	3301      	adds	r3, #1
 8010148:	4a22      	ldr	r2, [pc, #136]	; (80101d4 <tcp_parseopt+0xe4>)
 801014a:	8812      	ldrh	r2, [r2, #0]
 801014c:	4293      	cmp	r3, r2
 801014e:	da34      	bge.n	80101ba <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8010150:	f7ff ff98 	bl	8010084 <tcp_get_next_optbyte>
 8010154:	4603      	mov	r3, r0
 8010156:	b29b      	uxth	r3, r3
 8010158:	021b      	lsls	r3, r3, #8
 801015a:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801015c:	f7ff ff92 	bl	8010084 <tcp_get_next_optbyte>
 8010160:	4603      	mov	r3, r0
 8010162:	b29a      	uxth	r2, r3
 8010164:	89bb      	ldrh	r3, [r7, #12]
 8010166:	4313      	orrs	r3, r2
 8010168:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801016a:	89bb      	ldrh	r3, [r7, #12]
 801016c:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8010170:	d804      	bhi.n	801017c <tcp_parseopt+0x8c>
 8010172:	89bb      	ldrh	r3, [r7, #12]
 8010174:	2b00      	cmp	r3, #0
 8010176:	d001      	beq.n	801017c <tcp_parseopt+0x8c>
 8010178:	89ba      	ldrh	r2, [r7, #12]
 801017a:	e001      	b.n	8010180 <tcp_parseopt+0x90>
 801017c:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8010184:	e010      	b.n	80101a8 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8010186:	f7ff ff7d 	bl	8010084 <tcp_get_next_optbyte>
 801018a:	4603      	mov	r3, r0
 801018c:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801018e:	7afb      	ldrb	r3, [r7, #11]
 8010190:	2b01      	cmp	r3, #1
 8010192:	d914      	bls.n	80101be <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8010194:	7afb      	ldrb	r3, [r7, #11]
 8010196:	b29a      	uxth	r2, r3
 8010198:	4b0f      	ldr	r3, [pc, #60]	; (80101d8 <tcp_parseopt+0xe8>)
 801019a:	881b      	ldrh	r3, [r3, #0]
 801019c:	4413      	add	r3, r2
 801019e:	b29b      	uxth	r3, r3
 80101a0:	3b02      	subs	r3, #2
 80101a2:	b29a      	uxth	r2, r3
 80101a4:	4b0c      	ldr	r3, [pc, #48]	; (80101d8 <tcp_parseopt+0xe8>)
 80101a6:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80101a8:	4b0b      	ldr	r3, [pc, #44]	; (80101d8 <tcp_parseopt+0xe8>)
 80101aa:	881a      	ldrh	r2, [r3, #0]
 80101ac:	4b09      	ldr	r3, [pc, #36]	; (80101d4 <tcp_parseopt+0xe4>)
 80101ae:	881b      	ldrh	r3, [r3, #0]
 80101b0:	429a      	cmp	r2, r3
 80101b2:	d3b3      	bcc.n	801011c <tcp_parseopt+0x2c>
 80101b4:	e004      	b.n	80101c0 <tcp_parseopt+0xd0>
          return;
 80101b6:	bf00      	nop
 80101b8:	e002      	b.n	80101c0 <tcp_parseopt+0xd0>
            return;
 80101ba:	bf00      	nop
 80101bc:	e000      	b.n	80101c0 <tcp_parseopt+0xd0>
            return;
 80101be:	bf00      	nop
      }
    }
  }
}
 80101c0:	3710      	adds	r7, #16
 80101c2:	46bd      	mov	sp, r7
 80101c4:	bd80      	pop	{r7, pc}
 80101c6:	bf00      	nop
 80101c8:	0801714c 	.word	0x0801714c
 80101cc:	080175b0 	.word	0x080175b0
 80101d0:	08017198 	.word	0x08017198
 80101d4:	24000108 	.word	0x24000108
 80101d8:	24000110 	.word	0x24000110

080101dc <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80101dc:	b480      	push	{r7}
 80101de:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80101e0:	4b05      	ldr	r3, [pc, #20]	; (80101f8 <tcp_trigger_input_pcb_close+0x1c>)
 80101e2:	781b      	ldrb	r3, [r3, #0]
 80101e4:	f043 0310 	orr.w	r3, r3, #16
 80101e8:	b2da      	uxtb	r2, r3
 80101ea:	4b03      	ldr	r3, [pc, #12]	; (80101f8 <tcp_trigger_input_pcb_close+0x1c>)
 80101ec:	701a      	strb	r2, [r3, #0]
}
 80101ee:	bf00      	nop
 80101f0:	46bd      	mov	sp, r7
 80101f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f6:	4770      	bx	lr
 80101f8:	24000121 	.word	0x24000121

080101fc <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b084      	sub	sp, #16
 8010200:	af00      	add	r7, sp, #0
 8010202:	60f8      	str	r0, [r7, #12]
 8010204:	60b9      	str	r1, [r7, #8]
 8010206:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d00a      	beq.n	8010224 <tcp_route+0x28>
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	7a1b      	ldrb	r3, [r3, #8]
 8010212:	2b00      	cmp	r3, #0
 8010214:	d006      	beq.n	8010224 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	7a1b      	ldrb	r3, [r3, #8]
 801021a:	4618      	mov	r0, r3
 801021c:	f7fb f8ae 	bl	800b37c <netif_get_by_index>
 8010220:	4603      	mov	r3, r0
 8010222:	e003      	b.n	801022c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8010224:	6878      	ldr	r0, [r7, #4]
 8010226:	f003 fafb 	bl	8013820 <ip4_route>
 801022a:	4603      	mov	r3, r0
  }
}
 801022c:	4618      	mov	r0, r3
 801022e:	3710      	adds	r7, #16
 8010230:	46bd      	mov	sp, r7
 8010232:	bd80      	pop	{r7, pc}

08010234 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8010234:	b590      	push	{r4, r7, lr}
 8010236:	b087      	sub	sp, #28
 8010238:	af00      	add	r7, sp, #0
 801023a:	60f8      	str	r0, [r7, #12]
 801023c:	60b9      	str	r1, [r7, #8]
 801023e:	603b      	str	r3, [r7, #0]
 8010240:	4613      	mov	r3, r2
 8010242:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d105      	bne.n	8010256 <tcp_create_segment+0x22>
 801024a:	4b44      	ldr	r3, [pc, #272]	; (801035c <tcp_create_segment+0x128>)
 801024c:	22a3      	movs	r2, #163	; 0xa3
 801024e:	4944      	ldr	r1, [pc, #272]	; (8010360 <tcp_create_segment+0x12c>)
 8010250:	4844      	ldr	r0, [pc, #272]	; (8010364 <tcp_create_segment+0x130>)
 8010252:	f004 fda5 	bl	8014da0 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8010256:	68bb      	ldr	r3, [r7, #8]
 8010258:	2b00      	cmp	r3, #0
 801025a:	d105      	bne.n	8010268 <tcp_create_segment+0x34>
 801025c:	4b3f      	ldr	r3, [pc, #252]	; (801035c <tcp_create_segment+0x128>)
 801025e:	22a4      	movs	r2, #164	; 0xa4
 8010260:	4941      	ldr	r1, [pc, #260]	; (8010368 <tcp_create_segment+0x134>)
 8010262:	4840      	ldr	r0, [pc, #256]	; (8010364 <tcp_create_segment+0x130>)
 8010264:	f004 fd9c 	bl	8014da0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010268:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801026c:	009b      	lsls	r3, r3, #2
 801026e:	b2db      	uxtb	r3, r3
 8010270:	f003 0304 	and.w	r3, r3, #4
 8010274:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8010276:	2003      	movs	r0, #3
 8010278:	f7fa fcfa 	bl	800ac70 <memp_malloc>
 801027c:	6138      	str	r0, [r7, #16]
 801027e:	693b      	ldr	r3, [r7, #16]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d104      	bne.n	801028e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8010284:	68b8      	ldr	r0, [r7, #8]
 8010286:	f7fb fbd9 	bl	800ba3c <pbuf_free>
    return NULL;
 801028a:	2300      	movs	r3, #0
 801028c:	e061      	b.n	8010352 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801028e:	693b      	ldr	r3, [r7, #16]
 8010290:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8010294:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8010296:	693b      	ldr	r3, [r7, #16]
 8010298:	2200      	movs	r2, #0
 801029a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801029c:	693b      	ldr	r3, [r7, #16]
 801029e:	68ba      	ldr	r2, [r7, #8]
 80102a0:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80102a2:	68bb      	ldr	r3, [r7, #8]
 80102a4:	891a      	ldrh	r2, [r3, #8]
 80102a6:	7dfb      	ldrb	r3, [r7, #23]
 80102a8:	b29b      	uxth	r3, r3
 80102aa:	429a      	cmp	r2, r3
 80102ac:	d205      	bcs.n	80102ba <tcp_create_segment+0x86>
 80102ae:	4b2b      	ldr	r3, [pc, #172]	; (801035c <tcp_create_segment+0x128>)
 80102b0:	22b0      	movs	r2, #176	; 0xb0
 80102b2:	492e      	ldr	r1, [pc, #184]	; (801036c <tcp_create_segment+0x138>)
 80102b4:	482b      	ldr	r0, [pc, #172]	; (8010364 <tcp_create_segment+0x130>)
 80102b6:	f004 fd73 	bl	8014da0 <iprintf>
  seg->len = p->tot_len - optlen;
 80102ba:	68bb      	ldr	r3, [r7, #8]
 80102bc:	891a      	ldrh	r2, [r3, #8]
 80102be:	7dfb      	ldrb	r3, [r7, #23]
 80102c0:	b29b      	uxth	r3, r3
 80102c2:	1ad3      	subs	r3, r2, r3
 80102c4:	b29a      	uxth	r2, r3
 80102c6:	693b      	ldr	r3, [r7, #16]
 80102c8:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80102ca:	2114      	movs	r1, #20
 80102cc:	68b8      	ldr	r0, [r7, #8]
 80102ce:	f7fb fb1f 	bl	800b910 <pbuf_add_header>
 80102d2:	4603      	mov	r3, r0
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d004      	beq.n	80102e2 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80102d8:	6938      	ldr	r0, [r7, #16]
 80102da:	f7fc ffec 	bl	800d2b6 <tcp_seg_free>
    return NULL;
 80102de:	2300      	movs	r3, #0
 80102e0:	e037      	b.n	8010352 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80102e2:	693b      	ldr	r3, [r7, #16]
 80102e4:	685b      	ldr	r3, [r3, #4]
 80102e6:	685a      	ldr	r2, [r3, #4]
 80102e8:	693b      	ldr	r3, [r7, #16]
 80102ea:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	8ada      	ldrh	r2, [r3, #22]
 80102f0:	693b      	ldr	r3, [r7, #16]
 80102f2:	68dc      	ldr	r4, [r3, #12]
 80102f4:	4610      	mov	r0, r2
 80102f6:	f7f9 ff8b 	bl	800a210 <lwip_htons>
 80102fa:	4603      	mov	r3, r0
 80102fc:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	8b1a      	ldrh	r2, [r3, #24]
 8010302:	693b      	ldr	r3, [r7, #16]
 8010304:	68dc      	ldr	r4, [r3, #12]
 8010306:	4610      	mov	r0, r2
 8010308:	f7f9 ff82 	bl	800a210 <lwip_htons>
 801030c:	4603      	mov	r3, r0
 801030e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8010310:	693b      	ldr	r3, [r7, #16]
 8010312:	68dc      	ldr	r4, [r3, #12]
 8010314:	6838      	ldr	r0, [r7, #0]
 8010316:	f7f9 ff90 	bl	800a23a <lwip_htonl>
 801031a:	4603      	mov	r3, r0
 801031c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801031e:	7dfb      	ldrb	r3, [r7, #23]
 8010320:	089b      	lsrs	r3, r3, #2
 8010322:	b2db      	uxtb	r3, r3
 8010324:	b29b      	uxth	r3, r3
 8010326:	3305      	adds	r3, #5
 8010328:	b29b      	uxth	r3, r3
 801032a:	031b      	lsls	r3, r3, #12
 801032c:	b29a      	uxth	r2, r3
 801032e:	79fb      	ldrb	r3, [r7, #7]
 8010330:	b29b      	uxth	r3, r3
 8010332:	4313      	orrs	r3, r2
 8010334:	b29a      	uxth	r2, r3
 8010336:	693b      	ldr	r3, [r7, #16]
 8010338:	68dc      	ldr	r4, [r3, #12]
 801033a:	4610      	mov	r0, r2
 801033c:	f7f9 ff68 	bl	800a210 <lwip_htons>
 8010340:	4603      	mov	r3, r0
 8010342:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010344:	693b      	ldr	r3, [r7, #16]
 8010346:	68db      	ldr	r3, [r3, #12]
 8010348:	2200      	movs	r2, #0
 801034a:	749a      	strb	r2, [r3, #18]
 801034c:	2200      	movs	r2, #0
 801034e:	74da      	strb	r2, [r3, #19]
  return seg;
 8010350:	693b      	ldr	r3, [r7, #16]
}
 8010352:	4618      	mov	r0, r3
 8010354:	371c      	adds	r7, #28
 8010356:	46bd      	mov	sp, r7
 8010358:	bd90      	pop	{r4, r7, pc}
 801035a:	bf00      	nop
 801035c:	080175cc 	.word	0x080175cc
 8010360:	08017600 	.word	0x08017600
 8010364:	08017620 	.word	0x08017620
 8010368:	08017648 	.word	0x08017648
 801036c:	0801766c 	.word	0x0801766c

08010370 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b086      	sub	sp, #24
 8010374:	af00      	add	r7, sp, #0
 8010376:	607b      	str	r3, [r7, #4]
 8010378:	4603      	mov	r3, r0
 801037a:	73fb      	strb	r3, [r7, #15]
 801037c:	460b      	mov	r3, r1
 801037e:	81bb      	strh	r3, [r7, #12]
 8010380:	4613      	mov	r3, r2
 8010382:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8010384:	89bb      	ldrh	r3, [r7, #12]
 8010386:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d105      	bne.n	801039a <tcp_pbuf_prealloc+0x2a>
 801038e:	4b30      	ldr	r3, [pc, #192]	; (8010450 <tcp_pbuf_prealloc+0xe0>)
 8010390:	22e8      	movs	r2, #232	; 0xe8
 8010392:	4930      	ldr	r1, [pc, #192]	; (8010454 <tcp_pbuf_prealloc+0xe4>)
 8010394:	4830      	ldr	r0, [pc, #192]	; (8010458 <tcp_pbuf_prealloc+0xe8>)
 8010396:	f004 fd03 	bl	8014da0 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801039a:	6a3b      	ldr	r3, [r7, #32]
 801039c:	2b00      	cmp	r3, #0
 801039e:	d105      	bne.n	80103ac <tcp_pbuf_prealloc+0x3c>
 80103a0:	4b2b      	ldr	r3, [pc, #172]	; (8010450 <tcp_pbuf_prealloc+0xe0>)
 80103a2:	22e9      	movs	r2, #233	; 0xe9
 80103a4:	492d      	ldr	r1, [pc, #180]	; (801045c <tcp_pbuf_prealloc+0xec>)
 80103a6:	482c      	ldr	r0, [pc, #176]	; (8010458 <tcp_pbuf_prealloc+0xe8>)
 80103a8:	f004 fcfa 	bl	8014da0 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80103ac:	89ba      	ldrh	r2, [r7, #12]
 80103ae:	897b      	ldrh	r3, [r7, #10]
 80103b0:	429a      	cmp	r2, r3
 80103b2:	d221      	bcs.n	80103f8 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80103b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80103b8:	f003 0302 	and.w	r3, r3, #2
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d111      	bne.n	80103e4 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80103c0:	6a3b      	ldr	r3, [r7, #32]
 80103c2:	8b5b      	ldrh	r3, [r3, #26]
 80103c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d115      	bne.n	80103f8 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80103cc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d007      	beq.n	80103e4 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80103d4:	6a3b      	ldr	r3, [r7, #32]
 80103d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d103      	bne.n	80103e4 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80103dc:	6a3b      	ldr	r3, [r7, #32]
 80103de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d009      	beq.n	80103f8 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80103e4:	89bb      	ldrh	r3, [r7, #12]
 80103e6:	f203 231b 	addw	r3, r3, #539	; 0x21b
 80103ea:	f023 0203 	bic.w	r2, r3, #3
 80103ee:	897b      	ldrh	r3, [r7, #10]
 80103f0:	4293      	cmp	r3, r2
 80103f2:	bf28      	it	cs
 80103f4:	4613      	movcs	r3, r2
 80103f6:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80103f8:	8af9      	ldrh	r1, [r7, #22]
 80103fa:	7bfb      	ldrb	r3, [r7, #15]
 80103fc:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010400:	4618      	mov	r0, r3
 8010402:	f7fb f837 	bl	800b474 <pbuf_alloc>
 8010406:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010408:	693b      	ldr	r3, [r7, #16]
 801040a:	2b00      	cmp	r3, #0
 801040c:	d101      	bne.n	8010412 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801040e:	2300      	movs	r3, #0
 8010410:	e019      	b.n	8010446 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8010412:	693b      	ldr	r3, [r7, #16]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d006      	beq.n	8010428 <tcp_pbuf_prealloc+0xb8>
 801041a:	4b0d      	ldr	r3, [pc, #52]	; (8010450 <tcp_pbuf_prealloc+0xe0>)
 801041c:	f240 120b 	movw	r2, #267	; 0x10b
 8010420:	490f      	ldr	r1, [pc, #60]	; (8010460 <tcp_pbuf_prealloc+0xf0>)
 8010422:	480d      	ldr	r0, [pc, #52]	; (8010458 <tcp_pbuf_prealloc+0xe8>)
 8010424:	f004 fcbc 	bl	8014da0 <iprintf>
  *oversize = p->len - length;
 8010428:	693b      	ldr	r3, [r7, #16]
 801042a:	895a      	ldrh	r2, [r3, #10]
 801042c:	89bb      	ldrh	r3, [r7, #12]
 801042e:	1ad3      	subs	r3, r2, r3
 8010430:	b29a      	uxth	r2, r3
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8010436:	693b      	ldr	r3, [r7, #16]
 8010438:	89ba      	ldrh	r2, [r7, #12]
 801043a:	811a      	strh	r2, [r3, #8]
 801043c:	693b      	ldr	r3, [r7, #16]
 801043e:	891a      	ldrh	r2, [r3, #8]
 8010440:	693b      	ldr	r3, [r7, #16]
 8010442:	815a      	strh	r2, [r3, #10]
  return p;
 8010444:	693b      	ldr	r3, [r7, #16]
}
 8010446:	4618      	mov	r0, r3
 8010448:	3718      	adds	r7, #24
 801044a:	46bd      	mov	sp, r7
 801044c:	bd80      	pop	{r7, pc}
 801044e:	bf00      	nop
 8010450:	080175cc 	.word	0x080175cc
 8010454:	08017684 	.word	0x08017684
 8010458:	08017620 	.word	0x08017620
 801045c:	080176a8 	.word	0x080176a8
 8010460:	080176c8 	.word	0x080176c8

08010464 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b082      	sub	sp, #8
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
 801046c:	460b      	mov	r3, r1
 801046e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	2b00      	cmp	r3, #0
 8010474:	d106      	bne.n	8010484 <tcp_write_checks+0x20>
 8010476:	4b33      	ldr	r3, [pc, #204]	; (8010544 <tcp_write_checks+0xe0>)
 8010478:	f240 1233 	movw	r2, #307	; 0x133
 801047c:	4932      	ldr	r1, [pc, #200]	; (8010548 <tcp_write_checks+0xe4>)
 801047e:	4833      	ldr	r0, [pc, #204]	; (801054c <tcp_write_checks+0xe8>)
 8010480:	f004 fc8e 	bl	8014da0 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	7d1b      	ldrb	r3, [r3, #20]
 8010488:	2b04      	cmp	r3, #4
 801048a:	d00e      	beq.n	80104aa <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8010490:	2b07      	cmp	r3, #7
 8010492:	d00a      	beq.n	80104aa <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8010498:	2b02      	cmp	r3, #2
 801049a:	d006      	beq.n	80104aa <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80104a0:	2b03      	cmp	r3, #3
 80104a2:	d002      	beq.n	80104aa <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80104a4:	f06f 030a 	mvn.w	r3, #10
 80104a8:	e048      	b.n	801053c <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80104aa:	887b      	ldrh	r3, [r7, #2]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d101      	bne.n	80104b4 <tcp_write_checks+0x50>
    return ERR_OK;
 80104b0:	2300      	movs	r3, #0
 80104b2:	e043      	b.n	801053c <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80104ba:	887a      	ldrh	r2, [r7, #2]
 80104bc:	429a      	cmp	r2, r3
 80104be:	d909      	bls.n	80104d4 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	8b5b      	ldrh	r3, [r3, #26]
 80104c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104c8:	b29a      	uxth	r2, r3
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80104ce:	f04f 33ff 	mov.w	r3, #4294967295
 80104d2:	e033      	b.n	801053c <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80104da:	2b08      	cmp	r3, #8
 80104dc:	d909      	bls.n	80104f2 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	8b5b      	ldrh	r3, [r3, #26]
 80104e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80104e6:	b29a      	uxth	r2, r3
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80104ec:	f04f 33ff 	mov.w	r3, #4294967295
 80104f0:	e024      	b.n	801053c <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d00f      	beq.n	801051c <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010500:	2b00      	cmp	r3, #0
 8010502:	d11a      	bne.n	801053a <tcp_write_checks+0xd6>
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010508:	2b00      	cmp	r3, #0
 801050a:	d116      	bne.n	801053a <tcp_write_checks+0xd6>
 801050c:	4b0d      	ldr	r3, [pc, #52]	; (8010544 <tcp_write_checks+0xe0>)
 801050e:	f240 1255 	movw	r2, #341	; 0x155
 8010512:	490f      	ldr	r1, [pc, #60]	; (8010550 <tcp_write_checks+0xec>)
 8010514:	480d      	ldr	r0, [pc, #52]	; (801054c <tcp_write_checks+0xe8>)
 8010516:	f004 fc43 	bl	8014da0 <iprintf>
 801051a:	e00e      	b.n	801053a <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010520:	2b00      	cmp	r3, #0
 8010522:	d103      	bne.n	801052c <tcp_write_checks+0xc8>
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010528:	2b00      	cmp	r3, #0
 801052a:	d006      	beq.n	801053a <tcp_write_checks+0xd6>
 801052c:	4b05      	ldr	r3, [pc, #20]	; (8010544 <tcp_write_checks+0xe0>)
 801052e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8010532:	4908      	ldr	r1, [pc, #32]	; (8010554 <tcp_write_checks+0xf0>)
 8010534:	4805      	ldr	r0, [pc, #20]	; (801054c <tcp_write_checks+0xe8>)
 8010536:	f004 fc33 	bl	8014da0 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801053a:	2300      	movs	r3, #0
}
 801053c:	4618      	mov	r0, r3
 801053e:	3708      	adds	r7, #8
 8010540:	46bd      	mov	sp, r7
 8010542:	bd80      	pop	{r7, pc}
 8010544:	080175cc 	.word	0x080175cc
 8010548:	080176dc 	.word	0x080176dc
 801054c:	08017620 	.word	0x08017620
 8010550:	080176fc 	.word	0x080176fc
 8010554:	08017738 	.word	0x08017738

08010558 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8010558:	b590      	push	{r4, r7, lr}
 801055a:	b09b      	sub	sp, #108	; 0x6c
 801055c:	af04      	add	r7, sp, #16
 801055e:	60f8      	str	r0, [r7, #12]
 8010560:	60b9      	str	r1, [r7, #8]
 8010562:	4611      	mov	r1, r2
 8010564:	461a      	mov	r2, r3
 8010566:	460b      	mov	r3, r1
 8010568:	80fb      	strh	r3, [r7, #6]
 801056a:	4613      	mov	r3, r2
 801056c:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801056e:	2300      	movs	r3, #0
 8010570:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8010572:	2300      	movs	r3, #0
 8010574:	653b      	str	r3, [r7, #80]	; 0x50
 8010576:	2300      	movs	r3, #0
 8010578:	64fb      	str	r3, [r7, #76]	; 0x4c
 801057a:	2300      	movs	r3, #0
 801057c:	64bb      	str	r3, [r7, #72]	; 0x48
 801057e:	2300      	movs	r3, #0
 8010580:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8010582:	2300      	movs	r3, #0
 8010584:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8010588:	2300      	movs	r3, #0
 801058a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801058e:	2300      	movs	r3, #0
 8010590:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8010592:	2300      	movs	r3, #0
 8010594:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8010596:	2300      	movs	r3, #0
 8010598:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	2b00      	cmp	r3, #0
 801059e:	d109      	bne.n	80105b4 <tcp_write+0x5c>
 80105a0:	4ba4      	ldr	r3, [pc, #656]	; (8010834 <tcp_write+0x2dc>)
 80105a2:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80105a6:	49a4      	ldr	r1, [pc, #656]	; (8010838 <tcp_write+0x2e0>)
 80105a8:	48a4      	ldr	r0, [pc, #656]	; (801083c <tcp_write+0x2e4>)
 80105aa:	f004 fbf9 	bl	8014da0 <iprintf>
 80105ae:	f06f 030f 	mvn.w	r3, #15
 80105b2:	e32a      	b.n	8010c0a <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80105ba:	085b      	lsrs	r3, r3, #1
 80105bc:	b29a      	uxth	r2, r3
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80105c2:	4293      	cmp	r3, r2
 80105c4:	bf28      	it	cs
 80105c6:	4613      	movcs	r3, r2
 80105c8:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80105ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d102      	bne.n	80105d6 <tcp_write+0x7e>
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80105d4:	e000      	b.n	80105d8 <tcp_write+0x80>
 80105d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80105d8:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80105da:	68bb      	ldr	r3, [r7, #8]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	d109      	bne.n	80105f4 <tcp_write+0x9c>
 80105e0:	4b94      	ldr	r3, [pc, #592]	; (8010834 <tcp_write+0x2dc>)
 80105e2:	f240 12ad 	movw	r2, #429	; 0x1ad
 80105e6:	4996      	ldr	r1, [pc, #600]	; (8010840 <tcp_write+0x2e8>)
 80105e8:	4894      	ldr	r0, [pc, #592]	; (801083c <tcp_write+0x2e4>)
 80105ea:	f004 fbd9 	bl	8014da0 <iprintf>
 80105ee:	f06f 030f 	mvn.w	r3, #15
 80105f2:	e30a      	b.n	8010c0a <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80105f4:	88fb      	ldrh	r3, [r7, #6]
 80105f6:	4619      	mov	r1, r3
 80105f8:	68f8      	ldr	r0, [r7, #12]
 80105fa:	f7ff ff33 	bl	8010464 <tcp_write_checks>
 80105fe:	4603      	mov	r3, r0
 8010600:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8010604:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8010608:	2b00      	cmp	r3, #0
 801060a:	d002      	beq.n	8010612 <tcp_write+0xba>
    return err;
 801060c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8010610:	e2fb      	b.n	8010c0a <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010618:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801061c:	2300      	movs	r3, #0
 801061e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8010622:	68fb      	ldr	r3, [r7, #12]
 8010624:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010626:	2b00      	cmp	r3, #0
 8010628:	f000 80f6 	beq.w	8010818 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010630:	653b      	str	r3, [r7, #80]	; 0x50
 8010632:	e002      	b.n	801063a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8010634:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801063a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d1f8      	bne.n	8010634 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8010642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010644:	7a9b      	ldrb	r3, [r3, #10]
 8010646:	009b      	lsls	r3, r3, #2
 8010648:	b29b      	uxth	r3, r3
 801064a:	f003 0304 	and.w	r3, r3, #4
 801064e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8010650:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010652:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010654:	891b      	ldrh	r3, [r3, #8]
 8010656:	4619      	mov	r1, r3
 8010658:	8c3b      	ldrh	r3, [r7, #32]
 801065a:	440b      	add	r3, r1
 801065c:	429a      	cmp	r2, r3
 801065e:	da06      	bge.n	801066e <tcp_write+0x116>
 8010660:	4b74      	ldr	r3, [pc, #464]	; (8010834 <tcp_write+0x2dc>)
 8010662:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8010666:	4977      	ldr	r1, [pc, #476]	; (8010844 <tcp_write+0x2ec>)
 8010668:	4874      	ldr	r0, [pc, #464]	; (801083c <tcp_write+0x2e4>)
 801066a:	f004 fb99 	bl	8014da0 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801066e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010670:	891a      	ldrh	r2, [r3, #8]
 8010672:	8c3b      	ldrh	r3, [r7, #32]
 8010674:	4413      	add	r3, r2
 8010676:	b29b      	uxth	r3, r3
 8010678:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801067a:	1ad3      	subs	r3, r2, r3
 801067c:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010684:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8010686:	8a7b      	ldrh	r3, [r7, #18]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d026      	beq.n	80106da <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801068c:	8a7b      	ldrh	r3, [r7, #18]
 801068e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8010690:	429a      	cmp	r2, r3
 8010692:	d206      	bcs.n	80106a2 <tcp_write+0x14a>
 8010694:	4b67      	ldr	r3, [pc, #412]	; (8010834 <tcp_write+0x2dc>)
 8010696:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801069a:	496b      	ldr	r1, [pc, #428]	; (8010848 <tcp_write+0x2f0>)
 801069c:	4867      	ldr	r0, [pc, #412]	; (801083c <tcp_write+0x2e4>)
 801069e:	f004 fb7f 	bl	8014da0 <iprintf>
      seg = last_unsent;
 80106a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80106a4:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80106a6:	8a7b      	ldrh	r3, [r7, #18]
 80106a8:	88fa      	ldrh	r2, [r7, #6]
 80106aa:	4293      	cmp	r3, r2
 80106ac:	bf28      	it	cs
 80106ae:	4613      	movcs	r3, r2
 80106b0:	b29b      	uxth	r3, r3
 80106b2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80106b4:	4293      	cmp	r3, r2
 80106b6:	bf28      	it	cs
 80106b8:	4613      	movcs	r3, r2
 80106ba:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80106bc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80106c0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80106c2:	4413      	add	r3, r2
 80106c4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80106c8:	8a7a      	ldrh	r2, [r7, #18]
 80106ca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80106cc:	1ad3      	subs	r3, r2, r3
 80106ce:	b29b      	uxth	r3, r3
 80106d0:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80106d2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80106d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80106d6:	1ad3      	subs	r3, r2, r3
 80106d8:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80106da:	8a7b      	ldrh	r3, [r7, #18]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d00b      	beq.n	80106f8 <tcp_write+0x1a0>
 80106e0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80106e4:	88fb      	ldrh	r3, [r7, #6]
 80106e6:	429a      	cmp	r2, r3
 80106e8:	d006      	beq.n	80106f8 <tcp_write+0x1a0>
 80106ea:	4b52      	ldr	r3, [pc, #328]	; (8010834 <tcp_write+0x2dc>)
 80106ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80106f0:	4956      	ldr	r1, [pc, #344]	; (801084c <tcp_write+0x2f4>)
 80106f2:	4852      	ldr	r0, [pc, #328]	; (801083c <tcp_write+0x2e4>)
 80106f4:	f004 fb54 	bl	8014da0 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80106f8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80106fc:	88fb      	ldrh	r3, [r7, #6]
 80106fe:	429a      	cmp	r2, r3
 8010700:	f080 8167 	bcs.w	80109d2 <tcp_write+0x47a>
 8010704:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8010706:	2b00      	cmp	r3, #0
 8010708:	f000 8163 	beq.w	80109d2 <tcp_write+0x47a>
 801070c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801070e:	891b      	ldrh	r3, [r3, #8]
 8010710:	2b00      	cmp	r3, #0
 8010712:	f000 815e 	beq.w	80109d2 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8010716:	88fa      	ldrh	r2, [r7, #6]
 8010718:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801071c:	1ad2      	subs	r2, r2, r3
 801071e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8010720:	4293      	cmp	r3, r2
 8010722:	bfa8      	it	ge
 8010724:	4613      	movge	r3, r2
 8010726:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8010728:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801072a:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801072c:	797b      	ldrb	r3, [r7, #5]
 801072e:	f003 0301 	and.w	r3, r3, #1
 8010732:	2b00      	cmp	r3, #0
 8010734:	d027      	beq.n	8010786 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8010736:	f107 0012 	add.w	r0, r7, #18
 801073a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801073c:	8bf9      	ldrh	r1, [r7, #30]
 801073e:	2301      	movs	r3, #1
 8010740:	9302      	str	r3, [sp, #8]
 8010742:	797b      	ldrb	r3, [r7, #5]
 8010744:	9301      	str	r3, [sp, #4]
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	9300      	str	r3, [sp, #0]
 801074a:	4603      	mov	r3, r0
 801074c:	2000      	movs	r0, #0
 801074e:	f7ff fe0f 	bl	8010370 <tcp_pbuf_prealloc>
 8010752:	6578      	str	r0, [r7, #84]	; 0x54
 8010754:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010756:	2b00      	cmp	r3, #0
 8010758:	f000 8225 	beq.w	8010ba6 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801075c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801075e:	6858      	ldr	r0, [r3, #4]
 8010760:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010764:	68ba      	ldr	r2, [r7, #8]
 8010766:	4413      	add	r3, r2
 8010768:	8bfa      	ldrh	r2, [r7, #30]
 801076a:	4619      	mov	r1, r3
 801076c:	f004 fb02 	bl	8014d74 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8010770:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8010772:	f7fb f9eb 	bl	800bb4c <pbuf_clen>
 8010776:	4603      	mov	r3, r0
 8010778:	461a      	mov	r2, r3
 801077a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801077e:	4413      	add	r3, r2
 8010780:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8010784:	e041      	b.n	801080a <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8010786:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010788:	685b      	ldr	r3, [r3, #4]
 801078a:	637b      	str	r3, [r7, #52]	; 0x34
 801078c:	e002      	b.n	8010794 <tcp_write+0x23c>
 801078e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	637b      	str	r3, [r7, #52]	; 0x34
 8010794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d1f8      	bne.n	801078e <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801079c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801079e:	7b1b      	ldrb	r3, [r3, #12]
 80107a0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d115      	bne.n	80107d4 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80107a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80107aa:	685b      	ldr	r3, [r3, #4]
 80107ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80107ae:	8952      	ldrh	r2, [r2, #10]
 80107b0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80107b2:	68ba      	ldr	r2, [r7, #8]
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d10d      	bne.n	80107d4 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80107b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d006      	beq.n	80107ce <tcp_write+0x276>
 80107c0:	4b1c      	ldr	r3, [pc, #112]	; (8010834 <tcp_write+0x2dc>)
 80107c2:	f240 2231 	movw	r2, #561	; 0x231
 80107c6:	4922      	ldr	r1, [pc, #136]	; (8010850 <tcp_write+0x2f8>)
 80107c8:	481c      	ldr	r0, [pc, #112]	; (801083c <tcp_write+0x2e4>)
 80107ca:	f004 fae9 	bl	8014da0 <iprintf>
          extendlen = seglen;
 80107ce:	8bfb      	ldrh	r3, [r7, #30]
 80107d0:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80107d2:	e01a      	b.n	801080a <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80107d4:	8bfb      	ldrh	r3, [r7, #30]
 80107d6:	2201      	movs	r2, #1
 80107d8:	4619      	mov	r1, r3
 80107da:	2000      	movs	r0, #0
 80107dc:	f7fa fe4a 	bl	800b474 <pbuf_alloc>
 80107e0:	6578      	str	r0, [r7, #84]	; 0x54
 80107e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	f000 81e0 	beq.w	8010baa <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80107ea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80107ee:	68ba      	ldr	r2, [r7, #8]
 80107f0:	441a      	add	r2, r3
 80107f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80107f4:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80107f6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80107f8:	f7fb f9a8 	bl	800bb4c <pbuf_clen>
 80107fc:	4603      	mov	r3, r0
 80107fe:	461a      	mov	r2, r3
 8010800:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010804:	4413      	add	r3, r2
 8010806:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801080a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801080e:	8bfb      	ldrh	r3, [r7, #30]
 8010810:	4413      	add	r3, r2
 8010812:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8010816:	e0dc      	b.n	80109d2 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801081e:	2b00      	cmp	r3, #0
 8010820:	f000 80d7 	beq.w	80109d2 <tcp_write+0x47a>
 8010824:	4b03      	ldr	r3, [pc, #12]	; (8010834 <tcp_write+0x2dc>)
 8010826:	f240 224a 	movw	r2, #586	; 0x24a
 801082a:	490a      	ldr	r1, [pc, #40]	; (8010854 <tcp_write+0x2fc>)
 801082c:	4803      	ldr	r0, [pc, #12]	; (801083c <tcp_write+0x2e4>)
 801082e:	f004 fab7 	bl	8014da0 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8010832:	e0ce      	b.n	80109d2 <tcp_write+0x47a>
 8010834:	080175cc 	.word	0x080175cc
 8010838:	0801776c 	.word	0x0801776c
 801083c:	08017620 	.word	0x08017620
 8010840:	08017784 	.word	0x08017784
 8010844:	080177b8 	.word	0x080177b8
 8010848:	080177d0 	.word	0x080177d0
 801084c:	080177f0 	.word	0x080177f0
 8010850:	08017810 	.word	0x08017810
 8010854:	0801783c 	.word	0x0801783c
    struct pbuf *p;
    u16_t left = len - pos;
 8010858:	88fa      	ldrh	r2, [r7, #6]
 801085a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801085e:	1ad3      	subs	r3, r2, r3
 8010860:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8010862:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010866:	b29b      	uxth	r3, r3
 8010868:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801086a:	1ad3      	subs	r3, r2, r3
 801086c:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801086e:	8b7a      	ldrh	r2, [r7, #26]
 8010870:	8bbb      	ldrh	r3, [r7, #28]
 8010872:	4293      	cmp	r3, r2
 8010874:	bf28      	it	cs
 8010876:	4613      	movcs	r3, r2
 8010878:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801087a:	797b      	ldrb	r3, [r7, #5]
 801087c:	f003 0301 	and.w	r3, r3, #1
 8010880:	2b00      	cmp	r3, #0
 8010882:	d036      	beq.n	80108f2 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8010884:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8010888:	b29a      	uxth	r2, r3
 801088a:	8b3b      	ldrh	r3, [r7, #24]
 801088c:	4413      	add	r3, r2
 801088e:	b299      	uxth	r1, r3
 8010890:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010892:	2b00      	cmp	r3, #0
 8010894:	bf0c      	ite	eq
 8010896:	2301      	moveq	r3, #1
 8010898:	2300      	movne	r3, #0
 801089a:	b2db      	uxtb	r3, r3
 801089c:	f107 0012 	add.w	r0, r7, #18
 80108a0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80108a2:	9302      	str	r3, [sp, #8]
 80108a4:	797b      	ldrb	r3, [r7, #5]
 80108a6:	9301      	str	r3, [sp, #4]
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	9300      	str	r3, [sp, #0]
 80108ac:	4603      	mov	r3, r0
 80108ae:	2036      	movs	r0, #54	; 0x36
 80108b0:	f7ff fd5e 	bl	8010370 <tcp_pbuf_prealloc>
 80108b4:	6338      	str	r0, [r7, #48]	; 0x30
 80108b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	f000 8178 	beq.w	8010bae <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80108be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108c0:	895b      	ldrh	r3, [r3, #10]
 80108c2:	8b3a      	ldrh	r2, [r7, #24]
 80108c4:	429a      	cmp	r2, r3
 80108c6:	d906      	bls.n	80108d6 <tcp_write+0x37e>
 80108c8:	4b8c      	ldr	r3, [pc, #560]	; (8010afc <tcp_write+0x5a4>)
 80108ca:	f240 2266 	movw	r2, #614	; 0x266
 80108ce:	498c      	ldr	r1, [pc, #560]	; (8010b00 <tcp_write+0x5a8>)
 80108d0:	488c      	ldr	r0, [pc, #560]	; (8010b04 <tcp_write+0x5ac>)
 80108d2:	f004 fa65 	bl	8014da0 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80108d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108d8:	685a      	ldr	r2, [r3, #4]
 80108da:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80108de:	18d0      	adds	r0, r2, r3
 80108e0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80108e4:	68ba      	ldr	r2, [r7, #8]
 80108e6:	4413      	add	r3, r2
 80108e8:	8b3a      	ldrh	r2, [r7, #24]
 80108ea:	4619      	mov	r1, r3
 80108ec:	f004 fa42 	bl	8014d74 <memcpy>
 80108f0:	e02f      	b.n	8010952 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80108f2:	8a7b      	ldrh	r3, [r7, #18]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d006      	beq.n	8010906 <tcp_write+0x3ae>
 80108f8:	4b80      	ldr	r3, [pc, #512]	; (8010afc <tcp_write+0x5a4>)
 80108fa:	f240 2271 	movw	r2, #625	; 0x271
 80108fe:	4982      	ldr	r1, [pc, #520]	; (8010b08 <tcp_write+0x5b0>)
 8010900:	4880      	ldr	r0, [pc, #512]	; (8010b04 <tcp_write+0x5ac>)
 8010902:	f004 fa4d 	bl	8014da0 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8010906:	8b3b      	ldrh	r3, [r7, #24]
 8010908:	2201      	movs	r2, #1
 801090a:	4619      	mov	r1, r3
 801090c:	2036      	movs	r0, #54	; 0x36
 801090e:	f7fa fdb1 	bl	800b474 <pbuf_alloc>
 8010912:	6178      	str	r0, [r7, #20]
 8010914:	697b      	ldr	r3, [r7, #20]
 8010916:	2b00      	cmp	r3, #0
 8010918:	f000 814b 	beq.w	8010bb2 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801091c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8010920:	68ba      	ldr	r2, [r7, #8]
 8010922:	441a      	add	r2, r3
 8010924:	697b      	ldr	r3, [r7, #20]
 8010926:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8010928:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801092c:	b29b      	uxth	r3, r3
 801092e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010932:	4619      	mov	r1, r3
 8010934:	2036      	movs	r0, #54	; 0x36
 8010936:	f7fa fd9d 	bl	800b474 <pbuf_alloc>
 801093a:	6338      	str	r0, [r7, #48]	; 0x30
 801093c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801093e:	2b00      	cmp	r3, #0
 8010940:	d103      	bne.n	801094a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8010942:	6978      	ldr	r0, [r7, #20]
 8010944:	f7fb f87a 	bl	800ba3c <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8010948:	e136      	b.n	8010bb8 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801094a:	6979      	ldr	r1, [r7, #20]
 801094c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801094e:	f7fb f937 	bl	800bbc0 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8010952:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010954:	f7fb f8fa 	bl	800bb4c <pbuf_clen>
 8010958:	4603      	mov	r3, r0
 801095a:	461a      	mov	r2, r3
 801095c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010960:	4413      	add	r3, r2
 8010962:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8010966:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801096a:	2b09      	cmp	r3, #9
 801096c:	d903      	bls.n	8010976 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 801096e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010970:	f7fb f864 	bl	800ba3c <pbuf_free>
      goto memerr;
 8010974:	e120      	b.n	8010bb8 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801097a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801097e:	441a      	add	r2, r3
 8010980:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010984:	9300      	str	r3, [sp, #0]
 8010986:	4613      	mov	r3, r2
 8010988:	2200      	movs	r2, #0
 801098a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801098c:	68f8      	ldr	r0, [r7, #12]
 801098e:	f7ff fc51 	bl	8010234 <tcp_create_segment>
 8010992:	64f8      	str	r0, [r7, #76]	; 0x4c
 8010994:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010996:	2b00      	cmp	r3, #0
 8010998:	f000 810d 	beq.w	8010bb6 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801099c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d102      	bne.n	80109a8 <tcp_write+0x450>
      queue = seg;
 80109a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109a4:	647b      	str	r3, [r7, #68]	; 0x44
 80109a6:	e00c      	b.n	80109c2 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80109a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d106      	bne.n	80109bc <tcp_write+0x464>
 80109ae:	4b53      	ldr	r3, [pc, #332]	; (8010afc <tcp_write+0x5a4>)
 80109b0:	f240 22ab 	movw	r2, #683	; 0x2ab
 80109b4:	4955      	ldr	r1, [pc, #340]	; (8010b0c <tcp_write+0x5b4>)
 80109b6:	4853      	ldr	r0, [pc, #332]	; (8010b04 <tcp_write+0x5ac>)
 80109b8:	f004 f9f2 	bl	8014da0 <iprintf>
      prev_seg->next = seg;
 80109bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80109c0:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80109c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109c4:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80109c6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80109ca:	8b3b      	ldrh	r3, [r7, #24]
 80109cc:	4413      	add	r3, r2
 80109ce:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80109d2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80109d6:	88fb      	ldrh	r3, [r7, #6]
 80109d8:	429a      	cmp	r2, r3
 80109da:	f4ff af3d 	bcc.w	8010858 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80109de:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d02c      	beq.n	8010a3e <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80109e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80109e6:	685b      	ldr	r3, [r3, #4]
 80109e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80109ea:	e01e      	b.n	8010a2a <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 80109ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109ee:	891a      	ldrh	r2, [r3, #8]
 80109f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80109f2:	4413      	add	r3, r2
 80109f4:	b29a      	uxth	r2, r3
 80109f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109f8:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80109fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d110      	bne.n	8010a24 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8010a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a04:	685b      	ldr	r3, [r3, #4]
 8010a06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010a08:	8952      	ldrh	r2, [r2, #10]
 8010a0a:	4413      	add	r3, r2
 8010a0c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8010a0e:	68b9      	ldr	r1, [r7, #8]
 8010a10:	4618      	mov	r0, r3
 8010a12:	f004 f9af 	bl	8014d74 <memcpy>
        p->len += oversize_used;
 8010a16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a18:	895a      	ldrh	r2, [r3, #10]
 8010a1a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010a1c:	4413      	add	r3, r2
 8010a1e:	b29a      	uxth	r2, r3
 8010a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a22:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8010a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d1dd      	bne.n	80109ec <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8010a30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a32:	891a      	ldrh	r2, [r3, #8]
 8010a34:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010a36:	4413      	add	r3, r2
 8010a38:	b29a      	uxth	r2, r3
 8010a3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a3c:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8010a3e:	8a7a      	ldrh	r2, [r7, #18]
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8010a46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d018      	beq.n	8010a7e <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8010a4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d106      	bne.n	8010a60 <tcp_write+0x508>
 8010a52:	4b2a      	ldr	r3, [pc, #168]	; (8010afc <tcp_write+0x5a4>)
 8010a54:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8010a58:	492d      	ldr	r1, [pc, #180]	; (8010b10 <tcp_write+0x5b8>)
 8010a5a:	482a      	ldr	r0, [pc, #168]	; (8010b04 <tcp_write+0x5ac>)
 8010a5c:	f004 f9a0 	bl	8014da0 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8010a60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a62:	685b      	ldr	r3, [r3, #4]
 8010a64:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010a66:	4618      	mov	r0, r3
 8010a68:	f7fb f8aa 	bl	800bbc0 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8010a6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a6e:	891a      	ldrh	r2, [r3, #8]
 8010a70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010a72:	891b      	ldrh	r3, [r3, #8]
 8010a74:	4413      	add	r3, r2
 8010a76:	b29a      	uxth	r2, r3
 8010a78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a7a:	811a      	strh	r2, [r3, #8]
 8010a7c:	e037      	b.n	8010aee <tcp_write+0x596>
  } else if (extendlen > 0) {
 8010a7e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d034      	beq.n	8010aee <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8010a84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d003      	beq.n	8010a92 <tcp_write+0x53a>
 8010a8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010a8c:	685b      	ldr	r3, [r3, #4]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d106      	bne.n	8010aa0 <tcp_write+0x548>
 8010a92:	4b1a      	ldr	r3, [pc, #104]	; (8010afc <tcp_write+0x5a4>)
 8010a94:	f240 22e6 	movw	r2, #742	; 0x2e6
 8010a98:	491e      	ldr	r1, [pc, #120]	; (8010b14 <tcp_write+0x5bc>)
 8010a9a:	481a      	ldr	r0, [pc, #104]	; (8010b04 <tcp_write+0x5ac>)
 8010a9c:	f004 f980 	bl	8014da0 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8010aa0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010aa2:	685b      	ldr	r3, [r3, #4]
 8010aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8010aa6:	e009      	b.n	8010abc <tcp_write+0x564>
      p->tot_len += extendlen;
 8010aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010aaa:	891a      	ldrh	r2, [r3, #8]
 8010aac:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010aae:	4413      	add	r3, r2
 8010ab0:	b29a      	uxth	r2, r3
 8010ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ab4:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8010ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	62bb      	str	r3, [r7, #40]	; 0x28
 8010abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d1f1      	bne.n	8010aa8 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8010ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ac6:	891a      	ldrh	r2, [r3, #8]
 8010ac8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010aca:	4413      	add	r3, r2
 8010acc:	b29a      	uxth	r2, r3
 8010ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ad0:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8010ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ad4:	895a      	ldrh	r2, [r3, #10]
 8010ad6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010ad8:	4413      	add	r3, r2
 8010ada:	b29a      	uxth	r2, r3
 8010adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ade:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8010ae0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ae2:	891a      	ldrh	r2, [r3, #8]
 8010ae4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010ae6:	4413      	add	r3, r2
 8010ae8:	b29a      	uxth	r2, r3
 8010aea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010aec:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8010aee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d111      	bne.n	8010b18 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010af8:	66da      	str	r2, [r3, #108]	; 0x6c
 8010afa:	e010      	b.n	8010b1e <tcp_write+0x5c6>
 8010afc:	080175cc 	.word	0x080175cc
 8010b00:	0801786c 	.word	0x0801786c
 8010b04:	08017620 	.word	0x08017620
 8010b08:	080178ac 	.word	0x080178ac
 8010b0c:	080178bc 	.word	0x080178bc
 8010b10:	080178d0 	.word	0x080178d0
 8010b14:	08017908 	.word	0x08017908
  } else {
    last_unsent->next = queue;
 8010b18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010b1c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8010b1e:	68fb      	ldr	r3, [r7, #12]
 8010b20:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8010b22:	88fb      	ldrh	r3, [r7, #6]
 8010b24:	441a      	add	r2, r3
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8010b30:	88fb      	ldrh	r3, [r7, #6]
 8010b32:	1ad3      	subs	r3, r2, r3
 8010b34:	b29a      	uxth	r2, r3
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8010b42:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d00e      	beq.n	8010b6e <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d10a      	bne.n	8010b6e <tcp_write+0x616>
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d106      	bne.n	8010b6e <tcp_write+0x616>
 8010b60:	4b2c      	ldr	r3, [pc, #176]	; (8010c14 <tcp_write+0x6bc>)
 8010b62:	f240 3212 	movw	r2, #786	; 0x312
 8010b66:	492c      	ldr	r1, [pc, #176]	; (8010c18 <tcp_write+0x6c0>)
 8010b68:	482c      	ldr	r0, [pc, #176]	; (8010c1c <tcp_write+0x6c4>)
 8010b6a:	f004 f919 	bl	8014da0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8010b6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d016      	beq.n	8010ba2 <tcp_write+0x64a>
 8010b74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b76:	68db      	ldr	r3, [r3, #12]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d012      	beq.n	8010ba2 <tcp_write+0x64a>
 8010b7c:	797b      	ldrb	r3, [r7, #5]
 8010b7e:	f003 0302 	and.w	r3, r3, #2
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d10d      	bne.n	8010ba2 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8010b86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b88:	68db      	ldr	r3, [r3, #12]
 8010b8a:	899b      	ldrh	r3, [r3, #12]
 8010b8c:	b29c      	uxth	r4, r3
 8010b8e:	2008      	movs	r0, #8
 8010b90:	f7f9 fb3e 	bl	800a210 <lwip_htons>
 8010b94:	4603      	mov	r3, r0
 8010b96:	461a      	mov	r2, r3
 8010b98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b9a:	68db      	ldr	r3, [r3, #12]
 8010b9c:	4322      	orrs	r2, r4
 8010b9e:	b292      	uxth	r2, r2
 8010ba0:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	e031      	b.n	8010c0a <tcp_write+0x6b2>
          goto memerr;
 8010ba6:	bf00      	nop
 8010ba8:	e006      	b.n	8010bb8 <tcp_write+0x660>
            goto memerr;
 8010baa:	bf00      	nop
 8010bac:	e004      	b.n	8010bb8 <tcp_write+0x660>
        goto memerr;
 8010bae:	bf00      	nop
 8010bb0:	e002      	b.n	8010bb8 <tcp_write+0x660>
        goto memerr;
 8010bb2:	bf00      	nop
 8010bb4:	e000      	b.n	8010bb8 <tcp_write+0x660>
      goto memerr;
 8010bb6:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	8b5b      	ldrh	r3, [r3, #26]
 8010bbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010bc0:	b29a      	uxth	r2, r3
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8010bc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d002      	beq.n	8010bd2 <tcp_write+0x67a>
    pbuf_free(concat_p);
 8010bcc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8010bce:	f7fa ff35 	bl	800ba3c <pbuf_free>
  }
  if (queue != NULL) {
 8010bd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d002      	beq.n	8010bde <tcp_write+0x686>
    tcp_segs_free(queue);
 8010bd8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8010bda:	f7fc fb57 	bl	800d28c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d00e      	beq.n	8010c06 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8010be8:	68fb      	ldr	r3, [r7, #12]
 8010bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d10a      	bne.n	8010c06 <tcp_write+0x6ae>
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d106      	bne.n	8010c06 <tcp_write+0x6ae>
 8010bf8:	4b06      	ldr	r3, [pc, #24]	; (8010c14 <tcp_write+0x6bc>)
 8010bfa:	f240 3227 	movw	r2, #807	; 0x327
 8010bfe:	4906      	ldr	r1, [pc, #24]	; (8010c18 <tcp_write+0x6c0>)
 8010c00:	4806      	ldr	r0, [pc, #24]	; (8010c1c <tcp_write+0x6c4>)
 8010c02:	f004 f8cd 	bl	8014da0 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8010c06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	375c      	adds	r7, #92	; 0x5c
 8010c0e:	46bd      	mov	sp, r7
 8010c10:	bd90      	pop	{r4, r7, pc}
 8010c12:	bf00      	nop
 8010c14:	080175cc 	.word	0x080175cc
 8010c18:	08017940 	.word	0x08017940
 8010c1c:	08017620 	.word	0x08017620

08010c20 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8010c20:	b590      	push	{r4, r7, lr}
 8010c22:	b08b      	sub	sp, #44	; 0x2c
 8010c24:	af02      	add	r7, sp, #8
 8010c26:	6078      	str	r0, [r7, #4]
 8010c28:	460b      	mov	r3, r1
 8010c2a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	61fb      	str	r3, [r7, #28]
 8010c30:	2300      	movs	r3, #0
 8010c32:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010c34:	2300      	movs	r3, #0
 8010c36:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d106      	bne.n	8010c4c <tcp_split_unsent_seg+0x2c>
 8010c3e:	4b95      	ldr	r3, [pc, #596]	; (8010e94 <tcp_split_unsent_seg+0x274>)
 8010c40:	f240 324b 	movw	r2, #843	; 0x34b
 8010c44:	4994      	ldr	r1, [pc, #592]	; (8010e98 <tcp_split_unsent_seg+0x278>)
 8010c46:	4895      	ldr	r0, [pc, #596]	; (8010e9c <tcp_split_unsent_seg+0x27c>)
 8010c48:	f004 f8aa 	bl	8014da0 <iprintf>

  useg = pcb->unsent;
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010c50:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8010c52:	697b      	ldr	r3, [r7, #20]
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d102      	bne.n	8010c5e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8010c58:	f04f 33ff 	mov.w	r3, #4294967295
 8010c5c:	e116      	b.n	8010e8c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8010c5e:	887b      	ldrh	r3, [r7, #2]
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d109      	bne.n	8010c78 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010c64:	4b8b      	ldr	r3, [pc, #556]	; (8010e94 <tcp_split_unsent_seg+0x274>)
 8010c66:	f240 3253 	movw	r2, #851	; 0x353
 8010c6a:	498d      	ldr	r1, [pc, #564]	; (8010ea0 <tcp_split_unsent_seg+0x280>)
 8010c6c:	488b      	ldr	r0, [pc, #556]	; (8010e9c <tcp_split_unsent_seg+0x27c>)
 8010c6e:	f004 f897 	bl	8014da0 <iprintf>
    return ERR_VAL;
 8010c72:	f06f 0305 	mvn.w	r3, #5
 8010c76:	e109      	b.n	8010e8c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8010c78:	697b      	ldr	r3, [r7, #20]
 8010c7a:	891b      	ldrh	r3, [r3, #8]
 8010c7c:	887a      	ldrh	r2, [r7, #2]
 8010c7e:	429a      	cmp	r2, r3
 8010c80:	d301      	bcc.n	8010c86 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8010c82:	2300      	movs	r3, #0
 8010c84:	e102      	b.n	8010e8c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010c8a:	887a      	ldrh	r2, [r7, #2]
 8010c8c:	429a      	cmp	r2, r3
 8010c8e:	d906      	bls.n	8010c9e <tcp_split_unsent_seg+0x7e>
 8010c90:	4b80      	ldr	r3, [pc, #512]	; (8010e94 <tcp_split_unsent_seg+0x274>)
 8010c92:	f240 325b 	movw	r2, #859	; 0x35b
 8010c96:	4983      	ldr	r1, [pc, #524]	; (8010ea4 <tcp_split_unsent_seg+0x284>)
 8010c98:	4880      	ldr	r0, [pc, #512]	; (8010e9c <tcp_split_unsent_seg+0x27c>)
 8010c9a:	f004 f881 	bl	8014da0 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	891b      	ldrh	r3, [r3, #8]
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d106      	bne.n	8010cb4 <tcp_split_unsent_seg+0x94>
 8010ca6:	4b7b      	ldr	r3, [pc, #492]	; (8010e94 <tcp_split_unsent_seg+0x274>)
 8010ca8:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8010cac:	497e      	ldr	r1, [pc, #504]	; (8010ea8 <tcp_split_unsent_seg+0x288>)
 8010cae:	487b      	ldr	r0, [pc, #492]	; (8010e9c <tcp_split_unsent_seg+0x27c>)
 8010cb0:	f004 f876 	bl	8014da0 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	7a9b      	ldrb	r3, [r3, #10]
 8010cb8:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010cba:	7bfb      	ldrb	r3, [r7, #15]
 8010cbc:	009b      	lsls	r3, r3, #2
 8010cbe:	b2db      	uxtb	r3, r3
 8010cc0:	f003 0304 	and.w	r3, r3, #4
 8010cc4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010cc6:	697b      	ldr	r3, [r7, #20]
 8010cc8:	891a      	ldrh	r2, [r3, #8]
 8010cca:	887b      	ldrh	r3, [r7, #2]
 8010ccc:	1ad3      	subs	r3, r2, r3
 8010cce:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8010cd0:	7bbb      	ldrb	r3, [r7, #14]
 8010cd2:	b29a      	uxth	r2, r3
 8010cd4:	89bb      	ldrh	r3, [r7, #12]
 8010cd6:	4413      	add	r3, r2
 8010cd8:	b29b      	uxth	r3, r3
 8010cda:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010cde:	4619      	mov	r1, r3
 8010ce0:	2036      	movs	r0, #54	; 0x36
 8010ce2:	f7fa fbc7 	bl	800b474 <pbuf_alloc>
 8010ce6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010ce8:	693b      	ldr	r3, [r7, #16]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	f000 80b7 	beq.w	8010e5e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8010cf0:	697b      	ldr	r3, [r7, #20]
 8010cf2:	685b      	ldr	r3, [r3, #4]
 8010cf4:	891a      	ldrh	r2, [r3, #8]
 8010cf6:	697b      	ldr	r3, [r7, #20]
 8010cf8:	891b      	ldrh	r3, [r3, #8]
 8010cfa:	1ad3      	subs	r3, r2, r3
 8010cfc:	b29a      	uxth	r2, r3
 8010cfe:	887b      	ldrh	r3, [r7, #2]
 8010d00:	4413      	add	r3, r2
 8010d02:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010d04:	697b      	ldr	r3, [r7, #20]
 8010d06:	6858      	ldr	r0, [r3, #4]
 8010d08:	693b      	ldr	r3, [r7, #16]
 8010d0a:	685a      	ldr	r2, [r3, #4]
 8010d0c:	7bbb      	ldrb	r3, [r7, #14]
 8010d0e:	18d1      	adds	r1, r2, r3
 8010d10:	897b      	ldrh	r3, [r7, #10]
 8010d12:	89ba      	ldrh	r2, [r7, #12]
 8010d14:	f7fb f88c 	bl	800be30 <pbuf_copy_partial>
 8010d18:	4603      	mov	r3, r0
 8010d1a:	461a      	mov	r2, r3
 8010d1c:	89bb      	ldrh	r3, [r7, #12]
 8010d1e:	4293      	cmp	r3, r2
 8010d20:	f040 809f 	bne.w	8010e62 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010d24:	697b      	ldr	r3, [r7, #20]
 8010d26:	68db      	ldr	r3, [r3, #12]
 8010d28:	899b      	ldrh	r3, [r3, #12]
 8010d2a:	b29b      	uxth	r3, r3
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	f7f9 fa6f 	bl	800a210 <lwip_htons>
 8010d32:	4603      	mov	r3, r0
 8010d34:	b2db      	uxtb	r3, r3
 8010d36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010d3a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010d3c:	2300      	movs	r3, #0
 8010d3e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8010d40:	7efb      	ldrb	r3, [r7, #27]
 8010d42:	f003 0308 	and.w	r3, r3, #8
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d007      	beq.n	8010d5a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010d4a:	7efb      	ldrb	r3, [r7, #27]
 8010d4c:	f023 0308 	bic.w	r3, r3, #8
 8010d50:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8010d52:	7ebb      	ldrb	r3, [r7, #26]
 8010d54:	f043 0308 	orr.w	r3, r3, #8
 8010d58:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8010d5a:	7efb      	ldrb	r3, [r7, #27]
 8010d5c:	f003 0301 	and.w	r3, r3, #1
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d007      	beq.n	8010d74 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8010d64:	7efb      	ldrb	r3, [r7, #27]
 8010d66:	f023 0301 	bic.w	r3, r3, #1
 8010d6a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8010d6c:	7ebb      	ldrb	r3, [r7, #26]
 8010d6e:	f043 0301 	orr.w	r3, r3, #1
 8010d72:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010d74:	697b      	ldr	r3, [r7, #20]
 8010d76:	68db      	ldr	r3, [r3, #12]
 8010d78:	685b      	ldr	r3, [r3, #4]
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	f7f9 fa5d 	bl	800a23a <lwip_htonl>
 8010d80:	4602      	mov	r2, r0
 8010d82:	887b      	ldrh	r3, [r7, #2]
 8010d84:	18d1      	adds	r1, r2, r3
 8010d86:	7eba      	ldrb	r2, [r7, #26]
 8010d88:	7bfb      	ldrb	r3, [r7, #15]
 8010d8a:	9300      	str	r3, [sp, #0]
 8010d8c:	460b      	mov	r3, r1
 8010d8e:	6939      	ldr	r1, [r7, #16]
 8010d90:	6878      	ldr	r0, [r7, #4]
 8010d92:	f7ff fa4f 	bl	8010234 <tcp_create_segment>
 8010d96:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8010d98:	69fb      	ldr	r3, [r7, #28]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d063      	beq.n	8010e66 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8010d9e:	697b      	ldr	r3, [r7, #20]
 8010da0:	685b      	ldr	r3, [r3, #4]
 8010da2:	4618      	mov	r0, r3
 8010da4:	f7fa fed2 	bl	800bb4c <pbuf_clen>
 8010da8:	4603      	mov	r3, r0
 8010daa:	461a      	mov	r2, r3
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010db2:	1a9b      	subs	r3, r3, r2
 8010db4:	b29a      	uxth	r2, r3
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010dbc:	697b      	ldr	r3, [r7, #20]
 8010dbe:	6858      	ldr	r0, [r3, #4]
 8010dc0:	697b      	ldr	r3, [r7, #20]
 8010dc2:	685b      	ldr	r3, [r3, #4]
 8010dc4:	891a      	ldrh	r2, [r3, #8]
 8010dc6:	89bb      	ldrh	r3, [r7, #12]
 8010dc8:	1ad3      	subs	r3, r2, r3
 8010dca:	b29b      	uxth	r3, r3
 8010dcc:	4619      	mov	r1, r3
 8010dce:	f7fa fcaf 	bl	800b730 <pbuf_realloc>
  useg->len -= remainder;
 8010dd2:	697b      	ldr	r3, [r7, #20]
 8010dd4:	891a      	ldrh	r2, [r3, #8]
 8010dd6:	89bb      	ldrh	r3, [r7, #12]
 8010dd8:	1ad3      	subs	r3, r2, r3
 8010dda:	b29a      	uxth	r2, r3
 8010ddc:	697b      	ldr	r3, [r7, #20]
 8010dde:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8010de0:	697b      	ldr	r3, [r7, #20]
 8010de2:	68db      	ldr	r3, [r3, #12]
 8010de4:	899b      	ldrh	r3, [r3, #12]
 8010de6:	b29c      	uxth	r4, r3
 8010de8:	7efb      	ldrb	r3, [r7, #27]
 8010dea:	b29b      	uxth	r3, r3
 8010dec:	4618      	mov	r0, r3
 8010dee:	f7f9 fa0f 	bl	800a210 <lwip_htons>
 8010df2:	4603      	mov	r3, r0
 8010df4:	461a      	mov	r2, r3
 8010df6:	697b      	ldr	r3, [r7, #20]
 8010df8:	68db      	ldr	r3, [r3, #12]
 8010dfa:	4322      	orrs	r2, r4
 8010dfc:	b292      	uxth	r2, r2
 8010dfe:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8010e00:	697b      	ldr	r3, [r7, #20]
 8010e02:	685b      	ldr	r3, [r3, #4]
 8010e04:	4618      	mov	r0, r3
 8010e06:	f7fa fea1 	bl	800bb4c <pbuf_clen>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	461a      	mov	r2, r3
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010e14:	4413      	add	r3, r2
 8010e16:	b29a      	uxth	r2, r3
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010e1e:	69fb      	ldr	r3, [r7, #28]
 8010e20:	685b      	ldr	r3, [r3, #4]
 8010e22:	4618      	mov	r0, r3
 8010e24:	f7fa fe92 	bl	800bb4c <pbuf_clen>
 8010e28:	4603      	mov	r3, r0
 8010e2a:	461a      	mov	r2, r3
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010e32:	4413      	add	r3, r2
 8010e34:	b29a      	uxth	r2, r3
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8010e3c:	697b      	ldr	r3, [r7, #20]
 8010e3e:	681a      	ldr	r2, [r3, #0]
 8010e40:	69fb      	ldr	r3, [r7, #28]
 8010e42:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	69fa      	ldr	r2, [r7, #28]
 8010e48:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8010e4a:	69fb      	ldr	r3, [r7, #28]
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d103      	bne.n	8010e5a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	2200      	movs	r2, #0
 8010e56:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	e016      	b.n	8010e8c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8010e5e:	bf00      	nop
 8010e60:	e002      	b.n	8010e68 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010e62:	bf00      	nop
 8010e64:	e000      	b.n	8010e68 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010e66:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8010e68:	69fb      	ldr	r3, [r7, #28]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d006      	beq.n	8010e7c <tcp_split_unsent_seg+0x25c>
 8010e6e:	4b09      	ldr	r3, [pc, #36]	; (8010e94 <tcp_split_unsent_seg+0x274>)
 8010e70:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8010e74:	490d      	ldr	r1, [pc, #52]	; (8010eac <tcp_split_unsent_seg+0x28c>)
 8010e76:	4809      	ldr	r0, [pc, #36]	; (8010e9c <tcp_split_unsent_seg+0x27c>)
 8010e78:	f003 ff92 	bl	8014da0 <iprintf>
  if (p != NULL) {
 8010e7c:	693b      	ldr	r3, [r7, #16]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d002      	beq.n	8010e88 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8010e82:	6938      	ldr	r0, [r7, #16]
 8010e84:	f7fa fdda 	bl	800ba3c <pbuf_free>
  }

  return ERR_MEM;
 8010e88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	3724      	adds	r7, #36	; 0x24
 8010e90:	46bd      	mov	sp, r7
 8010e92:	bd90      	pop	{r4, r7, pc}
 8010e94:	080175cc 	.word	0x080175cc
 8010e98:	08017960 	.word	0x08017960
 8010e9c:	08017620 	.word	0x08017620
 8010ea0:	08017984 	.word	0x08017984
 8010ea4:	080179a8 	.word	0x080179a8
 8010ea8:	080179b8 	.word	0x080179b8
 8010eac:	080179c8 	.word	0x080179c8

08010eb0 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8010eb0:	b590      	push	{r4, r7, lr}
 8010eb2:	b085      	sub	sp, #20
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d106      	bne.n	8010ecc <tcp_send_fin+0x1c>
 8010ebe:	4b21      	ldr	r3, [pc, #132]	; (8010f44 <tcp_send_fin+0x94>)
 8010ec0:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8010ec4:	4920      	ldr	r1, [pc, #128]	; (8010f48 <tcp_send_fin+0x98>)
 8010ec6:	4821      	ldr	r0, [pc, #132]	; (8010f4c <tcp_send_fin+0x9c>)
 8010ec8:	f003 ff6a 	bl	8014da0 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d02e      	beq.n	8010f32 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010ed8:	60fb      	str	r3, [r7, #12]
 8010eda:	e002      	b.n	8010ee2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010ee2:	68fb      	ldr	r3, [r7, #12]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d1f8      	bne.n	8010edc <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	68db      	ldr	r3, [r3, #12]
 8010eee:	899b      	ldrh	r3, [r3, #12]
 8010ef0:	b29b      	uxth	r3, r3
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	f7f9 f98c 	bl	800a210 <lwip_htons>
 8010ef8:	4603      	mov	r3, r0
 8010efa:	b2db      	uxtb	r3, r3
 8010efc:	f003 0307 	and.w	r3, r3, #7
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d116      	bne.n	8010f32 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	68db      	ldr	r3, [r3, #12]
 8010f08:	899b      	ldrh	r3, [r3, #12]
 8010f0a:	b29c      	uxth	r4, r3
 8010f0c:	2001      	movs	r0, #1
 8010f0e:	f7f9 f97f 	bl	800a210 <lwip_htons>
 8010f12:	4603      	mov	r3, r0
 8010f14:	461a      	mov	r2, r3
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	68db      	ldr	r3, [r3, #12]
 8010f1a:	4322      	orrs	r2, r4
 8010f1c:	b292      	uxth	r2, r2
 8010f1e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	8b5b      	ldrh	r3, [r3, #26]
 8010f24:	f043 0320 	orr.w	r3, r3, #32
 8010f28:	b29a      	uxth	r2, r3
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8010f2e:	2300      	movs	r3, #0
 8010f30:	e004      	b.n	8010f3c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8010f32:	2101      	movs	r1, #1
 8010f34:	6878      	ldr	r0, [r7, #4]
 8010f36:	f000 f80b 	bl	8010f50 <tcp_enqueue_flags>
 8010f3a:	4603      	mov	r3, r0
}
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	3714      	adds	r7, #20
 8010f40:	46bd      	mov	sp, r7
 8010f42:	bd90      	pop	{r4, r7, pc}
 8010f44:	080175cc 	.word	0x080175cc
 8010f48:	080179d4 	.word	0x080179d4
 8010f4c:	08017620 	.word	0x08017620

08010f50 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b08a      	sub	sp, #40	; 0x28
 8010f54:	af02      	add	r7, sp, #8
 8010f56:	6078      	str	r0, [r7, #4]
 8010f58:	460b      	mov	r3, r1
 8010f5a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8010f60:	2300      	movs	r3, #0
 8010f62:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8010f64:	78fb      	ldrb	r3, [r7, #3]
 8010f66:	f003 0303 	and.w	r3, r3, #3
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d106      	bne.n	8010f7c <tcp_enqueue_flags+0x2c>
 8010f6e:	4b67      	ldr	r3, [pc, #412]	; (801110c <tcp_enqueue_flags+0x1bc>)
 8010f70:	f240 4211 	movw	r2, #1041	; 0x411
 8010f74:	4966      	ldr	r1, [pc, #408]	; (8011110 <tcp_enqueue_flags+0x1c0>)
 8010f76:	4867      	ldr	r0, [pc, #412]	; (8011114 <tcp_enqueue_flags+0x1c4>)
 8010f78:	f003 ff12 	bl	8014da0 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d106      	bne.n	8010f90 <tcp_enqueue_flags+0x40>
 8010f82:	4b62      	ldr	r3, [pc, #392]	; (801110c <tcp_enqueue_flags+0x1bc>)
 8010f84:	f240 4213 	movw	r2, #1043	; 0x413
 8010f88:	4963      	ldr	r1, [pc, #396]	; (8011118 <tcp_enqueue_flags+0x1c8>)
 8010f8a:	4862      	ldr	r0, [pc, #392]	; (8011114 <tcp_enqueue_flags+0x1c4>)
 8010f8c:	f003 ff08 	bl	8014da0 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8010f90:	78fb      	ldrb	r3, [r7, #3]
 8010f92:	f003 0302 	and.w	r3, r3, #2
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d001      	beq.n	8010f9e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8010f9a:	2301      	movs	r3, #1
 8010f9c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010f9e:	7ffb      	ldrb	r3, [r7, #31]
 8010fa0:	009b      	lsls	r3, r3, #2
 8010fa2:	b2db      	uxtb	r3, r3
 8010fa4:	f003 0304 	and.w	r3, r3, #4
 8010fa8:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8010faa:	7dfb      	ldrb	r3, [r7, #23]
 8010fac:	b29b      	uxth	r3, r3
 8010fae:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010fb2:	4619      	mov	r1, r3
 8010fb4:	2036      	movs	r0, #54	; 0x36
 8010fb6:	f7fa fa5d 	bl	800b474 <pbuf_alloc>
 8010fba:	6138      	str	r0, [r7, #16]
 8010fbc:	693b      	ldr	r3, [r7, #16]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d109      	bne.n	8010fd6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	8b5b      	ldrh	r3, [r3, #26]
 8010fc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010fca:	b29a      	uxth	r2, r3
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8010fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8010fd4:	e095      	b.n	8011102 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8010fd6:	693b      	ldr	r3, [r7, #16]
 8010fd8:	895a      	ldrh	r2, [r3, #10]
 8010fda:	7dfb      	ldrb	r3, [r7, #23]
 8010fdc:	b29b      	uxth	r3, r3
 8010fde:	429a      	cmp	r2, r3
 8010fe0:	d206      	bcs.n	8010ff0 <tcp_enqueue_flags+0xa0>
 8010fe2:	4b4a      	ldr	r3, [pc, #296]	; (801110c <tcp_enqueue_flags+0x1bc>)
 8010fe4:	f240 4239 	movw	r2, #1081	; 0x439
 8010fe8:	494c      	ldr	r1, [pc, #304]	; (801111c <tcp_enqueue_flags+0x1cc>)
 8010fea:	484a      	ldr	r0, [pc, #296]	; (8011114 <tcp_enqueue_flags+0x1c4>)
 8010fec:	f003 fed8 	bl	8014da0 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8010ff4:	78fa      	ldrb	r2, [r7, #3]
 8010ff6:	7ffb      	ldrb	r3, [r7, #31]
 8010ff8:	9300      	str	r3, [sp, #0]
 8010ffa:	460b      	mov	r3, r1
 8010ffc:	6939      	ldr	r1, [r7, #16]
 8010ffe:	6878      	ldr	r0, [r7, #4]
 8011000:	f7ff f918 	bl	8010234 <tcp_create_segment>
 8011004:	60f8      	str	r0, [r7, #12]
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	2b00      	cmp	r3, #0
 801100a:	d109      	bne.n	8011020 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	8b5b      	ldrh	r3, [r3, #26]
 8011010:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011014:	b29a      	uxth	r2, r3
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801101a:	f04f 33ff 	mov.w	r3, #4294967295
 801101e:	e070      	b.n	8011102 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	68db      	ldr	r3, [r3, #12]
 8011024:	f003 0303 	and.w	r3, r3, #3
 8011028:	2b00      	cmp	r3, #0
 801102a:	d006      	beq.n	801103a <tcp_enqueue_flags+0xea>
 801102c:	4b37      	ldr	r3, [pc, #220]	; (801110c <tcp_enqueue_flags+0x1bc>)
 801102e:	f240 4242 	movw	r2, #1090	; 0x442
 8011032:	493b      	ldr	r1, [pc, #236]	; (8011120 <tcp_enqueue_flags+0x1d0>)
 8011034:	4837      	ldr	r0, [pc, #220]	; (8011114 <tcp_enqueue_flags+0x1c4>)
 8011036:	f003 feb3 	bl	8014da0 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	891b      	ldrh	r3, [r3, #8]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d006      	beq.n	8011050 <tcp_enqueue_flags+0x100>
 8011042:	4b32      	ldr	r3, [pc, #200]	; (801110c <tcp_enqueue_flags+0x1bc>)
 8011044:	f240 4243 	movw	r2, #1091	; 0x443
 8011048:	4936      	ldr	r1, [pc, #216]	; (8011124 <tcp_enqueue_flags+0x1d4>)
 801104a:	4832      	ldr	r0, [pc, #200]	; (8011114 <tcp_enqueue_flags+0x1c4>)
 801104c:	f003 fea8 	bl	8014da0 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011054:	2b00      	cmp	r3, #0
 8011056:	d103      	bne.n	8011060 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	68fa      	ldr	r2, [r7, #12]
 801105c:	66da      	str	r2, [r3, #108]	; 0x6c
 801105e:	e00d      	b.n	801107c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011064:	61bb      	str	r3, [r7, #24]
 8011066:	e002      	b.n	801106e <tcp_enqueue_flags+0x11e>
 8011068:	69bb      	ldr	r3, [r7, #24]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	61bb      	str	r3, [r7, #24]
 801106e:	69bb      	ldr	r3, [r7, #24]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d1f8      	bne.n	8011068 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8011076:	69bb      	ldr	r3, [r7, #24]
 8011078:	68fa      	ldr	r2, [r7, #12]
 801107a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	2200      	movs	r2, #0
 8011080:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8011084:	78fb      	ldrb	r3, [r7, #3]
 8011086:	f003 0302 	and.w	r3, r3, #2
 801108a:	2b00      	cmp	r3, #0
 801108c:	d104      	bne.n	8011098 <tcp_enqueue_flags+0x148>
 801108e:	78fb      	ldrb	r3, [r7, #3]
 8011090:	f003 0301 	and.w	r3, r3, #1
 8011094:	2b00      	cmp	r3, #0
 8011096:	d004      	beq.n	80110a2 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801109c:	1c5a      	adds	r2, r3, #1
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80110a2:	78fb      	ldrb	r3, [r7, #3]
 80110a4:	f003 0301 	and.w	r3, r3, #1
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d006      	beq.n	80110ba <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	8b5b      	ldrh	r3, [r3, #26]
 80110b0:	f043 0320 	orr.w	r3, r3, #32
 80110b4:	b29a      	uxth	r2, r3
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	685b      	ldr	r3, [r3, #4]
 80110be:	4618      	mov	r0, r3
 80110c0:	f7fa fd44 	bl	800bb4c <pbuf_clen>
 80110c4:	4603      	mov	r3, r0
 80110c6:	461a      	mov	r2, r3
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80110ce:	4413      	add	r3, r2
 80110d0:	b29a      	uxth	r2, r3
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d00e      	beq.n	8011100 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d10a      	bne.n	8011100 <tcp_enqueue_flags+0x1b0>
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d106      	bne.n	8011100 <tcp_enqueue_flags+0x1b0>
 80110f2:	4b06      	ldr	r3, [pc, #24]	; (801110c <tcp_enqueue_flags+0x1bc>)
 80110f4:	f240 4265 	movw	r2, #1125	; 0x465
 80110f8:	490b      	ldr	r1, [pc, #44]	; (8011128 <tcp_enqueue_flags+0x1d8>)
 80110fa:	4806      	ldr	r0, [pc, #24]	; (8011114 <tcp_enqueue_flags+0x1c4>)
 80110fc:	f003 fe50 	bl	8014da0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8011100:	2300      	movs	r3, #0
}
 8011102:	4618      	mov	r0, r3
 8011104:	3720      	adds	r7, #32
 8011106:	46bd      	mov	sp, r7
 8011108:	bd80      	pop	{r7, pc}
 801110a:	bf00      	nop
 801110c:	080175cc 	.word	0x080175cc
 8011110:	080179f0 	.word	0x080179f0
 8011114:	08017620 	.word	0x08017620
 8011118:	08017a48 	.word	0x08017a48
 801111c:	08017a68 	.word	0x08017a68
 8011120:	08017aa4 	.word	0x08017aa4
 8011124:	08017abc 	.word	0x08017abc
 8011128:	08017ae8 	.word	0x08017ae8

0801112c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801112c:	b5b0      	push	{r4, r5, r7, lr}
 801112e:	b08a      	sub	sp, #40	; 0x28
 8011130:	af00      	add	r7, sp, #0
 8011132:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d106      	bne.n	8011148 <tcp_output+0x1c>
 801113a:	4b9e      	ldr	r3, [pc, #632]	; (80113b4 <tcp_output+0x288>)
 801113c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8011140:	499d      	ldr	r1, [pc, #628]	; (80113b8 <tcp_output+0x28c>)
 8011142:	489e      	ldr	r0, [pc, #632]	; (80113bc <tcp_output+0x290>)
 8011144:	f003 fe2c 	bl	8014da0 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	7d1b      	ldrb	r3, [r3, #20]
 801114c:	2b01      	cmp	r3, #1
 801114e:	d106      	bne.n	801115e <tcp_output+0x32>
 8011150:	4b98      	ldr	r3, [pc, #608]	; (80113b4 <tcp_output+0x288>)
 8011152:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8011156:	499a      	ldr	r1, [pc, #616]	; (80113c0 <tcp_output+0x294>)
 8011158:	4898      	ldr	r0, [pc, #608]	; (80113bc <tcp_output+0x290>)
 801115a:	f003 fe21 	bl	8014da0 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801115e:	4b99      	ldr	r3, [pc, #612]	; (80113c4 <tcp_output+0x298>)
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	687a      	ldr	r2, [r7, #4]
 8011164:	429a      	cmp	r2, r3
 8011166:	d101      	bne.n	801116c <tcp_output+0x40>
    return ERR_OK;
 8011168:	2300      	movs	r3, #0
 801116a:	e1ce      	b.n	801150a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011178:	4293      	cmp	r3, r2
 801117a:	bf28      	it	cs
 801117c:	4613      	movcs	r3, r2
 801117e:	b29b      	uxth	r3, r3
 8011180:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011186:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8011188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801118a:	2b00      	cmp	r3, #0
 801118c:	d10b      	bne.n	80111a6 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	8b5b      	ldrh	r3, [r3, #26]
 8011192:	f003 0302 	and.w	r3, r3, #2
 8011196:	2b00      	cmp	r3, #0
 8011198:	f000 81aa 	beq.w	80114f0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801119c:	6878      	ldr	r0, [r7, #4]
 801119e:	f000 fdcb 	bl	8011d38 <tcp_send_empty_ack>
 80111a2:	4603      	mov	r3, r0
 80111a4:	e1b1      	b.n	801150a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80111a6:	6879      	ldr	r1, [r7, #4]
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	3304      	adds	r3, #4
 80111ac:	461a      	mov	r2, r3
 80111ae:	6878      	ldr	r0, [r7, #4]
 80111b0:	f7ff f824 	bl	80101fc <tcp_route>
 80111b4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80111b6:	697b      	ldr	r3, [r7, #20]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d102      	bne.n	80111c2 <tcp_output+0x96>
    return ERR_RTE;
 80111bc:	f06f 0303 	mvn.w	r3, #3
 80111c0:	e1a3      	b.n	801150a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d003      	beq.n	80111d0 <tcp_output+0xa4>
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d111      	bne.n	80111f4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80111d0:	697b      	ldr	r3, [r7, #20]
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	d002      	beq.n	80111dc <tcp_output+0xb0>
 80111d6:	697b      	ldr	r3, [r7, #20]
 80111d8:	3304      	adds	r3, #4
 80111da:	e000      	b.n	80111de <tcp_output+0xb2>
 80111dc:	2300      	movs	r3, #0
 80111de:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80111e0:	693b      	ldr	r3, [r7, #16]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d102      	bne.n	80111ec <tcp_output+0xc0>
      return ERR_RTE;
 80111e6:	f06f 0303 	mvn.w	r3, #3
 80111ea:	e18e      	b.n	801150a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80111ec:	693b      	ldr	r3, [r7, #16]
 80111ee:	681a      	ldr	r2, [r3, #0]
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80111f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111f6:	68db      	ldr	r3, [r3, #12]
 80111f8:	685b      	ldr	r3, [r3, #4]
 80111fa:	4618      	mov	r0, r3
 80111fc:	f7f9 f81d 	bl	800a23a <lwip_htonl>
 8011200:	4602      	mov	r2, r0
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011206:	1ad3      	subs	r3, r2, r3
 8011208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801120a:	8912      	ldrh	r2, [r2, #8]
 801120c:	4413      	add	r3, r2
 801120e:	69ba      	ldr	r2, [r7, #24]
 8011210:	429a      	cmp	r2, r3
 8011212:	d227      	bcs.n	8011264 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801121a:	461a      	mov	r2, r3
 801121c:	69bb      	ldr	r3, [r7, #24]
 801121e:	4293      	cmp	r3, r2
 8011220:	d114      	bne.n	801124c <tcp_output+0x120>
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011226:	2b00      	cmp	r3, #0
 8011228:	d110      	bne.n	801124c <tcp_output+0x120>
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011230:	2b00      	cmp	r3, #0
 8011232:	d10b      	bne.n	801124c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	2200      	movs	r2, #0
 8011238:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	2201      	movs	r2, #1
 8011240:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	2200      	movs	r2, #0
 8011248:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	8b5b      	ldrh	r3, [r3, #26]
 8011250:	f003 0302 	and.w	r3, r3, #2
 8011254:	2b00      	cmp	r3, #0
 8011256:	f000 814d 	beq.w	80114f4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801125a:	6878      	ldr	r0, [r7, #4]
 801125c:	f000 fd6c 	bl	8011d38 <tcp_send_empty_ack>
 8011260:	4603      	mov	r3, r0
 8011262:	e152      	b.n	801150a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	2200      	movs	r2, #0
 8011268:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011270:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8011272:	6a3b      	ldr	r3, [r7, #32]
 8011274:	2b00      	cmp	r3, #0
 8011276:	f000 811c 	beq.w	80114b2 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801127a:	e002      	b.n	8011282 <tcp_output+0x156>
 801127c:	6a3b      	ldr	r3, [r7, #32]
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	623b      	str	r3, [r7, #32]
 8011282:	6a3b      	ldr	r3, [r7, #32]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d1f8      	bne.n	801127c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801128a:	e112      	b.n	80114b2 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801128c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801128e:	68db      	ldr	r3, [r3, #12]
 8011290:	899b      	ldrh	r3, [r3, #12]
 8011292:	b29b      	uxth	r3, r3
 8011294:	4618      	mov	r0, r3
 8011296:	f7f8 ffbb 	bl	800a210 <lwip_htons>
 801129a:	4603      	mov	r3, r0
 801129c:	b2db      	uxtb	r3, r3
 801129e:	f003 0304 	and.w	r3, r3, #4
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d006      	beq.n	80112b4 <tcp_output+0x188>
 80112a6:	4b43      	ldr	r3, [pc, #268]	; (80113b4 <tcp_output+0x288>)
 80112a8:	f240 5236 	movw	r2, #1334	; 0x536
 80112ac:	4946      	ldr	r1, [pc, #280]	; (80113c8 <tcp_output+0x29c>)
 80112ae:	4843      	ldr	r0, [pc, #268]	; (80113bc <tcp_output+0x290>)
 80112b0:	f003 fd76 	bl	8014da0 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d01f      	beq.n	80112fc <tcp_output+0x1d0>
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	8b5b      	ldrh	r3, [r3, #26]
 80112c0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d119      	bne.n	80112fc <tcp_output+0x1d0>
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d00b      	beq.n	80112e8 <tcp_output+0x1bc>
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d110      	bne.n	80112fc <tcp_output+0x1d0>
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80112de:	891a      	ldrh	r2, [r3, #8]
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80112e4:	429a      	cmp	r2, r3
 80112e6:	d209      	bcs.n	80112fc <tcp_output+0x1d0>
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d004      	beq.n	80112fc <tcp_output+0x1d0>
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80112f8:	2b08      	cmp	r3, #8
 80112fa:	d901      	bls.n	8011300 <tcp_output+0x1d4>
 80112fc:	2301      	movs	r3, #1
 80112fe:	e000      	b.n	8011302 <tcp_output+0x1d6>
 8011300:	2300      	movs	r3, #0
 8011302:	2b00      	cmp	r3, #0
 8011304:	d106      	bne.n	8011314 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	8b5b      	ldrh	r3, [r3, #26]
 801130a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801130e:	2b00      	cmp	r3, #0
 8011310:	f000 80e4 	beq.w	80114dc <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	7d1b      	ldrb	r3, [r3, #20]
 8011318:	2b02      	cmp	r3, #2
 801131a:	d00d      	beq.n	8011338 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801131c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801131e:	68db      	ldr	r3, [r3, #12]
 8011320:	899b      	ldrh	r3, [r3, #12]
 8011322:	b29c      	uxth	r4, r3
 8011324:	2010      	movs	r0, #16
 8011326:	f7f8 ff73 	bl	800a210 <lwip_htons>
 801132a:	4603      	mov	r3, r0
 801132c:	461a      	mov	r2, r3
 801132e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011330:	68db      	ldr	r3, [r3, #12]
 8011332:	4322      	orrs	r2, r4
 8011334:	b292      	uxth	r2, r2
 8011336:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8011338:	697a      	ldr	r2, [r7, #20]
 801133a:	6879      	ldr	r1, [r7, #4]
 801133c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801133e:	f000 f909 	bl	8011554 <tcp_output_segment>
 8011342:	4603      	mov	r3, r0
 8011344:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d009      	beq.n	8011362 <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	8b5b      	ldrh	r3, [r3, #26]
 8011352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011356:	b29a      	uxth	r2, r3
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	835a      	strh	r2, [r3, #26]
      return err;
 801135c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011360:	e0d3      	b.n	801150a <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8011362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011364:	681a      	ldr	r2, [r3, #0]
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	7d1b      	ldrb	r3, [r3, #20]
 801136e:	2b02      	cmp	r3, #2
 8011370:	d006      	beq.n	8011380 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	8b5b      	ldrh	r3, [r3, #26]
 8011376:	f023 0303 	bic.w	r3, r3, #3
 801137a:	b29a      	uxth	r2, r3
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011382:	68db      	ldr	r3, [r3, #12]
 8011384:	685b      	ldr	r3, [r3, #4]
 8011386:	4618      	mov	r0, r3
 8011388:	f7f8 ff57 	bl	800a23a <lwip_htonl>
 801138c:	4604      	mov	r4, r0
 801138e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011390:	891b      	ldrh	r3, [r3, #8]
 8011392:	461d      	mov	r5, r3
 8011394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011396:	68db      	ldr	r3, [r3, #12]
 8011398:	899b      	ldrh	r3, [r3, #12]
 801139a:	b29b      	uxth	r3, r3
 801139c:	4618      	mov	r0, r3
 801139e:	f7f8 ff37 	bl	800a210 <lwip_htons>
 80113a2:	4603      	mov	r3, r0
 80113a4:	b2db      	uxtb	r3, r3
 80113a6:	f003 0303 	and.w	r3, r3, #3
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d00e      	beq.n	80113cc <tcp_output+0x2a0>
 80113ae:	2301      	movs	r3, #1
 80113b0:	e00d      	b.n	80113ce <tcp_output+0x2a2>
 80113b2:	bf00      	nop
 80113b4:	080175cc 	.word	0x080175cc
 80113b8:	08017b10 	.word	0x08017b10
 80113bc:	08017620 	.word	0x08017620
 80113c0:	08017b28 	.word	0x08017b28
 80113c4:	24003618 	.word	0x24003618
 80113c8:	08017b50 	.word	0x08017b50
 80113cc:	2300      	movs	r3, #0
 80113ce:	442b      	add	r3, r5
 80113d0:	4423      	add	r3, r4
 80113d2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80113d8:	68bb      	ldr	r3, [r7, #8]
 80113da:	1ad3      	subs	r3, r2, r3
 80113dc:	2b00      	cmp	r3, #0
 80113de:	da02      	bge.n	80113e6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	68ba      	ldr	r2, [r7, #8]
 80113e4:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80113e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113e8:	891b      	ldrh	r3, [r3, #8]
 80113ea:	461c      	mov	r4, r3
 80113ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113ee:	68db      	ldr	r3, [r3, #12]
 80113f0:	899b      	ldrh	r3, [r3, #12]
 80113f2:	b29b      	uxth	r3, r3
 80113f4:	4618      	mov	r0, r3
 80113f6:	f7f8 ff0b 	bl	800a210 <lwip_htons>
 80113fa:	4603      	mov	r3, r0
 80113fc:	b2db      	uxtb	r3, r3
 80113fe:	f003 0303 	and.w	r3, r3, #3
 8011402:	2b00      	cmp	r3, #0
 8011404:	d001      	beq.n	801140a <tcp_output+0x2de>
 8011406:	2301      	movs	r3, #1
 8011408:	e000      	b.n	801140c <tcp_output+0x2e0>
 801140a:	2300      	movs	r3, #0
 801140c:	4423      	add	r3, r4
 801140e:	2b00      	cmp	r3, #0
 8011410:	d049      	beq.n	80114a6 <tcp_output+0x37a>
      seg->next = NULL;
 8011412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011414:	2200      	movs	r2, #0
 8011416:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801141c:	2b00      	cmp	r3, #0
 801141e:	d105      	bne.n	801142c <tcp_output+0x300>
        pcb->unacked = seg;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011424:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8011426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011428:	623b      	str	r3, [r7, #32]
 801142a:	e03f      	b.n	80114ac <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801142c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801142e:	68db      	ldr	r3, [r3, #12]
 8011430:	685b      	ldr	r3, [r3, #4]
 8011432:	4618      	mov	r0, r3
 8011434:	f7f8 ff01 	bl	800a23a <lwip_htonl>
 8011438:	4604      	mov	r4, r0
 801143a:	6a3b      	ldr	r3, [r7, #32]
 801143c:	68db      	ldr	r3, [r3, #12]
 801143e:	685b      	ldr	r3, [r3, #4]
 8011440:	4618      	mov	r0, r3
 8011442:	f7f8 fefa 	bl	800a23a <lwip_htonl>
 8011446:	4603      	mov	r3, r0
 8011448:	1ae3      	subs	r3, r4, r3
 801144a:	2b00      	cmp	r3, #0
 801144c:	da24      	bge.n	8011498 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	3370      	adds	r3, #112	; 0x70
 8011452:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011454:	e002      	b.n	801145c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8011456:	69fb      	ldr	r3, [r7, #28]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801145c:	69fb      	ldr	r3, [r7, #28]
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d011      	beq.n	8011488 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011464:	69fb      	ldr	r3, [r7, #28]
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	68db      	ldr	r3, [r3, #12]
 801146a:	685b      	ldr	r3, [r3, #4]
 801146c:	4618      	mov	r0, r3
 801146e:	f7f8 fee4 	bl	800a23a <lwip_htonl>
 8011472:	4604      	mov	r4, r0
 8011474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011476:	68db      	ldr	r3, [r3, #12]
 8011478:	685b      	ldr	r3, [r3, #4]
 801147a:	4618      	mov	r0, r3
 801147c:	f7f8 fedd 	bl	800a23a <lwip_htonl>
 8011480:	4603      	mov	r3, r0
 8011482:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8011484:	2b00      	cmp	r3, #0
 8011486:	dbe6      	blt.n	8011456 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8011488:	69fb      	ldr	r3, [r7, #28]
 801148a:	681a      	ldr	r2, [r3, #0]
 801148c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801148e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8011490:	69fb      	ldr	r3, [r7, #28]
 8011492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011494:	601a      	str	r2, [r3, #0]
 8011496:	e009      	b.n	80114ac <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8011498:	6a3b      	ldr	r3, [r7, #32]
 801149a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801149c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801149e:	6a3b      	ldr	r3, [r7, #32]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	623b      	str	r3, [r7, #32]
 80114a4:	e002      	b.n	80114ac <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80114a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80114a8:	f7fb ff05 	bl	800d2b6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80114b0:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80114b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d012      	beq.n	80114de <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80114b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ba:	68db      	ldr	r3, [r3, #12]
 80114bc:	685b      	ldr	r3, [r3, #4]
 80114be:	4618      	mov	r0, r3
 80114c0:	f7f8 febb 	bl	800a23a <lwip_htonl>
 80114c4:	4602      	mov	r2, r0
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114ca:	1ad3      	subs	r3, r2, r3
 80114cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80114ce:	8912      	ldrh	r2, [r2, #8]
 80114d0:	4413      	add	r3, r2
  while (seg != NULL &&
 80114d2:	69ba      	ldr	r2, [r7, #24]
 80114d4:	429a      	cmp	r2, r3
 80114d6:	f4bf aed9 	bcs.w	801128c <tcp_output+0x160>
 80114da:	e000      	b.n	80114de <tcp_output+0x3b2>
      break;
 80114dc:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d108      	bne.n	80114f8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	2200      	movs	r2, #0
 80114ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80114ee:	e004      	b.n	80114fa <tcp_output+0x3ce>
    goto output_done;
 80114f0:	bf00      	nop
 80114f2:	e002      	b.n	80114fa <tcp_output+0x3ce>
    goto output_done;
 80114f4:	bf00      	nop
 80114f6:	e000      	b.n	80114fa <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80114f8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	8b5b      	ldrh	r3, [r3, #26]
 80114fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011502:	b29a      	uxth	r2, r3
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8011508:	2300      	movs	r3, #0
}
 801150a:	4618      	mov	r0, r3
 801150c:	3728      	adds	r7, #40	; 0x28
 801150e:	46bd      	mov	sp, r7
 8011510:	bdb0      	pop	{r4, r5, r7, pc}
 8011512:	bf00      	nop

08011514 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8011514:	b580      	push	{r7, lr}
 8011516:	b082      	sub	sp, #8
 8011518:	af00      	add	r7, sp, #0
 801151a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d106      	bne.n	8011530 <tcp_output_segment_busy+0x1c>
 8011522:	4b09      	ldr	r3, [pc, #36]	; (8011548 <tcp_output_segment_busy+0x34>)
 8011524:	f240 529a 	movw	r2, #1434	; 0x59a
 8011528:	4908      	ldr	r1, [pc, #32]	; (801154c <tcp_output_segment_busy+0x38>)
 801152a:	4809      	ldr	r0, [pc, #36]	; (8011550 <tcp_output_segment_busy+0x3c>)
 801152c:	f003 fc38 	bl	8014da0 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	685b      	ldr	r3, [r3, #4]
 8011534:	7b9b      	ldrb	r3, [r3, #14]
 8011536:	2b01      	cmp	r3, #1
 8011538:	d001      	beq.n	801153e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801153a:	2301      	movs	r3, #1
 801153c:	e000      	b.n	8011540 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801153e:	2300      	movs	r3, #0
}
 8011540:	4618      	mov	r0, r3
 8011542:	3708      	adds	r7, #8
 8011544:	46bd      	mov	sp, r7
 8011546:	bd80      	pop	{r7, pc}
 8011548:	080175cc 	.word	0x080175cc
 801154c:	08017b68 	.word	0x08017b68
 8011550:	08017620 	.word	0x08017620

08011554 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8011554:	b5b0      	push	{r4, r5, r7, lr}
 8011556:	b08c      	sub	sp, #48	; 0x30
 8011558:	af04      	add	r7, sp, #16
 801155a:	60f8      	str	r0, [r7, #12]
 801155c:	60b9      	str	r1, [r7, #8]
 801155e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d106      	bne.n	8011574 <tcp_output_segment+0x20>
 8011566:	4b63      	ldr	r3, [pc, #396]	; (80116f4 <tcp_output_segment+0x1a0>)
 8011568:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801156c:	4962      	ldr	r1, [pc, #392]	; (80116f8 <tcp_output_segment+0x1a4>)
 801156e:	4863      	ldr	r0, [pc, #396]	; (80116fc <tcp_output_segment+0x1a8>)
 8011570:	f003 fc16 	bl	8014da0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8011574:	68bb      	ldr	r3, [r7, #8]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d106      	bne.n	8011588 <tcp_output_segment+0x34>
 801157a:	4b5e      	ldr	r3, [pc, #376]	; (80116f4 <tcp_output_segment+0x1a0>)
 801157c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8011580:	495f      	ldr	r1, [pc, #380]	; (8011700 <tcp_output_segment+0x1ac>)
 8011582:	485e      	ldr	r0, [pc, #376]	; (80116fc <tcp_output_segment+0x1a8>)
 8011584:	f003 fc0c 	bl	8014da0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d106      	bne.n	801159c <tcp_output_segment+0x48>
 801158e:	4b59      	ldr	r3, [pc, #356]	; (80116f4 <tcp_output_segment+0x1a0>)
 8011590:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8011594:	495b      	ldr	r1, [pc, #364]	; (8011704 <tcp_output_segment+0x1b0>)
 8011596:	4859      	ldr	r0, [pc, #356]	; (80116fc <tcp_output_segment+0x1a8>)
 8011598:	f003 fc02 	bl	8014da0 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801159c:	68f8      	ldr	r0, [r7, #12]
 801159e:	f7ff ffb9 	bl	8011514 <tcp_output_segment_busy>
 80115a2:	4603      	mov	r3, r0
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d001      	beq.n	80115ac <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80115a8:	2300      	movs	r3, #0
 80115aa:	e09f      	b.n	80116ec <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80115ac:	68bb      	ldr	r3, [r7, #8]
 80115ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	68dc      	ldr	r4, [r3, #12]
 80115b4:	4610      	mov	r0, r2
 80115b6:	f7f8 fe40 	bl	800a23a <lwip_htonl>
 80115ba:	4603      	mov	r3, r0
 80115bc:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80115be:	68bb      	ldr	r3, [r7, #8]
 80115c0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	68dc      	ldr	r4, [r3, #12]
 80115c6:	4610      	mov	r0, r2
 80115c8:	f7f8 fe22 	bl	800a210 <lwip_htons>
 80115cc:	4603      	mov	r3, r0
 80115ce:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80115d0:	68bb      	ldr	r3, [r7, #8]
 80115d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80115d4:	68ba      	ldr	r2, [r7, #8]
 80115d6:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80115d8:	441a      	add	r2, r3
 80115da:	68bb      	ldr	r3, [r7, #8]
 80115dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	68db      	ldr	r3, [r3, #12]
 80115e2:	3314      	adds	r3, #20
 80115e4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	7a9b      	ldrb	r3, [r3, #10]
 80115ea:	f003 0301 	and.w	r3, r3, #1
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d015      	beq.n	801161e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80115f2:	68bb      	ldr	r3, [r7, #8]
 80115f4:	3304      	adds	r3, #4
 80115f6:	461a      	mov	r2, r3
 80115f8:	6879      	ldr	r1, [r7, #4]
 80115fa:	f44f 7006 	mov.w	r0, #536	; 0x218
 80115fe:	f7fc fa37 	bl	800da70 <tcp_eff_send_mss_netif>
 8011602:	4603      	mov	r3, r0
 8011604:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8011606:	8b7b      	ldrh	r3, [r7, #26]
 8011608:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801160c:	4618      	mov	r0, r3
 801160e:	f7f8 fe14 	bl	800a23a <lwip_htonl>
 8011612:	4602      	mov	r2, r0
 8011614:	69fb      	ldr	r3, [r7, #28]
 8011616:	601a      	str	r2, [r3, #0]
    opts += 1;
 8011618:	69fb      	ldr	r3, [r7, #28]
 801161a:	3304      	adds	r3, #4
 801161c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801161e:	68bb      	ldr	r3, [r7, #8]
 8011620:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011624:	2b00      	cmp	r3, #0
 8011626:	da02      	bge.n	801162e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8011628:	68bb      	ldr	r3, [r7, #8]
 801162a:	2200      	movs	r2, #0
 801162c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801162e:	68bb      	ldr	r3, [r7, #8]
 8011630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011632:	2b00      	cmp	r3, #0
 8011634:	d10c      	bne.n	8011650 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8011636:	4b34      	ldr	r3, [pc, #208]	; (8011708 <tcp_output_segment+0x1b4>)
 8011638:	681a      	ldr	r2, [r3, #0]
 801163a:	68bb      	ldr	r3, [r7, #8]
 801163c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801163e:	68fb      	ldr	r3, [r7, #12]
 8011640:	68db      	ldr	r3, [r3, #12]
 8011642:	685b      	ldr	r3, [r3, #4]
 8011644:	4618      	mov	r0, r3
 8011646:	f7f8 fdf8 	bl	800a23a <lwip_htonl>
 801164a:	4602      	mov	r2, r0
 801164c:	68bb      	ldr	r3, [r7, #8]
 801164e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	68da      	ldr	r2, [r3, #12]
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	685b      	ldr	r3, [r3, #4]
 8011658:	685b      	ldr	r3, [r3, #4]
 801165a:	1ad3      	subs	r3, r2, r3
 801165c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	685b      	ldr	r3, [r3, #4]
 8011662:	8959      	ldrh	r1, [r3, #10]
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	685b      	ldr	r3, [r3, #4]
 8011668:	8b3a      	ldrh	r2, [r7, #24]
 801166a:	1a8a      	subs	r2, r1, r2
 801166c:	b292      	uxth	r2, r2
 801166e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	685b      	ldr	r3, [r3, #4]
 8011674:	8919      	ldrh	r1, [r3, #8]
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	685b      	ldr	r3, [r3, #4]
 801167a:	8b3a      	ldrh	r2, [r7, #24]
 801167c:	1a8a      	subs	r2, r1, r2
 801167e:	b292      	uxth	r2, r2
 8011680:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	685b      	ldr	r3, [r3, #4]
 8011686:	68fa      	ldr	r2, [r7, #12]
 8011688:	68d2      	ldr	r2, [r2, #12]
 801168a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	68db      	ldr	r3, [r3, #12]
 8011690:	2200      	movs	r2, #0
 8011692:	741a      	strb	r2, [r3, #16]
 8011694:	2200      	movs	r2, #0
 8011696:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	68db      	ldr	r3, [r3, #12]
 801169c:	f103 0214 	add.w	r2, r3, #20
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	7a9b      	ldrb	r3, [r3, #10]
 80116a4:	009b      	lsls	r3, r3, #2
 80116a6:	f003 0304 	and.w	r3, r3, #4
 80116aa:	4413      	add	r3, r2
 80116ac:	69fa      	ldr	r2, [r7, #28]
 80116ae:	429a      	cmp	r2, r3
 80116b0:	d006      	beq.n	80116c0 <tcp_output_segment+0x16c>
 80116b2:	4b10      	ldr	r3, [pc, #64]	; (80116f4 <tcp_output_segment+0x1a0>)
 80116b4:	f240 621c 	movw	r2, #1564	; 0x61c
 80116b8:	4914      	ldr	r1, [pc, #80]	; (801170c <tcp_output_segment+0x1b8>)
 80116ba:	4810      	ldr	r0, [pc, #64]	; (80116fc <tcp_output_segment+0x1a8>)
 80116bc:	f003 fb70 	bl	8014da0 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	6858      	ldr	r0, [r3, #4]
 80116c4:	68b9      	ldr	r1, [r7, #8]
 80116c6:	68bb      	ldr	r3, [r7, #8]
 80116c8:	1d1c      	adds	r4, r3, #4
 80116ca:	68bb      	ldr	r3, [r7, #8]
 80116cc:	7add      	ldrb	r5, [r3, #11]
 80116ce:	68bb      	ldr	r3, [r7, #8]
 80116d0:	7a9b      	ldrb	r3, [r3, #10]
 80116d2:	687a      	ldr	r2, [r7, #4]
 80116d4:	9202      	str	r2, [sp, #8]
 80116d6:	2206      	movs	r2, #6
 80116d8:	9201      	str	r2, [sp, #4]
 80116da:	9300      	str	r3, [sp, #0]
 80116dc:	462b      	mov	r3, r5
 80116de:	4622      	mov	r2, r4
 80116e0:	f002 fa5c 	bl	8013b9c <ip4_output_if>
 80116e4:	4603      	mov	r3, r0
 80116e6:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80116e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80116ec:	4618      	mov	r0, r3
 80116ee:	3720      	adds	r7, #32
 80116f0:	46bd      	mov	sp, r7
 80116f2:	bdb0      	pop	{r4, r5, r7, pc}
 80116f4:	080175cc 	.word	0x080175cc
 80116f8:	08017b90 	.word	0x08017b90
 80116fc:	08017620 	.word	0x08017620
 8011700:	08017bb0 	.word	0x08017bb0
 8011704:	08017bd0 	.word	0x08017bd0
 8011708:	24003608 	.word	0x24003608
 801170c:	08017bf4 	.word	0x08017bf4

08011710 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8011710:	b5b0      	push	{r4, r5, r7, lr}
 8011712:	b084      	sub	sp, #16
 8011714:	af00      	add	r7, sp, #0
 8011716:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d106      	bne.n	801172c <tcp_rexmit_rto_prepare+0x1c>
 801171e:	4b31      	ldr	r3, [pc, #196]	; (80117e4 <tcp_rexmit_rto_prepare+0xd4>)
 8011720:	f240 6263 	movw	r2, #1635	; 0x663
 8011724:	4930      	ldr	r1, [pc, #192]	; (80117e8 <tcp_rexmit_rto_prepare+0xd8>)
 8011726:	4831      	ldr	r0, [pc, #196]	; (80117ec <tcp_rexmit_rto_prepare+0xdc>)
 8011728:	f003 fb3a 	bl	8014da0 <iprintf>

  if (pcb->unacked == NULL) {
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011730:	2b00      	cmp	r3, #0
 8011732:	d102      	bne.n	801173a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8011734:	f06f 0305 	mvn.w	r3, #5
 8011738:	e050      	b.n	80117dc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801173e:	60fb      	str	r3, [r7, #12]
 8011740:	e00b      	b.n	801175a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8011742:	68f8      	ldr	r0, [r7, #12]
 8011744:	f7ff fee6 	bl	8011514 <tcp_output_segment_busy>
 8011748:	4603      	mov	r3, r0
 801174a:	2b00      	cmp	r3, #0
 801174c:	d002      	beq.n	8011754 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801174e:	f06f 0305 	mvn.w	r3, #5
 8011752:	e043      	b.n	80117dc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8011754:	68fb      	ldr	r3, [r7, #12]
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	60fb      	str	r3, [r7, #12]
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	2b00      	cmp	r3, #0
 8011760:	d1ef      	bne.n	8011742 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8011762:	68f8      	ldr	r0, [r7, #12]
 8011764:	f7ff fed6 	bl	8011514 <tcp_output_segment_busy>
 8011768:	4603      	mov	r3, r0
 801176a:	2b00      	cmp	r3, #0
 801176c:	d002      	beq.n	8011774 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801176e:	f06f 0305 	mvn.w	r3, #5
 8011772:	e033      	b.n	80117dc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	2200      	movs	r2, #0
 8011788:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	8b5b      	ldrh	r3, [r3, #26]
 801178e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011792:	b29a      	uxth	r2, r3
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	68db      	ldr	r3, [r3, #12]
 801179c:	685b      	ldr	r3, [r3, #4]
 801179e:	4618      	mov	r0, r3
 80117a0:	f7f8 fd4b 	bl	800a23a <lwip_htonl>
 80117a4:	4604      	mov	r4, r0
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	891b      	ldrh	r3, [r3, #8]
 80117aa:	461d      	mov	r5, r3
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	68db      	ldr	r3, [r3, #12]
 80117b0:	899b      	ldrh	r3, [r3, #12]
 80117b2:	b29b      	uxth	r3, r3
 80117b4:	4618      	mov	r0, r3
 80117b6:	f7f8 fd2b 	bl	800a210 <lwip_htons>
 80117ba:	4603      	mov	r3, r0
 80117bc:	b2db      	uxtb	r3, r3
 80117be:	f003 0303 	and.w	r3, r3, #3
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d001      	beq.n	80117ca <tcp_rexmit_rto_prepare+0xba>
 80117c6:	2301      	movs	r3, #1
 80117c8:	e000      	b.n	80117cc <tcp_rexmit_rto_prepare+0xbc>
 80117ca:	2300      	movs	r3, #0
 80117cc:	442b      	add	r3, r5
 80117ce:	18e2      	adds	r2, r4, r3
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	2200      	movs	r2, #0
 80117d8:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80117da:	2300      	movs	r3, #0
}
 80117dc:	4618      	mov	r0, r3
 80117de:	3710      	adds	r7, #16
 80117e0:	46bd      	mov	sp, r7
 80117e2:	bdb0      	pop	{r4, r5, r7, pc}
 80117e4:	080175cc 	.word	0x080175cc
 80117e8:	08017c08 	.word	0x08017c08
 80117ec:	08017620 	.word	0x08017620

080117f0 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b082      	sub	sp, #8
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d106      	bne.n	801180c <tcp_rexmit_rto_commit+0x1c>
 80117fe:	4b0d      	ldr	r3, [pc, #52]	; (8011834 <tcp_rexmit_rto_commit+0x44>)
 8011800:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8011804:	490c      	ldr	r1, [pc, #48]	; (8011838 <tcp_rexmit_rto_commit+0x48>)
 8011806:	480d      	ldr	r0, [pc, #52]	; (801183c <tcp_rexmit_rto_commit+0x4c>)
 8011808:	f003 faca 	bl	8014da0 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011812:	2bff      	cmp	r3, #255	; 0xff
 8011814:	d007      	beq.n	8011826 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801181c:	3301      	adds	r3, #1
 801181e:	b2da      	uxtb	r2, r3
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8011826:	6878      	ldr	r0, [r7, #4]
 8011828:	f7ff fc80 	bl	801112c <tcp_output>
}
 801182c:	bf00      	nop
 801182e:	3708      	adds	r7, #8
 8011830:	46bd      	mov	sp, r7
 8011832:	bd80      	pop	{r7, pc}
 8011834:	080175cc 	.word	0x080175cc
 8011838:	08017c2c 	.word	0x08017c2c
 801183c:	08017620 	.word	0x08017620

08011840 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8011840:	b580      	push	{r7, lr}
 8011842:	b082      	sub	sp, #8
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	2b00      	cmp	r3, #0
 801184c:	d106      	bne.n	801185c <tcp_rexmit_rto+0x1c>
 801184e:	4b0a      	ldr	r3, [pc, #40]	; (8011878 <tcp_rexmit_rto+0x38>)
 8011850:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8011854:	4909      	ldr	r1, [pc, #36]	; (801187c <tcp_rexmit_rto+0x3c>)
 8011856:	480a      	ldr	r0, [pc, #40]	; (8011880 <tcp_rexmit_rto+0x40>)
 8011858:	f003 faa2 	bl	8014da0 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801185c:	6878      	ldr	r0, [r7, #4]
 801185e:	f7ff ff57 	bl	8011710 <tcp_rexmit_rto_prepare>
 8011862:	4603      	mov	r3, r0
 8011864:	2b00      	cmp	r3, #0
 8011866:	d102      	bne.n	801186e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8011868:	6878      	ldr	r0, [r7, #4]
 801186a:	f7ff ffc1 	bl	80117f0 <tcp_rexmit_rto_commit>
  }
}
 801186e:	bf00      	nop
 8011870:	3708      	adds	r7, #8
 8011872:	46bd      	mov	sp, r7
 8011874:	bd80      	pop	{r7, pc}
 8011876:	bf00      	nop
 8011878:	080175cc 	.word	0x080175cc
 801187c:	08017c50 	.word	0x08017c50
 8011880:	08017620 	.word	0x08017620

08011884 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8011884:	b590      	push	{r4, r7, lr}
 8011886:	b085      	sub	sp, #20
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	2b00      	cmp	r3, #0
 8011890:	d106      	bne.n	80118a0 <tcp_rexmit+0x1c>
 8011892:	4b2f      	ldr	r3, [pc, #188]	; (8011950 <tcp_rexmit+0xcc>)
 8011894:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8011898:	492e      	ldr	r1, [pc, #184]	; (8011954 <tcp_rexmit+0xd0>)
 801189a:	482f      	ldr	r0, [pc, #188]	; (8011958 <tcp_rexmit+0xd4>)
 801189c:	f003 fa80 	bl	8014da0 <iprintf>

  if (pcb->unacked == NULL) {
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d102      	bne.n	80118ae <tcp_rexmit+0x2a>
    return ERR_VAL;
 80118a8:	f06f 0305 	mvn.w	r3, #5
 80118ac:	e04c      	b.n	8011948 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80118b2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80118b4:	68b8      	ldr	r0, [r7, #8]
 80118b6:	f7ff fe2d 	bl	8011514 <tcp_output_segment_busy>
 80118ba:	4603      	mov	r3, r0
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d002      	beq.n	80118c6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80118c0:	f06f 0305 	mvn.w	r3, #5
 80118c4:	e040      	b.n	8011948 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80118c6:	68bb      	ldr	r3, [r7, #8]
 80118c8:	681a      	ldr	r2, [r3, #0]
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	336c      	adds	r3, #108	; 0x6c
 80118d2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80118d4:	e002      	b.n	80118dc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d011      	beq.n	8011908 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	68db      	ldr	r3, [r3, #12]
 80118ea:	685b      	ldr	r3, [r3, #4]
 80118ec:	4618      	mov	r0, r3
 80118ee:	f7f8 fca4 	bl	800a23a <lwip_htonl>
 80118f2:	4604      	mov	r4, r0
 80118f4:	68bb      	ldr	r3, [r7, #8]
 80118f6:	68db      	ldr	r3, [r3, #12]
 80118f8:	685b      	ldr	r3, [r3, #4]
 80118fa:	4618      	mov	r0, r3
 80118fc:	f7f8 fc9d 	bl	800a23a <lwip_htonl>
 8011900:	4603      	mov	r3, r0
 8011902:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8011904:	2b00      	cmp	r3, #0
 8011906:	dbe6      	blt.n	80118d6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	681a      	ldr	r2, [r3, #0]
 801190c:	68bb      	ldr	r3, [r7, #8]
 801190e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	68ba      	ldr	r2, [r7, #8]
 8011914:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8011916:	68bb      	ldr	r3, [r7, #8]
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	2b00      	cmp	r3, #0
 801191c:	d103      	bne.n	8011926 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	2200      	movs	r2, #0
 8011922:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801192c:	2bff      	cmp	r3, #255	; 0xff
 801192e:	d007      	beq.n	8011940 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011936:	3301      	adds	r3, #1
 8011938:	b2da      	uxtb	r2, r3
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	2200      	movs	r2, #0
 8011944:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8011946:	2300      	movs	r3, #0
}
 8011948:	4618      	mov	r0, r3
 801194a:	3714      	adds	r7, #20
 801194c:	46bd      	mov	sp, r7
 801194e:	bd90      	pop	{r4, r7, pc}
 8011950:	080175cc 	.word	0x080175cc
 8011954:	08017c6c 	.word	0x08017c6c
 8011958:	08017620 	.word	0x08017620

0801195c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801195c:	b580      	push	{r7, lr}
 801195e:	b082      	sub	sp, #8
 8011960:	af00      	add	r7, sp, #0
 8011962:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d106      	bne.n	8011978 <tcp_rexmit_fast+0x1c>
 801196a:	4b2a      	ldr	r3, [pc, #168]	; (8011a14 <tcp_rexmit_fast+0xb8>)
 801196c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8011970:	4929      	ldr	r1, [pc, #164]	; (8011a18 <tcp_rexmit_fast+0xbc>)
 8011972:	482a      	ldr	r0, [pc, #168]	; (8011a1c <tcp_rexmit_fast+0xc0>)
 8011974:	f003 fa14 	bl	8014da0 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801197c:	2b00      	cmp	r3, #0
 801197e:	d045      	beq.n	8011a0c <tcp_rexmit_fast+0xb0>
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	8b5b      	ldrh	r3, [r3, #26]
 8011984:	f003 0304 	and.w	r3, r3, #4
 8011988:	2b00      	cmp	r3, #0
 801198a:	d13f      	bne.n	8011a0c <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801198c:	6878      	ldr	r0, [r7, #4]
 801198e:	f7ff ff79 	bl	8011884 <tcp_rexmit>
 8011992:	4603      	mov	r3, r0
 8011994:	2b00      	cmp	r3, #0
 8011996:	d139      	bne.n	8011a0c <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80119a4:	4293      	cmp	r3, r2
 80119a6:	bf28      	it	cs
 80119a8:	4613      	movcs	r3, r2
 80119aa:	b29b      	uxth	r3, r3
 80119ac:	2b00      	cmp	r3, #0
 80119ae:	da00      	bge.n	80119b2 <tcp_rexmit_fast+0x56>
 80119b0:	3301      	adds	r3, #1
 80119b2:	105b      	asrs	r3, r3, #1
 80119b4:	b29a      	uxth	r2, r3
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80119c2:	461a      	mov	r2, r3
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119c8:	005b      	lsls	r3, r3, #1
 80119ca:	429a      	cmp	r2, r3
 80119cc:	d206      	bcs.n	80119dc <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119d2:	005b      	lsls	r3, r3, #1
 80119d4:	b29a      	uxth	r2, r3
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80119e6:	4619      	mov	r1, r3
 80119e8:	0049      	lsls	r1, r1, #1
 80119ea:	440b      	add	r3, r1
 80119ec:	b29b      	uxth	r3, r3
 80119ee:	4413      	add	r3, r2
 80119f0:	b29a      	uxth	r2, r3
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	8b5b      	ldrh	r3, [r3, #26]
 80119fc:	f043 0304 	orr.w	r3, r3, #4
 8011a00:	b29a      	uxth	r2, r3
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2200      	movs	r2, #0
 8011a0a:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8011a0c:	bf00      	nop
 8011a0e:	3708      	adds	r7, #8
 8011a10:	46bd      	mov	sp, r7
 8011a12:	bd80      	pop	{r7, pc}
 8011a14:	080175cc 	.word	0x080175cc
 8011a18:	08017c84 	.word	0x08017c84
 8011a1c:	08017620 	.word	0x08017620

08011a20 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8011a20:	b580      	push	{r7, lr}
 8011a22:	b086      	sub	sp, #24
 8011a24:	af00      	add	r7, sp, #0
 8011a26:	60f8      	str	r0, [r7, #12]
 8011a28:	607b      	str	r3, [r7, #4]
 8011a2a:	460b      	mov	r3, r1
 8011a2c:	817b      	strh	r3, [r7, #10]
 8011a2e:	4613      	mov	r3, r2
 8011a30:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8011a32:	897a      	ldrh	r2, [r7, #10]
 8011a34:	893b      	ldrh	r3, [r7, #8]
 8011a36:	4413      	add	r3, r2
 8011a38:	b29b      	uxth	r3, r3
 8011a3a:	3314      	adds	r3, #20
 8011a3c:	b29b      	uxth	r3, r3
 8011a3e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011a42:	4619      	mov	r1, r3
 8011a44:	2022      	movs	r0, #34	; 0x22
 8011a46:	f7f9 fd15 	bl	800b474 <pbuf_alloc>
 8011a4a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8011a4c:	697b      	ldr	r3, [r7, #20]
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d04d      	beq.n	8011aee <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8011a52:	897b      	ldrh	r3, [r7, #10]
 8011a54:	3313      	adds	r3, #19
 8011a56:	697a      	ldr	r2, [r7, #20]
 8011a58:	8952      	ldrh	r2, [r2, #10]
 8011a5a:	4293      	cmp	r3, r2
 8011a5c:	db06      	blt.n	8011a6c <tcp_output_alloc_header_common+0x4c>
 8011a5e:	4b26      	ldr	r3, [pc, #152]	; (8011af8 <tcp_output_alloc_header_common+0xd8>)
 8011a60:	f240 7223 	movw	r2, #1827	; 0x723
 8011a64:	4925      	ldr	r1, [pc, #148]	; (8011afc <tcp_output_alloc_header_common+0xdc>)
 8011a66:	4826      	ldr	r0, [pc, #152]	; (8011b00 <tcp_output_alloc_header_common+0xe0>)
 8011a68:	f003 f99a 	bl	8014da0 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8011a6c:	697b      	ldr	r3, [r7, #20]
 8011a6e:	685b      	ldr	r3, [r3, #4]
 8011a70:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8011a72:	8c3b      	ldrh	r3, [r7, #32]
 8011a74:	4618      	mov	r0, r3
 8011a76:	f7f8 fbcb 	bl	800a210 <lwip_htons>
 8011a7a:	4603      	mov	r3, r0
 8011a7c:	461a      	mov	r2, r3
 8011a7e:	693b      	ldr	r3, [r7, #16]
 8011a80:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8011a82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011a84:	4618      	mov	r0, r3
 8011a86:	f7f8 fbc3 	bl	800a210 <lwip_htons>
 8011a8a:	4603      	mov	r3, r0
 8011a8c:	461a      	mov	r2, r3
 8011a8e:	693b      	ldr	r3, [r7, #16]
 8011a90:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8011a92:	693b      	ldr	r3, [r7, #16]
 8011a94:	687a      	ldr	r2, [r7, #4]
 8011a96:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8011a98:	68f8      	ldr	r0, [r7, #12]
 8011a9a:	f7f8 fbce 	bl	800a23a <lwip_htonl>
 8011a9e:	4602      	mov	r2, r0
 8011aa0:	693b      	ldr	r3, [r7, #16]
 8011aa2:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8011aa4:	897b      	ldrh	r3, [r7, #10]
 8011aa6:	089b      	lsrs	r3, r3, #2
 8011aa8:	b29b      	uxth	r3, r3
 8011aaa:	3305      	adds	r3, #5
 8011aac:	b29b      	uxth	r3, r3
 8011aae:	031b      	lsls	r3, r3, #12
 8011ab0:	b29a      	uxth	r2, r3
 8011ab2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011ab6:	b29b      	uxth	r3, r3
 8011ab8:	4313      	orrs	r3, r2
 8011aba:	b29b      	uxth	r3, r3
 8011abc:	4618      	mov	r0, r3
 8011abe:	f7f8 fba7 	bl	800a210 <lwip_htons>
 8011ac2:	4603      	mov	r3, r0
 8011ac4:	461a      	mov	r2, r3
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8011aca:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011acc:	4618      	mov	r0, r3
 8011ace:	f7f8 fb9f 	bl	800a210 <lwip_htons>
 8011ad2:	4603      	mov	r3, r0
 8011ad4:	461a      	mov	r2, r3
 8011ad6:	693b      	ldr	r3, [r7, #16]
 8011ad8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8011ada:	693b      	ldr	r3, [r7, #16]
 8011adc:	2200      	movs	r2, #0
 8011ade:	741a      	strb	r2, [r3, #16]
 8011ae0:	2200      	movs	r2, #0
 8011ae2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8011ae4:	693b      	ldr	r3, [r7, #16]
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	749a      	strb	r2, [r3, #18]
 8011aea:	2200      	movs	r2, #0
 8011aec:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8011aee:	697b      	ldr	r3, [r7, #20]
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3718      	adds	r7, #24
 8011af4:	46bd      	mov	sp, r7
 8011af6:	bd80      	pop	{r7, pc}
 8011af8:	080175cc 	.word	0x080175cc
 8011afc:	08017ca4 	.word	0x08017ca4
 8011b00:	08017620 	.word	0x08017620

08011b04 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8011b04:	b5b0      	push	{r4, r5, r7, lr}
 8011b06:	b08a      	sub	sp, #40	; 0x28
 8011b08:	af04      	add	r7, sp, #16
 8011b0a:	60f8      	str	r0, [r7, #12]
 8011b0c:	607b      	str	r3, [r7, #4]
 8011b0e:	460b      	mov	r3, r1
 8011b10:	817b      	strh	r3, [r7, #10]
 8011b12:	4613      	mov	r3, r2
 8011b14:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d106      	bne.n	8011b2a <tcp_output_alloc_header+0x26>
 8011b1c:	4b15      	ldr	r3, [pc, #84]	; (8011b74 <tcp_output_alloc_header+0x70>)
 8011b1e:	f240 7242 	movw	r2, #1858	; 0x742
 8011b22:	4915      	ldr	r1, [pc, #84]	; (8011b78 <tcp_output_alloc_header+0x74>)
 8011b24:	4815      	ldr	r0, [pc, #84]	; (8011b7c <tcp_output_alloc_header+0x78>)
 8011b26:	f003 f93b 	bl	8014da0 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	8adb      	ldrh	r3, [r3, #22]
 8011b32:	68fa      	ldr	r2, [r7, #12]
 8011b34:	8b12      	ldrh	r2, [r2, #24]
 8011b36:	68f9      	ldr	r1, [r7, #12]
 8011b38:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8011b3a:	893d      	ldrh	r5, [r7, #8]
 8011b3c:	897c      	ldrh	r4, [r7, #10]
 8011b3e:	9103      	str	r1, [sp, #12]
 8011b40:	2110      	movs	r1, #16
 8011b42:	9102      	str	r1, [sp, #8]
 8011b44:	9201      	str	r2, [sp, #4]
 8011b46:	9300      	str	r3, [sp, #0]
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	462a      	mov	r2, r5
 8011b4c:	4621      	mov	r1, r4
 8011b4e:	f7ff ff67 	bl	8011a20 <tcp_output_alloc_header_common>
 8011b52:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8011b54:	697b      	ldr	r3, [r7, #20]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d006      	beq.n	8011b68 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b5e:	68fa      	ldr	r2, [r7, #12]
 8011b60:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8011b62:	441a      	add	r2, r3
 8011b64:	68fb      	ldr	r3, [r7, #12]
 8011b66:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8011b68:	697b      	ldr	r3, [r7, #20]
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3718      	adds	r7, #24
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bdb0      	pop	{r4, r5, r7, pc}
 8011b72:	bf00      	nop
 8011b74:	080175cc 	.word	0x080175cc
 8011b78:	08017cd4 	.word	0x08017cd4
 8011b7c:	08017620 	.word	0x08017620

08011b80 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8011b80:	b580      	push	{r7, lr}
 8011b82:	b088      	sub	sp, #32
 8011b84:	af00      	add	r7, sp, #0
 8011b86:	60f8      	str	r0, [r7, #12]
 8011b88:	60b9      	str	r1, [r7, #8]
 8011b8a:	4611      	mov	r1, r2
 8011b8c:	461a      	mov	r2, r3
 8011b8e:	460b      	mov	r3, r1
 8011b90:	71fb      	strb	r3, [r7, #7]
 8011b92:	4613      	mov	r3, r2
 8011b94:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8011b96:	2300      	movs	r3, #0
 8011b98:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8011b9a:	68bb      	ldr	r3, [r7, #8]
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d106      	bne.n	8011bae <tcp_output_fill_options+0x2e>
 8011ba0:	4b13      	ldr	r3, [pc, #76]	; (8011bf0 <tcp_output_fill_options+0x70>)
 8011ba2:	f240 7256 	movw	r2, #1878	; 0x756
 8011ba6:	4913      	ldr	r1, [pc, #76]	; (8011bf4 <tcp_output_fill_options+0x74>)
 8011ba8:	4813      	ldr	r0, [pc, #76]	; (8011bf8 <tcp_output_fill_options+0x78>)
 8011baa:	f003 f8f9 	bl	8014da0 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8011bae:	68bb      	ldr	r3, [r7, #8]
 8011bb0:	685b      	ldr	r3, [r3, #4]
 8011bb2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8011bb4:	69bb      	ldr	r3, [r7, #24]
 8011bb6:	3314      	adds	r3, #20
 8011bb8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8011bba:	69bb      	ldr	r3, [r7, #24]
 8011bbc:	f103 0214 	add.w	r2, r3, #20
 8011bc0:	8bfb      	ldrh	r3, [r7, #30]
 8011bc2:	009b      	lsls	r3, r3, #2
 8011bc4:	4619      	mov	r1, r3
 8011bc6:	79fb      	ldrb	r3, [r7, #7]
 8011bc8:	009b      	lsls	r3, r3, #2
 8011bca:	f003 0304 	and.w	r3, r3, #4
 8011bce:	440b      	add	r3, r1
 8011bd0:	4413      	add	r3, r2
 8011bd2:	697a      	ldr	r2, [r7, #20]
 8011bd4:	429a      	cmp	r2, r3
 8011bd6:	d006      	beq.n	8011be6 <tcp_output_fill_options+0x66>
 8011bd8:	4b05      	ldr	r3, [pc, #20]	; (8011bf0 <tcp_output_fill_options+0x70>)
 8011bda:	f240 7275 	movw	r2, #1909	; 0x775
 8011bde:	4907      	ldr	r1, [pc, #28]	; (8011bfc <tcp_output_fill_options+0x7c>)
 8011be0:	4805      	ldr	r0, [pc, #20]	; (8011bf8 <tcp_output_fill_options+0x78>)
 8011be2:	f003 f8dd 	bl	8014da0 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8011be6:	bf00      	nop
 8011be8:	3720      	adds	r7, #32
 8011bea:	46bd      	mov	sp, r7
 8011bec:	bd80      	pop	{r7, pc}
 8011bee:	bf00      	nop
 8011bf0:	080175cc 	.word	0x080175cc
 8011bf4:	08017cfc 	.word	0x08017cfc
 8011bf8:	08017620 	.word	0x08017620
 8011bfc:	08017bf4 	.word	0x08017bf4

08011c00 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8011c00:	b580      	push	{r7, lr}
 8011c02:	b08a      	sub	sp, #40	; 0x28
 8011c04:	af04      	add	r7, sp, #16
 8011c06:	60f8      	str	r0, [r7, #12]
 8011c08:	60b9      	str	r1, [r7, #8]
 8011c0a:	607a      	str	r2, [r7, #4]
 8011c0c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8011c0e:	68bb      	ldr	r3, [r7, #8]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d106      	bne.n	8011c22 <tcp_output_control_segment+0x22>
 8011c14:	4b1c      	ldr	r3, [pc, #112]	; (8011c88 <tcp_output_control_segment+0x88>)
 8011c16:	f240 7287 	movw	r2, #1927	; 0x787
 8011c1a:	491c      	ldr	r1, [pc, #112]	; (8011c8c <tcp_output_control_segment+0x8c>)
 8011c1c:	481c      	ldr	r0, [pc, #112]	; (8011c90 <tcp_output_control_segment+0x90>)
 8011c1e:	f003 f8bf 	bl	8014da0 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8011c22:	683a      	ldr	r2, [r7, #0]
 8011c24:	6879      	ldr	r1, [r7, #4]
 8011c26:	68f8      	ldr	r0, [r7, #12]
 8011c28:	f7fe fae8 	bl	80101fc <tcp_route>
 8011c2c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8011c2e:	693b      	ldr	r3, [r7, #16]
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d102      	bne.n	8011c3a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011c34:	23fc      	movs	r3, #252	; 0xfc
 8011c36:	75fb      	strb	r3, [r7, #23]
 8011c38:	e01c      	b.n	8011c74 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d006      	beq.n	8011c4e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	7adb      	ldrb	r3, [r3, #11]
 8011c44:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	7a9b      	ldrb	r3, [r3, #10]
 8011c4a:	757b      	strb	r3, [r7, #21]
 8011c4c:	e003      	b.n	8011c56 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8011c4e:	23ff      	movs	r3, #255	; 0xff
 8011c50:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8011c52:	2300      	movs	r3, #0
 8011c54:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8011c56:	7dba      	ldrb	r2, [r7, #22]
 8011c58:	693b      	ldr	r3, [r7, #16]
 8011c5a:	9302      	str	r3, [sp, #8]
 8011c5c:	2306      	movs	r3, #6
 8011c5e:	9301      	str	r3, [sp, #4]
 8011c60:	7d7b      	ldrb	r3, [r7, #21]
 8011c62:	9300      	str	r3, [sp, #0]
 8011c64:	4613      	mov	r3, r2
 8011c66:	683a      	ldr	r2, [r7, #0]
 8011c68:	6879      	ldr	r1, [r7, #4]
 8011c6a:	68b8      	ldr	r0, [r7, #8]
 8011c6c:	f001 ff96 	bl	8013b9c <ip4_output_if>
 8011c70:	4603      	mov	r3, r0
 8011c72:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8011c74:	68b8      	ldr	r0, [r7, #8]
 8011c76:	f7f9 fee1 	bl	800ba3c <pbuf_free>
  return err;
 8011c7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011c7e:	4618      	mov	r0, r3
 8011c80:	3718      	adds	r7, #24
 8011c82:	46bd      	mov	sp, r7
 8011c84:	bd80      	pop	{r7, pc}
 8011c86:	bf00      	nop
 8011c88:	080175cc 	.word	0x080175cc
 8011c8c:	08017d24 	.word	0x08017d24
 8011c90:	08017620 	.word	0x08017620

08011c94 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8011c94:	b590      	push	{r4, r7, lr}
 8011c96:	b08b      	sub	sp, #44	; 0x2c
 8011c98:	af04      	add	r7, sp, #16
 8011c9a:	60f8      	str	r0, [r7, #12]
 8011c9c:	60b9      	str	r1, [r7, #8]
 8011c9e:	607a      	str	r2, [r7, #4]
 8011ca0:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8011ca2:	683b      	ldr	r3, [r7, #0]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d106      	bne.n	8011cb6 <tcp_rst+0x22>
 8011ca8:	4b1f      	ldr	r3, [pc, #124]	; (8011d28 <tcp_rst+0x94>)
 8011caa:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8011cae:	491f      	ldr	r1, [pc, #124]	; (8011d2c <tcp_rst+0x98>)
 8011cb0:	481f      	ldr	r0, [pc, #124]	; (8011d30 <tcp_rst+0x9c>)
 8011cb2:	f003 f875 	bl	8014da0 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011cb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d106      	bne.n	8011cca <tcp_rst+0x36>
 8011cbc:	4b1a      	ldr	r3, [pc, #104]	; (8011d28 <tcp_rst+0x94>)
 8011cbe:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8011cc2:	491c      	ldr	r1, [pc, #112]	; (8011d34 <tcp_rst+0xa0>)
 8011cc4:	481a      	ldr	r0, [pc, #104]	; (8011d30 <tcp_rst+0x9c>)
 8011cc6:	f003 f86b 	bl	8014da0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011cca:	2300      	movs	r3, #0
 8011ccc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8011cce:	f246 0308 	movw	r3, #24584	; 0x6008
 8011cd2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011cd4:	7dfb      	ldrb	r3, [r7, #23]
 8011cd6:	b29c      	uxth	r4, r3
 8011cd8:	68b8      	ldr	r0, [r7, #8]
 8011cda:	f7f8 faae 	bl	800a23a <lwip_htonl>
 8011cde:	4602      	mov	r2, r0
 8011ce0:	8abb      	ldrh	r3, [r7, #20]
 8011ce2:	9303      	str	r3, [sp, #12]
 8011ce4:	2314      	movs	r3, #20
 8011ce6:	9302      	str	r3, [sp, #8]
 8011ce8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8011cea:	9301      	str	r3, [sp, #4]
 8011cec:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8011cee:	9300      	str	r3, [sp, #0]
 8011cf0:	4613      	mov	r3, r2
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	4621      	mov	r1, r4
 8011cf6:	6878      	ldr	r0, [r7, #4]
 8011cf8:	f7ff fe92 	bl	8011a20 <tcp_output_alloc_header_common>
 8011cfc:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8011cfe:	693b      	ldr	r3, [r7, #16]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d00c      	beq.n	8011d1e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011d04:	7dfb      	ldrb	r3, [r7, #23]
 8011d06:	2200      	movs	r2, #0
 8011d08:	6939      	ldr	r1, [r7, #16]
 8011d0a:	68f8      	ldr	r0, [r7, #12]
 8011d0c:	f7ff ff38 	bl	8011b80 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8011d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d12:	683a      	ldr	r2, [r7, #0]
 8011d14:	6939      	ldr	r1, [r7, #16]
 8011d16:	68f8      	ldr	r0, [r7, #12]
 8011d18:	f7ff ff72 	bl	8011c00 <tcp_output_control_segment>
 8011d1c:	e000      	b.n	8011d20 <tcp_rst+0x8c>
    return;
 8011d1e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011d20:	371c      	adds	r7, #28
 8011d22:	46bd      	mov	sp, r7
 8011d24:	bd90      	pop	{r4, r7, pc}
 8011d26:	bf00      	nop
 8011d28:	080175cc 	.word	0x080175cc
 8011d2c:	08017d50 	.word	0x08017d50
 8011d30:	08017620 	.word	0x08017620
 8011d34:	08017d6c 	.word	0x08017d6c

08011d38 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011d38:	b590      	push	{r4, r7, lr}
 8011d3a:	b087      	sub	sp, #28
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8011d40:	2300      	movs	r3, #0
 8011d42:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011d44:	2300      	movs	r3, #0
 8011d46:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d106      	bne.n	8011d5c <tcp_send_empty_ack+0x24>
 8011d4e:	4b28      	ldr	r3, [pc, #160]	; (8011df0 <tcp_send_empty_ack+0xb8>)
 8011d50:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8011d54:	4927      	ldr	r1, [pc, #156]	; (8011df4 <tcp_send_empty_ack+0xbc>)
 8011d56:	4828      	ldr	r0, [pc, #160]	; (8011df8 <tcp_send_empty_ack+0xc0>)
 8011d58:	f003 f822 	bl	8014da0 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011d5c:	7dfb      	ldrb	r3, [r7, #23]
 8011d5e:	009b      	lsls	r3, r3, #2
 8011d60:	b2db      	uxtb	r3, r3
 8011d62:	f003 0304 	and.w	r3, r3, #4
 8011d66:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011d68:	7d7b      	ldrb	r3, [r7, #21]
 8011d6a:	b29c      	uxth	r4, r3
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011d70:	4618      	mov	r0, r3
 8011d72:	f7f8 fa62 	bl	800a23a <lwip_htonl>
 8011d76:	4603      	mov	r3, r0
 8011d78:	2200      	movs	r2, #0
 8011d7a:	4621      	mov	r1, r4
 8011d7c:	6878      	ldr	r0, [r7, #4]
 8011d7e:	f7ff fec1 	bl	8011b04 <tcp_output_alloc_header>
 8011d82:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011d84:	693b      	ldr	r3, [r7, #16]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d109      	bne.n	8011d9e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	8b5b      	ldrh	r3, [r3, #26]
 8011d8e:	f043 0303 	orr.w	r3, r3, #3
 8011d92:	b29a      	uxth	r2, r3
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011d98:	f06f 0301 	mvn.w	r3, #1
 8011d9c:	e023      	b.n	8011de6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8011d9e:	7dbb      	ldrb	r3, [r7, #22]
 8011da0:	7dfa      	ldrb	r2, [r7, #23]
 8011da2:	6939      	ldr	r1, [r7, #16]
 8011da4:	6878      	ldr	r0, [r7, #4]
 8011da6:	f7ff feeb 	bl	8011b80 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011daa:	687a      	ldr	r2, [r7, #4]
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	3304      	adds	r3, #4
 8011db0:	6939      	ldr	r1, [r7, #16]
 8011db2:	6878      	ldr	r0, [r7, #4]
 8011db4:	f7ff ff24 	bl	8011c00 <tcp_output_control_segment>
 8011db8:	4603      	mov	r3, r0
 8011dba:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011dbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d007      	beq.n	8011dd4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	8b5b      	ldrh	r3, [r3, #26]
 8011dc8:	f043 0303 	orr.w	r3, r3, #3
 8011dcc:	b29a      	uxth	r2, r3
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	835a      	strh	r2, [r3, #26]
 8011dd2:	e006      	b.n	8011de2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	8b5b      	ldrh	r3, [r3, #26]
 8011dd8:	f023 0303 	bic.w	r3, r3, #3
 8011ddc:	b29a      	uxth	r2, r3
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8011de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011de6:	4618      	mov	r0, r3
 8011de8:	371c      	adds	r7, #28
 8011dea:	46bd      	mov	sp, r7
 8011dec:	bd90      	pop	{r4, r7, pc}
 8011dee:	bf00      	nop
 8011df0:	080175cc 	.word	0x080175cc
 8011df4:	08017d88 	.word	0x08017d88
 8011df8:	08017620 	.word	0x08017620

08011dfc <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8011dfc:	b590      	push	{r4, r7, lr}
 8011dfe:	b087      	sub	sp, #28
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011e04:	2300      	movs	r3, #0
 8011e06:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d106      	bne.n	8011e1c <tcp_keepalive+0x20>
 8011e0e:	4b18      	ldr	r3, [pc, #96]	; (8011e70 <tcp_keepalive+0x74>)
 8011e10:	f640 0224 	movw	r2, #2084	; 0x824
 8011e14:	4917      	ldr	r1, [pc, #92]	; (8011e74 <tcp_keepalive+0x78>)
 8011e16:	4818      	ldr	r0, [pc, #96]	; (8011e78 <tcp_keepalive+0x7c>)
 8011e18:	f002 ffc2 	bl	8014da0 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8011e1c:	7dfb      	ldrb	r3, [r7, #23]
 8011e1e:	b29c      	uxth	r4, r3
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011e24:	3b01      	subs	r3, #1
 8011e26:	4618      	mov	r0, r3
 8011e28:	f7f8 fa07 	bl	800a23a <lwip_htonl>
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	2200      	movs	r2, #0
 8011e30:	4621      	mov	r1, r4
 8011e32:	6878      	ldr	r0, [r7, #4]
 8011e34:	f7ff fe66 	bl	8011b04 <tcp_output_alloc_header>
 8011e38:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011e3a:	693b      	ldr	r3, [r7, #16]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d102      	bne.n	8011e46 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8011e40:	f04f 33ff 	mov.w	r3, #4294967295
 8011e44:	e010      	b.n	8011e68 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011e46:	7dfb      	ldrb	r3, [r7, #23]
 8011e48:	2200      	movs	r2, #0
 8011e4a:	6939      	ldr	r1, [r7, #16]
 8011e4c:	6878      	ldr	r0, [r7, #4]
 8011e4e:	f7ff fe97 	bl	8011b80 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011e52:	687a      	ldr	r2, [r7, #4]
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	3304      	adds	r3, #4
 8011e58:	6939      	ldr	r1, [r7, #16]
 8011e5a:	6878      	ldr	r0, [r7, #4]
 8011e5c:	f7ff fed0 	bl	8011c00 <tcp_output_control_segment>
 8011e60:	4603      	mov	r3, r0
 8011e62:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011e64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011e68:	4618      	mov	r0, r3
 8011e6a:	371c      	adds	r7, #28
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	bd90      	pop	{r4, r7, pc}
 8011e70:	080175cc 	.word	0x080175cc
 8011e74:	08017da8 	.word	0x08017da8
 8011e78:	08017620 	.word	0x08017620

08011e7c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8011e7c:	b590      	push	{r4, r7, lr}
 8011e7e:	b08b      	sub	sp, #44	; 0x2c
 8011e80:	af00      	add	r7, sp, #0
 8011e82:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011e84:	2300      	movs	r3, #0
 8011e86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d106      	bne.n	8011e9e <tcp_zero_window_probe+0x22>
 8011e90:	4b4c      	ldr	r3, [pc, #304]	; (8011fc4 <tcp_zero_window_probe+0x148>)
 8011e92:	f640 024f 	movw	r2, #2127	; 0x84f
 8011e96:	494c      	ldr	r1, [pc, #304]	; (8011fc8 <tcp_zero_window_probe+0x14c>)
 8011e98:	484c      	ldr	r0, [pc, #304]	; (8011fcc <tcp_zero_window_probe+0x150>)
 8011e9a:	f002 ff81 	bl	8014da0 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ea2:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8011ea4:	6a3b      	ldr	r3, [r7, #32]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d101      	bne.n	8011eae <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8011eaa:	2300      	movs	r3, #0
 8011eac:	e086      	b.n	8011fbc <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011eb4:	2bff      	cmp	r3, #255	; 0xff
 8011eb6:	d007      	beq.n	8011ec8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8011ebe:	3301      	adds	r3, #1
 8011ec0:	b2da      	uxtb	r2, r3
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8011ec8:	6a3b      	ldr	r3, [r7, #32]
 8011eca:	68db      	ldr	r3, [r3, #12]
 8011ecc:	899b      	ldrh	r3, [r3, #12]
 8011ece:	b29b      	uxth	r3, r3
 8011ed0:	4618      	mov	r0, r3
 8011ed2:	f7f8 f99d 	bl	800a210 <lwip_htons>
 8011ed6:	4603      	mov	r3, r0
 8011ed8:	b2db      	uxtb	r3, r3
 8011eda:	f003 0301 	and.w	r3, r3, #1
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d005      	beq.n	8011eee <tcp_zero_window_probe+0x72>
 8011ee2:	6a3b      	ldr	r3, [r7, #32]
 8011ee4:	891b      	ldrh	r3, [r3, #8]
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d101      	bne.n	8011eee <tcp_zero_window_probe+0x72>
 8011eea:	2301      	movs	r3, #1
 8011eec:	e000      	b.n	8011ef0 <tcp_zero_window_probe+0x74>
 8011eee:	2300      	movs	r3, #0
 8011ef0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8011ef2:	7ffb      	ldrb	r3, [r7, #31]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	bf0c      	ite	eq
 8011ef8:	2301      	moveq	r3, #1
 8011efa:	2300      	movne	r3, #0
 8011efc:	b2db      	uxtb	r3, r3
 8011efe:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8011f00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011f04:	b299      	uxth	r1, r3
 8011f06:	6a3b      	ldr	r3, [r7, #32]
 8011f08:	68db      	ldr	r3, [r3, #12]
 8011f0a:	685b      	ldr	r3, [r3, #4]
 8011f0c:	8bba      	ldrh	r2, [r7, #28]
 8011f0e:	6878      	ldr	r0, [r7, #4]
 8011f10:	f7ff fdf8 	bl	8011b04 <tcp_output_alloc_header>
 8011f14:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8011f16:	69bb      	ldr	r3, [r7, #24]
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d102      	bne.n	8011f22 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8011f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8011f20:	e04c      	b.n	8011fbc <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8011f22:	69bb      	ldr	r3, [r7, #24]
 8011f24:	685b      	ldr	r3, [r3, #4]
 8011f26:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8011f28:	7ffb      	ldrb	r3, [r7, #31]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d011      	beq.n	8011f52 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8011f2e:	697b      	ldr	r3, [r7, #20]
 8011f30:	899b      	ldrh	r3, [r3, #12]
 8011f32:	b29b      	uxth	r3, r3
 8011f34:	b21b      	sxth	r3, r3
 8011f36:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011f3a:	b21c      	sxth	r4, r3
 8011f3c:	2011      	movs	r0, #17
 8011f3e:	f7f8 f967 	bl	800a210 <lwip_htons>
 8011f42:	4603      	mov	r3, r0
 8011f44:	b21b      	sxth	r3, r3
 8011f46:	4323      	orrs	r3, r4
 8011f48:	b21b      	sxth	r3, r3
 8011f4a:	b29a      	uxth	r2, r3
 8011f4c:	697b      	ldr	r3, [r7, #20]
 8011f4e:	819a      	strh	r2, [r3, #12]
 8011f50:	e010      	b.n	8011f74 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8011f52:	69bb      	ldr	r3, [r7, #24]
 8011f54:	685b      	ldr	r3, [r3, #4]
 8011f56:	3314      	adds	r3, #20
 8011f58:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8011f5a:	6a3b      	ldr	r3, [r7, #32]
 8011f5c:	6858      	ldr	r0, [r3, #4]
 8011f5e:	6a3b      	ldr	r3, [r7, #32]
 8011f60:	685b      	ldr	r3, [r3, #4]
 8011f62:	891a      	ldrh	r2, [r3, #8]
 8011f64:	6a3b      	ldr	r3, [r7, #32]
 8011f66:	891b      	ldrh	r3, [r3, #8]
 8011f68:	1ad3      	subs	r3, r2, r3
 8011f6a:	b29b      	uxth	r3, r3
 8011f6c:	2201      	movs	r2, #1
 8011f6e:	6939      	ldr	r1, [r7, #16]
 8011f70:	f7f9 ff5e 	bl	800be30 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8011f74:	6a3b      	ldr	r3, [r7, #32]
 8011f76:	68db      	ldr	r3, [r3, #12]
 8011f78:	685b      	ldr	r3, [r3, #4]
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	f7f8 f95d 	bl	800a23a <lwip_htonl>
 8011f80:	4603      	mov	r3, r0
 8011f82:	3301      	adds	r3, #1
 8011f84:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	1ad3      	subs	r3, r2, r3
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	da02      	bge.n	8011f98 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	68fa      	ldr	r2, [r7, #12]
 8011f96:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011f98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011f9c:	2200      	movs	r2, #0
 8011f9e:	69b9      	ldr	r1, [r7, #24]
 8011fa0:	6878      	ldr	r0, [r7, #4]
 8011fa2:	f7ff fded 	bl	8011b80 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011fa6:	687a      	ldr	r2, [r7, #4]
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	3304      	adds	r3, #4
 8011fac:	69b9      	ldr	r1, [r7, #24]
 8011fae:	6878      	ldr	r0, [r7, #4]
 8011fb0:	f7ff fe26 	bl	8011c00 <tcp_output_control_segment>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011fb8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8011fbc:	4618      	mov	r0, r3
 8011fbe:	372c      	adds	r7, #44	; 0x2c
 8011fc0:	46bd      	mov	sp, r7
 8011fc2:	bd90      	pop	{r4, r7, pc}
 8011fc4:	080175cc 	.word	0x080175cc
 8011fc8:	08017dc4 	.word	0x08017dc4
 8011fcc:	08017620 	.word	0x08017620

08011fd0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8011fd0:	b580      	push	{r7, lr}
 8011fd2:	b082      	sub	sp, #8
 8011fd4:	af00      	add	r7, sp, #0
 8011fd6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8011fd8:	f7fa f818 	bl	800c00c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8011fdc:	4b0a      	ldr	r3, [pc, #40]	; (8012008 <tcpip_tcp_timer+0x38>)
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d103      	bne.n	8011fec <tcpip_tcp_timer+0x1c>
 8011fe4:	4b09      	ldr	r3, [pc, #36]	; (801200c <tcpip_tcp_timer+0x3c>)
 8011fe6:	681b      	ldr	r3, [r3, #0]
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d005      	beq.n	8011ff8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8011fec:	2200      	movs	r2, #0
 8011fee:	4908      	ldr	r1, [pc, #32]	; (8012010 <tcpip_tcp_timer+0x40>)
 8011ff0:	20fa      	movs	r0, #250	; 0xfa
 8011ff2:	f000 f8f3 	bl	80121dc <sys_timeout>
 8011ff6:	e003      	b.n	8012000 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8011ff8:	4b06      	ldr	r3, [pc, #24]	; (8012014 <tcpip_tcp_timer+0x44>)
 8011ffa:	2200      	movs	r2, #0
 8011ffc:	601a      	str	r2, [r3, #0]
  }
}
 8011ffe:	bf00      	nop
 8012000:	bf00      	nop
 8012002:	3708      	adds	r7, #8
 8012004:	46bd      	mov	sp, r7
 8012006:	bd80      	pop	{r7, pc}
 8012008:	24003604 	.word	0x24003604
 801200c:	24003614 	.word	0x24003614
 8012010:	08011fd1 	.word	0x08011fd1
 8012014:	24000130 	.word	0x24000130

08012018 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801201c:	4b0a      	ldr	r3, [pc, #40]	; (8012048 <tcp_timer_needed+0x30>)
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	2b00      	cmp	r3, #0
 8012022:	d10f      	bne.n	8012044 <tcp_timer_needed+0x2c>
 8012024:	4b09      	ldr	r3, [pc, #36]	; (801204c <tcp_timer_needed+0x34>)
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	2b00      	cmp	r3, #0
 801202a:	d103      	bne.n	8012034 <tcp_timer_needed+0x1c>
 801202c:	4b08      	ldr	r3, [pc, #32]	; (8012050 <tcp_timer_needed+0x38>)
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	2b00      	cmp	r3, #0
 8012032:	d007      	beq.n	8012044 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012034:	4b04      	ldr	r3, [pc, #16]	; (8012048 <tcp_timer_needed+0x30>)
 8012036:	2201      	movs	r2, #1
 8012038:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801203a:	2200      	movs	r2, #0
 801203c:	4905      	ldr	r1, [pc, #20]	; (8012054 <tcp_timer_needed+0x3c>)
 801203e:	20fa      	movs	r0, #250	; 0xfa
 8012040:	f000 f8cc 	bl	80121dc <sys_timeout>
  }
}
 8012044:	bf00      	nop
 8012046:	bd80      	pop	{r7, pc}
 8012048:	24000130 	.word	0x24000130
 801204c:	24003604 	.word	0x24003604
 8012050:	24003614 	.word	0x24003614
 8012054:	08011fd1 	.word	0x08011fd1

08012058 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b086      	sub	sp, #24
 801205c:	af00      	add	r7, sp, #0
 801205e:	60f8      	str	r0, [r7, #12]
 8012060:	60b9      	str	r1, [r7, #8]
 8012062:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8012064:	2006      	movs	r0, #6
 8012066:	f7f8 fe03 	bl	800ac70 <memp_malloc>
 801206a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801206c:	693b      	ldr	r3, [r7, #16]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d109      	bne.n	8012086 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8012072:	693b      	ldr	r3, [r7, #16]
 8012074:	2b00      	cmp	r3, #0
 8012076:	d151      	bne.n	801211c <sys_timeout_abs+0xc4>
 8012078:	4b2a      	ldr	r3, [pc, #168]	; (8012124 <sys_timeout_abs+0xcc>)
 801207a:	22be      	movs	r2, #190	; 0xbe
 801207c:	492a      	ldr	r1, [pc, #168]	; (8012128 <sys_timeout_abs+0xd0>)
 801207e:	482b      	ldr	r0, [pc, #172]	; (801212c <sys_timeout_abs+0xd4>)
 8012080:	f002 fe8e 	bl	8014da0 <iprintf>
    return;
 8012084:	e04a      	b.n	801211c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8012086:	693b      	ldr	r3, [r7, #16]
 8012088:	2200      	movs	r2, #0
 801208a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801208c:	693b      	ldr	r3, [r7, #16]
 801208e:	68ba      	ldr	r2, [r7, #8]
 8012090:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8012092:	693b      	ldr	r3, [r7, #16]
 8012094:	687a      	ldr	r2, [r7, #4]
 8012096:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8012098:	693b      	ldr	r3, [r7, #16]
 801209a:	68fa      	ldr	r2, [r7, #12]
 801209c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801209e:	4b24      	ldr	r3, [pc, #144]	; (8012130 <sys_timeout_abs+0xd8>)
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d103      	bne.n	80120ae <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80120a6:	4a22      	ldr	r2, [pc, #136]	; (8012130 <sys_timeout_abs+0xd8>)
 80120a8:	693b      	ldr	r3, [r7, #16]
 80120aa:	6013      	str	r3, [r2, #0]
    return;
 80120ac:	e037      	b.n	801211e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80120ae:	693b      	ldr	r3, [r7, #16]
 80120b0:	685a      	ldr	r2, [r3, #4]
 80120b2:	4b1f      	ldr	r3, [pc, #124]	; (8012130 <sys_timeout_abs+0xd8>)
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	685b      	ldr	r3, [r3, #4]
 80120b8:	1ad3      	subs	r3, r2, r3
 80120ba:	0fdb      	lsrs	r3, r3, #31
 80120bc:	f003 0301 	and.w	r3, r3, #1
 80120c0:	b2db      	uxtb	r3, r3
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d007      	beq.n	80120d6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80120c6:	4b1a      	ldr	r3, [pc, #104]	; (8012130 <sys_timeout_abs+0xd8>)
 80120c8:	681a      	ldr	r2, [r3, #0]
 80120ca:	693b      	ldr	r3, [r7, #16]
 80120cc:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80120ce:	4a18      	ldr	r2, [pc, #96]	; (8012130 <sys_timeout_abs+0xd8>)
 80120d0:	693b      	ldr	r3, [r7, #16]
 80120d2:	6013      	str	r3, [r2, #0]
 80120d4:	e023      	b.n	801211e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80120d6:	4b16      	ldr	r3, [pc, #88]	; (8012130 <sys_timeout_abs+0xd8>)
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	617b      	str	r3, [r7, #20]
 80120dc:	e01a      	b.n	8012114 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80120de:	697b      	ldr	r3, [r7, #20]
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d00b      	beq.n	80120fe <sys_timeout_abs+0xa6>
 80120e6:	693b      	ldr	r3, [r7, #16]
 80120e8:	685a      	ldr	r2, [r3, #4]
 80120ea:	697b      	ldr	r3, [r7, #20]
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	685b      	ldr	r3, [r3, #4]
 80120f0:	1ad3      	subs	r3, r2, r3
 80120f2:	0fdb      	lsrs	r3, r3, #31
 80120f4:	f003 0301 	and.w	r3, r3, #1
 80120f8:	b2db      	uxtb	r3, r3
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d007      	beq.n	801210e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80120fe:	697b      	ldr	r3, [r7, #20]
 8012100:	681a      	ldr	r2, [r3, #0]
 8012102:	693b      	ldr	r3, [r7, #16]
 8012104:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8012106:	697b      	ldr	r3, [r7, #20]
 8012108:	693a      	ldr	r2, [r7, #16]
 801210a:	601a      	str	r2, [r3, #0]
        break;
 801210c:	e007      	b.n	801211e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801210e:	697b      	ldr	r3, [r7, #20]
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	617b      	str	r3, [r7, #20]
 8012114:	697b      	ldr	r3, [r7, #20]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d1e1      	bne.n	80120de <sys_timeout_abs+0x86>
 801211a:	e000      	b.n	801211e <sys_timeout_abs+0xc6>
    return;
 801211c:	bf00      	nop
      }
    }
  }
}
 801211e:	3718      	adds	r7, #24
 8012120:	46bd      	mov	sp, r7
 8012122:	bd80      	pop	{r7, pc}
 8012124:	08017de8 	.word	0x08017de8
 8012128:	08017e1c 	.word	0x08017e1c
 801212c:	08017e5c 	.word	0x08017e5c
 8012130:	24000128 	.word	0x24000128

08012134 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8012134:	b580      	push	{r7, lr}
 8012136:	b086      	sub	sp, #24
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8012140:	697b      	ldr	r3, [r7, #20]
 8012142:	685b      	ldr	r3, [r3, #4]
 8012144:	4798      	blx	r3

  now = sys_now();
 8012146:	f7f7 ff89 	bl	800a05c <sys_now>
 801214a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801214c:	697b      	ldr	r3, [r7, #20]
 801214e:	681a      	ldr	r2, [r3, #0]
 8012150:	4b0f      	ldr	r3, [pc, #60]	; (8012190 <lwip_cyclic_timer+0x5c>)
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	4413      	add	r3, r2
 8012156:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8012158:	68fa      	ldr	r2, [r7, #12]
 801215a:	693b      	ldr	r3, [r7, #16]
 801215c:	1ad3      	subs	r3, r2, r3
 801215e:	0fdb      	lsrs	r3, r3, #31
 8012160:	f003 0301 	and.w	r3, r3, #1
 8012164:	b2db      	uxtb	r3, r3
 8012166:	2b00      	cmp	r3, #0
 8012168:	d009      	beq.n	801217e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801216a:	697b      	ldr	r3, [r7, #20]
 801216c:	681a      	ldr	r2, [r3, #0]
 801216e:	693b      	ldr	r3, [r7, #16]
 8012170:	4413      	add	r3, r2
 8012172:	687a      	ldr	r2, [r7, #4]
 8012174:	4907      	ldr	r1, [pc, #28]	; (8012194 <lwip_cyclic_timer+0x60>)
 8012176:	4618      	mov	r0, r3
 8012178:	f7ff ff6e 	bl	8012058 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801217c:	e004      	b.n	8012188 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801217e:	687a      	ldr	r2, [r7, #4]
 8012180:	4904      	ldr	r1, [pc, #16]	; (8012194 <lwip_cyclic_timer+0x60>)
 8012182:	68f8      	ldr	r0, [r7, #12]
 8012184:	f7ff ff68 	bl	8012058 <sys_timeout_abs>
}
 8012188:	bf00      	nop
 801218a:	3718      	adds	r7, #24
 801218c:	46bd      	mov	sp, r7
 801218e:	bd80      	pop	{r7, pc}
 8012190:	2400012c 	.word	0x2400012c
 8012194:	08012135 	.word	0x08012135

08012198 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8012198:	b580      	push	{r7, lr}
 801219a:	b082      	sub	sp, #8
 801219c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801219e:	2301      	movs	r3, #1
 80121a0:	607b      	str	r3, [r7, #4]
 80121a2:	e00e      	b.n	80121c2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80121a4:	4a0b      	ldr	r2, [pc, #44]	; (80121d4 <sys_timeouts_init+0x3c>)
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	00db      	lsls	r3, r3, #3
 80121b0:	4a08      	ldr	r2, [pc, #32]	; (80121d4 <sys_timeouts_init+0x3c>)
 80121b2:	4413      	add	r3, r2
 80121b4:	461a      	mov	r2, r3
 80121b6:	4908      	ldr	r1, [pc, #32]	; (80121d8 <sys_timeouts_init+0x40>)
 80121b8:	f000 f810 	bl	80121dc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	3301      	adds	r3, #1
 80121c0:	607b      	str	r3, [r7, #4]
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	2b02      	cmp	r3, #2
 80121c6:	d9ed      	bls.n	80121a4 <sys_timeouts_init+0xc>
  }
}
 80121c8:	bf00      	nop
 80121ca:	bf00      	nop
 80121cc:	3708      	adds	r7, #8
 80121ce:	46bd      	mov	sp, r7
 80121d0:	bd80      	pop	{r7, pc}
 80121d2:	bf00      	nop
 80121d4:	080197d4 	.word	0x080197d4
 80121d8:	08012135 	.word	0x08012135

080121dc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80121dc:	b580      	push	{r7, lr}
 80121de:	b086      	sub	sp, #24
 80121e0:	af00      	add	r7, sp, #0
 80121e2:	60f8      	str	r0, [r7, #12]
 80121e4:	60b9      	str	r1, [r7, #8]
 80121e6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80121ee:	d306      	bcc.n	80121fe <sys_timeout+0x22>
 80121f0:	4b0a      	ldr	r3, [pc, #40]	; (801221c <sys_timeout+0x40>)
 80121f2:	f240 1229 	movw	r2, #297	; 0x129
 80121f6:	490a      	ldr	r1, [pc, #40]	; (8012220 <sys_timeout+0x44>)
 80121f8:	480a      	ldr	r0, [pc, #40]	; (8012224 <sys_timeout+0x48>)
 80121fa:	f002 fdd1 	bl	8014da0 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80121fe:	f7f7 ff2d 	bl	800a05c <sys_now>
 8012202:	4602      	mov	r2, r0
 8012204:	68fb      	ldr	r3, [r7, #12]
 8012206:	4413      	add	r3, r2
 8012208:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801220a:	687a      	ldr	r2, [r7, #4]
 801220c:	68b9      	ldr	r1, [r7, #8]
 801220e:	6978      	ldr	r0, [r7, #20]
 8012210:	f7ff ff22 	bl	8012058 <sys_timeout_abs>
#endif
}
 8012214:	bf00      	nop
 8012216:	3718      	adds	r7, #24
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}
 801221c:	08017de8 	.word	0x08017de8
 8012220:	08017e84 	.word	0x08017e84
 8012224:	08017e5c 	.word	0x08017e5c

08012228 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8012228:	b580      	push	{r7, lr}
 801222a:	b084      	sub	sp, #16
 801222c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801222e:	f7f7 ff15 	bl	800a05c <sys_now>
 8012232:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8012234:	4b1a      	ldr	r3, [pc, #104]	; (80122a0 <sys_check_timeouts+0x78>)
 8012236:	781b      	ldrb	r3, [r3, #0]
 8012238:	b2db      	uxtb	r3, r3
 801223a:	2b00      	cmp	r3, #0
 801223c:	d001      	beq.n	8012242 <sys_check_timeouts+0x1a>
 801223e:	f7f9 f8c3 	bl	800b3c8 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8012242:	4b18      	ldr	r3, [pc, #96]	; (80122a4 <sys_check_timeouts+0x7c>)
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8012248:	68bb      	ldr	r3, [r7, #8]
 801224a:	2b00      	cmp	r3, #0
 801224c:	d022      	beq.n	8012294 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801224e:	68bb      	ldr	r3, [r7, #8]
 8012250:	685b      	ldr	r3, [r3, #4]
 8012252:	68fa      	ldr	r2, [r7, #12]
 8012254:	1ad3      	subs	r3, r2, r3
 8012256:	0fdb      	lsrs	r3, r3, #31
 8012258:	f003 0301 	and.w	r3, r3, #1
 801225c:	b2db      	uxtb	r3, r3
 801225e:	2b00      	cmp	r3, #0
 8012260:	d11a      	bne.n	8012298 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8012262:	68bb      	ldr	r3, [r7, #8]
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	4a0f      	ldr	r2, [pc, #60]	; (80122a4 <sys_check_timeouts+0x7c>)
 8012268:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801226a:	68bb      	ldr	r3, [r7, #8]
 801226c:	689b      	ldr	r3, [r3, #8]
 801226e:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8012270:	68bb      	ldr	r3, [r7, #8]
 8012272:	68db      	ldr	r3, [r3, #12]
 8012274:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8012276:	68bb      	ldr	r3, [r7, #8]
 8012278:	685b      	ldr	r3, [r3, #4]
 801227a:	4a0b      	ldr	r2, [pc, #44]	; (80122a8 <sys_check_timeouts+0x80>)
 801227c:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801227e:	68b9      	ldr	r1, [r7, #8]
 8012280:	2006      	movs	r0, #6
 8012282:	f7f8 fd65 	bl	800ad50 <memp_free>
    if (handler != NULL) {
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d0d3      	beq.n	8012234 <sys_check_timeouts+0xc>
      handler(arg);
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	6838      	ldr	r0, [r7, #0]
 8012290:	4798      	blx	r3
  do {
 8012292:	e7cf      	b.n	8012234 <sys_check_timeouts+0xc>
      return;
 8012294:	bf00      	nop
 8012296:	e000      	b.n	801229a <sys_check_timeouts+0x72>
      return;
 8012298:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801229a:	3710      	adds	r7, #16
 801229c:	46bd      	mov	sp, r7
 801229e:	bd80      	pop	{r7, pc}
 80122a0:	240035fc 	.word	0x240035fc
 80122a4:	24000128 	.word	0x24000128
 80122a8:	2400012c 	.word	0x2400012c

080122ac <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80122ac:	b580      	push	{r7, lr}
 80122ae:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80122b0:	f002 fd8e 	bl	8014dd0 <rand>
 80122b4:	4603      	mov	r3, r0
 80122b6:	b29b      	uxth	r3, r3
 80122b8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80122bc:	b29b      	uxth	r3, r3
 80122be:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80122c2:	b29a      	uxth	r2, r3
 80122c4:	4b01      	ldr	r3, [pc, #4]	; (80122cc <udp_init+0x20>)
 80122c6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80122c8:	bf00      	nop
 80122ca:	bd80      	pop	{r7, pc}
 80122cc:	24000034 	.word	0x24000034

080122d0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b084      	sub	sp, #16
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	60f8      	str	r0, [r7, #12]
 80122d8:	60b9      	str	r1, [r7, #8]
 80122da:	4613      	mov	r3, r2
 80122dc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	2b00      	cmp	r3, #0
 80122e2:	d105      	bne.n	80122f0 <udp_input_local_match+0x20>
 80122e4:	4b27      	ldr	r3, [pc, #156]	; (8012384 <udp_input_local_match+0xb4>)
 80122e6:	2287      	movs	r2, #135	; 0x87
 80122e8:	4927      	ldr	r1, [pc, #156]	; (8012388 <udp_input_local_match+0xb8>)
 80122ea:	4828      	ldr	r0, [pc, #160]	; (801238c <udp_input_local_match+0xbc>)
 80122ec:	f002 fd58 	bl	8014da0 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80122f0:	68bb      	ldr	r3, [r7, #8]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d105      	bne.n	8012302 <udp_input_local_match+0x32>
 80122f6:	4b23      	ldr	r3, [pc, #140]	; (8012384 <udp_input_local_match+0xb4>)
 80122f8:	2288      	movs	r2, #136	; 0x88
 80122fa:	4925      	ldr	r1, [pc, #148]	; (8012390 <udp_input_local_match+0xc0>)
 80122fc:	4823      	ldr	r0, [pc, #140]	; (801238c <udp_input_local_match+0xbc>)
 80122fe:	f002 fd4f 	bl	8014da0 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	7a1b      	ldrb	r3, [r3, #8]
 8012306:	2b00      	cmp	r3, #0
 8012308:	d00b      	beq.n	8012322 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801230a:	68fb      	ldr	r3, [r7, #12]
 801230c:	7a1a      	ldrb	r2, [r3, #8]
 801230e:	4b21      	ldr	r3, [pc, #132]	; (8012394 <udp_input_local_match+0xc4>)
 8012310:	685b      	ldr	r3, [r3, #4]
 8012312:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012316:	3301      	adds	r3, #1
 8012318:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801231a:	429a      	cmp	r2, r3
 801231c:	d001      	beq.n	8012322 <udp_input_local_match+0x52>
    return 0;
 801231e:	2300      	movs	r3, #0
 8012320:	e02b      	b.n	801237a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8012322:	79fb      	ldrb	r3, [r7, #7]
 8012324:	2b00      	cmp	r3, #0
 8012326:	d018      	beq.n	801235a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d013      	beq.n	8012356 <udp_input_local_match+0x86>
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d00f      	beq.n	8012356 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012336:	4b17      	ldr	r3, [pc, #92]	; (8012394 <udp_input_local_match+0xc4>)
 8012338:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801233a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801233e:	d00a      	beq.n	8012356 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	681a      	ldr	r2, [r3, #0]
 8012344:	4b13      	ldr	r3, [pc, #76]	; (8012394 <udp_input_local_match+0xc4>)
 8012346:	695b      	ldr	r3, [r3, #20]
 8012348:	405a      	eors	r2, r3
 801234a:	68bb      	ldr	r3, [r7, #8]
 801234c:	3308      	adds	r3, #8
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012352:	2b00      	cmp	r3, #0
 8012354:	d110      	bne.n	8012378 <udp_input_local_match+0xa8>
          return 1;
 8012356:	2301      	movs	r3, #1
 8012358:	e00f      	b.n	801237a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	2b00      	cmp	r3, #0
 801235e:	d009      	beq.n	8012374 <udp_input_local_match+0xa4>
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	681b      	ldr	r3, [r3, #0]
 8012364:	2b00      	cmp	r3, #0
 8012366:	d005      	beq.n	8012374 <udp_input_local_match+0xa4>
 8012368:	68fb      	ldr	r3, [r7, #12]
 801236a:	681a      	ldr	r2, [r3, #0]
 801236c:	4b09      	ldr	r3, [pc, #36]	; (8012394 <udp_input_local_match+0xc4>)
 801236e:	695b      	ldr	r3, [r3, #20]
 8012370:	429a      	cmp	r2, r3
 8012372:	d101      	bne.n	8012378 <udp_input_local_match+0xa8>
        return 1;
 8012374:	2301      	movs	r3, #1
 8012376:	e000      	b.n	801237a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8012378:	2300      	movs	r3, #0
}
 801237a:	4618      	mov	r0, r3
 801237c:	3710      	adds	r7, #16
 801237e:	46bd      	mov	sp, r7
 8012380:	bd80      	pop	{r7, pc}
 8012382:	bf00      	nop
 8012384:	08017ed0 	.word	0x08017ed0
 8012388:	08017f00 	.word	0x08017f00
 801238c:	08017f24 	.word	0x08017f24
 8012390:	08017f4c 	.word	0x08017f4c
 8012394:	24000714 	.word	0x24000714

08012398 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8012398:	b590      	push	{r4, r7, lr}
 801239a:	b08d      	sub	sp, #52	; 0x34
 801239c:	af02      	add	r7, sp, #8
 801239e:	6078      	str	r0, [r7, #4]
 80123a0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80123a2:	2300      	movs	r3, #0
 80123a4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d105      	bne.n	80123b8 <udp_input+0x20>
 80123ac:	4b7c      	ldr	r3, [pc, #496]	; (80125a0 <udp_input+0x208>)
 80123ae:	22cf      	movs	r2, #207	; 0xcf
 80123b0:	497c      	ldr	r1, [pc, #496]	; (80125a4 <udp_input+0x20c>)
 80123b2:	487d      	ldr	r0, [pc, #500]	; (80125a8 <udp_input+0x210>)
 80123b4:	f002 fcf4 	bl	8014da0 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80123b8:	683b      	ldr	r3, [r7, #0]
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d105      	bne.n	80123ca <udp_input+0x32>
 80123be:	4b78      	ldr	r3, [pc, #480]	; (80125a0 <udp_input+0x208>)
 80123c0:	22d0      	movs	r2, #208	; 0xd0
 80123c2:	497a      	ldr	r1, [pc, #488]	; (80125ac <udp_input+0x214>)
 80123c4:	4878      	ldr	r0, [pc, #480]	; (80125a8 <udp_input+0x210>)
 80123c6:	f002 fceb 	bl	8014da0 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	895b      	ldrh	r3, [r3, #10]
 80123ce:	2b07      	cmp	r3, #7
 80123d0:	d803      	bhi.n	80123da <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80123d2:	6878      	ldr	r0, [r7, #4]
 80123d4:	f7f9 fb32 	bl	800ba3c <pbuf_free>
    goto end;
 80123d8:	e0de      	b.n	8012598 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	685b      	ldr	r3, [r3, #4]
 80123de:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80123e0:	4b73      	ldr	r3, [pc, #460]	; (80125b0 <udp_input+0x218>)
 80123e2:	695b      	ldr	r3, [r3, #20]
 80123e4:	4a72      	ldr	r2, [pc, #456]	; (80125b0 <udp_input+0x218>)
 80123e6:	6812      	ldr	r2, [r2, #0]
 80123e8:	4611      	mov	r1, r2
 80123ea:	4618      	mov	r0, r3
 80123ec:	f001 fcae 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 80123f0:	4603      	mov	r3, r0
 80123f2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80123f4:	697b      	ldr	r3, [r7, #20]
 80123f6:	881b      	ldrh	r3, [r3, #0]
 80123f8:	b29b      	uxth	r3, r3
 80123fa:	4618      	mov	r0, r3
 80123fc:	f7f7 ff08 	bl	800a210 <lwip_htons>
 8012400:	4603      	mov	r3, r0
 8012402:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8012404:	697b      	ldr	r3, [r7, #20]
 8012406:	885b      	ldrh	r3, [r3, #2]
 8012408:	b29b      	uxth	r3, r3
 801240a:	4618      	mov	r0, r3
 801240c:	f7f7 ff00 	bl	800a210 <lwip_htons>
 8012410:	4603      	mov	r3, r0
 8012412:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8012414:	2300      	movs	r3, #0
 8012416:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8012418:	2300      	movs	r3, #0
 801241a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801241c:	2300      	movs	r3, #0
 801241e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012420:	4b64      	ldr	r3, [pc, #400]	; (80125b4 <udp_input+0x21c>)
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	627b      	str	r3, [r7, #36]	; 0x24
 8012426:	e054      	b.n	80124d2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8012428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801242a:	8a5b      	ldrh	r3, [r3, #18]
 801242c:	89fa      	ldrh	r2, [r7, #14]
 801242e:	429a      	cmp	r2, r3
 8012430:	d14a      	bne.n	80124c8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8012432:	7cfb      	ldrb	r3, [r7, #19]
 8012434:	461a      	mov	r2, r3
 8012436:	6839      	ldr	r1, [r7, #0]
 8012438:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801243a:	f7ff ff49 	bl	80122d0 <udp_input_local_match>
 801243e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8012440:	2b00      	cmp	r3, #0
 8012442:	d041      	beq.n	80124c8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8012444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012446:	7c1b      	ldrb	r3, [r3, #16]
 8012448:	f003 0304 	and.w	r3, r3, #4
 801244c:	2b00      	cmp	r3, #0
 801244e:	d11d      	bne.n	801248c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8012450:	69fb      	ldr	r3, [r7, #28]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d102      	bne.n	801245c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8012456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012458:	61fb      	str	r3, [r7, #28]
 801245a:	e017      	b.n	801248c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801245c:	7cfb      	ldrb	r3, [r7, #19]
 801245e:	2b00      	cmp	r3, #0
 8012460:	d014      	beq.n	801248c <udp_input+0xf4>
 8012462:	4b53      	ldr	r3, [pc, #332]	; (80125b0 <udp_input+0x218>)
 8012464:	695b      	ldr	r3, [r3, #20]
 8012466:	f1b3 3fff 	cmp.w	r3, #4294967295
 801246a:	d10f      	bne.n	801248c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801246c:	69fb      	ldr	r3, [r7, #28]
 801246e:	681a      	ldr	r2, [r3, #0]
 8012470:	683b      	ldr	r3, [r7, #0]
 8012472:	3304      	adds	r3, #4
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	429a      	cmp	r2, r3
 8012478:	d008      	beq.n	801248c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801247c:	681a      	ldr	r2, [r3, #0]
 801247e:	683b      	ldr	r3, [r7, #0]
 8012480:	3304      	adds	r3, #4
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	429a      	cmp	r2, r3
 8012486:	d101      	bne.n	801248c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8012488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801248a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801248c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801248e:	8a9b      	ldrh	r3, [r3, #20]
 8012490:	8a3a      	ldrh	r2, [r7, #16]
 8012492:	429a      	cmp	r2, r3
 8012494:	d118      	bne.n	80124c8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012498:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801249a:	2b00      	cmp	r3, #0
 801249c:	d005      	beq.n	80124aa <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124a0:	685a      	ldr	r2, [r3, #4]
 80124a2:	4b43      	ldr	r3, [pc, #268]	; (80125b0 <udp_input+0x218>)
 80124a4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80124a6:	429a      	cmp	r2, r3
 80124a8:	d10e      	bne.n	80124c8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80124aa:	6a3b      	ldr	r3, [r7, #32]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d014      	beq.n	80124da <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80124b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124b2:	68da      	ldr	r2, [r3, #12]
 80124b4:	6a3b      	ldr	r3, [r7, #32]
 80124b6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80124b8:	4b3e      	ldr	r3, [pc, #248]	; (80125b4 <udp_input+0x21c>)
 80124ba:	681a      	ldr	r2, [r3, #0]
 80124bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124be:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80124c0:	4a3c      	ldr	r2, [pc, #240]	; (80125b4 <udp_input+0x21c>)
 80124c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124c4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80124c6:	e008      	b.n	80124da <udp_input+0x142>
      }
    }

    prev = pcb;
 80124c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124ca:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80124cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124ce:	68db      	ldr	r3, [r3, #12]
 80124d0:	627b      	str	r3, [r7, #36]	; 0x24
 80124d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d1a7      	bne.n	8012428 <udp_input+0x90>
 80124d8:	e000      	b.n	80124dc <udp_input+0x144>
        break;
 80124da:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80124dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d101      	bne.n	80124e6 <udp_input+0x14e>
    pcb = uncon_pcb;
 80124e2:	69fb      	ldr	r3, [r7, #28]
 80124e4:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80124e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d002      	beq.n	80124f2 <udp_input+0x15a>
    for_us = 1;
 80124ec:	2301      	movs	r3, #1
 80124ee:	76fb      	strb	r3, [r7, #27]
 80124f0:	e00a      	b.n	8012508 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80124f2:	683b      	ldr	r3, [r7, #0]
 80124f4:	3304      	adds	r3, #4
 80124f6:	681a      	ldr	r2, [r3, #0]
 80124f8:	4b2d      	ldr	r3, [pc, #180]	; (80125b0 <udp_input+0x218>)
 80124fa:	695b      	ldr	r3, [r3, #20]
 80124fc:	429a      	cmp	r2, r3
 80124fe:	bf0c      	ite	eq
 8012500:	2301      	moveq	r3, #1
 8012502:	2300      	movne	r3, #0
 8012504:	b2db      	uxtb	r3, r3
 8012506:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8012508:	7efb      	ldrb	r3, [r7, #27]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d041      	beq.n	8012592 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801250e:	2108      	movs	r1, #8
 8012510:	6878      	ldr	r0, [r7, #4]
 8012512:	f7f9 fa0d 	bl	800b930 <pbuf_remove_header>
 8012516:	4603      	mov	r3, r0
 8012518:	2b00      	cmp	r3, #0
 801251a:	d00a      	beq.n	8012532 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801251c:	4b20      	ldr	r3, [pc, #128]	; (80125a0 <udp_input+0x208>)
 801251e:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8012522:	4925      	ldr	r1, [pc, #148]	; (80125b8 <udp_input+0x220>)
 8012524:	4820      	ldr	r0, [pc, #128]	; (80125a8 <udp_input+0x210>)
 8012526:	f002 fc3b 	bl	8014da0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801252a:	6878      	ldr	r0, [r7, #4]
 801252c:	f7f9 fa86 	bl	800ba3c <pbuf_free>
      goto end;
 8012530:	e032      	b.n	8012598 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8012532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012534:	2b00      	cmp	r3, #0
 8012536:	d012      	beq.n	801255e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8012538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801253a:	699b      	ldr	r3, [r3, #24]
 801253c:	2b00      	cmp	r3, #0
 801253e:	d00a      	beq.n	8012556 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8012540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012542:	699c      	ldr	r4, [r3, #24]
 8012544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012546:	69d8      	ldr	r0, [r3, #28]
 8012548:	8a3b      	ldrh	r3, [r7, #16]
 801254a:	9300      	str	r3, [sp, #0]
 801254c:	4b1b      	ldr	r3, [pc, #108]	; (80125bc <udp_input+0x224>)
 801254e:	687a      	ldr	r2, [r7, #4]
 8012550:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012552:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8012554:	e021      	b.n	801259a <udp_input+0x202>
        pbuf_free(p);
 8012556:	6878      	ldr	r0, [r7, #4]
 8012558:	f7f9 fa70 	bl	800ba3c <pbuf_free>
        goto end;
 801255c:	e01c      	b.n	8012598 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801255e:	7cfb      	ldrb	r3, [r7, #19]
 8012560:	2b00      	cmp	r3, #0
 8012562:	d112      	bne.n	801258a <udp_input+0x1f2>
 8012564:	4b12      	ldr	r3, [pc, #72]	; (80125b0 <udp_input+0x218>)
 8012566:	695b      	ldr	r3, [r3, #20]
 8012568:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801256c:	2be0      	cmp	r3, #224	; 0xe0
 801256e:	d00c      	beq.n	801258a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8012570:	4b0f      	ldr	r3, [pc, #60]	; (80125b0 <udp_input+0x218>)
 8012572:	899b      	ldrh	r3, [r3, #12]
 8012574:	3308      	adds	r3, #8
 8012576:	b29b      	uxth	r3, r3
 8012578:	b21b      	sxth	r3, r3
 801257a:	4619      	mov	r1, r3
 801257c:	6878      	ldr	r0, [r7, #4]
 801257e:	f7f9 fa4a 	bl	800ba16 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8012582:	2103      	movs	r1, #3
 8012584:	6878      	ldr	r0, [r7, #4]
 8012586:	f001 f8b7 	bl	80136f8 <icmp_dest_unreach>
      pbuf_free(p);
 801258a:	6878      	ldr	r0, [r7, #4]
 801258c:	f7f9 fa56 	bl	800ba3c <pbuf_free>
  return;
 8012590:	e003      	b.n	801259a <udp_input+0x202>
    pbuf_free(p);
 8012592:	6878      	ldr	r0, [r7, #4]
 8012594:	f7f9 fa52 	bl	800ba3c <pbuf_free>
  return;
 8012598:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801259a:	372c      	adds	r7, #44	; 0x2c
 801259c:	46bd      	mov	sp, r7
 801259e:	bd90      	pop	{r4, r7, pc}
 80125a0:	08017ed0 	.word	0x08017ed0
 80125a4:	08017f74 	.word	0x08017f74
 80125a8:	08017f24 	.word	0x08017f24
 80125ac:	08017f8c 	.word	0x08017f8c
 80125b0:	24000714 	.word	0x24000714
 80125b4:	2400361c 	.word	0x2400361c
 80125b8:	08017fa8 	.word	0x08017fa8
 80125bc:	24000724 	.word	0x24000724

080125c0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80125c0:	b480      	push	{r7}
 80125c2:	b085      	sub	sp, #20
 80125c4:	af00      	add	r7, sp, #0
 80125c6:	6078      	str	r0, [r7, #4]
 80125c8:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d01e      	beq.n	801260e <udp_netif_ip_addr_changed+0x4e>
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d01a      	beq.n	801260e <udp_netif_ip_addr_changed+0x4e>
 80125d8:	683b      	ldr	r3, [r7, #0]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d017      	beq.n	801260e <udp_netif_ip_addr_changed+0x4e>
 80125de:	683b      	ldr	r3, [r7, #0]
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d013      	beq.n	801260e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80125e6:	4b0d      	ldr	r3, [pc, #52]	; (801261c <udp_netif_ip_addr_changed+0x5c>)
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	60fb      	str	r3, [r7, #12]
 80125ec:	e00c      	b.n	8012608 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80125ee:	68fb      	ldr	r3, [r7, #12]
 80125f0:	681a      	ldr	r2, [r3, #0]
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	429a      	cmp	r2, r3
 80125f8:	d103      	bne.n	8012602 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80125fa:	683b      	ldr	r3, [r7, #0]
 80125fc:	681a      	ldr	r2, [r3, #0]
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	68db      	ldr	r3, [r3, #12]
 8012606:	60fb      	str	r3, [r7, #12]
 8012608:	68fb      	ldr	r3, [r7, #12]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d1ef      	bne.n	80125ee <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801260e:	bf00      	nop
 8012610:	3714      	adds	r7, #20
 8012612:	46bd      	mov	sp, r7
 8012614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012618:	4770      	bx	lr
 801261a:	bf00      	nop
 801261c:	2400361c 	.word	0x2400361c

08012620 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b082      	sub	sp, #8
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8012628:	4915      	ldr	r1, [pc, #84]	; (8012680 <etharp_free_entry+0x60>)
 801262a:	687a      	ldr	r2, [r7, #4]
 801262c:	4613      	mov	r3, r2
 801262e:	005b      	lsls	r3, r3, #1
 8012630:	4413      	add	r3, r2
 8012632:	00db      	lsls	r3, r3, #3
 8012634:	440b      	add	r3, r1
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	2b00      	cmp	r3, #0
 801263a:	d013      	beq.n	8012664 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801263c:	4910      	ldr	r1, [pc, #64]	; (8012680 <etharp_free_entry+0x60>)
 801263e:	687a      	ldr	r2, [r7, #4]
 8012640:	4613      	mov	r3, r2
 8012642:	005b      	lsls	r3, r3, #1
 8012644:	4413      	add	r3, r2
 8012646:	00db      	lsls	r3, r3, #3
 8012648:	440b      	add	r3, r1
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	4618      	mov	r0, r3
 801264e:	f7f9 f9f5 	bl	800ba3c <pbuf_free>
    arp_table[i].q = NULL;
 8012652:	490b      	ldr	r1, [pc, #44]	; (8012680 <etharp_free_entry+0x60>)
 8012654:	687a      	ldr	r2, [r7, #4]
 8012656:	4613      	mov	r3, r2
 8012658:	005b      	lsls	r3, r3, #1
 801265a:	4413      	add	r3, r2
 801265c:	00db      	lsls	r3, r3, #3
 801265e:	440b      	add	r3, r1
 8012660:	2200      	movs	r2, #0
 8012662:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8012664:	4906      	ldr	r1, [pc, #24]	; (8012680 <etharp_free_entry+0x60>)
 8012666:	687a      	ldr	r2, [r7, #4]
 8012668:	4613      	mov	r3, r2
 801266a:	005b      	lsls	r3, r3, #1
 801266c:	4413      	add	r3, r2
 801266e:	00db      	lsls	r3, r3, #3
 8012670:	440b      	add	r3, r1
 8012672:	3314      	adds	r3, #20
 8012674:	2200      	movs	r2, #0
 8012676:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8012678:	bf00      	nop
 801267a:	3708      	adds	r7, #8
 801267c:	46bd      	mov	sp, r7
 801267e:	bd80      	pop	{r7, pc}
 8012680:	24000134 	.word	0x24000134

08012684 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8012684:	b580      	push	{r7, lr}
 8012686:	b082      	sub	sp, #8
 8012688:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801268a:	2300      	movs	r3, #0
 801268c:	607b      	str	r3, [r7, #4]
 801268e:	e096      	b.n	80127be <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8012690:	494f      	ldr	r1, [pc, #316]	; (80127d0 <etharp_tmr+0x14c>)
 8012692:	687a      	ldr	r2, [r7, #4]
 8012694:	4613      	mov	r3, r2
 8012696:	005b      	lsls	r3, r3, #1
 8012698:	4413      	add	r3, r2
 801269a:	00db      	lsls	r3, r3, #3
 801269c:	440b      	add	r3, r1
 801269e:	3314      	adds	r3, #20
 80126a0:	781b      	ldrb	r3, [r3, #0]
 80126a2:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 80126a4:	78fb      	ldrb	r3, [r7, #3]
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	f000 8086 	beq.w	80127b8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 80126ac:	4948      	ldr	r1, [pc, #288]	; (80127d0 <etharp_tmr+0x14c>)
 80126ae:	687a      	ldr	r2, [r7, #4]
 80126b0:	4613      	mov	r3, r2
 80126b2:	005b      	lsls	r3, r3, #1
 80126b4:	4413      	add	r3, r2
 80126b6:	00db      	lsls	r3, r3, #3
 80126b8:	440b      	add	r3, r1
 80126ba:	3312      	adds	r3, #18
 80126bc:	881b      	ldrh	r3, [r3, #0]
 80126be:	3301      	adds	r3, #1
 80126c0:	b298      	uxth	r0, r3
 80126c2:	4943      	ldr	r1, [pc, #268]	; (80127d0 <etharp_tmr+0x14c>)
 80126c4:	687a      	ldr	r2, [r7, #4]
 80126c6:	4613      	mov	r3, r2
 80126c8:	005b      	lsls	r3, r3, #1
 80126ca:	4413      	add	r3, r2
 80126cc:	00db      	lsls	r3, r3, #3
 80126ce:	440b      	add	r3, r1
 80126d0:	3312      	adds	r3, #18
 80126d2:	4602      	mov	r2, r0
 80126d4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80126d6:	493e      	ldr	r1, [pc, #248]	; (80127d0 <etharp_tmr+0x14c>)
 80126d8:	687a      	ldr	r2, [r7, #4]
 80126da:	4613      	mov	r3, r2
 80126dc:	005b      	lsls	r3, r3, #1
 80126de:	4413      	add	r3, r2
 80126e0:	00db      	lsls	r3, r3, #3
 80126e2:	440b      	add	r3, r1
 80126e4:	3312      	adds	r3, #18
 80126e6:	881b      	ldrh	r3, [r3, #0]
 80126e8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80126ec:	d215      	bcs.n	801271a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80126ee:	4938      	ldr	r1, [pc, #224]	; (80127d0 <etharp_tmr+0x14c>)
 80126f0:	687a      	ldr	r2, [r7, #4]
 80126f2:	4613      	mov	r3, r2
 80126f4:	005b      	lsls	r3, r3, #1
 80126f6:	4413      	add	r3, r2
 80126f8:	00db      	lsls	r3, r3, #3
 80126fa:	440b      	add	r3, r1
 80126fc:	3314      	adds	r3, #20
 80126fe:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012700:	2b01      	cmp	r3, #1
 8012702:	d10e      	bne.n	8012722 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012704:	4932      	ldr	r1, [pc, #200]	; (80127d0 <etharp_tmr+0x14c>)
 8012706:	687a      	ldr	r2, [r7, #4]
 8012708:	4613      	mov	r3, r2
 801270a:	005b      	lsls	r3, r3, #1
 801270c:	4413      	add	r3, r2
 801270e:	00db      	lsls	r3, r3, #3
 8012710:	440b      	add	r3, r1
 8012712:	3312      	adds	r3, #18
 8012714:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012716:	2b04      	cmp	r3, #4
 8012718:	d903      	bls.n	8012722 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801271a:	6878      	ldr	r0, [r7, #4]
 801271c:	f7ff ff80 	bl	8012620 <etharp_free_entry>
 8012720:	e04a      	b.n	80127b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8012722:	492b      	ldr	r1, [pc, #172]	; (80127d0 <etharp_tmr+0x14c>)
 8012724:	687a      	ldr	r2, [r7, #4]
 8012726:	4613      	mov	r3, r2
 8012728:	005b      	lsls	r3, r3, #1
 801272a:	4413      	add	r3, r2
 801272c:	00db      	lsls	r3, r3, #3
 801272e:	440b      	add	r3, r1
 8012730:	3314      	adds	r3, #20
 8012732:	781b      	ldrb	r3, [r3, #0]
 8012734:	2b03      	cmp	r3, #3
 8012736:	d10a      	bne.n	801274e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012738:	4925      	ldr	r1, [pc, #148]	; (80127d0 <etharp_tmr+0x14c>)
 801273a:	687a      	ldr	r2, [r7, #4]
 801273c:	4613      	mov	r3, r2
 801273e:	005b      	lsls	r3, r3, #1
 8012740:	4413      	add	r3, r2
 8012742:	00db      	lsls	r3, r3, #3
 8012744:	440b      	add	r3, r1
 8012746:	3314      	adds	r3, #20
 8012748:	2204      	movs	r2, #4
 801274a:	701a      	strb	r2, [r3, #0]
 801274c:	e034      	b.n	80127b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801274e:	4920      	ldr	r1, [pc, #128]	; (80127d0 <etharp_tmr+0x14c>)
 8012750:	687a      	ldr	r2, [r7, #4]
 8012752:	4613      	mov	r3, r2
 8012754:	005b      	lsls	r3, r3, #1
 8012756:	4413      	add	r3, r2
 8012758:	00db      	lsls	r3, r3, #3
 801275a:	440b      	add	r3, r1
 801275c:	3314      	adds	r3, #20
 801275e:	781b      	ldrb	r3, [r3, #0]
 8012760:	2b04      	cmp	r3, #4
 8012762:	d10a      	bne.n	801277a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012764:	491a      	ldr	r1, [pc, #104]	; (80127d0 <etharp_tmr+0x14c>)
 8012766:	687a      	ldr	r2, [r7, #4]
 8012768:	4613      	mov	r3, r2
 801276a:	005b      	lsls	r3, r3, #1
 801276c:	4413      	add	r3, r2
 801276e:	00db      	lsls	r3, r3, #3
 8012770:	440b      	add	r3, r1
 8012772:	3314      	adds	r3, #20
 8012774:	2202      	movs	r2, #2
 8012776:	701a      	strb	r2, [r3, #0]
 8012778:	e01e      	b.n	80127b8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801277a:	4915      	ldr	r1, [pc, #84]	; (80127d0 <etharp_tmr+0x14c>)
 801277c:	687a      	ldr	r2, [r7, #4]
 801277e:	4613      	mov	r3, r2
 8012780:	005b      	lsls	r3, r3, #1
 8012782:	4413      	add	r3, r2
 8012784:	00db      	lsls	r3, r3, #3
 8012786:	440b      	add	r3, r1
 8012788:	3314      	adds	r3, #20
 801278a:	781b      	ldrb	r3, [r3, #0]
 801278c:	2b01      	cmp	r3, #1
 801278e:	d113      	bne.n	80127b8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8012790:	490f      	ldr	r1, [pc, #60]	; (80127d0 <etharp_tmr+0x14c>)
 8012792:	687a      	ldr	r2, [r7, #4]
 8012794:	4613      	mov	r3, r2
 8012796:	005b      	lsls	r3, r3, #1
 8012798:	4413      	add	r3, r2
 801279a:	00db      	lsls	r3, r3, #3
 801279c:	440b      	add	r3, r1
 801279e:	3308      	adds	r3, #8
 80127a0:	6818      	ldr	r0, [r3, #0]
 80127a2:	687a      	ldr	r2, [r7, #4]
 80127a4:	4613      	mov	r3, r2
 80127a6:	005b      	lsls	r3, r3, #1
 80127a8:	4413      	add	r3, r2
 80127aa:	00db      	lsls	r3, r3, #3
 80127ac:	4a08      	ldr	r2, [pc, #32]	; (80127d0 <etharp_tmr+0x14c>)
 80127ae:	4413      	add	r3, r2
 80127b0:	3304      	adds	r3, #4
 80127b2:	4619      	mov	r1, r3
 80127b4:	f000 fe6e 	bl	8013494 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	3301      	adds	r3, #1
 80127bc:	607b      	str	r3, [r7, #4]
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	2b09      	cmp	r3, #9
 80127c2:	f77f af65 	ble.w	8012690 <etharp_tmr+0xc>
      }
    }
  }
}
 80127c6:	bf00      	nop
 80127c8:	bf00      	nop
 80127ca:	3708      	adds	r7, #8
 80127cc:	46bd      	mov	sp, r7
 80127ce:	bd80      	pop	{r7, pc}
 80127d0:	24000134 	.word	0x24000134

080127d4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80127d4:	b580      	push	{r7, lr}
 80127d6:	b08a      	sub	sp, #40	; 0x28
 80127d8:	af00      	add	r7, sp, #0
 80127da:	60f8      	str	r0, [r7, #12]
 80127dc:	460b      	mov	r3, r1
 80127de:	607a      	str	r2, [r7, #4]
 80127e0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80127e2:	230a      	movs	r3, #10
 80127e4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80127e6:	230a      	movs	r3, #10
 80127e8:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80127ea:	230a      	movs	r3, #10
 80127ec:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 80127ee:	2300      	movs	r3, #0
 80127f0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80127f2:	230a      	movs	r3, #10
 80127f4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80127f6:	2300      	movs	r3, #0
 80127f8:	83bb      	strh	r3, [r7, #28]
 80127fa:	2300      	movs	r3, #0
 80127fc:	837b      	strh	r3, [r7, #26]
 80127fe:	2300      	movs	r3, #0
 8012800:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012802:	2300      	movs	r3, #0
 8012804:	843b      	strh	r3, [r7, #32]
 8012806:	e0ae      	b.n	8012966 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012808:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801280c:	49a6      	ldr	r1, [pc, #664]	; (8012aa8 <etharp_find_entry+0x2d4>)
 801280e:	4613      	mov	r3, r2
 8012810:	005b      	lsls	r3, r3, #1
 8012812:	4413      	add	r3, r2
 8012814:	00db      	lsls	r3, r3, #3
 8012816:	440b      	add	r3, r1
 8012818:	3314      	adds	r3, #20
 801281a:	781b      	ldrb	r3, [r3, #0]
 801281c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801281e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012822:	2b0a      	cmp	r3, #10
 8012824:	d105      	bne.n	8012832 <etharp_find_entry+0x5e>
 8012826:	7dfb      	ldrb	r3, [r7, #23]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d102      	bne.n	8012832 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801282c:	8c3b      	ldrh	r3, [r7, #32]
 801282e:	847b      	strh	r3, [r7, #34]	; 0x22
 8012830:	e095      	b.n	801295e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8012832:	7dfb      	ldrb	r3, [r7, #23]
 8012834:	2b00      	cmp	r3, #0
 8012836:	f000 8092 	beq.w	801295e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801283a:	7dfb      	ldrb	r3, [r7, #23]
 801283c:	2b01      	cmp	r3, #1
 801283e:	d009      	beq.n	8012854 <etharp_find_entry+0x80>
 8012840:	7dfb      	ldrb	r3, [r7, #23]
 8012842:	2b01      	cmp	r3, #1
 8012844:	d806      	bhi.n	8012854 <etharp_find_entry+0x80>
 8012846:	4b99      	ldr	r3, [pc, #612]	; (8012aac <etharp_find_entry+0x2d8>)
 8012848:	f240 1223 	movw	r2, #291	; 0x123
 801284c:	4998      	ldr	r1, [pc, #608]	; (8012ab0 <etharp_find_entry+0x2dc>)
 801284e:	4899      	ldr	r0, [pc, #612]	; (8012ab4 <etharp_find_entry+0x2e0>)
 8012850:	f002 faa6 	bl	8014da0 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8012854:	68fb      	ldr	r3, [r7, #12]
 8012856:	2b00      	cmp	r3, #0
 8012858:	d020      	beq.n	801289c <etharp_find_entry+0xc8>
 801285a:	68fb      	ldr	r3, [r7, #12]
 801285c:	6819      	ldr	r1, [r3, #0]
 801285e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012862:	4891      	ldr	r0, [pc, #580]	; (8012aa8 <etharp_find_entry+0x2d4>)
 8012864:	4613      	mov	r3, r2
 8012866:	005b      	lsls	r3, r3, #1
 8012868:	4413      	add	r3, r2
 801286a:	00db      	lsls	r3, r3, #3
 801286c:	4403      	add	r3, r0
 801286e:	3304      	adds	r3, #4
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	4299      	cmp	r1, r3
 8012874:	d112      	bne.n	801289c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	2b00      	cmp	r3, #0
 801287a:	d00c      	beq.n	8012896 <etharp_find_entry+0xc2>
 801287c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012880:	4989      	ldr	r1, [pc, #548]	; (8012aa8 <etharp_find_entry+0x2d4>)
 8012882:	4613      	mov	r3, r2
 8012884:	005b      	lsls	r3, r3, #1
 8012886:	4413      	add	r3, r2
 8012888:	00db      	lsls	r3, r3, #3
 801288a:	440b      	add	r3, r1
 801288c:	3308      	adds	r3, #8
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	687a      	ldr	r2, [r7, #4]
 8012892:	429a      	cmp	r2, r3
 8012894:	d102      	bne.n	801289c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8012896:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801289a:	e100      	b.n	8012a9e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801289c:	7dfb      	ldrb	r3, [r7, #23]
 801289e:	2b01      	cmp	r3, #1
 80128a0:	d140      	bne.n	8012924 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 80128a2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128a6:	4980      	ldr	r1, [pc, #512]	; (8012aa8 <etharp_find_entry+0x2d4>)
 80128a8:	4613      	mov	r3, r2
 80128aa:	005b      	lsls	r3, r3, #1
 80128ac:	4413      	add	r3, r2
 80128ae:	00db      	lsls	r3, r3, #3
 80128b0:	440b      	add	r3, r1
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d01a      	beq.n	80128ee <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80128b8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128bc:	497a      	ldr	r1, [pc, #488]	; (8012aa8 <etharp_find_entry+0x2d4>)
 80128be:	4613      	mov	r3, r2
 80128c0:	005b      	lsls	r3, r3, #1
 80128c2:	4413      	add	r3, r2
 80128c4:	00db      	lsls	r3, r3, #3
 80128c6:	440b      	add	r3, r1
 80128c8:	3312      	adds	r3, #18
 80128ca:	881b      	ldrh	r3, [r3, #0]
 80128cc:	8bba      	ldrh	r2, [r7, #28]
 80128ce:	429a      	cmp	r2, r3
 80128d0:	d845      	bhi.n	801295e <etharp_find_entry+0x18a>
            old_queue = i;
 80128d2:	8c3b      	ldrh	r3, [r7, #32]
 80128d4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80128d6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128da:	4973      	ldr	r1, [pc, #460]	; (8012aa8 <etharp_find_entry+0x2d4>)
 80128dc:	4613      	mov	r3, r2
 80128de:	005b      	lsls	r3, r3, #1
 80128e0:	4413      	add	r3, r2
 80128e2:	00db      	lsls	r3, r3, #3
 80128e4:	440b      	add	r3, r1
 80128e6:	3312      	adds	r3, #18
 80128e8:	881b      	ldrh	r3, [r3, #0]
 80128ea:	83bb      	strh	r3, [r7, #28]
 80128ec:	e037      	b.n	801295e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80128ee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128f2:	496d      	ldr	r1, [pc, #436]	; (8012aa8 <etharp_find_entry+0x2d4>)
 80128f4:	4613      	mov	r3, r2
 80128f6:	005b      	lsls	r3, r3, #1
 80128f8:	4413      	add	r3, r2
 80128fa:	00db      	lsls	r3, r3, #3
 80128fc:	440b      	add	r3, r1
 80128fe:	3312      	adds	r3, #18
 8012900:	881b      	ldrh	r3, [r3, #0]
 8012902:	8b7a      	ldrh	r2, [r7, #26]
 8012904:	429a      	cmp	r2, r3
 8012906:	d82a      	bhi.n	801295e <etharp_find_entry+0x18a>
            old_pending = i;
 8012908:	8c3b      	ldrh	r3, [r7, #32]
 801290a:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801290c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012910:	4965      	ldr	r1, [pc, #404]	; (8012aa8 <etharp_find_entry+0x2d4>)
 8012912:	4613      	mov	r3, r2
 8012914:	005b      	lsls	r3, r3, #1
 8012916:	4413      	add	r3, r2
 8012918:	00db      	lsls	r3, r3, #3
 801291a:	440b      	add	r3, r1
 801291c:	3312      	adds	r3, #18
 801291e:	881b      	ldrh	r3, [r3, #0]
 8012920:	837b      	strh	r3, [r7, #26]
 8012922:	e01c      	b.n	801295e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012924:	7dfb      	ldrb	r3, [r7, #23]
 8012926:	2b01      	cmp	r3, #1
 8012928:	d919      	bls.n	801295e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801292a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801292e:	495e      	ldr	r1, [pc, #376]	; (8012aa8 <etharp_find_entry+0x2d4>)
 8012930:	4613      	mov	r3, r2
 8012932:	005b      	lsls	r3, r3, #1
 8012934:	4413      	add	r3, r2
 8012936:	00db      	lsls	r3, r3, #3
 8012938:	440b      	add	r3, r1
 801293a:	3312      	adds	r3, #18
 801293c:	881b      	ldrh	r3, [r3, #0]
 801293e:	8b3a      	ldrh	r2, [r7, #24]
 8012940:	429a      	cmp	r2, r3
 8012942:	d80c      	bhi.n	801295e <etharp_find_entry+0x18a>
            old_stable = i;
 8012944:	8c3b      	ldrh	r3, [r7, #32]
 8012946:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8012948:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801294c:	4956      	ldr	r1, [pc, #344]	; (8012aa8 <etharp_find_entry+0x2d4>)
 801294e:	4613      	mov	r3, r2
 8012950:	005b      	lsls	r3, r3, #1
 8012952:	4413      	add	r3, r2
 8012954:	00db      	lsls	r3, r3, #3
 8012956:	440b      	add	r3, r1
 8012958:	3312      	adds	r3, #18
 801295a:	881b      	ldrh	r3, [r3, #0]
 801295c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801295e:	8c3b      	ldrh	r3, [r7, #32]
 8012960:	3301      	adds	r3, #1
 8012962:	b29b      	uxth	r3, r3
 8012964:	843b      	strh	r3, [r7, #32]
 8012966:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801296a:	2b09      	cmp	r3, #9
 801296c:	f77f af4c 	ble.w	8012808 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8012970:	7afb      	ldrb	r3, [r7, #11]
 8012972:	f003 0302 	and.w	r3, r3, #2
 8012976:	2b00      	cmp	r3, #0
 8012978:	d108      	bne.n	801298c <etharp_find_entry+0x1b8>
 801297a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801297e:	2b0a      	cmp	r3, #10
 8012980:	d107      	bne.n	8012992 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8012982:	7afb      	ldrb	r3, [r7, #11]
 8012984:	f003 0301 	and.w	r3, r3, #1
 8012988:	2b00      	cmp	r3, #0
 801298a:	d102      	bne.n	8012992 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801298c:	f04f 33ff 	mov.w	r3, #4294967295
 8012990:	e085      	b.n	8012a9e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012992:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8012996:	2b09      	cmp	r3, #9
 8012998:	dc02      	bgt.n	80129a0 <etharp_find_entry+0x1cc>
    i = empty;
 801299a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801299c:	843b      	strh	r3, [r7, #32]
 801299e:	e039      	b.n	8012a14 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80129a0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80129a4:	2b09      	cmp	r3, #9
 80129a6:	dc14      	bgt.n	80129d2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80129a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80129aa:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 80129ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80129b0:	493d      	ldr	r1, [pc, #244]	; (8012aa8 <etharp_find_entry+0x2d4>)
 80129b2:	4613      	mov	r3, r2
 80129b4:	005b      	lsls	r3, r3, #1
 80129b6:	4413      	add	r3, r2
 80129b8:	00db      	lsls	r3, r3, #3
 80129ba:	440b      	add	r3, r1
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d018      	beq.n	80129f4 <etharp_find_entry+0x220>
 80129c2:	4b3a      	ldr	r3, [pc, #232]	; (8012aac <etharp_find_entry+0x2d8>)
 80129c4:	f240 126d 	movw	r2, #365	; 0x16d
 80129c8:	493b      	ldr	r1, [pc, #236]	; (8012ab8 <etharp_find_entry+0x2e4>)
 80129ca:	483a      	ldr	r0, [pc, #232]	; (8012ab4 <etharp_find_entry+0x2e0>)
 80129cc:	f002 f9e8 	bl	8014da0 <iprintf>
 80129d0:	e010      	b.n	80129f4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80129d2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80129d6:	2b09      	cmp	r3, #9
 80129d8:	dc02      	bgt.n	80129e0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80129da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80129dc:	843b      	strh	r3, [r7, #32]
 80129de:	e009      	b.n	80129f4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80129e0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80129e4:	2b09      	cmp	r3, #9
 80129e6:	dc02      	bgt.n	80129ee <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80129e8:	8bfb      	ldrh	r3, [r7, #30]
 80129ea:	843b      	strh	r3, [r7, #32]
 80129ec:	e002      	b.n	80129f4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80129ee:	f04f 33ff 	mov.w	r3, #4294967295
 80129f2:	e054      	b.n	8012a9e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80129f4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80129f8:	2b09      	cmp	r3, #9
 80129fa:	dd06      	ble.n	8012a0a <etharp_find_entry+0x236>
 80129fc:	4b2b      	ldr	r3, [pc, #172]	; (8012aac <etharp_find_entry+0x2d8>)
 80129fe:	f240 127f 	movw	r2, #383	; 0x17f
 8012a02:	492e      	ldr	r1, [pc, #184]	; (8012abc <etharp_find_entry+0x2e8>)
 8012a04:	482b      	ldr	r0, [pc, #172]	; (8012ab4 <etharp_find_entry+0x2e0>)
 8012a06:	f002 f9cb 	bl	8014da0 <iprintf>
    etharp_free_entry(i);
 8012a0a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012a0e:	4618      	mov	r0, r3
 8012a10:	f7ff fe06 	bl	8012620 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012a14:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012a18:	2b09      	cmp	r3, #9
 8012a1a:	dd06      	ble.n	8012a2a <etharp_find_entry+0x256>
 8012a1c:	4b23      	ldr	r3, [pc, #140]	; (8012aac <etharp_find_entry+0x2d8>)
 8012a1e:	f240 1283 	movw	r2, #387	; 0x183
 8012a22:	4926      	ldr	r1, [pc, #152]	; (8012abc <etharp_find_entry+0x2e8>)
 8012a24:	4823      	ldr	r0, [pc, #140]	; (8012ab4 <etharp_find_entry+0x2e0>)
 8012a26:	f002 f9bb 	bl	8014da0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8012a2a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a2e:	491e      	ldr	r1, [pc, #120]	; (8012aa8 <etharp_find_entry+0x2d4>)
 8012a30:	4613      	mov	r3, r2
 8012a32:	005b      	lsls	r3, r3, #1
 8012a34:	4413      	add	r3, r2
 8012a36:	00db      	lsls	r3, r3, #3
 8012a38:	440b      	add	r3, r1
 8012a3a:	3314      	adds	r3, #20
 8012a3c:	781b      	ldrb	r3, [r3, #0]
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d006      	beq.n	8012a50 <etharp_find_entry+0x27c>
 8012a42:	4b1a      	ldr	r3, [pc, #104]	; (8012aac <etharp_find_entry+0x2d8>)
 8012a44:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8012a48:	491d      	ldr	r1, [pc, #116]	; (8012ac0 <etharp_find_entry+0x2ec>)
 8012a4a:	481a      	ldr	r0, [pc, #104]	; (8012ab4 <etharp_find_entry+0x2e0>)
 8012a4c:	f002 f9a8 	bl	8014da0 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d00b      	beq.n	8012a6e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8012a56:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a5a:	68fb      	ldr	r3, [r7, #12]
 8012a5c:	6819      	ldr	r1, [r3, #0]
 8012a5e:	4812      	ldr	r0, [pc, #72]	; (8012aa8 <etharp_find_entry+0x2d4>)
 8012a60:	4613      	mov	r3, r2
 8012a62:	005b      	lsls	r3, r3, #1
 8012a64:	4413      	add	r3, r2
 8012a66:	00db      	lsls	r3, r3, #3
 8012a68:	4403      	add	r3, r0
 8012a6a:	3304      	adds	r3, #4
 8012a6c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8012a6e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a72:	490d      	ldr	r1, [pc, #52]	; (8012aa8 <etharp_find_entry+0x2d4>)
 8012a74:	4613      	mov	r3, r2
 8012a76:	005b      	lsls	r3, r3, #1
 8012a78:	4413      	add	r3, r2
 8012a7a:	00db      	lsls	r3, r3, #3
 8012a7c:	440b      	add	r3, r1
 8012a7e:	3312      	adds	r3, #18
 8012a80:	2200      	movs	r2, #0
 8012a82:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8012a84:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012a88:	4907      	ldr	r1, [pc, #28]	; (8012aa8 <etharp_find_entry+0x2d4>)
 8012a8a:	4613      	mov	r3, r2
 8012a8c:	005b      	lsls	r3, r3, #1
 8012a8e:	4413      	add	r3, r2
 8012a90:	00db      	lsls	r3, r3, #3
 8012a92:	440b      	add	r3, r1
 8012a94:	3308      	adds	r3, #8
 8012a96:	687a      	ldr	r2, [r7, #4]
 8012a98:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8012a9a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8012a9e:	4618      	mov	r0, r3
 8012aa0:	3728      	adds	r7, #40	; 0x28
 8012aa2:	46bd      	mov	sp, r7
 8012aa4:	bd80      	pop	{r7, pc}
 8012aa6:	bf00      	nop
 8012aa8:	24000134 	.word	0x24000134
 8012aac:	08018234 	.word	0x08018234
 8012ab0:	0801826c 	.word	0x0801826c
 8012ab4:	080182ac 	.word	0x080182ac
 8012ab8:	080182d4 	.word	0x080182d4
 8012abc:	080182ec 	.word	0x080182ec
 8012ac0:	08018300 	.word	0x08018300

08012ac4 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b088      	sub	sp, #32
 8012ac8:	af02      	add	r7, sp, #8
 8012aca:	60f8      	str	r0, [r7, #12]
 8012acc:	60b9      	str	r1, [r7, #8]
 8012ace:	607a      	str	r2, [r7, #4]
 8012ad0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8012ad2:	68fb      	ldr	r3, [r7, #12]
 8012ad4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012ad8:	2b06      	cmp	r3, #6
 8012ada:	d006      	beq.n	8012aea <etharp_update_arp_entry+0x26>
 8012adc:	4b48      	ldr	r3, [pc, #288]	; (8012c00 <etharp_update_arp_entry+0x13c>)
 8012ade:	f240 12a9 	movw	r2, #425	; 0x1a9
 8012ae2:	4948      	ldr	r1, [pc, #288]	; (8012c04 <etharp_update_arp_entry+0x140>)
 8012ae4:	4848      	ldr	r0, [pc, #288]	; (8012c08 <etharp_update_arp_entry+0x144>)
 8012ae6:	f002 f95b 	bl	8014da0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8012aea:	68bb      	ldr	r3, [r7, #8]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d012      	beq.n	8012b16 <etharp_update_arp_entry+0x52>
 8012af0:	68bb      	ldr	r3, [r7, #8]
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d00e      	beq.n	8012b16 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012af8:	68bb      	ldr	r3, [r7, #8]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	68f9      	ldr	r1, [r7, #12]
 8012afe:	4618      	mov	r0, r3
 8012b00:	f001 f924 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 8012b04:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d105      	bne.n	8012b16 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8012b0a:	68bb      	ldr	r3, [r7, #8]
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012b12:	2be0      	cmp	r3, #224	; 0xe0
 8012b14:	d102      	bne.n	8012b1c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012b16:	f06f 030f 	mvn.w	r3, #15
 8012b1a:	e06c      	b.n	8012bf6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012b1c:	78fb      	ldrb	r3, [r7, #3]
 8012b1e:	68fa      	ldr	r2, [r7, #12]
 8012b20:	4619      	mov	r1, r3
 8012b22:	68b8      	ldr	r0, [r7, #8]
 8012b24:	f7ff fe56 	bl	80127d4 <etharp_find_entry>
 8012b28:	4603      	mov	r3, r0
 8012b2a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8012b2c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	da02      	bge.n	8012b3a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8012b34:	8afb      	ldrh	r3, [r7, #22]
 8012b36:	b25b      	sxtb	r3, r3
 8012b38:	e05d      	b.n	8012bf6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8012b3a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b3e:	4933      	ldr	r1, [pc, #204]	; (8012c0c <etharp_update_arp_entry+0x148>)
 8012b40:	4613      	mov	r3, r2
 8012b42:	005b      	lsls	r3, r3, #1
 8012b44:	4413      	add	r3, r2
 8012b46:	00db      	lsls	r3, r3, #3
 8012b48:	440b      	add	r3, r1
 8012b4a:	3314      	adds	r3, #20
 8012b4c:	2202      	movs	r2, #2
 8012b4e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8012b50:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b54:	492d      	ldr	r1, [pc, #180]	; (8012c0c <etharp_update_arp_entry+0x148>)
 8012b56:	4613      	mov	r3, r2
 8012b58:	005b      	lsls	r3, r3, #1
 8012b5a:	4413      	add	r3, r2
 8012b5c:	00db      	lsls	r3, r3, #3
 8012b5e:	440b      	add	r3, r1
 8012b60:	3308      	adds	r3, #8
 8012b62:	68fa      	ldr	r2, [r7, #12]
 8012b64:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8012b66:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b6a:	4613      	mov	r3, r2
 8012b6c:	005b      	lsls	r3, r3, #1
 8012b6e:	4413      	add	r3, r2
 8012b70:	00db      	lsls	r3, r3, #3
 8012b72:	3308      	adds	r3, #8
 8012b74:	4a25      	ldr	r2, [pc, #148]	; (8012c0c <etharp_update_arp_entry+0x148>)
 8012b76:	4413      	add	r3, r2
 8012b78:	3304      	adds	r3, #4
 8012b7a:	2206      	movs	r2, #6
 8012b7c:	6879      	ldr	r1, [r7, #4]
 8012b7e:	4618      	mov	r0, r3
 8012b80:	f002 f8f8 	bl	8014d74 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8012b84:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b88:	4920      	ldr	r1, [pc, #128]	; (8012c0c <etharp_update_arp_entry+0x148>)
 8012b8a:	4613      	mov	r3, r2
 8012b8c:	005b      	lsls	r3, r3, #1
 8012b8e:	4413      	add	r3, r2
 8012b90:	00db      	lsls	r3, r3, #3
 8012b92:	440b      	add	r3, r1
 8012b94:	3312      	adds	r3, #18
 8012b96:	2200      	movs	r2, #0
 8012b98:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8012b9a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012b9e:	491b      	ldr	r1, [pc, #108]	; (8012c0c <etharp_update_arp_entry+0x148>)
 8012ba0:	4613      	mov	r3, r2
 8012ba2:	005b      	lsls	r3, r3, #1
 8012ba4:	4413      	add	r3, r2
 8012ba6:	00db      	lsls	r3, r3, #3
 8012ba8:	440b      	add	r3, r1
 8012baa:	681b      	ldr	r3, [r3, #0]
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d021      	beq.n	8012bf4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8012bb0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012bb4:	4915      	ldr	r1, [pc, #84]	; (8012c0c <etharp_update_arp_entry+0x148>)
 8012bb6:	4613      	mov	r3, r2
 8012bb8:	005b      	lsls	r3, r3, #1
 8012bba:	4413      	add	r3, r2
 8012bbc:	00db      	lsls	r3, r3, #3
 8012bbe:	440b      	add	r3, r1
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8012bc4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012bc8:	4910      	ldr	r1, [pc, #64]	; (8012c0c <etharp_update_arp_entry+0x148>)
 8012bca:	4613      	mov	r3, r2
 8012bcc:	005b      	lsls	r3, r3, #1
 8012bce:	4413      	add	r3, r2
 8012bd0:	00db      	lsls	r3, r3, #3
 8012bd2:	440b      	add	r3, r1
 8012bd4:	2200      	movs	r2, #0
 8012bd6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8012bde:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012be2:	9300      	str	r3, [sp, #0]
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	6939      	ldr	r1, [r7, #16]
 8012be8:	68f8      	ldr	r0, [r7, #12]
 8012bea:	f002 f849 	bl	8014c80 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8012bee:	6938      	ldr	r0, [r7, #16]
 8012bf0:	f7f8 ff24 	bl	800ba3c <pbuf_free>
  }
  return ERR_OK;
 8012bf4:	2300      	movs	r3, #0
}
 8012bf6:	4618      	mov	r0, r3
 8012bf8:	3718      	adds	r7, #24
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	bd80      	pop	{r7, pc}
 8012bfe:	bf00      	nop
 8012c00:	08018234 	.word	0x08018234
 8012c04:	0801832c 	.word	0x0801832c
 8012c08:	080182ac 	.word	0x080182ac
 8012c0c:	24000134 	.word	0x24000134

08012c10 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8012c10:	b580      	push	{r7, lr}
 8012c12:	b084      	sub	sp, #16
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012c18:	2300      	movs	r3, #0
 8012c1a:	60fb      	str	r3, [r7, #12]
 8012c1c:	e01e      	b.n	8012c5c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8012c1e:	4913      	ldr	r1, [pc, #76]	; (8012c6c <etharp_cleanup_netif+0x5c>)
 8012c20:	68fa      	ldr	r2, [r7, #12]
 8012c22:	4613      	mov	r3, r2
 8012c24:	005b      	lsls	r3, r3, #1
 8012c26:	4413      	add	r3, r2
 8012c28:	00db      	lsls	r3, r3, #3
 8012c2a:	440b      	add	r3, r1
 8012c2c:	3314      	adds	r3, #20
 8012c2e:	781b      	ldrb	r3, [r3, #0]
 8012c30:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8012c32:	7afb      	ldrb	r3, [r7, #11]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d00e      	beq.n	8012c56 <etharp_cleanup_netif+0x46>
 8012c38:	490c      	ldr	r1, [pc, #48]	; (8012c6c <etharp_cleanup_netif+0x5c>)
 8012c3a:	68fa      	ldr	r2, [r7, #12]
 8012c3c:	4613      	mov	r3, r2
 8012c3e:	005b      	lsls	r3, r3, #1
 8012c40:	4413      	add	r3, r2
 8012c42:	00db      	lsls	r3, r3, #3
 8012c44:	440b      	add	r3, r1
 8012c46:	3308      	adds	r3, #8
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	687a      	ldr	r2, [r7, #4]
 8012c4c:	429a      	cmp	r2, r3
 8012c4e:	d102      	bne.n	8012c56 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8012c50:	68f8      	ldr	r0, [r7, #12]
 8012c52:	f7ff fce5 	bl	8012620 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	3301      	adds	r3, #1
 8012c5a:	60fb      	str	r3, [r7, #12]
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	2b09      	cmp	r3, #9
 8012c60:	dddd      	ble.n	8012c1e <etharp_cleanup_netif+0xe>
    }
  }
}
 8012c62:	bf00      	nop
 8012c64:	bf00      	nop
 8012c66:	3710      	adds	r7, #16
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	bd80      	pop	{r7, pc}
 8012c6c:	24000134 	.word	0x24000134

08012c70 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8012c70:	b5b0      	push	{r4, r5, r7, lr}
 8012c72:	b08a      	sub	sp, #40	; 0x28
 8012c74:	af04      	add	r7, sp, #16
 8012c76:	6078      	str	r0, [r7, #4]
 8012c78:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8012c7a:	683b      	ldr	r3, [r7, #0]
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d107      	bne.n	8012c90 <etharp_input+0x20>
 8012c80:	4b3d      	ldr	r3, [pc, #244]	; (8012d78 <etharp_input+0x108>)
 8012c82:	f240 228a 	movw	r2, #650	; 0x28a
 8012c86:	493d      	ldr	r1, [pc, #244]	; (8012d7c <etharp_input+0x10c>)
 8012c88:	483d      	ldr	r0, [pc, #244]	; (8012d80 <etharp_input+0x110>)
 8012c8a:	f002 f889 	bl	8014da0 <iprintf>
 8012c8e:	e06f      	b.n	8012d70 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	685b      	ldr	r3, [r3, #4]
 8012c94:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012c96:	693b      	ldr	r3, [r7, #16]
 8012c98:	881b      	ldrh	r3, [r3, #0]
 8012c9a:	b29b      	uxth	r3, r3
 8012c9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012ca0:	d10c      	bne.n	8012cbc <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012ca2:	693b      	ldr	r3, [r7, #16]
 8012ca4:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012ca6:	2b06      	cmp	r3, #6
 8012ca8:	d108      	bne.n	8012cbc <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012caa:	693b      	ldr	r3, [r7, #16]
 8012cac:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012cae:	2b04      	cmp	r3, #4
 8012cb0:	d104      	bne.n	8012cbc <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8012cb2:	693b      	ldr	r3, [r7, #16]
 8012cb4:	885b      	ldrh	r3, [r3, #2]
 8012cb6:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012cb8:	2b08      	cmp	r3, #8
 8012cba:	d003      	beq.n	8012cc4 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8012cbc:	6878      	ldr	r0, [r7, #4]
 8012cbe:	f7f8 febd 	bl	800ba3c <pbuf_free>
    return;
 8012cc2:	e055      	b.n	8012d70 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8012cc4:	693b      	ldr	r3, [r7, #16]
 8012cc6:	330e      	adds	r3, #14
 8012cc8:	681b      	ldr	r3, [r3, #0]
 8012cca:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8012ccc:	693b      	ldr	r3, [r7, #16]
 8012cce:	3318      	adds	r3, #24
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012cd4:	683b      	ldr	r3, [r7, #0]
 8012cd6:	3304      	adds	r3, #4
 8012cd8:	681b      	ldr	r3, [r3, #0]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d102      	bne.n	8012ce4 <etharp_input+0x74>
    for_us = 0;
 8012cde:	2300      	movs	r3, #0
 8012ce0:	75fb      	strb	r3, [r7, #23]
 8012ce2:	e009      	b.n	8012cf8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8012ce4:	68ba      	ldr	r2, [r7, #8]
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	3304      	adds	r3, #4
 8012cea:	681b      	ldr	r3, [r3, #0]
 8012cec:	429a      	cmp	r2, r3
 8012cee:	bf0c      	ite	eq
 8012cf0:	2301      	moveq	r3, #1
 8012cf2:	2300      	movne	r3, #0
 8012cf4:	b2db      	uxtb	r3, r3
 8012cf6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8012cf8:	693b      	ldr	r3, [r7, #16]
 8012cfa:	f103 0208 	add.w	r2, r3, #8
 8012cfe:	7dfb      	ldrb	r3, [r7, #23]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d001      	beq.n	8012d08 <etharp_input+0x98>
 8012d04:	2301      	movs	r3, #1
 8012d06:	e000      	b.n	8012d0a <etharp_input+0x9a>
 8012d08:	2302      	movs	r3, #2
 8012d0a:	f107 010c 	add.w	r1, r7, #12
 8012d0e:	6838      	ldr	r0, [r7, #0]
 8012d10:	f7ff fed8 	bl	8012ac4 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8012d14:	693b      	ldr	r3, [r7, #16]
 8012d16:	88db      	ldrh	r3, [r3, #6]
 8012d18:	b29b      	uxth	r3, r3
 8012d1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012d1e:	d003      	beq.n	8012d28 <etharp_input+0xb8>
 8012d20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012d24:	d01e      	beq.n	8012d64 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8012d26:	e020      	b.n	8012d6a <etharp_input+0xfa>
      if (for_us) {
 8012d28:	7dfb      	ldrb	r3, [r7, #23]
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d01c      	beq.n	8012d68 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8012d2e:	683b      	ldr	r3, [r7, #0]
 8012d30:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8012d34:	693b      	ldr	r3, [r7, #16]
 8012d36:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8012d3a:	683b      	ldr	r3, [r7, #0]
 8012d3c:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8012d40:	683b      	ldr	r3, [r7, #0]
 8012d42:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8012d44:	693a      	ldr	r2, [r7, #16]
 8012d46:	3208      	adds	r2, #8
        etharp_raw(netif,
 8012d48:	2102      	movs	r1, #2
 8012d4a:	9103      	str	r1, [sp, #12]
 8012d4c:	f107 010c 	add.w	r1, r7, #12
 8012d50:	9102      	str	r1, [sp, #8]
 8012d52:	9201      	str	r2, [sp, #4]
 8012d54:	9300      	str	r3, [sp, #0]
 8012d56:	462b      	mov	r3, r5
 8012d58:	4622      	mov	r2, r4
 8012d5a:	4601      	mov	r1, r0
 8012d5c:	6838      	ldr	r0, [r7, #0]
 8012d5e:	f000 faeb 	bl	8013338 <etharp_raw>
      break;
 8012d62:	e001      	b.n	8012d68 <etharp_input+0xf8>
      break;
 8012d64:	bf00      	nop
 8012d66:	e000      	b.n	8012d6a <etharp_input+0xfa>
      break;
 8012d68:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8012d6a:	6878      	ldr	r0, [r7, #4]
 8012d6c:	f7f8 fe66 	bl	800ba3c <pbuf_free>
}
 8012d70:	3718      	adds	r7, #24
 8012d72:	46bd      	mov	sp, r7
 8012d74:	bdb0      	pop	{r4, r5, r7, pc}
 8012d76:	bf00      	nop
 8012d78:	08018234 	.word	0x08018234
 8012d7c:	08018384 	.word	0x08018384
 8012d80:	080182ac 	.word	0x080182ac

08012d84 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8012d84:	b580      	push	{r7, lr}
 8012d86:	b086      	sub	sp, #24
 8012d88:	af02      	add	r7, sp, #8
 8012d8a:	60f8      	str	r0, [r7, #12]
 8012d8c:	60b9      	str	r1, [r7, #8]
 8012d8e:	4613      	mov	r3, r2
 8012d90:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8012d92:	79fa      	ldrb	r2, [r7, #7]
 8012d94:	4944      	ldr	r1, [pc, #272]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012d96:	4613      	mov	r3, r2
 8012d98:	005b      	lsls	r3, r3, #1
 8012d9a:	4413      	add	r3, r2
 8012d9c:	00db      	lsls	r3, r3, #3
 8012d9e:	440b      	add	r3, r1
 8012da0:	3314      	adds	r3, #20
 8012da2:	781b      	ldrb	r3, [r3, #0]
 8012da4:	2b01      	cmp	r3, #1
 8012da6:	d806      	bhi.n	8012db6 <etharp_output_to_arp_index+0x32>
 8012da8:	4b40      	ldr	r3, [pc, #256]	; (8012eac <etharp_output_to_arp_index+0x128>)
 8012daa:	f240 22ee 	movw	r2, #750	; 0x2ee
 8012dae:	4940      	ldr	r1, [pc, #256]	; (8012eb0 <etharp_output_to_arp_index+0x12c>)
 8012db0:	4840      	ldr	r0, [pc, #256]	; (8012eb4 <etharp_output_to_arp_index+0x130>)
 8012db2:	f001 fff5 	bl	8014da0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8012db6:	79fa      	ldrb	r2, [r7, #7]
 8012db8:	493b      	ldr	r1, [pc, #236]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012dba:	4613      	mov	r3, r2
 8012dbc:	005b      	lsls	r3, r3, #1
 8012dbe:	4413      	add	r3, r2
 8012dc0:	00db      	lsls	r3, r3, #3
 8012dc2:	440b      	add	r3, r1
 8012dc4:	3314      	adds	r3, #20
 8012dc6:	781b      	ldrb	r3, [r3, #0]
 8012dc8:	2b02      	cmp	r3, #2
 8012dca:	d153      	bne.n	8012e74 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8012dcc:	79fa      	ldrb	r2, [r7, #7]
 8012dce:	4936      	ldr	r1, [pc, #216]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012dd0:	4613      	mov	r3, r2
 8012dd2:	005b      	lsls	r3, r3, #1
 8012dd4:	4413      	add	r3, r2
 8012dd6:	00db      	lsls	r3, r3, #3
 8012dd8:	440b      	add	r3, r1
 8012dda:	3312      	adds	r3, #18
 8012ddc:	881b      	ldrh	r3, [r3, #0]
 8012dde:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8012de2:	d919      	bls.n	8012e18 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8012de4:	79fa      	ldrb	r2, [r7, #7]
 8012de6:	4613      	mov	r3, r2
 8012de8:	005b      	lsls	r3, r3, #1
 8012dea:	4413      	add	r3, r2
 8012dec:	00db      	lsls	r3, r3, #3
 8012dee:	4a2e      	ldr	r2, [pc, #184]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012df0:	4413      	add	r3, r2
 8012df2:	3304      	adds	r3, #4
 8012df4:	4619      	mov	r1, r3
 8012df6:	68f8      	ldr	r0, [r7, #12]
 8012df8:	f000 fb4c 	bl	8013494 <etharp_request>
 8012dfc:	4603      	mov	r3, r0
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d138      	bne.n	8012e74 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012e02:	79fa      	ldrb	r2, [r7, #7]
 8012e04:	4928      	ldr	r1, [pc, #160]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012e06:	4613      	mov	r3, r2
 8012e08:	005b      	lsls	r3, r3, #1
 8012e0a:	4413      	add	r3, r2
 8012e0c:	00db      	lsls	r3, r3, #3
 8012e0e:	440b      	add	r3, r1
 8012e10:	3314      	adds	r3, #20
 8012e12:	2203      	movs	r2, #3
 8012e14:	701a      	strb	r2, [r3, #0]
 8012e16:	e02d      	b.n	8012e74 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8012e18:	79fa      	ldrb	r2, [r7, #7]
 8012e1a:	4923      	ldr	r1, [pc, #140]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012e1c:	4613      	mov	r3, r2
 8012e1e:	005b      	lsls	r3, r3, #1
 8012e20:	4413      	add	r3, r2
 8012e22:	00db      	lsls	r3, r3, #3
 8012e24:	440b      	add	r3, r1
 8012e26:	3312      	adds	r3, #18
 8012e28:	881b      	ldrh	r3, [r3, #0]
 8012e2a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8012e2e:	d321      	bcc.n	8012e74 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8012e30:	79fa      	ldrb	r2, [r7, #7]
 8012e32:	4613      	mov	r3, r2
 8012e34:	005b      	lsls	r3, r3, #1
 8012e36:	4413      	add	r3, r2
 8012e38:	00db      	lsls	r3, r3, #3
 8012e3a:	4a1b      	ldr	r2, [pc, #108]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012e3c:	4413      	add	r3, r2
 8012e3e:	1d19      	adds	r1, r3, #4
 8012e40:	79fa      	ldrb	r2, [r7, #7]
 8012e42:	4613      	mov	r3, r2
 8012e44:	005b      	lsls	r3, r3, #1
 8012e46:	4413      	add	r3, r2
 8012e48:	00db      	lsls	r3, r3, #3
 8012e4a:	3308      	adds	r3, #8
 8012e4c:	4a16      	ldr	r2, [pc, #88]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012e4e:	4413      	add	r3, r2
 8012e50:	3304      	adds	r3, #4
 8012e52:	461a      	mov	r2, r3
 8012e54:	68f8      	ldr	r0, [r7, #12]
 8012e56:	f000 fafb 	bl	8013450 <etharp_request_dst>
 8012e5a:	4603      	mov	r3, r0
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d109      	bne.n	8012e74 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012e60:	79fa      	ldrb	r2, [r7, #7]
 8012e62:	4911      	ldr	r1, [pc, #68]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012e64:	4613      	mov	r3, r2
 8012e66:	005b      	lsls	r3, r3, #1
 8012e68:	4413      	add	r3, r2
 8012e6a:	00db      	lsls	r3, r3, #3
 8012e6c:	440b      	add	r3, r1
 8012e6e:	3314      	adds	r3, #20
 8012e70:	2203      	movs	r2, #3
 8012e72:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8012e7a:	79fa      	ldrb	r2, [r7, #7]
 8012e7c:	4613      	mov	r3, r2
 8012e7e:	005b      	lsls	r3, r3, #1
 8012e80:	4413      	add	r3, r2
 8012e82:	00db      	lsls	r3, r3, #3
 8012e84:	3308      	adds	r3, #8
 8012e86:	4a08      	ldr	r2, [pc, #32]	; (8012ea8 <etharp_output_to_arp_index+0x124>)
 8012e88:	4413      	add	r3, r2
 8012e8a:	3304      	adds	r3, #4
 8012e8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8012e90:	9200      	str	r2, [sp, #0]
 8012e92:	460a      	mov	r2, r1
 8012e94:	68b9      	ldr	r1, [r7, #8]
 8012e96:	68f8      	ldr	r0, [r7, #12]
 8012e98:	f001 fef2 	bl	8014c80 <ethernet_output>
 8012e9c:	4603      	mov	r3, r0
}
 8012e9e:	4618      	mov	r0, r3
 8012ea0:	3710      	adds	r7, #16
 8012ea2:	46bd      	mov	sp, r7
 8012ea4:	bd80      	pop	{r7, pc}
 8012ea6:	bf00      	nop
 8012ea8:	24000134 	.word	0x24000134
 8012eac:	08018234 	.word	0x08018234
 8012eb0:	080183a4 	.word	0x080183a4
 8012eb4:	080182ac 	.word	0x080182ac

08012eb8 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8012eb8:	b580      	push	{r7, lr}
 8012eba:	b08a      	sub	sp, #40	; 0x28
 8012ebc:	af02      	add	r7, sp, #8
 8012ebe:	60f8      	str	r0, [r7, #12]
 8012ec0:	60b9      	str	r1, [r7, #8]
 8012ec2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d106      	bne.n	8012edc <etharp_output+0x24>
 8012ece:	4b73      	ldr	r3, [pc, #460]	; (801309c <etharp_output+0x1e4>)
 8012ed0:	f240 321e 	movw	r2, #798	; 0x31e
 8012ed4:	4972      	ldr	r1, [pc, #456]	; (80130a0 <etharp_output+0x1e8>)
 8012ed6:	4873      	ldr	r0, [pc, #460]	; (80130a4 <etharp_output+0x1ec>)
 8012ed8:	f001 ff62 	bl	8014da0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8012edc:	68bb      	ldr	r3, [r7, #8]
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	d106      	bne.n	8012ef0 <etharp_output+0x38>
 8012ee2:	4b6e      	ldr	r3, [pc, #440]	; (801309c <etharp_output+0x1e4>)
 8012ee4:	f240 321f 	movw	r2, #799	; 0x31f
 8012ee8:	496f      	ldr	r1, [pc, #444]	; (80130a8 <etharp_output+0x1f0>)
 8012eea:	486e      	ldr	r0, [pc, #440]	; (80130a4 <etharp_output+0x1ec>)
 8012eec:	f001 ff58 	bl	8014da0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d106      	bne.n	8012f04 <etharp_output+0x4c>
 8012ef6:	4b69      	ldr	r3, [pc, #420]	; (801309c <etharp_output+0x1e4>)
 8012ef8:	f44f 7248 	mov.w	r2, #800	; 0x320
 8012efc:	496b      	ldr	r1, [pc, #428]	; (80130ac <etharp_output+0x1f4>)
 8012efe:	4869      	ldr	r0, [pc, #420]	; (80130a4 <etharp_output+0x1ec>)
 8012f00:	f001 ff4e 	bl	8014da0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	68f9      	ldr	r1, [r7, #12]
 8012f0a:	4618      	mov	r0, r3
 8012f0c:	f000 ff1e 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 8012f10:	4603      	mov	r3, r0
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d002      	beq.n	8012f1c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8012f16:	4b66      	ldr	r3, [pc, #408]	; (80130b0 <etharp_output+0x1f8>)
 8012f18:	61fb      	str	r3, [r7, #28]
 8012f1a:	e0af      	b.n	801307c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012f24:	2be0      	cmp	r3, #224	; 0xe0
 8012f26:	d118      	bne.n	8012f5a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8012f28:	2301      	movs	r3, #1
 8012f2a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8012f2c:	2300      	movs	r3, #0
 8012f2e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8012f30:	235e      	movs	r3, #94	; 0x5e
 8012f32:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	3301      	adds	r3, #1
 8012f38:	781b      	ldrb	r3, [r3, #0]
 8012f3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012f3e:	b2db      	uxtb	r3, r3
 8012f40:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	3302      	adds	r3, #2
 8012f46:	781b      	ldrb	r3, [r3, #0]
 8012f48:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	3303      	adds	r3, #3
 8012f4e:	781b      	ldrb	r3, [r3, #0]
 8012f50:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8012f52:	f107 0310 	add.w	r3, r7, #16
 8012f56:	61fb      	str	r3, [r7, #28]
 8012f58:	e090      	b.n	801307c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	681a      	ldr	r2, [r3, #0]
 8012f5e:	68fb      	ldr	r3, [r7, #12]
 8012f60:	3304      	adds	r3, #4
 8012f62:	681b      	ldr	r3, [r3, #0]
 8012f64:	405a      	eors	r2, r3
 8012f66:	68fb      	ldr	r3, [r7, #12]
 8012f68:	3308      	adds	r3, #8
 8012f6a:	681b      	ldr	r3, [r3, #0]
 8012f6c:	4013      	ands	r3, r2
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d012      	beq.n	8012f98 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8012f78:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8012f7c:	4293      	cmp	r3, r2
 8012f7e:	d00b      	beq.n	8012f98 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	330c      	adds	r3, #12
 8012f84:	681b      	ldr	r3, [r3, #0]
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d003      	beq.n	8012f92 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	330c      	adds	r3, #12
 8012f8e:	61bb      	str	r3, [r7, #24]
 8012f90:	e002      	b.n	8012f98 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8012f92:	f06f 0303 	mvn.w	r3, #3
 8012f96:	e07d      	b.n	8013094 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012f98:	4b46      	ldr	r3, [pc, #280]	; (80130b4 <etharp_output+0x1fc>)
 8012f9a:	781b      	ldrb	r3, [r3, #0]
 8012f9c:	4619      	mov	r1, r3
 8012f9e:	4a46      	ldr	r2, [pc, #280]	; (80130b8 <etharp_output+0x200>)
 8012fa0:	460b      	mov	r3, r1
 8012fa2:	005b      	lsls	r3, r3, #1
 8012fa4:	440b      	add	r3, r1
 8012fa6:	00db      	lsls	r3, r3, #3
 8012fa8:	4413      	add	r3, r2
 8012faa:	3314      	adds	r3, #20
 8012fac:	781b      	ldrb	r3, [r3, #0]
 8012fae:	2b01      	cmp	r3, #1
 8012fb0:	d925      	bls.n	8012ffe <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8012fb2:	4b40      	ldr	r3, [pc, #256]	; (80130b4 <etharp_output+0x1fc>)
 8012fb4:	781b      	ldrb	r3, [r3, #0]
 8012fb6:	4619      	mov	r1, r3
 8012fb8:	4a3f      	ldr	r2, [pc, #252]	; (80130b8 <etharp_output+0x200>)
 8012fba:	460b      	mov	r3, r1
 8012fbc:	005b      	lsls	r3, r3, #1
 8012fbe:	440b      	add	r3, r1
 8012fc0:	00db      	lsls	r3, r3, #3
 8012fc2:	4413      	add	r3, r2
 8012fc4:	3308      	adds	r3, #8
 8012fc6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012fc8:	68fa      	ldr	r2, [r7, #12]
 8012fca:	429a      	cmp	r2, r3
 8012fcc:	d117      	bne.n	8012ffe <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8012fce:	69bb      	ldr	r3, [r7, #24]
 8012fd0:	681a      	ldr	r2, [r3, #0]
 8012fd2:	4b38      	ldr	r3, [pc, #224]	; (80130b4 <etharp_output+0x1fc>)
 8012fd4:	781b      	ldrb	r3, [r3, #0]
 8012fd6:	4618      	mov	r0, r3
 8012fd8:	4937      	ldr	r1, [pc, #220]	; (80130b8 <etharp_output+0x200>)
 8012fda:	4603      	mov	r3, r0
 8012fdc:	005b      	lsls	r3, r3, #1
 8012fde:	4403      	add	r3, r0
 8012fe0:	00db      	lsls	r3, r3, #3
 8012fe2:	440b      	add	r3, r1
 8012fe4:	3304      	adds	r3, #4
 8012fe6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8012fe8:	429a      	cmp	r2, r3
 8012fea:	d108      	bne.n	8012ffe <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012fec:	4b31      	ldr	r3, [pc, #196]	; (80130b4 <etharp_output+0x1fc>)
 8012fee:	781b      	ldrb	r3, [r3, #0]
 8012ff0:	461a      	mov	r2, r3
 8012ff2:	68b9      	ldr	r1, [r7, #8]
 8012ff4:	68f8      	ldr	r0, [r7, #12]
 8012ff6:	f7ff fec5 	bl	8012d84 <etharp_output_to_arp_index>
 8012ffa:	4603      	mov	r3, r0
 8012ffc:	e04a      	b.n	8013094 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8012ffe:	2300      	movs	r3, #0
 8013000:	75fb      	strb	r3, [r7, #23]
 8013002:	e031      	b.n	8013068 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013004:	7dfa      	ldrb	r2, [r7, #23]
 8013006:	492c      	ldr	r1, [pc, #176]	; (80130b8 <etharp_output+0x200>)
 8013008:	4613      	mov	r3, r2
 801300a:	005b      	lsls	r3, r3, #1
 801300c:	4413      	add	r3, r2
 801300e:	00db      	lsls	r3, r3, #3
 8013010:	440b      	add	r3, r1
 8013012:	3314      	adds	r3, #20
 8013014:	781b      	ldrb	r3, [r3, #0]
 8013016:	2b01      	cmp	r3, #1
 8013018:	d923      	bls.n	8013062 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801301a:	7dfa      	ldrb	r2, [r7, #23]
 801301c:	4926      	ldr	r1, [pc, #152]	; (80130b8 <etharp_output+0x200>)
 801301e:	4613      	mov	r3, r2
 8013020:	005b      	lsls	r3, r3, #1
 8013022:	4413      	add	r3, r2
 8013024:	00db      	lsls	r3, r3, #3
 8013026:	440b      	add	r3, r1
 8013028:	3308      	adds	r3, #8
 801302a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801302c:	68fa      	ldr	r2, [r7, #12]
 801302e:	429a      	cmp	r2, r3
 8013030:	d117      	bne.n	8013062 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8013032:	69bb      	ldr	r3, [r7, #24]
 8013034:	6819      	ldr	r1, [r3, #0]
 8013036:	7dfa      	ldrb	r2, [r7, #23]
 8013038:	481f      	ldr	r0, [pc, #124]	; (80130b8 <etharp_output+0x200>)
 801303a:	4613      	mov	r3, r2
 801303c:	005b      	lsls	r3, r3, #1
 801303e:	4413      	add	r3, r2
 8013040:	00db      	lsls	r3, r3, #3
 8013042:	4403      	add	r3, r0
 8013044:	3304      	adds	r3, #4
 8013046:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8013048:	4299      	cmp	r1, r3
 801304a:	d10a      	bne.n	8013062 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801304c:	4a19      	ldr	r2, [pc, #100]	; (80130b4 <etharp_output+0x1fc>)
 801304e:	7dfb      	ldrb	r3, [r7, #23]
 8013050:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8013052:	7dfb      	ldrb	r3, [r7, #23]
 8013054:	461a      	mov	r2, r3
 8013056:	68b9      	ldr	r1, [r7, #8]
 8013058:	68f8      	ldr	r0, [r7, #12]
 801305a:	f7ff fe93 	bl	8012d84 <etharp_output_to_arp_index>
 801305e:	4603      	mov	r3, r0
 8013060:	e018      	b.n	8013094 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8013062:	7dfb      	ldrb	r3, [r7, #23]
 8013064:	3301      	adds	r3, #1
 8013066:	75fb      	strb	r3, [r7, #23]
 8013068:	7dfb      	ldrb	r3, [r7, #23]
 801306a:	2b09      	cmp	r3, #9
 801306c:	d9ca      	bls.n	8013004 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801306e:	68ba      	ldr	r2, [r7, #8]
 8013070:	69b9      	ldr	r1, [r7, #24]
 8013072:	68f8      	ldr	r0, [r7, #12]
 8013074:	f000 f822 	bl	80130bc <etharp_query>
 8013078:	4603      	mov	r3, r0
 801307a:	e00b      	b.n	8013094 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8013082:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013086:	9300      	str	r3, [sp, #0]
 8013088:	69fb      	ldr	r3, [r7, #28]
 801308a:	68b9      	ldr	r1, [r7, #8]
 801308c:	68f8      	ldr	r0, [r7, #12]
 801308e:	f001 fdf7 	bl	8014c80 <ethernet_output>
 8013092:	4603      	mov	r3, r0
}
 8013094:	4618      	mov	r0, r3
 8013096:	3720      	adds	r7, #32
 8013098:	46bd      	mov	sp, r7
 801309a:	bd80      	pop	{r7, pc}
 801309c:	08018234 	.word	0x08018234
 80130a0:	08018384 	.word	0x08018384
 80130a4:	080182ac 	.word	0x080182ac
 80130a8:	080183d4 	.word	0x080183d4
 80130ac:	08018374 	.word	0x08018374
 80130b0:	080197f0 	.word	0x080197f0
 80130b4:	24000224 	.word	0x24000224
 80130b8:	24000134 	.word	0x24000134

080130bc <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80130bc:	b580      	push	{r7, lr}
 80130be:	b08c      	sub	sp, #48	; 0x30
 80130c0:	af02      	add	r7, sp, #8
 80130c2:	60f8      	str	r0, [r7, #12]
 80130c4:	60b9      	str	r1, [r7, #8]
 80130c6:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	3326      	adds	r3, #38	; 0x26
 80130cc:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80130ce:	23ff      	movs	r3, #255	; 0xff
 80130d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 80130d4:	2300      	movs	r3, #0
 80130d6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80130d8:	68bb      	ldr	r3, [r7, #8]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	68f9      	ldr	r1, [r7, #12]
 80130de:	4618      	mov	r0, r3
 80130e0:	f000 fe34 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 80130e4:	4603      	mov	r3, r0
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d10c      	bne.n	8013104 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80130ea:	68bb      	ldr	r3, [r7, #8]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80130f2:	2be0      	cmp	r3, #224	; 0xe0
 80130f4:	d006      	beq.n	8013104 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80130f6:	68bb      	ldr	r3, [r7, #8]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d003      	beq.n	8013104 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80130fc:	68bb      	ldr	r3, [r7, #8]
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	2b00      	cmp	r3, #0
 8013102:	d102      	bne.n	801310a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013104:	f06f 030f 	mvn.w	r3, #15
 8013108:	e101      	b.n	801330e <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801310a:	68fa      	ldr	r2, [r7, #12]
 801310c:	2101      	movs	r1, #1
 801310e:	68b8      	ldr	r0, [r7, #8]
 8013110:	f7ff fb60 	bl	80127d4 <etharp_find_entry>
 8013114:	4603      	mov	r3, r0
 8013116:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8013118:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801311c:	2b00      	cmp	r3, #0
 801311e:	da02      	bge.n	8013126 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8013120:	8a7b      	ldrh	r3, [r7, #18]
 8013122:	b25b      	sxtb	r3, r3
 8013124:	e0f3      	b.n	801330e <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8013126:	8a7b      	ldrh	r3, [r7, #18]
 8013128:	2b7e      	cmp	r3, #126	; 0x7e
 801312a:	d906      	bls.n	801313a <etharp_query+0x7e>
 801312c:	4b7a      	ldr	r3, [pc, #488]	; (8013318 <etharp_query+0x25c>)
 801312e:	f240 32c1 	movw	r2, #961	; 0x3c1
 8013132:	497a      	ldr	r1, [pc, #488]	; (801331c <etharp_query+0x260>)
 8013134:	487a      	ldr	r0, [pc, #488]	; (8013320 <etharp_query+0x264>)
 8013136:	f001 fe33 	bl	8014da0 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801313a:	8a7b      	ldrh	r3, [r7, #18]
 801313c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801313e:	7c7a      	ldrb	r2, [r7, #17]
 8013140:	4978      	ldr	r1, [pc, #480]	; (8013324 <etharp_query+0x268>)
 8013142:	4613      	mov	r3, r2
 8013144:	005b      	lsls	r3, r3, #1
 8013146:	4413      	add	r3, r2
 8013148:	00db      	lsls	r3, r3, #3
 801314a:	440b      	add	r3, r1
 801314c:	3314      	adds	r3, #20
 801314e:	781b      	ldrb	r3, [r3, #0]
 8013150:	2b00      	cmp	r3, #0
 8013152:	d115      	bne.n	8013180 <etharp_query+0xc4>
    is_new_entry = 1;
 8013154:	2301      	movs	r3, #1
 8013156:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8013158:	7c7a      	ldrb	r2, [r7, #17]
 801315a:	4972      	ldr	r1, [pc, #456]	; (8013324 <etharp_query+0x268>)
 801315c:	4613      	mov	r3, r2
 801315e:	005b      	lsls	r3, r3, #1
 8013160:	4413      	add	r3, r2
 8013162:	00db      	lsls	r3, r3, #3
 8013164:	440b      	add	r3, r1
 8013166:	3314      	adds	r3, #20
 8013168:	2201      	movs	r2, #1
 801316a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801316c:	7c7a      	ldrb	r2, [r7, #17]
 801316e:	496d      	ldr	r1, [pc, #436]	; (8013324 <etharp_query+0x268>)
 8013170:	4613      	mov	r3, r2
 8013172:	005b      	lsls	r3, r3, #1
 8013174:	4413      	add	r3, r2
 8013176:	00db      	lsls	r3, r3, #3
 8013178:	440b      	add	r3, r1
 801317a:	3308      	adds	r3, #8
 801317c:	68fa      	ldr	r2, [r7, #12]
 801317e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8013180:	7c7a      	ldrb	r2, [r7, #17]
 8013182:	4968      	ldr	r1, [pc, #416]	; (8013324 <etharp_query+0x268>)
 8013184:	4613      	mov	r3, r2
 8013186:	005b      	lsls	r3, r3, #1
 8013188:	4413      	add	r3, r2
 801318a:	00db      	lsls	r3, r3, #3
 801318c:	440b      	add	r3, r1
 801318e:	3314      	adds	r3, #20
 8013190:	781b      	ldrb	r3, [r3, #0]
 8013192:	2b01      	cmp	r3, #1
 8013194:	d011      	beq.n	80131ba <etharp_query+0xfe>
 8013196:	7c7a      	ldrb	r2, [r7, #17]
 8013198:	4962      	ldr	r1, [pc, #392]	; (8013324 <etharp_query+0x268>)
 801319a:	4613      	mov	r3, r2
 801319c:	005b      	lsls	r3, r3, #1
 801319e:	4413      	add	r3, r2
 80131a0:	00db      	lsls	r3, r3, #3
 80131a2:	440b      	add	r3, r1
 80131a4:	3314      	adds	r3, #20
 80131a6:	781b      	ldrb	r3, [r3, #0]
 80131a8:	2b01      	cmp	r3, #1
 80131aa:	d806      	bhi.n	80131ba <etharp_query+0xfe>
 80131ac:	4b5a      	ldr	r3, [pc, #360]	; (8013318 <etharp_query+0x25c>)
 80131ae:	f240 32cd 	movw	r2, #973	; 0x3cd
 80131b2:	495d      	ldr	r1, [pc, #372]	; (8013328 <etharp_query+0x26c>)
 80131b4:	485a      	ldr	r0, [pc, #360]	; (8013320 <etharp_query+0x264>)
 80131b6:	f001 fdf3 	bl	8014da0 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80131ba:	6a3b      	ldr	r3, [r7, #32]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d102      	bne.n	80131c6 <etharp_query+0x10a>
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d10c      	bne.n	80131e0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80131c6:	68b9      	ldr	r1, [r7, #8]
 80131c8:	68f8      	ldr	r0, [r7, #12]
 80131ca:	f000 f963 	bl	8013494 <etharp_request>
 80131ce:	4603      	mov	r3, r0
 80131d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d102      	bne.n	80131e0 <etharp_query+0x124>
      return result;
 80131da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80131de:	e096      	b.n	801330e <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d106      	bne.n	80131f4 <etharp_query+0x138>
 80131e6:	4b4c      	ldr	r3, [pc, #304]	; (8013318 <etharp_query+0x25c>)
 80131e8:	f240 32e1 	movw	r2, #993	; 0x3e1
 80131ec:	494f      	ldr	r1, [pc, #316]	; (801332c <etharp_query+0x270>)
 80131ee:	484c      	ldr	r0, [pc, #304]	; (8013320 <etharp_query+0x264>)
 80131f0:	f001 fdd6 	bl	8014da0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80131f4:	7c7a      	ldrb	r2, [r7, #17]
 80131f6:	494b      	ldr	r1, [pc, #300]	; (8013324 <etharp_query+0x268>)
 80131f8:	4613      	mov	r3, r2
 80131fa:	005b      	lsls	r3, r3, #1
 80131fc:	4413      	add	r3, r2
 80131fe:	00db      	lsls	r3, r3, #3
 8013200:	440b      	add	r3, r1
 8013202:	3314      	adds	r3, #20
 8013204:	781b      	ldrb	r3, [r3, #0]
 8013206:	2b01      	cmp	r3, #1
 8013208:	d917      	bls.n	801323a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801320a:	4a49      	ldr	r2, [pc, #292]	; (8013330 <etharp_query+0x274>)
 801320c:	7c7b      	ldrb	r3, [r7, #17]
 801320e:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8013210:	7c7a      	ldrb	r2, [r7, #17]
 8013212:	4613      	mov	r3, r2
 8013214:	005b      	lsls	r3, r3, #1
 8013216:	4413      	add	r3, r2
 8013218:	00db      	lsls	r3, r3, #3
 801321a:	3308      	adds	r3, #8
 801321c:	4a41      	ldr	r2, [pc, #260]	; (8013324 <etharp_query+0x268>)
 801321e:	4413      	add	r3, r2
 8013220:	3304      	adds	r3, #4
 8013222:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8013226:	9200      	str	r2, [sp, #0]
 8013228:	697a      	ldr	r2, [r7, #20]
 801322a:	6879      	ldr	r1, [r7, #4]
 801322c:	68f8      	ldr	r0, [r7, #12]
 801322e:	f001 fd27 	bl	8014c80 <ethernet_output>
 8013232:	4603      	mov	r3, r0
 8013234:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013238:	e067      	b.n	801330a <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801323a:	7c7a      	ldrb	r2, [r7, #17]
 801323c:	4939      	ldr	r1, [pc, #228]	; (8013324 <etharp_query+0x268>)
 801323e:	4613      	mov	r3, r2
 8013240:	005b      	lsls	r3, r3, #1
 8013242:	4413      	add	r3, r2
 8013244:	00db      	lsls	r3, r3, #3
 8013246:	440b      	add	r3, r1
 8013248:	3314      	adds	r3, #20
 801324a:	781b      	ldrb	r3, [r3, #0]
 801324c:	2b01      	cmp	r3, #1
 801324e:	d15c      	bne.n	801330a <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8013250:	2300      	movs	r3, #0
 8013252:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013258:	e01c      	b.n	8013294 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801325a:	69fb      	ldr	r3, [r7, #28]
 801325c:	895a      	ldrh	r2, [r3, #10]
 801325e:	69fb      	ldr	r3, [r7, #28]
 8013260:	891b      	ldrh	r3, [r3, #8]
 8013262:	429a      	cmp	r2, r3
 8013264:	d10a      	bne.n	801327c <etharp_query+0x1c0>
 8013266:	69fb      	ldr	r3, [r7, #28]
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	2b00      	cmp	r3, #0
 801326c:	d006      	beq.n	801327c <etharp_query+0x1c0>
 801326e:	4b2a      	ldr	r3, [pc, #168]	; (8013318 <etharp_query+0x25c>)
 8013270:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8013274:	492f      	ldr	r1, [pc, #188]	; (8013334 <etharp_query+0x278>)
 8013276:	482a      	ldr	r0, [pc, #168]	; (8013320 <etharp_query+0x264>)
 8013278:	f001 fd92 	bl	8014da0 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801327c:	69fb      	ldr	r3, [r7, #28]
 801327e:	7b1b      	ldrb	r3, [r3, #12]
 8013280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013284:	2b00      	cmp	r3, #0
 8013286:	d002      	beq.n	801328e <etharp_query+0x1d2>
        copy_needed = 1;
 8013288:	2301      	movs	r3, #1
 801328a:	61bb      	str	r3, [r7, #24]
        break;
 801328c:	e005      	b.n	801329a <etharp_query+0x1de>
      }
      p = p->next;
 801328e:	69fb      	ldr	r3, [r7, #28]
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013294:	69fb      	ldr	r3, [r7, #28]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d1df      	bne.n	801325a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801329a:	69bb      	ldr	r3, [r7, #24]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d007      	beq.n	80132b0 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80132a0:	687a      	ldr	r2, [r7, #4]
 80132a2:	f44f 7120 	mov.w	r1, #640	; 0x280
 80132a6:	200e      	movs	r0, #14
 80132a8:	f7f8 fe34 	bl	800bf14 <pbuf_clone>
 80132ac:	61f8      	str	r0, [r7, #28]
 80132ae:	e004      	b.n	80132ba <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80132b4:	69f8      	ldr	r0, [r7, #28]
 80132b6:	f7f8 fc61 	bl	800bb7c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80132ba:	69fb      	ldr	r3, [r7, #28]
 80132bc:	2b00      	cmp	r3, #0
 80132be:	d021      	beq.n	8013304 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80132c0:	7c7a      	ldrb	r2, [r7, #17]
 80132c2:	4918      	ldr	r1, [pc, #96]	; (8013324 <etharp_query+0x268>)
 80132c4:	4613      	mov	r3, r2
 80132c6:	005b      	lsls	r3, r3, #1
 80132c8:	4413      	add	r3, r2
 80132ca:	00db      	lsls	r3, r3, #3
 80132cc:	440b      	add	r3, r1
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d00a      	beq.n	80132ea <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80132d4:	7c7a      	ldrb	r2, [r7, #17]
 80132d6:	4913      	ldr	r1, [pc, #76]	; (8013324 <etharp_query+0x268>)
 80132d8:	4613      	mov	r3, r2
 80132da:	005b      	lsls	r3, r3, #1
 80132dc:	4413      	add	r3, r2
 80132de:	00db      	lsls	r3, r3, #3
 80132e0:	440b      	add	r3, r1
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	4618      	mov	r0, r3
 80132e6:	f7f8 fba9 	bl	800ba3c <pbuf_free>
      }
      arp_table[i].q = p;
 80132ea:	7c7a      	ldrb	r2, [r7, #17]
 80132ec:	490d      	ldr	r1, [pc, #52]	; (8013324 <etharp_query+0x268>)
 80132ee:	4613      	mov	r3, r2
 80132f0:	005b      	lsls	r3, r3, #1
 80132f2:	4413      	add	r3, r2
 80132f4:	00db      	lsls	r3, r3, #3
 80132f6:	440b      	add	r3, r1
 80132f8:	69fa      	ldr	r2, [r7, #28]
 80132fa:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80132fc:	2300      	movs	r3, #0
 80132fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013302:	e002      	b.n	801330a <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8013304:	23ff      	movs	r3, #255	; 0xff
 8013306:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801330a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801330e:	4618      	mov	r0, r3
 8013310:	3728      	adds	r7, #40	; 0x28
 8013312:	46bd      	mov	sp, r7
 8013314:	bd80      	pop	{r7, pc}
 8013316:	bf00      	nop
 8013318:	08018234 	.word	0x08018234
 801331c:	080183e0 	.word	0x080183e0
 8013320:	080182ac 	.word	0x080182ac
 8013324:	24000134 	.word	0x24000134
 8013328:	080183f0 	.word	0x080183f0
 801332c:	080183d4 	.word	0x080183d4
 8013330:	24000224 	.word	0x24000224
 8013334:	08018418 	.word	0x08018418

08013338 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8013338:	b580      	push	{r7, lr}
 801333a:	b08a      	sub	sp, #40	; 0x28
 801333c:	af02      	add	r7, sp, #8
 801333e:	60f8      	str	r0, [r7, #12]
 8013340:	60b9      	str	r1, [r7, #8]
 8013342:	607a      	str	r2, [r7, #4]
 8013344:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8013346:	2300      	movs	r3, #0
 8013348:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801334a:	68fb      	ldr	r3, [r7, #12]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d106      	bne.n	801335e <etharp_raw+0x26>
 8013350:	4b3a      	ldr	r3, [pc, #232]	; (801343c <etharp_raw+0x104>)
 8013352:	f240 4257 	movw	r2, #1111	; 0x457
 8013356:	493a      	ldr	r1, [pc, #232]	; (8013440 <etharp_raw+0x108>)
 8013358:	483a      	ldr	r0, [pc, #232]	; (8013444 <etharp_raw+0x10c>)
 801335a:	f001 fd21 	bl	8014da0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801335e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013362:	211c      	movs	r1, #28
 8013364:	200e      	movs	r0, #14
 8013366:	f7f8 f885 	bl	800b474 <pbuf_alloc>
 801336a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801336c:	69bb      	ldr	r3, [r7, #24]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d102      	bne.n	8013378 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8013372:	f04f 33ff 	mov.w	r3, #4294967295
 8013376:	e05d      	b.n	8013434 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8013378:	69bb      	ldr	r3, [r7, #24]
 801337a:	895b      	ldrh	r3, [r3, #10]
 801337c:	2b1b      	cmp	r3, #27
 801337e:	d806      	bhi.n	801338e <etharp_raw+0x56>
 8013380:	4b2e      	ldr	r3, [pc, #184]	; (801343c <etharp_raw+0x104>)
 8013382:	f240 4262 	movw	r2, #1122	; 0x462
 8013386:	4930      	ldr	r1, [pc, #192]	; (8013448 <etharp_raw+0x110>)
 8013388:	482e      	ldr	r0, [pc, #184]	; (8013444 <etharp_raw+0x10c>)
 801338a:	f001 fd09 	bl	8014da0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801338e:	69bb      	ldr	r3, [r7, #24]
 8013390:	685b      	ldr	r3, [r3, #4]
 8013392:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8013394:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8013396:	4618      	mov	r0, r3
 8013398:	f7f6 ff3a 	bl	800a210 <lwip_htons>
 801339c:	4603      	mov	r3, r0
 801339e:	461a      	mov	r2, r3
 80133a0:	697b      	ldr	r3, [r7, #20]
 80133a2:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80133aa:	2b06      	cmp	r3, #6
 80133ac:	d006      	beq.n	80133bc <etharp_raw+0x84>
 80133ae:	4b23      	ldr	r3, [pc, #140]	; (801343c <etharp_raw+0x104>)
 80133b0:	f240 4269 	movw	r2, #1129	; 0x469
 80133b4:	4925      	ldr	r1, [pc, #148]	; (801344c <etharp_raw+0x114>)
 80133b6:	4823      	ldr	r0, [pc, #140]	; (8013444 <etharp_raw+0x10c>)
 80133b8:	f001 fcf2 	bl	8014da0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80133bc:	697b      	ldr	r3, [r7, #20]
 80133be:	3308      	adds	r3, #8
 80133c0:	2206      	movs	r2, #6
 80133c2:	6839      	ldr	r1, [r7, #0]
 80133c4:	4618      	mov	r0, r3
 80133c6:	f001 fcd5 	bl	8014d74 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80133ca:	697b      	ldr	r3, [r7, #20]
 80133cc:	3312      	adds	r3, #18
 80133ce:	2206      	movs	r2, #6
 80133d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80133d2:	4618      	mov	r0, r3
 80133d4:	f001 fcce 	bl	8014d74 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80133d8:	697b      	ldr	r3, [r7, #20]
 80133da:	330e      	adds	r3, #14
 80133dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80133de:	6812      	ldr	r2, [r2, #0]
 80133e0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80133e2:	697b      	ldr	r3, [r7, #20]
 80133e4:	3318      	adds	r3, #24
 80133e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80133e8:	6812      	ldr	r2, [r2, #0]
 80133ea:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80133ec:	697b      	ldr	r3, [r7, #20]
 80133ee:	2200      	movs	r2, #0
 80133f0:	701a      	strb	r2, [r3, #0]
 80133f2:	2200      	movs	r2, #0
 80133f4:	f042 0201 	orr.w	r2, r2, #1
 80133f8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80133fa:	697b      	ldr	r3, [r7, #20]
 80133fc:	2200      	movs	r2, #0
 80133fe:	f042 0208 	orr.w	r2, r2, #8
 8013402:	709a      	strb	r2, [r3, #2]
 8013404:	2200      	movs	r2, #0
 8013406:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8013408:	697b      	ldr	r3, [r7, #20]
 801340a:	2206      	movs	r2, #6
 801340c:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801340e:	697b      	ldr	r3, [r7, #20]
 8013410:	2204      	movs	r2, #4
 8013412:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8013414:	f640 0306 	movw	r3, #2054	; 0x806
 8013418:	9300      	str	r3, [sp, #0]
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	68ba      	ldr	r2, [r7, #8]
 801341e:	69b9      	ldr	r1, [r7, #24]
 8013420:	68f8      	ldr	r0, [r7, #12]
 8013422:	f001 fc2d 	bl	8014c80 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8013426:	69b8      	ldr	r0, [r7, #24]
 8013428:	f7f8 fb08 	bl	800ba3c <pbuf_free>
  p = NULL;
 801342c:	2300      	movs	r3, #0
 801342e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8013430:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013434:	4618      	mov	r0, r3
 8013436:	3720      	adds	r7, #32
 8013438:	46bd      	mov	sp, r7
 801343a:	bd80      	pop	{r7, pc}
 801343c:	08018234 	.word	0x08018234
 8013440:	08018384 	.word	0x08018384
 8013444:	080182ac 	.word	0x080182ac
 8013448:	08018434 	.word	0x08018434
 801344c:	08018468 	.word	0x08018468

08013450 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b088      	sub	sp, #32
 8013454:	af04      	add	r7, sp, #16
 8013456:	60f8      	str	r0, [r7, #12]
 8013458:	60b9      	str	r1, [r7, #8]
 801345a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801346c:	2201      	movs	r2, #1
 801346e:	9203      	str	r2, [sp, #12]
 8013470:	68ba      	ldr	r2, [r7, #8]
 8013472:	9202      	str	r2, [sp, #8]
 8013474:	4a06      	ldr	r2, [pc, #24]	; (8013490 <etharp_request_dst+0x40>)
 8013476:	9201      	str	r2, [sp, #4]
 8013478:	9300      	str	r3, [sp, #0]
 801347a:	4603      	mov	r3, r0
 801347c:	687a      	ldr	r2, [r7, #4]
 801347e:	68f8      	ldr	r0, [r7, #12]
 8013480:	f7ff ff5a 	bl	8013338 <etharp_raw>
 8013484:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8013486:	4618      	mov	r0, r3
 8013488:	3710      	adds	r7, #16
 801348a:	46bd      	mov	sp, r7
 801348c:	bd80      	pop	{r7, pc}
 801348e:	bf00      	nop
 8013490:	080197f8 	.word	0x080197f8

08013494 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8013494:	b580      	push	{r7, lr}
 8013496:	b082      	sub	sp, #8
 8013498:	af00      	add	r7, sp, #0
 801349a:	6078      	str	r0, [r7, #4]
 801349c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801349e:	4a05      	ldr	r2, [pc, #20]	; (80134b4 <etharp_request+0x20>)
 80134a0:	6839      	ldr	r1, [r7, #0]
 80134a2:	6878      	ldr	r0, [r7, #4]
 80134a4:	f7ff ffd4 	bl	8013450 <etharp_request_dst>
 80134a8:	4603      	mov	r3, r0
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	3708      	adds	r7, #8
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bd80      	pop	{r7, pc}
 80134b2:	bf00      	nop
 80134b4:	080197f0 	.word	0x080197f0

080134b8 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b08e      	sub	sp, #56	; 0x38
 80134bc:	af04      	add	r7, sp, #16
 80134be:	6078      	str	r0, [r7, #4]
 80134c0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80134c2:	4b87      	ldr	r3, [pc, #540]	; (80136e0 <icmp_input+0x228>)
 80134c4:	689b      	ldr	r3, [r3, #8]
 80134c6:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80134c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134ca:	781b      	ldrb	r3, [r3, #0]
 80134cc:	f003 030f 	and.w	r3, r3, #15
 80134d0:	b2db      	uxtb	r3, r3
 80134d2:	009b      	lsls	r3, r3, #2
 80134d4:	b2db      	uxtb	r3, r3
 80134d6:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 80134d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80134da:	2b13      	cmp	r3, #19
 80134dc:	f240 80e8 	bls.w	80136b0 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	895b      	ldrh	r3, [r3, #10]
 80134e4:	2b03      	cmp	r3, #3
 80134e6:	f240 80e5 	bls.w	80136b4 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	685b      	ldr	r3, [r3, #4]
 80134ee:	781b      	ldrb	r3, [r3, #0]
 80134f0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80134f4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	f000 80d2 	beq.w	80136a2 <icmp_input+0x1ea>
 80134fe:	2b08      	cmp	r3, #8
 8013500:	f040 80d2 	bne.w	80136a8 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8013504:	4b77      	ldr	r3, [pc, #476]	; (80136e4 <icmp_input+0x22c>)
 8013506:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013508:	4b75      	ldr	r3, [pc, #468]	; (80136e0 <icmp_input+0x228>)
 801350a:	695b      	ldr	r3, [r3, #20]
 801350c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013510:	2be0      	cmp	r3, #224	; 0xe0
 8013512:	f000 80d6 	beq.w	80136c2 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8013516:	4b72      	ldr	r3, [pc, #456]	; (80136e0 <icmp_input+0x228>)
 8013518:	695b      	ldr	r3, [r3, #20]
 801351a:	4a71      	ldr	r2, [pc, #452]	; (80136e0 <icmp_input+0x228>)
 801351c:	6812      	ldr	r2, [r2, #0]
 801351e:	4611      	mov	r1, r2
 8013520:	4618      	mov	r0, r3
 8013522:	f000 fc13 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 8013526:	4603      	mov	r3, r0
 8013528:	2b00      	cmp	r3, #0
 801352a:	f040 80cc 	bne.w	80136c6 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	891b      	ldrh	r3, [r3, #8]
 8013532:	2b07      	cmp	r3, #7
 8013534:	f240 80c0 	bls.w	80136b8 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8013538:	6878      	ldr	r0, [r7, #4]
 801353a:	f7f6 ff06 	bl	800a34a <inet_chksum_pbuf>
 801353e:	4603      	mov	r3, r0
 8013540:	2b00      	cmp	r3, #0
 8013542:	d003      	beq.n	801354c <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8013544:	6878      	ldr	r0, [r7, #4]
 8013546:	f7f8 fa79 	bl	800ba3c <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 801354a:	e0c5      	b.n	80136d8 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801354c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801354e:	330e      	adds	r3, #14
 8013550:	4619      	mov	r1, r3
 8013552:	6878      	ldr	r0, [r7, #4]
 8013554:	f7f8 f9dc 	bl	800b910 <pbuf_add_header>
 8013558:	4603      	mov	r3, r0
 801355a:	2b00      	cmp	r3, #0
 801355c:	d04b      	beq.n	80135f6 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	891a      	ldrh	r2, [r3, #8]
 8013562:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013564:	4413      	add	r3, r2
 8013566:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	891b      	ldrh	r3, [r3, #8]
 801356c:	8b7a      	ldrh	r2, [r7, #26]
 801356e:	429a      	cmp	r2, r3
 8013570:	f0c0 80ab 	bcc.w	80136ca <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8013574:	8b7b      	ldrh	r3, [r7, #26]
 8013576:	f44f 7220 	mov.w	r2, #640	; 0x280
 801357a:	4619      	mov	r1, r3
 801357c:	200e      	movs	r0, #14
 801357e:	f7f7 ff79 	bl	800b474 <pbuf_alloc>
 8013582:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8013584:	697b      	ldr	r3, [r7, #20]
 8013586:	2b00      	cmp	r3, #0
 8013588:	f000 80a1 	beq.w	80136ce <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801358c:	697b      	ldr	r3, [r7, #20]
 801358e:	895b      	ldrh	r3, [r3, #10]
 8013590:	461a      	mov	r2, r3
 8013592:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013594:	3308      	adds	r3, #8
 8013596:	429a      	cmp	r2, r3
 8013598:	d203      	bcs.n	80135a2 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801359a:	6978      	ldr	r0, [r7, #20]
 801359c:	f7f8 fa4e 	bl	800ba3c <pbuf_free>
          goto icmperr;
 80135a0:	e096      	b.n	80136d0 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80135a2:	697b      	ldr	r3, [r7, #20]
 80135a4:	685b      	ldr	r3, [r3, #4]
 80135a6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80135a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80135aa:	4618      	mov	r0, r3
 80135ac:	f001 fbe2 	bl	8014d74 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80135b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80135b2:	4619      	mov	r1, r3
 80135b4:	6978      	ldr	r0, [r7, #20]
 80135b6:	f7f8 f9bb 	bl	800b930 <pbuf_remove_header>
 80135ba:	4603      	mov	r3, r0
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d009      	beq.n	80135d4 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80135c0:	4b49      	ldr	r3, [pc, #292]	; (80136e8 <icmp_input+0x230>)
 80135c2:	22b6      	movs	r2, #182	; 0xb6
 80135c4:	4949      	ldr	r1, [pc, #292]	; (80136ec <icmp_input+0x234>)
 80135c6:	484a      	ldr	r0, [pc, #296]	; (80136f0 <icmp_input+0x238>)
 80135c8:	f001 fbea 	bl	8014da0 <iprintf>
          pbuf_free(r);
 80135cc:	6978      	ldr	r0, [r7, #20]
 80135ce:	f7f8 fa35 	bl	800ba3c <pbuf_free>
          goto icmperr;
 80135d2:	e07d      	b.n	80136d0 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80135d4:	6879      	ldr	r1, [r7, #4]
 80135d6:	6978      	ldr	r0, [r7, #20]
 80135d8:	f7f8 fb58 	bl	800bc8c <pbuf_copy>
 80135dc:	4603      	mov	r3, r0
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d003      	beq.n	80135ea <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80135e2:	6978      	ldr	r0, [r7, #20]
 80135e4:	f7f8 fa2a 	bl	800ba3c <pbuf_free>
          goto icmperr;
 80135e8:	e072      	b.n	80136d0 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 80135ea:	6878      	ldr	r0, [r7, #4]
 80135ec:	f7f8 fa26 	bl	800ba3c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80135f0:	697b      	ldr	r3, [r7, #20]
 80135f2:	607b      	str	r3, [r7, #4]
 80135f4:	e00f      	b.n	8013616 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80135f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80135f8:	330e      	adds	r3, #14
 80135fa:	4619      	mov	r1, r3
 80135fc:	6878      	ldr	r0, [r7, #4]
 80135fe:	f7f8 f997 	bl	800b930 <pbuf_remove_header>
 8013602:	4603      	mov	r3, r0
 8013604:	2b00      	cmp	r3, #0
 8013606:	d006      	beq.n	8013616 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8013608:	4b37      	ldr	r3, [pc, #220]	; (80136e8 <icmp_input+0x230>)
 801360a:	22c7      	movs	r2, #199	; 0xc7
 801360c:	4939      	ldr	r1, [pc, #228]	; (80136f4 <icmp_input+0x23c>)
 801360e:	4838      	ldr	r0, [pc, #224]	; (80136f0 <icmp_input+0x238>)
 8013610:	f001 fbc6 	bl	8014da0 <iprintf>
          goto icmperr;
 8013614:	e05c      	b.n	80136d0 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	685b      	ldr	r3, [r3, #4]
 801361a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801361c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801361e:	4619      	mov	r1, r3
 8013620:	6878      	ldr	r0, [r7, #4]
 8013622:	f7f8 f975 	bl	800b910 <pbuf_add_header>
 8013626:	4603      	mov	r3, r0
 8013628:	2b00      	cmp	r3, #0
 801362a:	d13c      	bne.n	80136a6 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	685b      	ldr	r3, [r3, #4]
 8013630:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8013632:	69fb      	ldr	r3, [r7, #28]
 8013634:	681a      	ldr	r2, [r3, #0]
 8013636:	68fb      	ldr	r3, [r7, #12]
 8013638:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801363a:	4b29      	ldr	r3, [pc, #164]	; (80136e0 <icmp_input+0x228>)
 801363c:	691a      	ldr	r2, [r3, #16]
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8013642:	693b      	ldr	r3, [r7, #16]
 8013644:	2200      	movs	r2, #0
 8013646:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8013648:	693b      	ldr	r3, [r7, #16]
 801364a:	885b      	ldrh	r3, [r3, #2]
 801364c:	b29b      	uxth	r3, r3
 801364e:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8013652:	4293      	cmp	r3, r2
 8013654:	d907      	bls.n	8013666 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8013656:	693b      	ldr	r3, [r7, #16]
 8013658:	885b      	ldrh	r3, [r3, #2]
 801365a:	b29b      	uxth	r3, r3
 801365c:	3309      	adds	r3, #9
 801365e:	b29a      	uxth	r2, r3
 8013660:	693b      	ldr	r3, [r7, #16]
 8013662:	805a      	strh	r2, [r3, #2]
 8013664:	e006      	b.n	8013674 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8013666:	693b      	ldr	r3, [r7, #16]
 8013668:	885b      	ldrh	r3, [r3, #2]
 801366a:	b29b      	uxth	r3, r3
 801366c:	3308      	adds	r3, #8
 801366e:	b29a      	uxth	r2, r3
 8013670:	693b      	ldr	r3, [r7, #16]
 8013672:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8013674:	68fb      	ldr	r3, [r7, #12]
 8013676:	22ff      	movs	r2, #255	; 0xff
 8013678:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	2200      	movs	r2, #0
 801367e:	729a      	strb	r2, [r3, #10]
 8013680:	2200      	movs	r2, #0
 8013682:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8013684:	683b      	ldr	r3, [r7, #0]
 8013686:	9302      	str	r3, [sp, #8]
 8013688:	2301      	movs	r3, #1
 801368a:	9301      	str	r3, [sp, #4]
 801368c:	2300      	movs	r3, #0
 801368e:	9300      	str	r3, [sp, #0]
 8013690:	23ff      	movs	r3, #255	; 0xff
 8013692:	2200      	movs	r2, #0
 8013694:	69f9      	ldr	r1, [r7, #28]
 8013696:	6878      	ldr	r0, [r7, #4]
 8013698:	f000 fa80 	bl	8013b9c <ip4_output_if>
 801369c:	4603      	mov	r3, r0
 801369e:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80136a0:	e001      	b.n	80136a6 <icmp_input+0x1ee>
      break;
 80136a2:	bf00      	nop
 80136a4:	e000      	b.n	80136a8 <icmp_input+0x1f0>
      break;
 80136a6:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80136a8:	6878      	ldr	r0, [r7, #4]
 80136aa:	f7f8 f9c7 	bl	800ba3c <pbuf_free>
  return;
 80136ae:	e013      	b.n	80136d8 <icmp_input+0x220>
    goto lenerr;
 80136b0:	bf00      	nop
 80136b2:	e002      	b.n	80136ba <icmp_input+0x202>
    goto lenerr;
 80136b4:	bf00      	nop
 80136b6:	e000      	b.n	80136ba <icmp_input+0x202>
        goto lenerr;
 80136b8:	bf00      	nop
lenerr:
  pbuf_free(p);
 80136ba:	6878      	ldr	r0, [r7, #4]
 80136bc:	f7f8 f9be 	bl	800ba3c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80136c0:	e00a      	b.n	80136d8 <icmp_input+0x220>
        goto icmperr;
 80136c2:	bf00      	nop
 80136c4:	e004      	b.n	80136d0 <icmp_input+0x218>
        goto icmperr;
 80136c6:	bf00      	nop
 80136c8:	e002      	b.n	80136d0 <icmp_input+0x218>
          goto icmperr;
 80136ca:	bf00      	nop
 80136cc:	e000      	b.n	80136d0 <icmp_input+0x218>
          goto icmperr;
 80136ce:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80136d0:	6878      	ldr	r0, [r7, #4]
 80136d2:	f7f8 f9b3 	bl	800ba3c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80136d6:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80136d8:	3728      	adds	r7, #40	; 0x28
 80136da:	46bd      	mov	sp, r7
 80136dc:	bd80      	pop	{r7, pc}
 80136de:	bf00      	nop
 80136e0:	24000714 	.word	0x24000714
 80136e4:	24000728 	.word	0x24000728
 80136e8:	080184ac 	.word	0x080184ac
 80136ec:	080184e4 	.word	0x080184e4
 80136f0:	0801851c 	.word	0x0801851c
 80136f4:	08018544 	.word	0x08018544

080136f8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80136f8:	b580      	push	{r7, lr}
 80136fa:	b082      	sub	sp, #8
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	6078      	str	r0, [r7, #4]
 8013700:	460b      	mov	r3, r1
 8013702:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8013704:	78fb      	ldrb	r3, [r7, #3]
 8013706:	461a      	mov	r2, r3
 8013708:	2103      	movs	r1, #3
 801370a:	6878      	ldr	r0, [r7, #4]
 801370c:	f000 f814 	bl	8013738 <icmp_send_response>
}
 8013710:	bf00      	nop
 8013712:	3708      	adds	r7, #8
 8013714:	46bd      	mov	sp, r7
 8013716:	bd80      	pop	{r7, pc}

08013718 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8013718:	b580      	push	{r7, lr}
 801371a:	b082      	sub	sp, #8
 801371c:	af00      	add	r7, sp, #0
 801371e:	6078      	str	r0, [r7, #4]
 8013720:	460b      	mov	r3, r1
 8013722:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8013724:	78fb      	ldrb	r3, [r7, #3]
 8013726:	461a      	mov	r2, r3
 8013728:	210b      	movs	r1, #11
 801372a:	6878      	ldr	r0, [r7, #4]
 801372c:	f000 f804 	bl	8013738 <icmp_send_response>
}
 8013730:	bf00      	nop
 8013732:	3708      	adds	r7, #8
 8013734:	46bd      	mov	sp, r7
 8013736:	bd80      	pop	{r7, pc}

08013738 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8013738:	b580      	push	{r7, lr}
 801373a:	b08c      	sub	sp, #48	; 0x30
 801373c:	af04      	add	r7, sp, #16
 801373e:	6078      	str	r0, [r7, #4]
 8013740:	460b      	mov	r3, r1
 8013742:	70fb      	strb	r3, [r7, #3]
 8013744:	4613      	mov	r3, r2
 8013746:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8013748:	f44f 7220 	mov.w	r2, #640	; 0x280
 801374c:	2124      	movs	r1, #36	; 0x24
 801374e:	2022      	movs	r0, #34	; 0x22
 8013750:	f7f7 fe90 	bl	800b474 <pbuf_alloc>
 8013754:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8013756:	69fb      	ldr	r3, [r7, #28]
 8013758:	2b00      	cmp	r3, #0
 801375a:	d056      	beq.n	801380a <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801375c:	69fb      	ldr	r3, [r7, #28]
 801375e:	895b      	ldrh	r3, [r3, #10]
 8013760:	2b23      	cmp	r3, #35	; 0x23
 8013762:	d806      	bhi.n	8013772 <icmp_send_response+0x3a>
 8013764:	4b2b      	ldr	r3, [pc, #172]	; (8013814 <icmp_send_response+0xdc>)
 8013766:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801376a:	492b      	ldr	r1, [pc, #172]	; (8013818 <icmp_send_response+0xe0>)
 801376c:	482b      	ldr	r0, [pc, #172]	; (801381c <icmp_send_response+0xe4>)
 801376e:	f001 fb17 	bl	8014da0 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	685b      	ldr	r3, [r3, #4]
 8013776:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8013778:	69fb      	ldr	r3, [r7, #28]
 801377a:	685b      	ldr	r3, [r3, #4]
 801377c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801377e:	697b      	ldr	r3, [r7, #20]
 8013780:	78fa      	ldrb	r2, [r7, #3]
 8013782:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8013784:	697b      	ldr	r3, [r7, #20]
 8013786:	78ba      	ldrb	r2, [r7, #2]
 8013788:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801378a:	697b      	ldr	r3, [r7, #20]
 801378c:	2200      	movs	r2, #0
 801378e:	711a      	strb	r2, [r3, #4]
 8013790:	2200      	movs	r2, #0
 8013792:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8013794:	697b      	ldr	r3, [r7, #20]
 8013796:	2200      	movs	r2, #0
 8013798:	719a      	strb	r2, [r3, #6]
 801379a:	2200      	movs	r2, #0
 801379c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801379e:	69fb      	ldr	r3, [r7, #28]
 80137a0:	685b      	ldr	r3, [r3, #4]
 80137a2:	f103 0008 	add.w	r0, r3, #8
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	685b      	ldr	r3, [r3, #4]
 80137aa:	221c      	movs	r2, #28
 80137ac:	4619      	mov	r1, r3
 80137ae:	f001 fae1 	bl	8014d74 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80137b2:	69bb      	ldr	r3, [r7, #24]
 80137b4:	68db      	ldr	r3, [r3, #12]
 80137b6:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80137b8:	f107 030c 	add.w	r3, r7, #12
 80137bc:	4618      	mov	r0, r3
 80137be:	f000 f82f 	bl	8013820 <ip4_route>
 80137c2:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80137c4:	693b      	ldr	r3, [r7, #16]
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d01b      	beq.n	8013802 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80137ca:	697b      	ldr	r3, [r7, #20]
 80137cc:	2200      	movs	r2, #0
 80137ce:	709a      	strb	r2, [r3, #2]
 80137d0:	2200      	movs	r2, #0
 80137d2:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80137d4:	69fb      	ldr	r3, [r7, #28]
 80137d6:	895b      	ldrh	r3, [r3, #10]
 80137d8:	4619      	mov	r1, r3
 80137da:	6978      	ldr	r0, [r7, #20]
 80137dc:	f7f6 fda3 	bl	800a326 <inet_chksum>
 80137e0:	4603      	mov	r3, r0
 80137e2:	461a      	mov	r2, r3
 80137e4:	697b      	ldr	r3, [r7, #20]
 80137e6:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80137e8:	f107 020c 	add.w	r2, r7, #12
 80137ec:	693b      	ldr	r3, [r7, #16]
 80137ee:	9302      	str	r3, [sp, #8]
 80137f0:	2301      	movs	r3, #1
 80137f2:	9301      	str	r3, [sp, #4]
 80137f4:	2300      	movs	r3, #0
 80137f6:	9300      	str	r3, [sp, #0]
 80137f8:	23ff      	movs	r3, #255	; 0xff
 80137fa:	2100      	movs	r1, #0
 80137fc:	69f8      	ldr	r0, [r7, #28]
 80137fe:	f000 f9cd 	bl	8013b9c <ip4_output_if>
  }
  pbuf_free(q);
 8013802:	69f8      	ldr	r0, [r7, #28]
 8013804:	f7f8 f91a 	bl	800ba3c <pbuf_free>
 8013808:	e000      	b.n	801380c <icmp_send_response+0xd4>
    return;
 801380a:	bf00      	nop
}
 801380c:	3720      	adds	r7, #32
 801380e:	46bd      	mov	sp, r7
 8013810:	bd80      	pop	{r7, pc}
 8013812:	bf00      	nop
 8013814:	080184ac 	.word	0x080184ac
 8013818:	08018578 	.word	0x08018578
 801381c:	0801851c 	.word	0x0801851c

08013820 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8013820:	b480      	push	{r7}
 8013822:	b085      	sub	sp, #20
 8013824:	af00      	add	r7, sp, #0
 8013826:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8013828:	4b33      	ldr	r3, [pc, #204]	; (80138f8 <ip4_route+0xd8>)
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	60fb      	str	r3, [r7, #12]
 801382e:	e036      	b.n	801389e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013836:	f003 0301 	and.w	r3, r3, #1
 801383a:	b2db      	uxtb	r3, r3
 801383c:	2b00      	cmp	r3, #0
 801383e:	d02b      	beq.n	8013898 <ip4_route+0x78>
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013846:	089b      	lsrs	r3, r3, #2
 8013848:	f003 0301 	and.w	r3, r3, #1
 801384c:	b2db      	uxtb	r3, r3
 801384e:	2b00      	cmp	r3, #0
 8013850:	d022      	beq.n	8013898 <ip4_route+0x78>
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	3304      	adds	r3, #4
 8013856:	681b      	ldr	r3, [r3, #0]
 8013858:	2b00      	cmp	r3, #0
 801385a:	d01d      	beq.n	8013898 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	681a      	ldr	r2, [r3, #0]
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	3304      	adds	r3, #4
 8013864:	681b      	ldr	r3, [r3, #0]
 8013866:	405a      	eors	r2, r3
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	3308      	adds	r3, #8
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	4013      	ands	r3, r2
 8013870:	2b00      	cmp	r3, #0
 8013872:	d101      	bne.n	8013878 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8013874:	68fb      	ldr	r3, [r7, #12]
 8013876:	e038      	b.n	80138ea <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8013878:	68fb      	ldr	r3, [r7, #12]
 801387a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801387e:	f003 0302 	and.w	r3, r3, #2
 8013882:	2b00      	cmp	r3, #0
 8013884:	d108      	bne.n	8013898 <ip4_route+0x78>
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	681a      	ldr	r2, [r3, #0]
 801388a:	68fb      	ldr	r3, [r7, #12]
 801388c:	330c      	adds	r3, #12
 801388e:	681b      	ldr	r3, [r3, #0]
 8013890:	429a      	cmp	r2, r3
 8013892:	d101      	bne.n	8013898 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8013894:	68fb      	ldr	r3, [r7, #12]
 8013896:	e028      	b.n	80138ea <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	60fb      	str	r3, [r7, #12]
 801389e:	68fb      	ldr	r3, [r7, #12]
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d1c5      	bne.n	8013830 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80138a4:	4b15      	ldr	r3, [pc, #84]	; (80138fc <ip4_route+0xdc>)
 80138a6:	681b      	ldr	r3, [r3, #0]
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d01a      	beq.n	80138e2 <ip4_route+0xc2>
 80138ac:	4b13      	ldr	r3, [pc, #76]	; (80138fc <ip4_route+0xdc>)
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80138b4:	f003 0301 	and.w	r3, r3, #1
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	d012      	beq.n	80138e2 <ip4_route+0xc2>
 80138bc:	4b0f      	ldr	r3, [pc, #60]	; (80138fc <ip4_route+0xdc>)
 80138be:	681b      	ldr	r3, [r3, #0]
 80138c0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80138c4:	f003 0304 	and.w	r3, r3, #4
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d00a      	beq.n	80138e2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80138cc:	4b0b      	ldr	r3, [pc, #44]	; (80138fc <ip4_route+0xdc>)
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	3304      	adds	r3, #4
 80138d2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d004      	beq.n	80138e2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	b2db      	uxtb	r3, r3
 80138de:	2b7f      	cmp	r3, #127	; 0x7f
 80138e0:	d101      	bne.n	80138e6 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80138e2:	2300      	movs	r3, #0
 80138e4:	e001      	b.n	80138ea <ip4_route+0xca>
  }

  return netif_default;
 80138e6:	4b05      	ldr	r3, [pc, #20]	; (80138fc <ip4_route+0xdc>)
 80138e8:	681b      	ldr	r3, [r3, #0]
}
 80138ea:	4618      	mov	r0, r3
 80138ec:	3714      	adds	r7, #20
 80138ee:	46bd      	mov	sp, r7
 80138f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138f4:	4770      	bx	lr
 80138f6:	bf00      	nop
 80138f8:	240035f4 	.word	0x240035f4
 80138fc:	240035f8 	.word	0x240035f8

08013900 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8013900:	b580      	push	{r7, lr}
 8013902:	b082      	sub	sp, #8
 8013904:	af00      	add	r7, sp, #0
 8013906:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801390e:	f003 0301 	and.w	r3, r3, #1
 8013912:	b2db      	uxtb	r3, r3
 8013914:	2b00      	cmp	r3, #0
 8013916:	d016      	beq.n	8013946 <ip4_input_accept+0x46>
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	3304      	adds	r3, #4
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	2b00      	cmp	r3, #0
 8013920:	d011      	beq.n	8013946 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013922:	4b0b      	ldr	r3, [pc, #44]	; (8013950 <ip4_input_accept+0x50>)
 8013924:	695a      	ldr	r2, [r3, #20]
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	3304      	adds	r3, #4
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	429a      	cmp	r2, r3
 801392e:	d008      	beq.n	8013942 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8013930:	4b07      	ldr	r3, [pc, #28]	; (8013950 <ip4_input_accept+0x50>)
 8013932:	695b      	ldr	r3, [r3, #20]
 8013934:	6879      	ldr	r1, [r7, #4]
 8013936:	4618      	mov	r0, r3
 8013938:	f000 fa08 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 801393c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801393e:	2b00      	cmp	r3, #0
 8013940:	d001      	beq.n	8013946 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8013942:	2301      	movs	r3, #1
 8013944:	e000      	b.n	8013948 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8013946:	2300      	movs	r3, #0
}
 8013948:	4618      	mov	r0, r3
 801394a:	3708      	adds	r7, #8
 801394c:	46bd      	mov	sp, r7
 801394e:	bd80      	pop	{r7, pc}
 8013950:	24000714 	.word	0x24000714

08013954 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b086      	sub	sp, #24
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
 801395c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	685b      	ldr	r3, [r3, #4]
 8013962:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8013964:	697b      	ldr	r3, [r7, #20]
 8013966:	781b      	ldrb	r3, [r3, #0]
 8013968:	091b      	lsrs	r3, r3, #4
 801396a:	b2db      	uxtb	r3, r3
 801396c:	2b04      	cmp	r3, #4
 801396e:	d004      	beq.n	801397a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8013970:	6878      	ldr	r0, [r7, #4]
 8013972:	f7f8 f863 	bl	800ba3c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8013976:	2300      	movs	r3, #0
 8013978:	e107      	b.n	8013b8a <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801397a:	697b      	ldr	r3, [r7, #20]
 801397c:	781b      	ldrb	r3, [r3, #0]
 801397e:	f003 030f 	and.w	r3, r3, #15
 8013982:	b2db      	uxtb	r3, r3
 8013984:	009b      	lsls	r3, r3, #2
 8013986:	b2db      	uxtb	r3, r3
 8013988:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801398a:	697b      	ldr	r3, [r7, #20]
 801398c:	885b      	ldrh	r3, [r3, #2]
 801398e:	b29b      	uxth	r3, r3
 8013990:	4618      	mov	r0, r3
 8013992:	f7f6 fc3d 	bl	800a210 <lwip_htons>
 8013996:	4603      	mov	r3, r0
 8013998:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801399a:	687b      	ldr	r3, [r7, #4]
 801399c:	891b      	ldrh	r3, [r3, #8]
 801399e:	89ba      	ldrh	r2, [r7, #12]
 80139a0:	429a      	cmp	r2, r3
 80139a2:	d204      	bcs.n	80139ae <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 80139a4:	89bb      	ldrh	r3, [r7, #12]
 80139a6:	4619      	mov	r1, r3
 80139a8:	6878      	ldr	r0, [r7, #4]
 80139aa:	f7f7 fec1 	bl	800b730 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	895b      	ldrh	r3, [r3, #10]
 80139b2:	89fa      	ldrh	r2, [r7, #14]
 80139b4:	429a      	cmp	r2, r3
 80139b6:	d807      	bhi.n	80139c8 <ip4_input+0x74>
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	891b      	ldrh	r3, [r3, #8]
 80139bc:	89ba      	ldrh	r2, [r7, #12]
 80139be:	429a      	cmp	r2, r3
 80139c0:	d802      	bhi.n	80139c8 <ip4_input+0x74>
 80139c2:	89fb      	ldrh	r3, [r7, #14]
 80139c4:	2b13      	cmp	r3, #19
 80139c6:	d804      	bhi.n	80139d2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80139c8:	6878      	ldr	r0, [r7, #4]
 80139ca:	f7f8 f837 	bl	800ba3c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80139ce:	2300      	movs	r3, #0
 80139d0:	e0db      	b.n	8013b8a <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80139d2:	697b      	ldr	r3, [r7, #20]
 80139d4:	691b      	ldr	r3, [r3, #16]
 80139d6:	4a6f      	ldr	r2, [pc, #444]	; (8013b94 <ip4_input+0x240>)
 80139d8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80139da:	697b      	ldr	r3, [r7, #20]
 80139dc:	68db      	ldr	r3, [r3, #12]
 80139de:	4a6d      	ldr	r2, [pc, #436]	; (8013b94 <ip4_input+0x240>)
 80139e0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80139e2:	4b6c      	ldr	r3, [pc, #432]	; (8013b94 <ip4_input+0x240>)
 80139e4:	695b      	ldr	r3, [r3, #20]
 80139e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80139ea:	2be0      	cmp	r3, #224	; 0xe0
 80139ec:	d112      	bne.n	8013a14 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80139ee:	683b      	ldr	r3, [r7, #0]
 80139f0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80139f4:	f003 0301 	and.w	r3, r3, #1
 80139f8:	b2db      	uxtb	r3, r3
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d007      	beq.n	8013a0e <ip4_input+0xba>
 80139fe:	683b      	ldr	r3, [r7, #0]
 8013a00:	3304      	adds	r3, #4
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	d002      	beq.n	8013a0e <ip4_input+0xba>
      netif = inp;
 8013a08:	683b      	ldr	r3, [r7, #0]
 8013a0a:	613b      	str	r3, [r7, #16]
 8013a0c:	e02a      	b.n	8013a64 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013a0e:	2300      	movs	r3, #0
 8013a10:	613b      	str	r3, [r7, #16]
 8013a12:	e027      	b.n	8013a64 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8013a14:	6838      	ldr	r0, [r7, #0]
 8013a16:	f7ff ff73 	bl	8013900 <ip4_input_accept>
 8013a1a:	4603      	mov	r3, r0
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d002      	beq.n	8013a26 <ip4_input+0xd2>
      netif = inp;
 8013a20:	683b      	ldr	r3, [r7, #0]
 8013a22:	613b      	str	r3, [r7, #16]
 8013a24:	e01e      	b.n	8013a64 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013a26:	2300      	movs	r3, #0
 8013a28:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8013a2a:	4b5a      	ldr	r3, [pc, #360]	; (8013b94 <ip4_input+0x240>)
 8013a2c:	695b      	ldr	r3, [r3, #20]
 8013a2e:	b2db      	uxtb	r3, r3
 8013a30:	2b7f      	cmp	r3, #127	; 0x7f
 8013a32:	d017      	beq.n	8013a64 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8013a34:	4b58      	ldr	r3, [pc, #352]	; (8013b98 <ip4_input+0x244>)
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	613b      	str	r3, [r7, #16]
 8013a3a:	e00e      	b.n	8013a5a <ip4_input+0x106>
          if (netif == inp) {
 8013a3c:	693a      	ldr	r2, [r7, #16]
 8013a3e:	683b      	ldr	r3, [r7, #0]
 8013a40:	429a      	cmp	r2, r3
 8013a42:	d006      	beq.n	8013a52 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8013a44:	6938      	ldr	r0, [r7, #16]
 8013a46:	f7ff ff5b 	bl	8013900 <ip4_input_accept>
 8013a4a:	4603      	mov	r3, r0
 8013a4c:	2b00      	cmp	r3, #0
 8013a4e:	d108      	bne.n	8013a62 <ip4_input+0x10e>
 8013a50:	e000      	b.n	8013a54 <ip4_input+0x100>
            continue;
 8013a52:	bf00      	nop
        NETIF_FOREACH(netif) {
 8013a54:	693b      	ldr	r3, [r7, #16]
 8013a56:	681b      	ldr	r3, [r3, #0]
 8013a58:	613b      	str	r3, [r7, #16]
 8013a5a:	693b      	ldr	r3, [r7, #16]
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d1ed      	bne.n	8013a3c <ip4_input+0xe8>
 8013a60:	e000      	b.n	8013a64 <ip4_input+0x110>
            break;
 8013a62:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013a64:	4b4b      	ldr	r3, [pc, #300]	; (8013b94 <ip4_input+0x240>)
 8013a66:	691b      	ldr	r3, [r3, #16]
 8013a68:	6839      	ldr	r1, [r7, #0]
 8013a6a:	4618      	mov	r0, r3
 8013a6c:	f000 f96e 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 8013a70:	4603      	mov	r3, r0
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d105      	bne.n	8013a82 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8013a76:	4b47      	ldr	r3, [pc, #284]	; (8013b94 <ip4_input+0x240>)
 8013a78:	691b      	ldr	r3, [r3, #16]
 8013a7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013a7e:	2be0      	cmp	r3, #224	; 0xe0
 8013a80:	d104      	bne.n	8013a8c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8013a82:	6878      	ldr	r0, [r7, #4]
 8013a84:	f7f7 ffda 	bl	800ba3c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8013a88:	2300      	movs	r3, #0
 8013a8a:	e07e      	b.n	8013b8a <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013a8c:	693b      	ldr	r3, [r7, #16]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d104      	bne.n	8013a9c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8013a92:	6878      	ldr	r0, [r7, #4]
 8013a94:	f7f7 ffd2 	bl	800ba3c <pbuf_free>
    return ERR_OK;
 8013a98:	2300      	movs	r3, #0
 8013a9a:	e076      	b.n	8013b8a <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8013a9c:	697b      	ldr	r3, [r7, #20]
 8013a9e:	88db      	ldrh	r3, [r3, #6]
 8013aa0:	b29b      	uxth	r3, r3
 8013aa2:	461a      	mov	r2, r3
 8013aa4:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8013aa8:	4013      	ands	r3, r2
 8013aaa:	2b00      	cmp	r3, #0
 8013aac:	d00b      	beq.n	8013ac6 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8013aae:	6878      	ldr	r0, [r7, #4]
 8013ab0:	f000 fd24 	bl	80144fc <ip4_reass>
 8013ab4:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d101      	bne.n	8013ac0 <ip4_input+0x16c>
      return ERR_OK;
 8013abc:	2300      	movs	r3, #0
 8013abe:	e064      	b.n	8013b8a <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	685b      	ldr	r3, [r3, #4]
 8013ac4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8013ac6:	4a33      	ldr	r2, [pc, #204]	; (8013b94 <ip4_input+0x240>)
 8013ac8:	693b      	ldr	r3, [r7, #16]
 8013aca:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8013acc:	4a31      	ldr	r2, [pc, #196]	; (8013b94 <ip4_input+0x240>)
 8013ace:	683b      	ldr	r3, [r7, #0]
 8013ad0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8013ad2:	4a30      	ldr	r2, [pc, #192]	; (8013b94 <ip4_input+0x240>)
 8013ad4:	697b      	ldr	r3, [r7, #20]
 8013ad6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8013ad8:	697b      	ldr	r3, [r7, #20]
 8013ada:	781b      	ldrb	r3, [r3, #0]
 8013adc:	f003 030f 	and.w	r3, r3, #15
 8013ae0:	b2db      	uxtb	r3, r3
 8013ae2:	009b      	lsls	r3, r3, #2
 8013ae4:	b2db      	uxtb	r3, r3
 8013ae6:	b29a      	uxth	r2, r3
 8013ae8:	4b2a      	ldr	r3, [pc, #168]	; (8013b94 <ip4_input+0x240>)
 8013aea:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8013aec:	89fb      	ldrh	r3, [r7, #14]
 8013aee:	4619      	mov	r1, r3
 8013af0:	6878      	ldr	r0, [r7, #4]
 8013af2:	f7f7 ff1d 	bl	800b930 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8013af6:	697b      	ldr	r3, [r7, #20]
 8013af8:	7a5b      	ldrb	r3, [r3, #9]
 8013afa:	2b11      	cmp	r3, #17
 8013afc:	d006      	beq.n	8013b0c <ip4_input+0x1b8>
 8013afe:	2b11      	cmp	r3, #17
 8013b00:	dc13      	bgt.n	8013b2a <ip4_input+0x1d6>
 8013b02:	2b01      	cmp	r3, #1
 8013b04:	d00c      	beq.n	8013b20 <ip4_input+0x1cc>
 8013b06:	2b06      	cmp	r3, #6
 8013b08:	d005      	beq.n	8013b16 <ip4_input+0x1c2>
 8013b0a:	e00e      	b.n	8013b2a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8013b0c:	6839      	ldr	r1, [r7, #0]
 8013b0e:	6878      	ldr	r0, [r7, #4]
 8013b10:	f7fe fc42 	bl	8012398 <udp_input>
        break;
 8013b14:	e026      	b.n	8013b64 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8013b16:	6839      	ldr	r1, [r7, #0]
 8013b18:	6878      	ldr	r0, [r7, #4]
 8013b1a:	f7fa f867 	bl	800dbec <tcp_input>
        break;
 8013b1e:	e021      	b.n	8013b64 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8013b20:	6839      	ldr	r1, [r7, #0]
 8013b22:	6878      	ldr	r0, [r7, #4]
 8013b24:	f7ff fcc8 	bl	80134b8 <icmp_input>
        break;
 8013b28:	e01c      	b.n	8013b64 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013b2a:	4b1a      	ldr	r3, [pc, #104]	; (8013b94 <ip4_input+0x240>)
 8013b2c:	695b      	ldr	r3, [r3, #20]
 8013b2e:	6939      	ldr	r1, [r7, #16]
 8013b30:	4618      	mov	r0, r3
 8013b32:	f000 f90b 	bl	8013d4c <ip4_addr_isbroadcast_u32>
 8013b36:	4603      	mov	r3, r0
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d10f      	bne.n	8013b5c <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013b3c:	4b15      	ldr	r3, [pc, #84]	; (8013b94 <ip4_input+0x240>)
 8013b3e:	695b      	ldr	r3, [r3, #20]
 8013b40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013b44:	2be0      	cmp	r3, #224	; 0xe0
 8013b46:	d009      	beq.n	8013b5c <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8013b48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013b4c:	4619      	mov	r1, r3
 8013b4e:	6878      	ldr	r0, [r7, #4]
 8013b50:	f7f7 ff61 	bl	800ba16 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013b54:	2102      	movs	r1, #2
 8013b56:	6878      	ldr	r0, [r7, #4]
 8013b58:	f7ff fdce 	bl	80136f8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8013b5c:	6878      	ldr	r0, [r7, #4]
 8013b5e:	f7f7 ff6d 	bl	800ba3c <pbuf_free>
        break;
 8013b62:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8013b64:	4b0b      	ldr	r3, [pc, #44]	; (8013b94 <ip4_input+0x240>)
 8013b66:	2200      	movs	r2, #0
 8013b68:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8013b6a:	4b0a      	ldr	r3, [pc, #40]	; (8013b94 <ip4_input+0x240>)
 8013b6c:	2200      	movs	r2, #0
 8013b6e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8013b70:	4b08      	ldr	r3, [pc, #32]	; (8013b94 <ip4_input+0x240>)
 8013b72:	2200      	movs	r2, #0
 8013b74:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8013b76:	4b07      	ldr	r3, [pc, #28]	; (8013b94 <ip4_input+0x240>)
 8013b78:	2200      	movs	r2, #0
 8013b7a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8013b7c:	4b05      	ldr	r3, [pc, #20]	; (8013b94 <ip4_input+0x240>)
 8013b7e:	2200      	movs	r2, #0
 8013b80:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8013b82:	4b04      	ldr	r3, [pc, #16]	; (8013b94 <ip4_input+0x240>)
 8013b84:	2200      	movs	r2, #0
 8013b86:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8013b88:	2300      	movs	r3, #0
}
 8013b8a:	4618      	mov	r0, r3
 8013b8c:	3718      	adds	r7, #24
 8013b8e:	46bd      	mov	sp, r7
 8013b90:	bd80      	pop	{r7, pc}
 8013b92:	bf00      	nop
 8013b94:	24000714 	.word	0x24000714
 8013b98:	240035f4 	.word	0x240035f4

08013b9c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8013b9c:	b580      	push	{r7, lr}
 8013b9e:	b08a      	sub	sp, #40	; 0x28
 8013ba0:	af04      	add	r7, sp, #16
 8013ba2:	60f8      	str	r0, [r7, #12]
 8013ba4:	60b9      	str	r1, [r7, #8]
 8013ba6:	607a      	str	r2, [r7, #4]
 8013ba8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8013baa:	68bb      	ldr	r3, [r7, #8]
 8013bac:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d009      	beq.n	8013bc8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8013bb4:	68bb      	ldr	r3, [r7, #8]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d003      	beq.n	8013bc2 <ip4_output_if+0x26>
 8013bba:	68bb      	ldr	r3, [r7, #8]
 8013bbc:	681b      	ldr	r3, [r3, #0]
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d102      	bne.n	8013bc8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8013bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bc4:	3304      	adds	r3, #4
 8013bc6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8013bc8:	78fa      	ldrb	r2, [r7, #3]
 8013bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bcc:	9302      	str	r3, [sp, #8]
 8013bce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8013bd2:	9301      	str	r3, [sp, #4]
 8013bd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013bd8:	9300      	str	r3, [sp, #0]
 8013bda:	4613      	mov	r3, r2
 8013bdc:	687a      	ldr	r2, [r7, #4]
 8013bde:	6979      	ldr	r1, [r7, #20]
 8013be0:	68f8      	ldr	r0, [r7, #12]
 8013be2:	f000 f805 	bl	8013bf0 <ip4_output_if_src>
 8013be6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8013be8:	4618      	mov	r0, r3
 8013bea:	3718      	adds	r7, #24
 8013bec:	46bd      	mov	sp, r7
 8013bee:	bd80      	pop	{r7, pc}

08013bf0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8013bf0:	b580      	push	{r7, lr}
 8013bf2:	b088      	sub	sp, #32
 8013bf4:	af00      	add	r7, sp, #0
 8013bf6:	60f8      	str	r0, [r7, #12]
 8013bf8:	60b9      	str	r1, [r7, #8]
 8013bfa:	607a      	str	r2, [r7, #4]
 8013bfc:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	7b9b      	ldrb	r3, [r3, #14]
 8013c02:	2b01      	cmp	r3, #1
 8013c04:	d006      	beq.n	8013c14 <ip4_output_if_src+0x24>
 8013c06:	4b4b      	ldr	r3, [pc, #300]	; (8013d34 <ip4_output_if_src+0x144>)
 8013c08:	f44f 7255 	mov.w	r2, #852	; 0x354
 8013c0c:	494a      	ldr	r1, [pc, #296]	; (8013d38 <ip4_output_if_src+0x148>)
 8013c0e:	484b      	ldr	r0, [pc, #300]	; (8013d3c <ip4_output_if_src+0x14c>)
 8013c10:	f001 f8c6 	bl	8014da0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d060      	beq.n	8013cdc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8013c1a:	2314      	movs	r3, #20
 8013c1c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8013c1e:	2114      	movs	r1, #20
 8013c20:	68f8      	ldr	r0, [r7, #12]
 8013c22:	f7f7 fe75 	bl	800b910 <pbuf_add_header>
 8013c26:	4603      	mov	r3, r0
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	d002      	beq.n	8013c32 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013c2c:	f06f 0301 	mvn.w	r3, #1
 8013c30:	e07c      	b.n	8013d2c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	685b      	ldr	r3, [r3, #4]
 8013c36:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	895b      	ldrh	r3, [r3, #10]
 8013c3c:	2b13      	cmp	r3, #19
 8013c3e:	d806      	bhi.n	8013c4e <ip4_output_if_src+0x5e>
 8013c40:	4b3c      	ldr	r3, [pc, #240]	; (8013d34 <ip4_output_if_src+0x144>)
 8013c42:	f44f 7262 	mov.w	r2, #904	; 0x388
 8013c46:	493e      	ldr	r1, [pc, #248]	; (8013d40 <ip4_output_if_src+0x150>)
 8013c48:	483c      	ldr	r0, [pc, #240]	; (8013d3c <ip4_output_if_src+0x14c>)
 8013c4a:	f001 f8a9 	bl	8014da0 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8013c4e:	69fb      	ldr	r3, [r7, #28]
 8013c50:	78fa      	ldrb	r2, [r7, #3]
 8013c52:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8013c54:	69fb      	ldr	r3, [r7, #28]
 8013c56:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8013c5a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	681a      	ldr	r2, [r3, #0]
 8013c60:	69fb      	ldr	r3, [r7, #28]
 8013c62:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8013c64:	8b7b      	ldrh	r3, [r7, #26]
 8013c66:	089b      	lsrs	r3, r3, #2
 8013c68:	b29b      	uxth	r3, r3
 8013c6a:	b2db      	uxtb	r3, r3
 8013c6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013c70:	b2da      	uxtb	r2, r3
 8013c72:	69fb      	ldr	r3, [r7, #28]
 8013c74:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8013c76:	69fb      	ldr	r3, [r7, #28]
 8013c78:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8013c7c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	891b      	ldrh	r3, [r3, #8]
 8013c82:	4618      	mov	r0, r3
 8013c84:	f7f6 fac4 	bl	800a210 <lwip_htons>
 8013c88:	4603      	mov	r3, r0
 8013c8a:	461a      	mov	r2, r3
 8013c8c:	69fb      	ldr	r3, [r7, #28]
 8013c8e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8013c90:	69fb      	ldr	r3, [r7, #28]
 8013c92:	2200      	movs	r2, #0
 8013c94:	719a      	strb	r2, [r3, #6]
 8013c96:	2200      	movs	r2, #0
 8013c98:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8013c9a:	4b2a      	ldr	r3, [pc, #168]	; (8013d44 <ip4_output_if_src+0x154>)
 8013c9c:	881b      	ldrh	r3, [r3, #0]
 8013c9e:	4618      	mov	r0, r3
 8013ca0:	f7f6 fab6 	bl	800a210 <lwip_htons>
 8013ca4:	4603      	mov	r3, r0
 8013ca6:	461a      	mov	r2, r3
 8013ca8:	69fb      	ldr	r3, [r7, #28]
 8013caa:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8013cac:	4b25      	ldr	r3, [pc, #148]	; (8013d44 <ip4_output_if_src+0x154>)
 8013cae:	881b      	ldrh	r3, [r3, #0]
 8013cb0:	3301      	adds	r3, #1
 8013cb2:	b29a      	uxth	r2, r3
 8013cb4:	4b23      	ldr	r3, [pc, #140]	; (8013d44 <ip4_output_if_src+0x154>)
 8013cb6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d104      	bne.n	8013cc8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8013cbe:	4b22      	ldr	r3, [pc, #136]	; (8013d48 <ip4_output_if_src+0x158>)
 8013cc0:	681a      	ldr	r2, [r3, #0]
 8013cc2:	69fb      	ldr	r3, [r7, #28]
 8013cc4:	60da      	str	r2, [r3, #12]
 8013cc6:	e003      	b.n	8013cd0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8013cc8:	68bb      	ldr	r3, [r7, #8]
 8013cca:	681a      	ldr	r2, [r3, #0]
 8013ccc:	69fb      	ldr	r3, [r7, #28]
 8013cce:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8013cd0:	69fb      	ldr	r3, [r7, #28]
 8013cd2:	2200      	movs	r2, #0
 8013cd4:	729a      	strb	r2, [r3, #10]
 8013cd6:	2200      	movs	r2, #0
 8013cd8:	72da      	strb	r2, [r3, #11]
 8013cda:	e00f      	b.n	8013cfc <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8013cdc:	68fb      	ldr	r3, [r7, #12]
 8013cde:	895b      	ldrh	r3, [r3, #10]
 8013ce0:	2b13      	cmp	r3, #19
 8013ce2:	d802      	bhi.n	8013cea <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013ce4:	f06f 0301 	mvn.w	r3, #1
 8013ce8:	e020      	b.n	8013d2c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8013cea:	68fb      	ldr	r3, [r7, #12]
 8013cec:	685b      	ldr	r3, [r3, #4]
 8013cee:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8013cf0:	69fb      	ldr	r3, [r7, #28]
 8013cf2:	691b      	ldr	r3, [r3, #16]
 8013cf4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8013cf6:	f107 0314 	add.w	r3, r7, #20
 8013cfa:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8013cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cfe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013d00:	2b00      	cmp	r3, #0
 8013d02:	d00c      	beq.n	8013d1e <ip4_output_if_src+0x12e>
 8013d04:	68fb      	ldr	r3, [r7, #12]
 8013d06:	891a      	ldrh	r2, [r3, #8]
 8013d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d0a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013d0c:	429a      	cmp	r2, r3
 8013d0e:	d906      	bls.n	8013d1e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8013d10:	687a      	ldr	r2, [r7, #4]
 8013d12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013d14:	68f8      	ldr	r0, [r7, #12]
 8013d16:	f000 fddf 	bl	80148d8 <ip4_frag>
 8013d1a:	4603      	mov	r3, r0
 8013d1c:	e006      	b.n	8013d2c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8013d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d20:	695b      	ldr	r3, [r3, #20]
 8013d22:	687a      	ldr	r2, [r7, #4]
 8013d24:	68f9      	ldr	r1, [r7, #12]
 8013d26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013d28:	4798      	blx	r3
 8013d2a:	4603      	mov	r3, r0
}
 8013d2c:	4618      	mov	r0, r3
 8013d2e:	3720      	adds	r7, #32
 8013d30:	46bd      	mov	sp, r7
 8013d32:	bd80      	pop	{r7, pc}
 8013d34:	080185a4 	.word	0x080185a4
 8013d38:	080185d8 	.word	0x080185d8
 8013d3c:	080185e4 	.word	0x080185e4
 8013d40:	0801860c 	.word	0x0801860c
 8013d44:	24000226 	.word	0x24000226
 8013d48:	080197ec 	.word	0x080197ec

08013d4c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013d4c:	b480      	push	{r7}
 8013d4e:	b085      	sub	sp, #20
 8013d50:	af00      	add	r7, sp, #0
 8013d52:	6078      	str	r0, [r7, #4]
 8013d54:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d60:	d002      	beq.n	8013d68 <ip4_addr_isbroadcast_u32+0x1c>
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	d101      	bne.n	8013d6c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8013d68:	2301      	movs	r3, #1
 8013d6a:	e02a      	b.n	8013dc2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8013d6c:	683b      	ldr	r3, [r7, #0]
 8013d6e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013d72:	f003 0302 	and.w	r3, r3, #2
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d101      	bne.n	8013d7e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	e021      	b.n	8013dc2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8013d7e:	683b      	ldr	r3, [r7, #0]
 8013d80:	3304      	adds	r3, #4
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	687a      	ldr	r2, [r7, #4]
 8013d86:	429a      	cmp	r2, r3
 8013d88:	d101      	bne.n	8013d8e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8013d8a:	2300      	movs	r3, #0
 8013d8c:	e019      	b.n	8013dc2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8013d8e:	68fa      	ldr	r2, [r7, #12]
 8013d90:	683b      	ldr	r3, [r7, #0]
 8013d92:	3304      	adds	r3, #4
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	405a      	eors	r2, r3
 8013d98:	683b      	ldr	r3, [r7, #0]
 8013d9a:	3308      	adds	r3, #8
 8013d9c:	681b      	ldr	r3, [r3, #0]
 8013d9e:	4013      	ands	r3, r2
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d10d      	bne.n	8013dc0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013da4:	683b      	ldr	r3, [r7, #0]
 8013da6:	3308      	adds	r3, #8
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	43da      	mvns	r2, r3
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8013db0:	683b      	ldr	r3, [r7, #0]
 8013db2:	3308      	adds	r3, #8
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013db8:	429a      	cmp	r2, r3
 8013dba:	d101      	bne.n	8013dc0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8013dbc:	2301      	movs	r3, #1
 8013dbe:	e000      	b.n	8013dc2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8013dc0:	2300      	movs	r3, #0
  }
}
 8013dc2:	4618      	mov	r0, r3
 8013dc4:	3714      	adds	r7, #20
 8013dc6:	46bd      	mov	sp, r7
 8013dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dcc:	4770      	bx	lr
	...

08013dd0 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 8013dd0:	b580      	push	{r7, lr}
 8013dd2:	b082      	sub	sp, #8
 8013dd4:	af00      	add	r7, sp, #0
 8013dd6:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 8013dd8:	2210      	movs	r2, #16
 8013dda:	4904      	ldr	r1, [pc, #16]	; (8013dec <ip4addr_ntoa+0x1c>)
 8013ddc:	6878      	ldr	r0, [r7, #4]
 8013dde:	f000 f807 	bl	8013df0 <ip4addr_ntoa_r>
 8013de2:	4603      	mov	r3, r0
}
 8013de4:	4618      	mov	r0, r3
 8013de6:	3708      	adds	r7, #8
 8013de8:	46bd      	mov	sp, r7
 8013dea:	bd80      	pop	{r7, pc}
 8013dec:	24000228 	.word	0x24000228

08013df0 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 8013df0:	b480      	push	{r7}
 8013df2:	b08d      	sub	sp, #52	; 0x34
 8013df4:	af00      	add	r7, sp, #0
 8013df6:	60f8      	str	r0, [r7, #12]
 8013df8:	60b9      	str	r1, [r7, #8]
 8013dfa:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	61bb      	str	r3, [r7, #24]

  rp = buf;
 8013e06:	68bb      	ldr	r3, [r7, #8]
 8013e08:	62fb      	str	r3, [r7, #44]	; 0x2c
  ap = (u8_t *)&s_addr;
 8013e0a:	f107 0318 	add.w	r3, r7, #24
 8013e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 8013e10:	2300      	movs	r3, #0
 8013e12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013e16:	e059      	b.n	8013ecc <ip4addr_ntoa_r+0xdc>
    i = 0;
 8013e18:	2300      	movs	r3, #0
 8013e1a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    do {
      rem = *ap % (u8_t)10;
 8013e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e20:	781a      	ldrb	r2, [r3, #0]
 8013e22:	4b33      	ldr	r3, [pc, #204]	; (8013ef0 <ip4addr_ntoa_r+0x100>)
 8013e24:	fba3 1302 	umull	r1, r3, r3, r2
 8013e28:	08d9      	lsrs	r1, r3, #3
 8013e2a:	460b      	mov	r3, r1
 8013e2c:	009b      	lsls	r3, r3, #2
 8013e2e:	440b      	add	r3, r1
 8013e30:	005b      	lsls	r3, r3, #1
 8013e32:	1ad3      	subs	r3, r2, r3
 8013e34:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 8013e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e38:	781b      	ldrb	r3, [r3, #0]
 8013e3a:	4a2d      	ldr	r2, [pc, #180]	; (8013ef0 <ip4addr_ntoa_r+0x100>)
 8013e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8013e40:	08db      	lsrs	r3, r3, #3
 8013e42:	b2da      	uxtb	r2, r3
 8013e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e46:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 8013e48:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013e4c:	1c5a      	adds	r2, r3, #1
 8013e4e:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 8013e52:	4619      	mov	r1, r3
 8013e54:	7ffb      	ldrb	r3, [r7, #31]
 8013e56:	3330      	adds	r3, #48	; 0x30
 8013e58:	b2da      	uxtb	r2, r3
 8013e5a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013e5e:	440b      	add	r3, r1
 8013e60:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 8013e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e66:	781b      	ldrb	r3, [r3, #0]
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d1d8      	bne.n	8013e1e <ip4addr_ntoa_r+0x2e>
    while (i--) {
 8013e6c:	e012      	b.n	8013e94 <ip4addr_ntoa_r+0xa4>
      if (len++ >= buflen) {
 8013e6e:	6a3b      	ldr	r3, [r7, #32]
 8013e70:	1c5a      	adds	r2, r3, #1
 8013e72:	623a      	str	r2, [r7, #32]
 8013e74:	687a      	ldr	r2, [r7, #4]
 8013e76:	429a      	cmp	r2, r3
 8013e78:	dc01      	bgt.n	8013e7e <ip4addr_ntoa_r+0x8e>
        return NULL;
 8013e7a:	2300      	movs	r3, #0
 8013e7c:	e031      	b.n	8013ee2 <ip4addr_ntoa_r+0xf2>
      }
      *rp++ = inv[i];
 8013e7e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8013e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e84:	1c59      	adds	r1, r3, #1
 8013e86:	62f9      	str	r1, [r7, #44]	; 0x2c
 8013e88:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8013e8c:	440a      	add	r2, r1
 8013e8e:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8013e92:	701a      	strb	r2, [r3, #0]
    while (i--) {
 8013e94:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013e98:	1e5a      	subs	r2, r3, #1
 8013e9a:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d1e5      	bne.n	8013e6e <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8013ea2:	6a3b      	ldr	r3, [r7, #32]
 8013ea4:	1c5a      	adds	r2, r3, #1
 8013ea6:	623a      	str	r2, [r7, #32]
 8013ea8:	687a      	ldr	r2, [r7, #4]
 8013eaa:	429a      	cmp	r2, r3
 8013eac:	dc01      	bgt.n	8013eb2 <ip4addr_ntoa_r+0xc2>
      return NULL;
 8013eae:	2300      	movs	r3, #0
 8013eb0:	e017      	b.n	8013ee2 <ip4addr_ntoa_r+0xf2>
    }
    *rp++ = '.';
 8013eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eb4:	1c5a      	adds	r2, r3, #1
 8013eb6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013eb8:	222e      	movs	r2, #46	; 0x2e
 8013eba:	701a      	strb	r2, [r3, #0]
    ap++;
 8013ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ebe:	3301      	adds	r3, #1
 8013ec0:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 8013ec2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013ec6:	3301      	adds	r3, #1
 8013ec8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013ed0:	2b03      	cmp	r3, #3
 8013ed2:	d9a1      	bls.n	8013e18 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 8013ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ed6:	3b01      	subs	r3, #1
 8013ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013edc:	2200      	movs	r2, #0
 8013ede:	701a      	strb	r2, [r3, #0]
  return buf;
 8013ee0:	68bb      	ldr	r3, [r7, #8]
}
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	3734      	adds	r7, #52	; 0x34
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eec:	4770      	bx	lr
 8013eee:	bf00      	nop
 8013ef0:	cccccccd 	.word	0xcccccccd

08013ef4 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8013ef4:	b580      	push	{r7, lr}
 8013ef6:	b084      	sub	sp, #16
 8013ef8:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8013efa:	2300      	movs	r3, #0
 8013efc:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8013efe:	4b12      	ldr	r3, [pc, #72]	; (8013f48 <ip_reass_tmr+0x54>)
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8013f04:	e018      	b.n	8013f38 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	7fdb      	ldrb	r3, [r3, #31]
 8013f0a:	2b00      	cmp	r3, #0
 8013f0c:	d00b      	beq.n	8013f26 <ip_reass_tmr+0x32>
      r->timer--;
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	7fdb      	ldrb	r3, [r3, #31]
 8013f12:	3b01      	subs	r3, #1
 8013f14:	b2da      	uxtb	r2, r3
 8013f16:	68fb      	ldr	r3, [r7, #12]
 8013f18:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8013f1e:	68fb      	ldr	r3, [r7, #12]
 8013f20:	681b      	ldr	r3, [r3, #0]
 8013f22:	60fb      	str	r3, [r7, #12]
 8013f24:	e008      	b.n	8013f38 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8013f2a:	68fb      	ldr	r3, [r7, #12]
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8013f30:	68b9      	ldr	r1, [r7, #8]
 8013f32:	6878      	ldr	r0, [r7, #4]
 8013f34:	f000 f80a 	bl	8013f4c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d1e3      	bne.n	8013f06 <ip_reass_tmr+0x12>
    }
  }
}
 8013f3e:	bf00      	nop
 8013f40:	bf00      	nop
 8013f42:	3710      	adds	r7, #16
 8013f44:	46bd      	mov	sp, r7
 8013f46:	bd80      	pop	{r7, pc}
 8013f48:	24000238 	.word	0x24000238

08013f4c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013f4c:	b580      	push	{r7, lr}
 8013f4e:	b088      	sub	sp, #32
 8013f50:	af00      	add	r7, sp, #0
 8013f52:	6078      	str	r0, [r7, #4]
 8013f54:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8013f56:	2300      	movs	r3, #0
 8013f58:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8013f5a:	683a      	ldr	r2, [r7, #0]
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	429a      	cmp	r2, r3
 8013f60:	d105      	bne.n	8013f6e <ip_reass_free_complete_datagram+0x22>
 8013f62:	4b45      	ldr	r3, [pc, #276]	; (8014078 <ip_reass_free_complete_datagram+0x12c>)
 8013f64:	22ab      	movs	r2, #171	; 0xab
 8013f66:	4945      	ldr	r1, [pc, #276]	; (801407c <ip_reass_free_complete_datagram+0x130>)
 8013f68:	4845      	ldr	r0, [pc, #276]	; (8014080 <ip_reass_free_complete_datagram+0x134>)
 8013f6a:	f000 ff19 	bl	8014da0 <iprintf>
  if (prev != NULL) {
 8013f6e:	683b      	ldr	r3, [r7, #0]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d00a      	beq.n	8013f8a <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8013f74:	683b      	ldr	r3, [r7, #0]
 8013f76:	681b      	ldr	r3, [r3, #0]
 8013f78:	687a      	ldr	r2, [r7, #4]
 8013f7a:	429a      	cmp	r2, r3
 8013f7c:	d005      	beq.n	8013f8a <ip_reass_free_complete_datagram+0x3e>
 8013f7e:	4b3e      	ldr	r3, [pc, #248]	; (8014078 <ip_reass_free_complete_datagram+0x12c>)
 8013f80:	22ad      	movs	r2, #173	; 0xad
 8013f82:	4940      	ldr	r1, [pc, #256]	; (8014084 <ip_reass_free_complete_datagram+0x138>)
 8013f84:	483e      	ldr	r0, [pc, #248]	; (8014080 <ip_reass_free_complete_datagram+0x134>)
 8013f86:	f000 ff0b 	bl	8014da0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8013f8a:	687b      	ldr	r3, [r7, #4]
 8013f8c:	685b      	ldr	r3, [r3, #4]
 8013f8e:	685b      	ldr	r3, [r3, #4]
 8013f90:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8013f92:	697b      	ldr	r3, [r7, #20]
 8013f94:	889b      	ldrh	r3, [r3, #4]
 8013f96:	b29b      	uxth	r3, r3
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	d12a      	bne.n	8013ff2 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	685b      	ldr	r3, [r3, #4]
 8013fa0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8013fa2:	697b      	ldr	r3, [r7, #20]
 8013fa4:	681a      	ldr	r2, [r3, #0]
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8013faa:	69bb      	ldr	r3, [r7, #24]
 8013fac:	6858      	ldr	r0, [r3, #4]
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	3308      	adds	r3, #8
 8013fb2:	2214      	movs	r2, #20
 8013fb4:	4619      	mov	r1, r3
 8013fb6:	f000 fedd 	bl	8014d74 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8013fba:	2101      	movs	r1, #1
 8013fbc:	69b8      	ldr	r0, [r7, #24]
 8013fbe:	f7ff fbab 	bl	8013718 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8013fc2:	69b8      	ldr	r0, [r7, #24]
 8013fc4:	f7f7 fdc2 	bl	800bb4c <pbuf_clen>
 8013fc8:	4603      	mov	r3, r0
 8013fca:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013fcc:	8bfa      	ldrh	r2, [r7, #30]
 8013fce:	8a7b      	ldrh	r3, [r7, #18]
 8013fd0:	4413      	add	r3, r2
 8013fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013fd6:	db05      	blt.n	8013fe4 <ip_reass_free_complete_datagram+0x98>
 8013fd8:	4b27      	ldr	r3, [pc, #156]	; (8014078 <ip_reass_free_complete_datagram+0x12c>)
 8013fda:	22bc      	movs	r2, #188	; 0xbc
 8013fdc:	492a      	ldr	r1, [pc, #168]	; (8014088 <ip_reass_free_complete_datagram+0x13c>)
 8013fde:	4828      	ldr	r0, [pc, #160]	; (8014080 <ip_reass_free_complete_datagram+0x134>)
 8013fe0:	f000 fede 	bl	8014da0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013fe4:	8bfa      	ldrh	r2, [r7, #30]
 8013fe6:	8a7b      	ldrh	r3, [r7, #18]
 8013fe8:	4413      	add	r3, r2
 8013fea:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8013fec:	69b8      	ldr	r0, [r7, #24]
 8013fee:	f7f7 fd25 	bl	800ba3c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	685b      	ldr	r3, [r3, #4]
 8013ff6:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8013ff8:	e01f      	b.n	801403a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8013ffa:	69bb      	ldr	r3, [r7, #24]
 8013ffc:	685b      	ldr	r3, [r3, #4]
 8013ffe:	617b      	str	r3, [r7, #20]
    pcur = p;
 8014000:	69bb      	ldr	r3, [r7, #24]
 8014002:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8014004:	697b      	ldr	r3, [r7, #20]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801400a:	68f8      	ldr	r0, [r7, #12]
 801400c:	f7f7 fd9e 	bl	800bb4c <pbuf_clen>
 8014010:	4603      	mov	r3, r0
 8014012:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014014:	8bfa      	ldrh	r2, [r7, #30]
 8014016:	8a7b      	ldrh	r3, [r7, #18]
 8014018:	4413      	add	r3, r2
 801401a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801401e:	db05      	blt.n	801402c <ip_reass_free_complete_datagram+0xe0>
 8014020:	4b15      	ldr	r3, [pc, #84]	; (8014078 <ip_reass_free_complete_datagram+0x12c>)
 8014022:	22cc      	movs	r2, #204	; 0xcc
 8014024:	4918      	ldr	r1, [pc, #96]	; (8014088 <ip_reass_free_complete_datagram+0x13c>)
 8014026:	4816      	ldr	r0, [pc, #88]	; (8014080 <ip_reass_free_complete_datagram+0x134>)
 8014028:	f000 feba 	bl	8014da0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801402c:	8bfa      	ldrh	r2, [r7, #30]
 801402e:	8a7b      	ldrh	r3, [r7, #18]
 8014030:	4413      	add	r3, r2
 8014032:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8014034:	68f8      	ldr	r0, [r7, #12]
 8014036:	f7f7 fd01 	bl	800ba3c <pbuf_free>
  while (p != NULL) {
 801403a:	69bb      	ldr	r3, [r7, #24]
 801403c:	2b00      	cmp	r3, #0
 801403e:	d1dc      	bne.n	8013ffa <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8014040:	6839      	ldr	r1, [r7, #0]
 8014042:	6878      	ldr	r0, [r7, #4]
 8014044:	f000 f8c2 	bl	80141cc <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8014048:	4b10      	ldr	r3, [pc, #64]	; (801408c <ip_reass_free_complete_datagram+0x140>)
 801404a:	881b      	ldrh	r3, [r3, #0]
 801404c:	8bfa      	ldrh	r2, [r7, #30]
 801404e:	429a      	cmp	r2, r3
 8014050:	d905      	bls.n	801405e <ip_reass_free_complete_datagram+0x112>
 8014052:	4b09      	ldr	r3, [pc, #36]	; (8014078 <ip_reass_free_complete_datagram+0x12c>)
 8014054:	22d2      	movs	r2, #210	; 0xd2
 8014056:	490e      	ldr	r1, [pc, #56]	; (8014090 <ip_reass_free_complete_datagram+0x144>)
 8014058:	4809      	ldr	r0, [pc, #36]	; (8014080 <ip_reass_free_complete_datagram+0x134>)
 801405a:	f000 fea1 	bl	8014da0 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801405e:	4b0b      	ldr	r3, [pc, #44]	; (801408c <ip_reass_free_complete_datagram+0x140>)
 8014060:	881a      	ldrh	r2, [r3, #0]
 8014062:	8bfb      	ldrh	r3, [r7, #30]
 8014064:	1ad3      	subs	r3, r2, r3
 8014066:	b29a      	uxth	r2, r3
 8014068:	4b08      	ldr	r3, [pc, #32]	; (801408c <ip_reass_free_complete_datagram+0x140>)
 801406a:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801406c:	8bfb      	ldrh	r3, [r7, #30]
}
 801406e:	4618      	mov	r0, r3
 8014070:	3720      	adds	r7, #32
 8014072:	46bd      	mov	sp, r7
 8014074:	bd80      	pop	{r7, pc}
 8014076:	bf00      	nop
 8014078:	0801863c 	.word	0x0801863c
 801407c:	08018678 	.word	0x08018678
 8014080:	08018684 	.word	0x08018684
 8014084:	080186ac 	.word	0x080186ac
 8014088:	080186c0 	.word	0x080186c0
 801408c:	2400023c 	.word	0x2400023c
 8014090:	080186e0 	.word	0x080186e0

08014094 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8014094:	b580      	push	{r7, lr}
 8014096:	b08a      	sub	sp, #40	; 0x28
 8014098:	af00      	add	r7, sp, #0
 801409a:	6078      	str	r0, [r7, #4]
 801409c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801409e:	2300      	movs	r3, #0
 80140a0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80140a2:	2300      	movs	r3, #0
 80140a4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80140a6:	2300      	movs	r3, #0
 80140a8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80140aa:	2300      	movs	r3, #0
 80140ac:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80140ae:	2300      	movs	r3, #0
 80140b0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80140b2:	4b28      	ldr	r3, [pc, #160]	; (8014154 <ip_reass_remove_oldest_datagram+0xc0>)
 80140b4:	681b      	ldr	r3, [r3, #0]
 80140b6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80140b8:	e030      	b.n	801411c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80140ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140bc:	695a      	ldr	r2, [r3, #20]
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	68db      	ldr	r3, [r3, #12]
 80140c2:	429a      	cmp	r2, r3
 80140c4:	d10c      	bne.n	80140e0 <ip_reass_remove_oldest_datagram+0x4c>
 80140c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140c8:	699a      	ldr	r2, [r3, #24]
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	691b      	ldr	r3, [r3, #16]
 80140ce:	429a      	cmp	r2, r3
 80140d0:	d106      	bne.n	80140e0 <ip_reass_remove_oldest_datagram+0x4c>
 80140d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140d4:	899a      	ldrh	r2, [r3, #12]
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	889b      	ldrh	r3, [r3, #4]
 80140da:	b29b      	uxth	r3, r3
 80140dc:	429a      	cmp	r2, r3
 80140de:	d014      	beq.n	801410a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80140e0:	693b      	ldr	r3, [r7, #16]
 80140e2:	3301      	adds	r3, #1
 80140e4:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80140e6:	6a3b      	ldr	r3, [r7, #32]
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d104      	bne.n	80140f6 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80140ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140ee:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80140f0:	69fb      	ldr	r3, [r7, #28]
 80140f2:	61bb      	str	r3, [r7, #24]
 80140f4:	e009      	b.n	801410a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80140f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140f8:	7fda      	ldrb	r2, [r3, #31]
 80140fa:	6a3b      	ldr	r3, [r7, #32]
 80140fc:	7fdb      	ldrb	r3, [r3, #31]
 80140fe:	429a      	cmp	r2, r3
 8014100:	d803      	bhi.n	801410a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8014102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014104:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014106:	69fb      	ldr	r3, [r7, #28]
 8014108:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801410a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801410c:	681b      	ldr	r3, [r3, #0]
 801410e:	2b00      	cmp	r3, #0
 8014110:	d001      	beq.n	8014116 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8014112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014114:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8014116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014118:	681b      	ldr	r3, [r3, #0]
 801411a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801411e:	2b00      	cmp	r3, #0
 8014120:	d1cb      	bne.n	80140ba <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8014122:	6a3b      	ldr	r3, [r7, #32]
 8014124:	2b00      	cmp	r3, #0
 8014126:	d008      	beq.n	801413a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8014128:	69b9      	ldr	r1, [r7, #24]
 801412a:	6a38      	ldr	r0, [r7, #32]
 801412c:	f7ff ff0e 	bl	8013f4c <ip_reass_free_complete_datagram>
 8014130:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8014132:	697a      	ldr	r2, [r7, #20]
 8014134:	68fb      	ldr	r3, [r7, #12]
 8014136:	4413      	add	r3, r2
 8014138:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801413a:	697a      	ldr	r2, [r7, #20]
 801413c:	683b      	ldr	r3, [r7, #0]
 801413e:	429a      	cmp	r2, r3
 8014140:	da02      	bge.n	8014148 <ip_reass_remove_oldest_datagram+0xb4>
 8014142:	693b      	ldr	r3, [r7, #16]
 8014144:	2b01      	cmp	r3, #1
 8014146:	dcac      	bgt.n	80140a2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8014148:	697b      	ldr	r3, [r7, #20]
}
 801414a:	4618      	mov	r0, r3
 801414c:	3728      	adds	r7, #40	; 0x28
 801414e:	46bd      	mov	sp, r7
 8014150:	bd80      	pop	{r7, pc}
 8014152:	bf00      	nop
 8014154:	24000238 	.word	0x24000238

08014158 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8014158:	b580      	push	{r7, lr}
 801415a:	b084      	sub	sp, #16
 801415c:	af00      	add	r7, sp, #0
 801415e:	6078      	str	r0, [r7, #4]
 8014160:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8014162:	2004      	movs	r0, #4
 8014164:	f7f6 fd84 	bl	800ac70 <memp_malloc>
 8014168:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	2b00      	cmp	r3, #0
 801416e:	d110      	bne.n	8014192 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8014170:	6839      	ldr	r1, [r7, #0]
 8014172:	6878      	ldr	r0, [r7, #4]
 8014174:	f7ff ff8e 	bl	8014094 <ip_reass_remove_oldest_datagram>
 8014178:	4602      	mov	r2, r0
 801417a:	683b      	ldr	r3, [r7, #0]
 801417c:	4293      	cmp	r3, r2
 801417e:	dc03      	bgt.n	8014188 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8014180:	2004      	movs	r0, #4
 8014182:	f7f6 fd75 	bl	800ac70 <memp_malloc>
 8014186:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8014188:	68fb      	ldr	r3, [r7, #12]
 801418a:	2b00      	cmp	r3, #0
 801418c:	d101      	bne.n	8014192 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801418e:	2300      	movs	r3, #0
 8014190:	e016      	b.n	80141c0 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8014192:	2220      	movs	r2, #32
 8014194:	2100      	movs	r1, #0
 8014196:	68f8      	ldr	r0, [r7, #12]
 8014198:	f000 fdfa 	bl	8014d90 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	220f      	movs	r2, #15
 80141a0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80141a2:	4b09      	ldr	r3, [pc, #36]	; (80141c8 <ip_reass_enqueue_new_datagram+0x70>)
 80141a4:	681a      	ldr	r2, [r3, #0]
 80141a6:	68fb      	ldr	r3, [r7, #12]
 80141a8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80141aa:	4a07      	ldr	r2, [pc, #28]	; (80141c8 <ip_reass_enqueue_new_datagram+0x70>)
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80141b0:	68fb      	ldr	r3, [r7, #12]
 80141b2:	3308      	adds	r3, #8
 80141b4:	2214      	movs	r2, #20
 80141b6:	6879      	ldr	r1, [r7, #4]
 80141b8:	4618      	mov	r0, r3
 80141ba:	f000 fddb 	bl	8014d74 <memcpy>
  return ipr;
 80141be:	68fb      	ldr	r3, [r7, #12]
}
 80141c0:	4618      	mov	r0, r3
 80141c2:	3710      	adds	r7, #16
 80141c4:	46bd      	mov	sp, r7
 80141c6:	bd80      	pop	{r7, pc}
 80141c8:	24000238 	.word	0x24000238

080141cc <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80141cc:	b580      	push	{r7, lr}
 80141ce:	b082      	sub	sp, #8
 80141d0:	af00      	add	r7, sp, #0
 80141d2:	6078      	str	r0, [r7, #4]
 80141d4:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80141d6:	4b10      	ldr	r3, [pc, #64]	; (8014218 <ip_reass_dequeue_datagram+0x4c>)
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	687a      	ldr	r2, [r7, #4]
 80141dc:	429a      	cmp	r2, r3
 80141de:	d104      	bne.n	80141ea <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	681b      	ldr	r3, [r3, #0]
 80141e4:	4a0c      	ldr	r2, [pc, #48]	; (8014218 <ip_reass_dequeue_datagram+0x4c>)
 80141e6:	6013      	str	r3, [r2, #0]
 80141e8:	e00d      	b.n	8014206 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80141ea:	683b      	ldr	r3, [r7, #0]
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d106      	bne.n	80141fe <ip_reass_dequeue_datagram+0x32>
 80141f0:	4b0a      	ldr	r3, [pc, #40]	; (801421c <ip_reass_dequeue_datagram+0x50>)
 80141f2:	f240 1245 	movw	r2, #325	; 0x145
 80141f6:	490a      	ldr	r1, [pc, #40]	; (8014220 <ip_reass_dequeue_datagram+0x54>)
 80141f8:	480a      	ldr	r0, [pc, #40]	; (8014224 <ip_reass_dequeue_datagram+0x58>)
 80141fa:	f000 fdd1 	bl	8014da0 <iprintf>
    prev->next = ipr->next;
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	681a      	ldr	r2, [r3, #0]
 8014202:	683b      	ldr	r3, [r7, #0]
 8014204:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8014206:	6879      	ldr	r1, [r7, #4]
 8014208:	2004      	movs	r0, #4
 801420a:	f7f6 fda1 	bl	800ad50 <memp_free>
}
 801420e:	bf00      	nop
 8014210:	3708      	adds	r7, #8
 8014212:	46bd      	mov	sp, r7
 8014214:	bd80      	pop	{r7, pc}
 8014216:	bf00      	nop
 8014218:	24000238 	.word	0x24000238
 801421c:	0801863c 	.word	0x0801863c
 8014220:	08018704 	.word	0x08018704
 8014224:	08018684 	.word	0x08018684

08014228 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8014228:	b580      	push	{r7, lr}
 801422a:	b08c      	sub	sp, #48	; 0x30
 801422c:	af00      	add	r7, sp, #0
 801422e:	60f8      	str	r0, [r7, #12]
 8014230:	60b9      	str	r1, [r7, #8]
 8014232:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8014234:	2300      	movs	r3, #0
 8014236:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8014238:	2301      	movs	r3, #1
 801423a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801423c:	68bb      	ldr	r3, [r7, #8]
 801423e:	685b      	ldr	r3, [r3, #4]
 8014240:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014242:	69fb      	ldr	r3, [r7, #28]
 8014244:	885b      	ldrh	r3, [r3, #2]
 8014246:	b29b      	uxth	r3, r3
 8014248:	4618      	mov	r0, r3
 801424a:	f7f5 ffe1 	bl	800a210 <lwip_htons>
 801424e:	4603      	mov	r3, r0
 8014250:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8014252:	69fb      	ldr	r3, [r7, #28]
 8014254:	781b      	ldrb	r3, [r3, #0]
 8014256:	f003 030f 	and.w	r3, r3, #15
 801425a:	b2db      	uxtb	r3, r3
 801425c:	009b      	lsls	r3, r3, #2
 801425e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8014260:	7e7b      	ldrb	r3, [r7, #25]
 8014262:	b29b      	uxth	r3, r3
 8014264:	8b7a      	ldrh	r2, [r7, #26]
 8014266:	429a      	cmp	r2, r3
 8014268:	d202      	bcs.n	8014270 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801426a:	f04f 33ff 	mov.w	r3, #4294967295
 801426e:	e135      	b.n	80144dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8014270:	7e7b      	ldrb	r3, [r7, #25]
 8014272:	b29b      	uxth	r3, r3
 8014274:	8b7a      	ldrh	r2, [r7, #26]
 8014276:	1ad3      	subs	r3, r2, r3
 8014278:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801427a:	69fb      	ldr	r3, [r7, #28]
 801427c:	88db      	ldrh	r3, [r3, #6]
 801427e:	b29b      	uxth	r3, r3
 8014280:	4618      	mov	r0, r3
 8014282:	f7f5 ffc5 	bl	800a210 <lwip_htons>
 8014286:	4603      	mov	r3, r0
 8014288:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801428c:	b29b      	uxth	r3, r3
 801428e:	00db      	lsls	r3, r3, #3
 8014290:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8014292:	68bb      	ldr	r3, [r7, #8]
 8014294:	685b      	ldr	r3, [r3, #4]
 8014296:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8014298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801429a:	2200      	movs	r2, #0
 801429c:	701a      	strb	r2, [r3, #0]
 801429e:	2200      	movs	r2, #0
 80142a0:	705a      	strb	r2, [r3, #1]
 80142a2:	2200      	movs	r2, #0
 80142a4:	709a      	strb	r2, [r3, #2]
 80142a6:	2200      	movs	r2, #0
 80142a8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80142aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142ac:	8afa      	ldrh	r2, [r7, #22]
 80142ae:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80142b0:	8afa      	ldrh	r2, [r7, #22]
 80142b2:	8b7b      	ldrh	r3, [r7, #26]
 80142b4:	4413      	add	r3, r2
 80142b6:	b29a      	uxth	r2, r3
 80142b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142ba:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80142bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142be:	88db      	ldrh	r3, [r3, #6]
 80142c0:	b29b      	uxth	r3, r3
 80142c2:	8afa      	ldrh	r2, [r7, #22]
 80142c4:	429a      	cmp	r2, r3
 80142c6:	d902      	bls.n	80142ce <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80142c8:	f04f 33ff 	mov.w	r3, #4294967295
 80142cc:	e106      	b.n	80144dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80142ce:	68fb      	ldr	r3, [r7, #12]
 80142d0:	685b      	ldr	r3, [r3, #4]
 80142d2:	627b      	str	r3, [r7, #36]	; 0x24
 80142d4:	e068      	b.n	80143a8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80142d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142d8:	685b      	ldr	r3, [r3, #4]
 80142da:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80142dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142de:	889b      	ldrh	r3, [r3, #4]
 80142e0:	b29a      	uxth	r2, r3
 80142e2:	693b      	ldr	r3, [r7, #16]
 80142e4:	889b      	ldrh	r3, [r3, #4]
 80142e6:	b29b      	uxth	r3, r3
 80142e8:	429a      	cmp	r2, r3
 80142ea:	d235      	bcs.n	8014358 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80142ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80142f0:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80142f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	d020      	beq.n	801433a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80142f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142fa:	889b      	ldrh	r3, [r3, #4]
 80142fc:	b29a      	uxth	r2, r3
 80142fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014300:	88db      	ldrh	r3, [r3, #6]
 8014302:	b29b      	uxth	r3, r3
 8014304:	429a      	cmp	r2, r3
 8014306:	d307      	bcc.n	8014318 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8014308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801430a:	88db      	ldrh	r3, [r3, #6]
 801430c:	b29a      	uxth	r2, r3
 801430e:	693b      	ldr	r3, [r7, #16]
 8014310:	889b      	ldrh	r3, [r3, #4]
 8014312:	b29b      	uxth	r3, r3
 8014314:	429a      	cmp	r2, r3
 8014316:	d902      	bls.n	801431e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014318:	f04f 33ff 	mov.w	r3, #4294967295
 801431c:	e0de      	b.n	80144dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801431e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014320:	68ba      	ldr	r2, [r7, #8]
 8014322:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8014324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014326:	88db      	ldrh	r3, [r3, #6]
 8014328:	b29a      	uxth	r2, r3
 801432a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801432c:	889b      	ldrh	r3, [r3, #4]
 801432e:	b29b      	uxth	r3, r3
 8014330:	429a      	cmp	r2, r3
 8014332:	d03d      	beq.n	80143b0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8014334:	2300      	movs	r3, #0
 8014336:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8014338:	e03a      	b.n	80143b0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801433a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801433c:	88db      	ldrh	r3, [r3, #6]
 801433e:	b29a      	uxth	r2, r3
 8014340:	693b      	ldr	r3, [r7, #16]
 8014342:	889b      	ldrh	r3, [r3, #4]
 8014344:	b29b      	uxth	r3, r3
 8014346:	429a      	cmp	r2, r3
 8014348:	d902      	bls.n	8014350 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801434a:	f04f 33ff 	mov.w	r3, #4294967295
 801434e:	e0c5      	b.n	80144dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8014350:	68fb      	ldr	r3, [r7, #12]
 8014352:	68ba      	ldr	r2, [r7, #8]
 8014354:	605a      	str	r2, [r3, #4]
      break;
 8014356:	e02b      	b.n	80143b0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8014358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801435a:	889b      	ldrh	r3, [r3, #4]
 801435c:	b29a      	uxth	r2, r3
 801435e:	693b      	ldr	r3, [r7, #16]
 8014360:	889b      	ldrh	r3, [r3, #4]
 8014362:	b29b      	uxth	r3, r3
 8014364:	429a      	cmp	r2, r3
 8014366:	d102      	bne.n	801436e <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014368:	f04f 33ff 	mov.w	r3, #4294967295
 801436c:	e0b6      	b.n	80144dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801436e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014370:	889b      	ldrh	r3, [r3, #4]
 8014372:	b29a      	uxth	r2, r3
 8014374:	693b      	ldr	r3, [r7, #16]
 8014376:	88db      	ldrh	r3, [r3, #6]
 8014378:	b29b      	uxth	r3, r3
 801437a:	429a      	cmp	r2, r3
 801437c:	d202      	bcs.n	8014384 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801437e:	f04f 33ff 	mov.w	r3, #4294967295
 8014382:	e0ab      	b.n	80144dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8014384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014386:	2b00      	cmp	r3, #0
 8014388:	d009      	beq.n	801439e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801438a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801438c:	88db      	ldrh	r3, [r3, #6]
 801438e:	b29a      	uxth	r2, r3
 8014390:	693b      	ldr	r3, [r7, #16]
 8014392:	889b      	ldrh	r3, [r3, #4]
 8014394:	b29b      	uxth	r3, r3
 8014396:	429a      	cmp	r2, r3
 8014398:	d001      	beq.n	801439e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801439a:	2300      	movs	r3, #0
 801439c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801439e:	693b      	ldr	r3, [r7, #16]
 80143a0:	681b      	ldr	r3, [r3, #0]
 80143a2:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 80143a4:	693b      	ldr	r3, [r7, #16]
 80143a6:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 80143a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d193      	bne.n	80142d6 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80143ae:	e000      	b.n	80143b2 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80143b0:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80143b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143b4:	2b00      	cmp	r3, #0
 80143b6:	d12d      	bne.n	8014414 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80143b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d01c      	beq.n	80143f8 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80143be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143c0:	88db      	ldrh	r3, [r3, #6]
 80143c2:	b29a      	uxth	r2, r3
 80143c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143c6:	889b      	ldrh	r3, [r3, #4]
 80143c8:	b29b      	uxth	r3, r3
 80143ca:	429a      	cmp	r2, r3
 80143cc:	d906      	bls.n	80143dc <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80143ce:	4b45      	ldr	r3, [pc, #276]	; (80144e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80143d0:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 80143d4:	4944      	ldr	r1, [pc, #272]	; (80144e8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80143d6:	4845      	ldr	r0, [pc, #276]	; (80144ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80143d8:	f000 fce2 	bl	8014da0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80143dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143de:	68ba      	ldr	r2, [r7, #8]
 80143e0:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80143e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143e4:	88db      	ldrh	r3, [r3, #6]
 80143e6:	b29a      	uxth	r2, r3
 80143e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143ea:	889b      	ldrh	r3, [r3, #4]
 80143ec:	b29b      	uxth	r3, r3
 80143ee:	429a      	cmp	r2, r3
 80143f0:	d010      	beq.n	8014414 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80143f2:	2300      	movs	r3, #0
 80143f4:	623b      	str	r3, [r7, #32]
 80143f6:	e00d      	b.n	8014414 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80143f8:	68fb      	ldr	r3, [r7, #12]
 80143fa:	685b      	ldr	r3, [r3, #4]
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d006      	beq.n	801440e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8014400:	4b38      	ldr	r3, [pc, #224]	; (80144e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014402:	f44f 72df 	mov.w	r2, #446	; 0x1be
 8014406:	493a      	ldr	r1, [pc, #232]	; (80144f0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8014408:	4838      	ldr	r0, [pc, #224]	; (80144ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801440a:	f000 fcc9 	bl	8014da0 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	68ba      	ldr	r2, [r7, #8]
 8014412:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	2b00      	cmp	r3, #0
 8014418:	d105      	bne.n	8014426 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	7f9b      	ldrb	r3, [r3, #30]
 801441e:	f003 0301 	and.w	r3, r3, #1
 8014422:	2b00      	cmp	r3, #0
 8014424:	d059      	beq.n	80144da <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8014426:	6a3b      	ldr	r3, [r7, #32]
 8014428:	2b00      	cmp	r3, #0
 801442a:	d04f      	beq.n	80144cc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	685b      	ldr	r3, [r3, #4]
 8014430:	2b00      	cmp	r3, #0
 8014432:	d006      	beq.n	8014442 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8014434:	68fb      	ldr	r3, [r7, #12]
 8014436:	685b      	ldr	r3, [r3, #4]
 8014438:	685b      	ldr	r3, [r3, #4]
 801443a:	889b      	ldrh	r3, [r3, #4]
 801443c:	b29b      	uxth	r3, r3
 801443e:	2b00      	cmp	r3, #0
 8014440:	d002      	beq.n	8014448 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8014442:	2300      	movs	r3, #0
 8014444:	623b      	str	r3, [r7, #32]
 8014446:	e041      	b.n	80144cc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8014448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801444a:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801444c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801444e:	681b      	ldr	r3, [r3, #0]
 8014450:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8014452:	e012      	b.n	801447a <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8014454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014456:	685b      	ldr	r3, [r3, #4]
 8014458:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801445a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801445c:	88db      	ldrh	r3, [r3, #6]
 801445e:	b29a      	uxth	r2, r3
 8014460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014462:	889b      	ldrh	r3, [r3, #4]
 8014464:	b29b      	uxth	r3, r3
 8014466:	429a      	cmp	r2, r3
 8014468:	d002      	beq.n	8014470 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801446a:	2300      	movs	r3, #0
 801446c:	623b      	str	r3, [r7, #32]
            break;
 801446e:	e007      	b.n	8014480 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8014470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014472:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8014474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801447c:	2b00      	cmp	r3, #0
 801447e:	d1e9      	bne.n	8014454 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8014480:	6a3b      	ldr	r3, [r7, #32]
 8014482:	2b00      	cmp	r3, #0
 8014484:	d022      	beq.n	80144cc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8014486:	68fb      	ldr	r3, [r7, #12]
 8014488:	685b      	ldr	r3, [r3, #4]
 801448a:	2b00      	cmp	r3, #0
 801448c:	d106      	bne.n	801449c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801448e:	4b15      	ldr	r3, [pc, #84]	; (80144e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014490:	f240 12df 	movw	r2, #479	; 0x1df
 8014494:	4917      	ldr	r1, [pc, #92]	; (80144f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014496:	4815      	ldr	r0, [pc, #84]	; (80144ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014498:	f000 fc82 	bl	8014da0 <iprintf>
          LWIP_ASSERT("sanity check",
 801449c:	68fb      	ldr	r3, [r7, #12]
 801449e:	685b      	ldr	r3, [r3, #4]
 80144a0:	685b      	ldr	r3, [r3, #4]
 80144a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80144a4:	429a      	cmp	r2, r3
 80144a6:	d106      	bne.n	80144b6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80144a8:	4b0e      	ldr	r3, [pc, #56]	; (80144e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80144aa:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80144ae:	4911      	ldr	r1, [pc, #68]	; (80144f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80144b0:	480e      	ldr	r0, [pc, #56]	; (80144ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80144b2:	f000 fc75 	bl	8014da0 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80144b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d006      	beq.n	80144cc <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80144be:	4b09      	ldr	r3, [pc, #36]	; (80144e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80144c0:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 80144c4:	490c      	ldr	r1, [pc, #48]	; (80144f8 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80144c6:	4809      	ldr	r0, [pc, #36]	; (80144ec <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80144c8:	f000 fc6a 	bl	8014da0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80144cc:	6a3b      	ldr	r3, [r7, #32]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	bf14      	ite	ne
 80144d2:	2301      	movne	r3, #1
 80144d4:	2300      	moveq	r3, #0
 80144d6:	b2db      	uxtb	r3, r3
 80144d8:	e000      	b.n	80144dc <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80144da:	2300      	movs	r3, #0
}
 80144dc:	4618      	mov	r0, r3
 80144de:	3730      	adds	r7, #48	; 0x30
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bd80      	pop	{r7, pc}
 80144e4:	0801863c 	.word	0x0801863c
 80144e8:	08018720 	.word	0x08018720
 80144ec:	08018684 	.word	0x08018684
 80144f0:	08018740 	.word	0x08018740
 80144f4:	08018778 	.word	0x08018778
 80144f8:	08018788 	.word	0x08018788

080144fc <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80144fc:	b580      	push	{r7, lr}
 80144fe:	b08e      	sub	sp, #56	; 0x38
 8014500:	af00      	add	r7, sp, #0
 8014502:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	685b      	ldr	r3, [r3, #4]
 8014508:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801450a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801450c:	781b      	ldrb	r3, [r3, #0]
 801450e:	f003 030f 	and.w	r3, r3, #15
 8014512:	b2db      	uxtb	r3, r3
 8014514:	009b      	lsls	r3, r3, #2
 8014516:	b2db      	uxtb	r3, r3
 8014518:	2b14      	cmp	r3, #20
 801451a:	f040 8167 	bne.w	80147ec <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801451e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014520:	88db      	ldrh	r3, [r3, #6]
 8014522:	b29b      	uxth	r3, r3
 8014524:	4618      	mov	r0, r3
 8014526:	f7f5 fe73 	bl	800a210 <lwip_htons>
 801452a:	4603      	mov	r3, r0
 801452c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014530:	b29b      	uxth	r3, r3
 8014532:	00db      	lsls	r3, r3, #3
 8014534:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014538:	885b      	ldrh	r3, [r3, #2]
 801453a:	b29b      	uxth	r3, r3
 801453c:	4618      	mov	r0, r3
 801453e:	f7f5 fe67 	bl	800a210 <lwip_htons>
 8014542:	4603      	mov	r3, r0
 8014544:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8014546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014548:	781b      	ldrb	r3, [r3, #0]
 801454a:	f003 030f 	and.w	r3, r3, #15
 801454e:	b2db      	uxtb	r3, r3
 8014550:	009b      	lsls	r3, r3, #2
 8014552:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8014556:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801455a:	b29b      	uxth	r3, r3
 801455c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801455e:	429a      	cmp	r2, r3
 8014560:	f0c0 8146 	bcc.w	80147f0 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8014564:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8014568:	b29b      	uxth	r3, r3
 801456a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801456c:	1ad3      	subs	r3, r2, r3
 801456e:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8014570:	6878      	ldr	r0, [r7, #4]
 8014572:	f7f7 faeb 	bl	800bb4c <pbuf_clen>
 8014576:	4603      	mov	r3, r0
 8014578:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801457a:	4b9f      	ldr	r3, [pc, #636]	; (80147f8 <ip4_reass+0x2fc>)
 801457c:	881b      	ldrh	r3, [r3, #0]
 801457e:	461a      	mov	r2, r3
 8014580:	8c3b      	ldrh	r3, [r7, #32]
 8014582:	4413      	add	r3, r2
 8014584:	2b0a      	cmp	r3, #10
 8014586:	dd10      	ble.n	80145aa <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014588:	8c3b      	ldrh	r3, [r7, #32]
 801458a:	4619      	mov	r1, r3
 801458c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801458e:	f7ff fd81 	bl	8014094 <ip_reass_remove_oldest_datagram>
 8014592:	4603      	mov	r3, r0
 8014594:	2b00      	cmp	r3, #0
 8014596:	f000 812d 	beq.w	80147f4 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801459a:	4b97      	ldr	r3, [pc, #604]	; (80147f8 <ip4_reass+0x2fc>)
 801459c:	881b      	ldrh	r3, [r3, #0]
 801459e:	461a      	mov	r2, r3
 80145a0:	8c3b      	ldrh	r3, [r7, #32]
 80145a2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80145a4:	2b0a      	cmp	r3, #10
 80145a6:	f300 8125 	bgt.w	80147f4 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80145aa:	4b94      	ldr	r3, [pc, #592]	; (80147fc <ip4_reass+0x300>)
 80145ac:	681b      	ldr	r3, [r3, #0]
 80145ae:	633b      	str	r3, [r7, #48]	; 0x30
 80145b0:	e015      	b.n	80145de <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80145b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145b4:	695a      	ldr	r2, [r3, #20]
 80145b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145b8:	68db      	ldr	r3, [r3, #12]
 80145ba:	429a      	cmp	r2, r3
 80145bc:	d10c      	bne.n	80145d8 <ip4_reass+0xdc>
 80145be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145c0:	699a      	ldr	r2, [r3, #24]
 80145c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145c4:	691b      	ldr	r3, [r3, #16]
 80145c6:	429a      	cmp	r2, r3
 80145c8:	d106      	bne.n	80145d8 <ip4_reass+0xdc>
 80145ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145cc:	899a      	ldrh	r2, [r3, #12]
 80145ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80145d0:	889b      	ldrh	r3, [r3, #4]
 80145d2:	b29b      	uxth	r3, r3
 80145d4:	429a      	cmp	r2, r3
 80145d6:	d006      	beq.n	80145e6 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80145d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145da:	681b      	ldr	r3, [r3, #0]
 80145dc:	633b      	str	r3, [r7, #48]	; 0x30
 80145de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d1e6      	bne.n	80145b2 <ip4_reass+0xb6>
 80145e4:	e000      	b.n	80145e8 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80145e6:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80145e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d109      	bne.n	8014602 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80145ee:	8c3b      	ldrh	r3, [r7, #32]
 80145f0:	4619      	mov	r1, r3
 80145f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80145f4:	f7ff fdb0 	bl	8014158 <ip_reass_enqueue_new_datagram>
 80145f8:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80145fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145fc:	2b00      	cmp	r3, #0
 80145fe:	d11c      	bne.n	801463a <ip4_reass+0x13e>
      goto nullreturn;
 8014600:	e109      	b.n	8014816 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014604:	88db      	ldrh	r3, [r3, #6]
 8014606:	b29b      	uxth	r3, r3
 8014608:	4618      	mov	r0, r3
 801460a:	f7f5 fe01 	bl	800a210 <lwip_htons>
 801460e:	4603      	mov	r3, r0
 8014610:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014614:	2b00      	cmp	r3, #0
 8014616:	d110      	bne.n	801463a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8014618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801461a:	89db      	ldrh	r3, [r3, #14]
 801461c:	4618      	mov	r0, r3
 801461e:	f7f5 fdf7 	bl	800a210 <lwip_htons>
 8014622:	4603      	mov	r3, r0
 8014624:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014628:	2b00      	cmp	r3, #0
 801462a:	d006      	beq.n	801463a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801462c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801462e:	3308      	adds	r3, #8
 8014630:	2214      	movs	r2, #20
 8014632:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8014634:	4618      	mov	r0, r3
 8014636:	f000 fb9d 	bl	8014d74 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801463a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801463c:	88db      	ldrh	r3, [r3, #6]
 801463e:	b29b      	uxth	r3, r3
 8014640:	f003 0320 	and.w	r3, r3, #32
 8014644:	2b00      	cmp	r3, #0
 8014646:	bf0c      	ite	eq
 8014648:	2301      	moveq	r3, #1
 801464a:	2300      	movne	r3, #0
 801464c:	b2db      	uxtb	r3, r3
 801464e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8014650:	69fb      	ldr	r3, [r7, #28]
 8014652:	2b00      	cmp	r3, #0
 8014654:	d00e      	beq.n	8014674 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8014656:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8014658:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801465a:	4413      	add	r3, r2
 801465c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801465e:	8b7a      	ldrh	r2, [r7, #26]
 8014660:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8014662:	429a      	cmp	r2, r3
 8014664:	f0c0 80a0 	bcc.w	80147a8 <ip4_reass+0x2ac>
 8014668:	8b7b      	ldrh	r3, [r7, #26]
 801466a:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801466e:	4293      	cmp	r3, r2
 8014670:	f200 809a 	bhi.w	80147a8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8014674:	69fa      	ldr	r2, [r7, #28]
 8014676:	6879      	ldr	r1, [r7, #4]
 8014678:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801467a:	f7ff fdd5 	bl	8014228 <ip_reass_chain_frag_into_datagram_and_validate>
 801467e:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8014680:	697b      	ldr	r3, [r7, #20]
 8014682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014686:	f000 8091 	beq.w	80147ac <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801468a:	4b5b      	ldr	r3, [pc, #364]	; (80147f8 <ip4_reass+0x2fc>)
 801468c:	881a      	ldrh	r2, [r3, #0]
 801468e:	8c3b      	ldrh	r3, [r7, #32]
 8014690:	4413      	add	r3, r2
 8014692:	b29a      	uxth	r2, r3
 8014694:	4b58      	ldr	r3, [pc, #352]	; (80147f8 <ip4_reass+0x2fc>)
 8014696:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8014698:	69fb      	ldr	r3, [r7, #28]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d00d      	beq.n	80146ba <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801469e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80146a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80146a2:	4413      	add	r3, r2
 80146a4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80146a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146a8:	8a7a      	ldrh	r2, [r7, #18]
 80146aa:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80146ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146ae:	7f9b      	ldrb	r3, [r3, #30]
 80146b0:	f043 0301 	orr.w	r3, r3, #1
 80146b4:	b2da      	uxtb	r2, r3
 80146b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146b8:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80146ba:	697b      	ldr	r3, [r7, #20]
 80146bc:	2b01      	cmp	r3, #1
 80146be:	d171      	bne.n	80147a4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80146c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146c2:	8b9b      	ldrh	r3, [r3, #28]
 80146c4:	3314      	adds	r3, #20
 80146c6:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80146c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146ca:	685b      	ldr	r3, [r3, #4]
 80146cc:	685b      	ldr	r3, [r3, #4]
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80146d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146d4:	685b      	ldr	r3, [r3, #4]
 80146d6:	685b      	ldr	r3, [r3, #4]
 80146d8:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80146da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80146dc:	3308      	adds	r3, #8
 80146de:	2214      	movs	r2, #20
 80146e0:	4619      	mov	r1, r3
 80146e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80146e4:	f000 fb46 	bl	8014d74 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80146e8:	8a3b      	ldrh	r3, [r7, #16]
 80146ea:	4618      	mov	r0, r3
 80146ec:	f7f5 fd90 	bl	800a210 <lwip_htons>
 80146f0:	4603      	mov	r3, r0
 80146f2:	461a      	mov	r2, r3
 80146f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146f6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80146f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80146fa:	2200      	movs	r2, #0
 80146fc:	719a      	strb	r2, [r3, #6]
 80146fe:	2200      	movs	r2, #0
 8014700:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8014702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014704:	2200      	movs	r2, #0
 8014706:	729a      	strb	r2, [r3, #10]
 8014708:	2200      	movs	r2, #0
 801470a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801470c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801470e:	685b      	ldr	r3, [r3, #4]
 8014710:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8014712:	e00d      	b.n	8014730 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8014714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014716:	685b      	ldr	r3, [r3, #4]
 8014718:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801471a:	2114      	movs	r1, #20
 801471c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801471e:	f7f7 f907 	bl	800b930 <pbuf_remove_header>
      pbuf_cat(p, r);
 8014722:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8014724:	6878      	ldr	r0, [r7, #4]
 8014726:	f7f7 fa4b 	bl	800bbc0 <pbuf_cat>
      r = iprh->next_pbuf;
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8014730:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014732:	2b00      	cmp	r3, #0
 8014734:	d1ee      	bne.n	8014714 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8014736:	4b31      	ldr	r3, [pc, #196]	; (80147fc <ip4_reass+0x300>)
 8014738:	681b      	ldr	r3, [r3, #0]
 801473a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801473c:	429a      	cmp	r2, r3
 801473e:	d102      	bne.n	8014746 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8014740:	2300      	movs	r3, #0
 8014742:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014744:	e010      	b.n	8014768 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014746:	4b2d      	ldr	r3, [pc, #180]	; (80147fc <ip4_reass+0x300>)
 8014748:	681b      	ldr	r3, [r3, #0]
 801474a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801474c:	e007      	b.n	801475e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801474e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014754:	429a      	cmp	r2, r3
 8014756:	d006      	beq.n	8014766 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801475e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014760:	2b00      	cmp	r3, #0
 8014762:	d1f4      	bne.n	801474e <ip4_reass+0x252>
 8014764:	e000      	b.n	8014768 <ip4_reass+0x26c>
          break;
 8014766:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8014768:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801476a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801476c:	f7ff fd2e 	bl	80141cc <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8014770:	6878      	ldr	r0, [r7, #4]
 8014772:	f7f7 f9eb 	bl	800bb4c <pbuf_clen>
 8014776:	4603      	mov	r3, r0
 8014778:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801477a:	4b1f      	ldr	r3, [pc, #124]	; (80147f8 <ip4_reass+0x2fc>)
 801477c:	881b      	ldrh	r3, [r3, #0]
 801477e:	8c3a      	ldrh	r2, [r7, #32]
 8014780:	429a      	cmp	r2, r3
 8014782:	d906      	bls.n	8014792 <ip4_reass+0x296>
 8014784:	4b1e      	ldr	r3, [pc, #120]	; (8014800 <ip4_reass+0x304>)
 8014786:	f240 229b 	movw	r2, #667	; 0x29b
 801478a:	491e      	ldr	r1, [pc, #120]	; (8014804 <ip4_reass+0x308>)
 801478c:	481e      	ldr	r0, [pc, #120]	; (8014808 <ip4_reass+0x30c>)
 801478e:	f000 fb07 	bl	8014da0 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8014792:	4b19      	ldr	r3, [pc, #100]	; (80147f8 <ip4_reass+0x2fc>)
 8014794:	881a      	ldrh	r2, [r3, #0]
 8014796:	8c3b      	ldrh	r3, [r7, #32]
 8014798:	1ad3      	subs	r3, r2, r3
 801479a:	b29a      	uxth	r2, r3
 801479c:	4b16      	ldr	r3, [pc, #88]	; (80147f8 <ip4_reass+0x2fc>)
 801479e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	e03c      	b.n	801481e <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80147a4:	2300      	movs	r3, #0
 80147a6:	e03a      	b.n	801481e <ip4_reass+0x322>
      goto nullreturn_ipr;
 80147a8:	bf00      	nop
 80147aa:	e000      	b.n	80147ae <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 80147ac:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80147ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d106      	bne.n	80147c2 <ip4_reass+0x2c6>
 80147b4:	4b12      	ldr	r3, [pc, #72]	; (8014800 <ip4_reass+0x304>)
 80147b6:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 80147ba:	4914      	ldr	r1, [pc, #80]	; (801480c <ip4_reass+0x310>)
 80147bc:	4812      	ldr	r0, [pc, #72]	; (8014808 <ip4_reass+0x30c>)
 80147be:	f000 faef 	bl	8014da0 <iprintf>
  if (ipr->p == NULL) {
 80147c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147c4:	685b      	ldr	r3, [r3, #4]
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	d124      	bne.n	8014814 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80147ca:	4b0c      	ldr	r3, [pc, #48]	; (80147fc <ip4_reass+0x300>)
 80147cc:	681b      	ldr	r3, [r3, #0]
 80147ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80147d0:	429a      	cmp	r2, r3
 80147d2:	d006      	beq.n	80147e2 <ip4_reass+0x2e6>
 80147d4:	4b0a      	ldr	r3, [pc, #40]	; (8014800 <ip4_reass+0x304>)
 80147d6:	f240 22ab 	movw	r2, #683	; 0x2ab
 80147da:	490d      	ldr	r1, [pc, #52]	; (8014810 <ip4_reass+0x314>)
 80147dc:	480a      	ldr	r0, [pc, #40]	; (8014808 <ip4_reass+0x30c>)
 80147de:	f000 fadf 	bl	8014da0 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80147e2:	2100      	movs	r1, #0
 80147e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80147e6:	f7ff fcf1 	bl	80141cc <ip_reass_dequeue_datagram>
 80147ea:	e014      	b.n	8014816 <ip4_reass+0x31a>
    goto nullreturn;
 80147ec:	bf00      	nop
 80147ee:	e012      	b.n	8014816 <ip4_reass+0x31a>
    goto nullreturn;
 80147f0:	bf00      	nop
 80147f2:	e010      	b.n	8014816 <ip4_reass+0x31a>
      goto nullreturn;
 80147f4:	bf00      	nop
 80147f6:	e00e      	b.n	8014816 <ip4_reass+0x31a>
 80147f8:	2400023c 	.word	0x2400023c
 80147fc:	24000238 	.word	0x24000238
 8014800:	0801863c 	.word	0x0801863c
 8014804:	080187ac 	.word	0x080187ac
 8014808:	08018684 	.word	0x08018684
 801480c:	080187c8 	.word	0x080187c8
 8014810:	080187d4 	.word	0x080187d4
  }

nullreturn:
 8014814:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8014816:	6878      	ldr	r0, [r7, #4]
 8014818:	f7f7 f910 	bl	800ba3c <pbuf_free>
  return NULL;
 801481c:	2300      	movs	r3, #0
}
 801481e:	4618      	mov	r0, r3
 8014820:	3738      	adds	r7, #56	; 0x38
 8014822:	46bd      	mov	sp, r7
 8014824:	bd80      	pop	{r7, pc}
 8014826:	bf00      	nop

08014828 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8014828:	b580      	push	{r7, lr}
 801482a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801482c:	2005      	movs	r0, #5
 801482e:	f7f6 fa1f 	bl	800ac70 <memp_malloc>
 8014832:	4603      	mov	r3, r0
}
 8014834:	4618      	mov	r0, r3
 8014836:	bd80      	pop	{r7, pc}

08014838 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8014838:	b580      	push	{r7, lr}
 801483a:	b082      	sub	sp, #8
 801483c:	af00      	add	r7, sp, #0
 801483e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	2b00      	cmp	r3, #0
 8014844:	d106      	bne.n	8014854 <ip_frag_free_pbuf_custom_ref+0x1c>
 8014846:	4b07      	ldr	r3, [pc, #28]	; (8014864 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8014848:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801484c:	4906      	ldr	r1, [pc, #24]	; (8014868 <ip_frag_free_pbuf_custom_ref+0x30>)
 801484e:	4807      	ldr	r0, [pc, #28]	; (801486c <ip_frag_free_pbuf_custom_ref+0x34>)
 8014850:	f000 faa6 	bl	8014da0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8014854:	6879      	ldr	r1, [r7, #4]
 8014856:	2005      	movs	r0, #5
 8014858:	f7f6 fa7a 	bl	800ad50 <memp_free>
}
 801485c:	bf00      	nop
 801485e:	3708      	adds	r7, #8
 8014860:	46bd      	mov	sp, r7
 8014862:	bd80      	pop	{r7, pc}
 8014864:	0801863c 	.word	0x0801863c
 8014868:	080187f4 	.word	0x080187f4
 801486c:	08018684 	.word	0x08018684

08014870 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8014870:	b580      	push	{r7, lr}
 8014872:	b084      	sub	sp, #16
 8014874:	af00      	add	r7, sp, #0
 8014876:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d106      	bne.n	8014890 <ipfrag_free_pbuf_custom+0x20>
 8014882:	4b11      	ldr	r3, [pc, #68]	; (80148c8 <ipfrag_free_pbuf_custom+0x58>)
 8014884:	f240 22ce 	movw	r2, #718	; 0x2ce
 8014888:	4910      	ldr	r1, [pc, #64]	; (80148cc <ipfrag_free_pbuf_custom+0x5c>)
 801488a:	4811      	ldr	r0, [pc, #68]	; (80148d0 <ipfrag_free_pbuf_custom+0x60>)
 801488c:	f000 fa88 	bl	8014da0 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8014890:	68fa      	ldr	r2, [r7, #12]
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	429a      	cmp	r2, r3
 8014896:	d006      	beq.n	80148a6 <ipfrag_free_pbuf_custom+0x36>
 8014898:	4b0b      	ldr	r3, [pc, #44]	; (80148c8 <ipfrag_free_pbuf_custom+0x58>)
 801489a:	f240 22cf 	movw	r2, #719	; 0x2cf
 801489e:	490d      	ldr	r1, [pc, #52]	; (80148d4 <ipfrag_free_pbuf_custom+0x64>)
 80148a0:	480b      	ldr	r0, [pc, #44]	; (80148d0 <ipfrag_free_pbuf_custom+0x60>)
 80148a2:	f000 fa7d 	bl	8014da0 <iprintf>
  if (pcr->original != NULL) {
 80148a6:	68fb      	ldr	r3, [r7, #12]
 80148a8:	695b      	ldr	r3, [r3, #20]
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d004      	beq.n	80148b8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80148ae:	68fb      	ldr	r3, [r7, #12]
 80148b0:	695b      	ldr	r3, [r3, #20]
 80148b2:	4618      	mov	r0, r3
 80148b4:	f7f7 f8c2 	bl	800ba3c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80148b8:	68f8      	ldr	r0, [r7, #12]
 80148ba:	f7ff ffbd 	bl	8014838 <ip_frag_free_pbuf_custom_ref>
}
 80148be:	bf00      	nop
 80148c0:	3710      	adds	r7, #16
 80148c2:	46bd      	mov	sp, r7
 80148c4:	bd80      	pop	{r7, pc}
 80148c6:	bf00      	nop
 80148c8:	0801863c 	.word	0x0801863c
 80148cc:	08018800 	.word	0x08018800
 80148d0:	08018684 	.word	0x08018684
 80148d4:	0801880c 	.word	0x0801880c

080148d8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80148d8:	b580      	push	{r7, lr}
 80148da:	b094      	sub	sp, #80	; 0x50
 80148dc:	af02      	add	r7, sp, #8
 80148de:	60f8      	str	r0, [r7, #12]
 80148e0:	60b9      	str	r1, [r7, #8]
 80148e2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80148e4:	2300      	movs	r3, #0
 80148e6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80148ea:	68bb      	ldr	r3, [r7, #8]
 80148ec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80148ee:	3b14      	subs	r3, #20
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	da00      	bge.n	80148f6 <ip4_frag+0x1e>
 80148f4:	3307      	adds	r3, #7
 80148f6:	10db      	asrs	r3, r3, #3
 80148f8:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80148fa:	2314      	movs	r3, #20
 80148fc:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	685b      	ldr	r3, [r3, #4]
 8014902:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8014904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014906:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8014908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801490a:	781b      	ldrb	r3, [r3, #0]
 801490c:	f003 030f 	and.w	r3, r3, #15
 8014910:	b2db      	uxtb	r3, r3
 8014912:	009b      	lsls	r3, r3, #2
 8014914:	b2db      	uxtb	r3, r3
 8014916:	2b14      	cmp	r3, #20
 8014918:	d002      	beq.n	8014920 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801491a:	f06f 0305 	mvn.w	r3, #5
 801491e:	e110      	b.n	8014b42 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8014920:	68fb      	ldr	r3, [r7, #12]
 8014922:	895b      	ldrh	r3, [r3, #10]
 8014924:	2b13      	cmp	r3, #19
 8014926:	d809      	bhi.n	801493c <ip4_frag+0x64>
 8014928:	4b88      	ldr	r3, [pc, #544]	; (8014b4c <ip4_frag+0x274>)
 801492a:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801492e:	4988      	ldr	r1, [pc, #544]	; (8014b50 <ip4_frag+0x278>)
 8014930:	4888      	ldr	r0, [pc, #544]	; (8014b54 <ip4_frag+0x27c>)
 8014932:	f000 fa35 	bl	8014da0 <iprintf>
 8014936:	f06f 0305 	mvn.w	r3, #5
 801493a:	e102      	b.n	8014b42 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801493c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801493e:	88db      	ldrh	r3, [r3, #6]
 8014940:	b29b      	uxth	r3, r3
 8014942:	4618      	mov	r0, r3
 8014944:	f7f5 fc64 	bl	800a210 <lwip_htons>
 8014948:	4603      	mov	r3, r0
 801494a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801494c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801494e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014952:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8014956:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014958:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801495c:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801495e:	68fb      	ldr	r3, [r7, #12]
 8014960:	891b      	ldrh	r3, [r3, #8]
 8014962:	3b14      	subs	r3, #20
 8014964:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8014968:	e0e1      	b.n	8014b2e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801496a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801496c:	00db      	lsls	r3, r3, #3
 801496e:	b29b      	uxth	r3, r3
 8014970:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014974:	4293      	cmp	r3, r2
 8014976:	bf28      	it	cs
 8014978:	4613      	movcs	r3, r2
 801497a:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801497c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8014980:	2114      	movs	r1, #20
 8014982:	200e      	movs	r0, #14
 8014984:	f7f6 fd76 	bl	800b474 <pbuf_alloc>
 8014988:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801498a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801498c:	2b00      	cmp	r3, #0
 801498e:	f000 80d5 	beq.w	8014b3c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8014992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014994:	895b      	ldrh	r3, [r3, #10]
 8014996:	2b13      	cmp	r3, #19
 8014998:	d806      	bhi.n	80149a8 <ip4_frag+0xd0>
 801499a:	4b6c      	ldr	r3, [pc, #432]	; (8014b4c <ip4_frag+0x274>)
 801499c:	f44f 7249 	mov.w	r2, #804	; 0x324
 80149a0:	496d      	ldr	r1, [pc, #436]	; (8014b58 <ip4_frag+0x280>)
 80149a2:	486c      	ldr	r0, [pc, #432]	; (8014b54 <ip4_frag+0x27c>)
 80149a4:	f000 f9fc 	bl	8014da0 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80149a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149aa:	685b      	ldr	r3, [r3, #4]
 80149ac:	2214      	movs	r2, #20
 80149ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80149b0:	4618      	mov	r0, r3
 80149b2:	f000 f9df 	bl	8014d74 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80149b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80149b8:	685b      	ldr	r3, [r3, #4]
 80149ba:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 80149bc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80149be:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 80149c2:	e064      	b.n	8014a8e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	895a      	ldrh	r2, [r3, #10]
 80149c8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80149ca:	1ad3      	subs	r3, r2, r3
 80149cc:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80149ce:	68fb      	ldr	r3, [r7, #12]
 80149d0:	895b      	ldrh	r3, [r3, #10]
 80149d2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80149d4:	429a      	cmp	r2, r3
 80149d6:	d906      	bls.n	80149e6 <ip4_frag+0x10e>
 80149d8:	4b5c      	ldr	r3, [pc, #368]	; (8014b4c <ip4_frag+0x274>)
 80149da:	f240 322d 	movw	r2, #813	; 0x32d
 80149de:	495f      	ldr	r1, [pc, #380]	; (8014b5c <ip4_frag+0x284>)
 80149e0:	485c      	ldr	r0, [pc, #368]	; (8014b54 <ip4_frag+0x27c>)
 80149e2:	f000 f9dd 	bl	8014da0 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80149e6:	8bfa      	ldrh	r2, [r7, #30]
 80149e8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80149ec:	4293      	cmp	r3, r2
 80149ee:	bf28      	it	cs
 80149f0:	4613      	movcs	r3, r2
 80149f2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80149f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d105      	bne.n	8014a0a <ip4_frag+0x132>
        poff = 0;
 80149fe:	2300      	movs	r3, #0
 8014a00:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8014a02:	68fb      	ldr	r3, [r7, #12]
 8014a04:	681b      	ldr	r3, [r3, #0]
 8014a06:	60fb      	str	r3, [r7, #12]
        continue;
 8014a08:	e041      	b.n	8014a8e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8014a0a:	f7ff ff0d 	bl	8014828 <ip_frag_alloc_pbuf_custom_ref>
 8014a0e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8014a10:	69bb      	ldr	r3, [r7, #24]
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	d103      	bne.n	8014a1e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8014a16:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014a18:	f7f7 f810 	bl	800ba3c <pbuf_free>
        goto memerr;
 8014a1c:	e08f      	b.n	8014b3e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014a1e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8014a20:	68fb      	ldr	r3, [r7, #12]
 8014a22:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014a24:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8014a26:	4413      	add	r3, r2
 8014a28:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8014a2c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8014a30:	9201      	str	r2, [sp, #4]
 8014a32:	9300      	str	r3, [sp, #0]
 8014a34:	4603      	mov	r3, r0
 8014a36:	2241      	movs	r2, #65	; 0x41
 8014a38:	2000      	movs	r0, #0
 8014a3a:	f7f6 fe45 	bl	800b6c8 <pbuf_alloced_custom>
 8014a3e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8014a40:	697b      	ldr	r3, [r7, #20]
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	d106      	bne.n	8014a54 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8014a46:	69b8      	ldr	r0, [r7, #24]
 8014a48:	f7ff fef6 	bl	8014838 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8014a4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014a4e:	f7f6 fff5 	bl	800ba3c <pbuf_free>
        goto memerr;
 8014a52:	e074      	b.n	8014b3e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8014a54:	68f8      	ldr	r0, [r7, #12]
 8014a56:	f7f7 f891 	bl	800bb7c <pbuf_ref>
      pcr->original = p;
 8014a5a:	69bb      	ldr	r3, [r7, #24]
 8014a5c:	68fa      	ldr	r2, [r7, #12]
 8014a5e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8014a60:	69bb      	ldr	r3, [r7, #24]
 8014a62:	4a3f      	ldr	r2, [pc, #252]	; (8014b60 <ip4_frag+0x288>)
 8014a64:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8014a66:	6979      	ldr	r1, [r7, #20]
 8014a68:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014a6a:	f7f7 f8a9 	bl	800bbc0 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8014a6e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8014a72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8014a76:	1ad3      	subs	r3, r2, r3
 8014a78:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8014a7c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d004      	beq.n	8014a8e <ip4_frag+0x1b6>
        poff = 0;
 8014a84:	2300      	movs	r3, #0
 8014a86:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8014a88:	68fb      	ldr	r3, [r7, #12]
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8014a8e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d196      	bne.n	80149c4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8014a96:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8014a98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8014a9c:	4413      	add	r3, r2
 8014a9e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8014aa0:	68bb      	ldr	r3, [r7, #8]
 8014aa2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8014aa4:	f1a3 0213 	sub.w	r2, r3, #19
 8014aa8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014aac:	429a      	cmp	r2, r3
 8014aae:	bfcc      	ite	gt
 8014ab0:	2301      	movgt	r3, #1
 8014ab2:	2300      	movle	r3, #0
 8014ab4:	b2db      	uxtb	r3, r3
 8014ab6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8014ab8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014abc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014ac0:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8014ac2:	6a3b      	ldr	r3, [r7, #32]
 8014ac4:	2b00      	cmp	r3, #0
 8014ac6:	d002      	beq.n	8014ace <ip4_frag+0x1f6>
 8014ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	d003      	beq.n	8014ad6 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8014ace:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014ad0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8014ad4:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8014ad6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8014ad8:	4618      	mov	r0, r3
 8014ada:	f7f5 fb99 	bl	800a210 <lwip_htons>
 8014ade:	4603      	mov	r3, r0
 8014ae0:	461a      	mov	r2, r3
 8014ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ae4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8014ae6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014ae8:	3314      	adds	r3, #20
 8014aea:	b29b      	uxth	r3, r3
 8014aec:	4618      	mov	r0, r3
 8014aee:	f7f5 fb8f 	bl	800a210 <lwip_htons>
 8014af2:	4603      	mov	r3, r0
 8014af4:	461a      	mov	r2, r3
 8014af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014af8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8014afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014afc:	2200      	movs	r2, #0
 8014afe:	729a      	strb	r2, [r3, #10]
 8014b00:	2200      	movs	r2, #0
 8014b02:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8014b04:	68bb      	ldr	r3, [r7, #8]
 8014b06:	695b      	ldr	r3, [r3, #20]
 8014b08:	687a      	ldr	r2, [r7, #4]
 8014b0a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8014b0c:	68b8      	ldr	r0, [r7, #8]
 8014b0e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8014b10:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014b12:	f7f6 ff93 	bl	800ba3c <pbuf_free>
    left = (u16_t)(left - fragsize);
 8014b16:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8014b1a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8014b1c:	1ad3      	subs	r3, r2, r3
 8014b1e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8014b22:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8014b26:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014b28:	4413      	add	r3, r2
 8014b2a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8014b2e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	f47f af19 	bne.w	801496a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8014b38:	2300      	movs	r3, #0
 8014b3a:	e002      	b.n	8014b42 <ip4_frag+0x26a>
      goto memerr;
 8014b3c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8014b3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014b42:	4618      	mov	r0, r3
 8014b44:	3748      	adds	r7, #72	; 0x48
 8014b46:	46bd      	mov	sp, r7
 8014b48:	bd80      	pop	{r7, pc}
 8014b4a:	bf00      	nop
 8014b4c:	0801863c 	.word	0x0801863c
 8014b50:	08018818 	.word	0x08018818
 8014b54:	08018684 	.word	0x08018684
 8014b58:	08018834 	.word	0x08018834
 8014b5c:	08018854 	.word	0x08018854
 8014b60:	08014871 	.word	0x08014871

08014b64 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8014b64:	b580      	push	{r7, lr}
 8014b66:	b086      	sub	sp, #24
 8014b68:	af00      	add	r7, sp, #0
 8014b6a:	6078      	str	r0, [r7, #4]
 8014b6c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8014b6e:	230e      	movs	r3, #14
 8014b70:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	895b      	ldrh	r3, [r3, #10]
 8014b76:	2b0e      	cmp	r3, #14
 8014b78:	d96e      	bls.n	8014c58 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	7bdb      	ldrb	r3, [r3, #15]
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	d106      	bne.n	8014b90 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8014b82:	683b      	ldr	r3, [r7, #0]
 8014b84:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8014b88:	3301      	adds	r3, #1
 8014b8a:	b2da      	uxtb	r2, r3
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	685b      	ldr	r3, [r3, #4]
 8014b94:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8014b96:	693b      	ldr	r3, [r7, #16]
 8014b98:	7b1a      	ldrb	r2, [r3, #12]
 8014b9a:	7b5b      	ldrb	r3, [r3, #13]
 8014b9c:	021b      	lsls	r3, r3, #8
 8014b9e:	4313      	orrs	r3, r2
 8014ba0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8014ba2:	693b      	ldr	r3, [r7, #16]
 8014ba4:	781b      	ldrb	r3, [r3, #0]
 8014ba6:	f003 0301 	and.w	r3, r3, #1
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d023      	beq.n	8014bf6 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8014bae:	693b      	ldr	r3, [r7, #16]
 8014bb0:	781b      	ldrb	r3, [r3, #0]
 8014bb2:	2b01      	cmp	r3, #1
 8014bb4:	d10f      	bne.n	8014bd6 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014bb6:	693b      	ldr	r3, [r7, #16]
 8014bb8:	785b      	ldrb	r3, [r3, #1]
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	d11b      	bne.n	8014bf6 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8014bbe:	693b      	ldr	r3, [r7, #16]
 8014bc0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014bc2:	2b5e      	cmp	r3, #94	; 0x5e
 8014bc4:	d117      	bne.n	8014bf6 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	7b5b      	ldrb	r3, [r3, #13]
 8014bca:	f043 0310 	orr.w	r3, r3, #16
 8014bce:	b2da      	uxtb	r2, r3
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	735a      	strb	r2, [r3, #13]
 8014bd4:	e00f      	b.n	8014bf6 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8014bd6:	693b      	ldr	r3, [r7, #16]
 8014bd8:	2206      	movs	r2, #6
 8014bda:	4928      	ldr	r1, [pc, #160]	; (8014c7c <ethernet_input+0x118>)
 8014bdc:	4618      	mov	r0, r3
 8014bde:	f000 f8bb 	bl	8014d58 <memcmp>
 8014be2:	4603      	mov	r3, r0
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	d106      	bne.n	8014bf6 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8014be8:	687b      	ldr	r3, [r7, #4]
 8014bea:	7b5b      	ldrb	r3, [r3, #13]
 8014bec:	f043 0308 	orr.w	r3, r3, #8
 8014bf0:	b2da      	uxtb	r2, r3
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8014bf6:	89fb      	ldrh	r3, [r7, #14]
 8014bf8:	2b08      	cmp	r3, #8
 8014bfa:	d003      	beq.n	8014c04 <ethernet_input+0xa0>
 8014bfc:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8014c00:	d014      	beq.n	8014c2c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8014c02:	e032      	b.n	8014c6a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014c04:	683b      	ldr	r3, [r7, #0]
 8014c06:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014c0a:	f003 0308 	and.w	r3, r3, #8
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d024      	beq.n	8014c5c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014c12:	8afb      	ldrh	r3, [r7, #22]
 8014c14:	4619      	mov	r1, r3
 8014c16:	6878      	ldr	r0, [r7, #4]
 8014c18:	f7f6 fe8a 	bl	800b930 <pbuf_remove_header>
 8014c1c:	4603      	mov	r3, r0
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d11e      	bne.n	8014c60 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8014c22:	6839      	ldr	r1, [r7, #0]
 8014c24:	6878      	ldr	r0, [r7, #4]
 8014c26:	f7fe fe95 	bl	8013954 <ip4_input>
      break;
 8014c2a:	e013      	b.n	8014c54 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014c2c:	683b      	ldr	r3, [r7, #0]
 8014c2e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014c32:	f003 0308 	and.w	r3, r3, #8
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d014      	beq.n	8014c64 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014c3a:	8afb      	ldrh	r3, [r7, #22]
 8014c3c:	4619      	mov	r1, r3
 8014c3e:	6878      	ldr	r0, [r7, #4]
 8014c40:	f7f6 fe76 	bl	800b930 <pbuf_remove_header>
 8014c44:	4603      	mov	r3, r0
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d10e      	bne.n	8014c68 <ethernet_input+0x104>
        etharp_input(p, netif);
 8014c4a:	6839      	ldr	r1, [r7, #0]
 8014c4c:	6878      	ldr	r0, [r7, #4]
 8014c4e:	f7fe f80f 	bl	8012c70 <etharp_input>
      break;
 8014c52:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8014c54:	2300      	movs	r3, #0
 8014c56:	e00c      	b.n	8014c72 <ethernet_input+0x10e>
    goto free_and_return;
 8014c58:	bf00      	nop
 8014c5a:	e006      	b.n	8014c6a <ethernet_input+0x106>
        goto free_and_return;
 8014c5c:	bf00      	nop
 8014c5e:	e004      	b.n	8014c6a <ethernet_input+0x106>
        goto free_and_return;
 8014c60:	bf00      	nop
 8014c62:	e002      	b.n	8014c6a <ethernet_input+0x106>
        goto free_and_return;
 8014c64:	bf00      	nop
 8014c66:	e000      	b.n	8014c6a <ethernet_input+0x106>
        goto free_and_return;
 8014c68:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8014c6a:	6878      	ldr	r0, [r7, #4]
 8014c6c:	f7f6 fee6 	bl	800ba3c <pbuf_free>
  return ERR_OK;
 8014c70:	2300      	movs	r3, #0
}
 8014c72:	4618      	mov	r0, r3
 8014c74:	3718      	adds	r7, #24
 8014c76:	46bd      	mov	sp, r7
 8014c78:	bd80      	pop	{r7, pc}
 8014c7a:	bf00      	nop
 8014c7c:	080197f0 	.word	0x080197f0

08014c80 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8014c80:	b580      	push	{r7, lr}
 8014c82:	b086      	sub	sp, #24
 8014c84:	af00      	add	r7, sp, #0
 8014c86:	60f8      	str	r0, [r7, #12]
 8014c88:	60b9      	str	r1, [r7, #8]
 8014c8a:	607a      	str	r2, [r7, #4]
 8014c8c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8014c8e:	8c3b      	ldrh	r3, [r7, #32]
 8014c90:	4618      	mov	r0, r3
 8014c92:	f7f5 fabd 	bl	800a210 <lwip_htons>
 8014c96:	4603      	mov	r3, r0
 8014c98:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8014c9a:	210e      	movs	r1, #14
 8014c9c:	68b8      	ldr	r0, [r7, #8]
 8014c9e:	f7f6 fe37 	bl	800b910 <pbuf_add_header>
 8014ca2:	4603      	mov	r3, r0
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d125      	bne.n	8014cf4 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8014ca8:	68bb      	ldr	r3, [r7, #8]
 8014caa:	685b      	ldr	r3, [r3, #4]
 8014cac:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8014cae:	693b      	ldr	r3, [r7, #16]
 8014cb0:	8afa      	ldrh	r2, [r7, #22]
 8014cb2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8014cb4:	693b      	ldr	r3, [r7, #16]
 8014cb6:	2206      	movs	r2, #6
 8014cb8:	6839      	ldr	r1, [r7, #0]
 8014cba:	4618      	mov	r0, r3
 8014cbc:	f000 f85a 	bl	8014d74 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8014cc0:	693b      	ldr	r3, [r7, #16]
 8014cc2:	3306      	adds	r3, #6
 8014cc4:	2206      	movs	r2, #6
 8014cc6:	6879      	ldr	r1, [r7, #4]
 8014cc8:	4618      	mov	r0, r3
 8014cca:	f000 f853 	bl	8014d74 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8014cce:	68fb      	ldr	r3, [r7, #12]
 8014cd0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8014cd4:	2b06      	cmp	r3, #6
 8014cd6:	d006      	beq.n	8014ce6 <ethernet_output+0x66>
 8014cd8:	4b0a      	ldr	r3, [pc, #40]	; (8014d04 <ethernet_output+0x84>)
 8014cda:	f44f 7299 	mov.w	r2, #306	; 0x132
 8014cde:	490a      	ldr	r1, [pc, #40]	; (8014d08 <ethernet_output+0x88>)
 8014ce0:	480a      	ldr	r0, [pc, #40]	; (8014d0c <ethernet_output+0x8c>)
 8014ce2:	f000 f85d 	bl	8014da0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8014ce6:	68fb      	ldr	r3, [r7, #12]
 8014ce8:	699b      	ldr	r3, [r3, #24]
 8014cea:	68b9      	ldr	r1, [r7, #8]
 8014cec:	68f8      	ldr	r0, [r7, #12]
 8014cee:	4798      	blx	r3
 8014cf0:	4603      	mov	r3, r0
 8014cf2:	e002      	b.n	8014cfa <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8014cf4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8014cf6:	f06f 0301 	mvn.w	r3, #1
}
 8014cfa:	4618      	mov	r0, r3
 8014cfc:	3718      	adds	r7, #24
 8014cfe:	46bd      	mov	sp, r7
 8014d00:	bd80      	pop	{r7, pc}
 8014d02:	bf00      	nop
 8014d04:	08018864 	.word	0x08018864
 8014d08:	0801889c 	.word	0x0801889c
 8014d0c:	080188d0 	.word	0x080188d0

08014d10 <__libc_init_array>:
 8014d10:	b570      	push	{r4, r5, r6, lr}
 8014d12:	4d0d      	ldr	r5, [pc, #52]	; (8014d48 <__libc_init_array+0x38>)
 8014d14:	4c0d      	ldr	r4, [pc, #52]	; (8014d4c <__libc_init_array+0x3c>)
 8014d16:	1b64      	subs	r4, r4, r5
 8014d18:	10a4      	asrs	r4, r4, #2
 8014d1a:	2600      	movs	r6, #0
 8014d1c:	42a6      	cmp	r6, r4
 8014d1e:	d109      	bne.n	8014d34 <__libc_init_array+0x24>
 8014d20:	4d0b      	ldr	r5, [pc, #44]	; (8014d50 <__libc_init_array+0x40>)
 8014d22:	4c0c      	ldr	r4, [pc, #48]	; (8014d54 <__libc_init_array+0x44>)
 8014d24:	f001 f872 	bl	8015e0c <_init>
 8014d28:	1b64      	subs	r4, r4, r5
 8014d2a:	10a4      	asrs	r4, r4, #2
 8014d2c:	2600      	movs	r6, #0
 8014d2e:	42a6      	cmp	r6, r4
 8014d30:	d105      	bne.n	8014d3e <__libc_init_array+0x2e>
 8014d32:	bd70      	pop	{r4, r5, r6, pc}
 8014d34:	f855 3b04 	ldr.w	r3, [r5], #4
 8014d38:	4798      	blx	r3
 8014d3a:	3601      	adds	r6, #1
 8014d3c:	e7ee      	b.n	8014d1c <__libc_init_array+0xc>
 8014d3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014d42:	4798      	blx	r3
 8014d44:	3601      	adds	r6, #1
 8014d46:	e7f2      	b.n	8014d2e <__libc_init_array+0x1e>
 8014d48:	08019954 	.word	0x08019954
 8014d4c:	08019954 	.word	0x08019954
 8014d50:	08019954 	.word	0x08019954
 8014d54:	08019958 	.word	0x08019958

08014d58 <memcmp>:
 8014d58:	b530      	push	{r4, r5, lr}
 8014d5a:	3901      	subs	r1, #1
 8014d5c:	2400      	movs	r4, #0
 8014d5e:	42a2      	cmp	r2, r4
 8014d60:	d101      	bne.n	8014d66 <memcmp+0xe>
 8014d62:	2000      	movs	r0, #0
 8014d64:	e005      	b.n	8014d72 <memcmp+0x1a>
 8014d66:	5d03      	ldrb	r3, [r0, r4]
 8014d68:	3401      	adds	r4, #1
 8014d6a:	5d0d      	ldrb	r5, [r1, r4]
 8014d6c:	42ab      	cmp	r3, r5
 8014d6e:	d0f6      	beq.n	8014d5e <memcmp+0x6>
 8014d70:	1b58      	subs	r0, r3, r5
 8014d72:	bd30      	pop	{r4, r5, pc}

08014d74 <memcpy>:
 8014d74:	440a      	add	r2, r1
 8014d76:	4291      	cmp	r1, r2
 8014d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8014d7c:	d100      	bne.n	8014d80 <memcpy+0xc>
 8014d7e:	4770      	bx	lr
 8014d80:	b510      	push	{r4, lr}
 8014d82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014d86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014d8a:	4291      	cmp	r1, r2
 8014d8c:	d1f9      	bne.n	8014d82 <memcpy+0xe>
 8014d8e:	bd10      	pop	{r4, pc}

08014d90 <memset>:
 8014d90:	4402      	add	r2, r0
 8014d92:	4603      	mov	r3, r0
 8014d94:	4293      	cmp	r3, r2
 8014d96:	d100      	bne.n	8014d9a <memset+0xa>
 8014d98:	4770      	bx	lr
 8014d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8014d9e:	e7f9      	b.n	8014d94 <memset+0x4>

08014da0 <iprintf>:
 8014da0:	b40f      	push	{r0, r1, r2, r3}
 8014da2:	4b0a      	ldr	r3, [pc, #40]	; (8014dcc <iprintf+0x2c>)
 8014da4:	b513      	push	{r0, r1, r4, lr}
 8014da6:	681c      	ldr	r4, [r3, #0]
 8014da8:	b124      	cbz	r4, 8014db4 <iprintf+0x14>
 8014daa:	69a3      	ldr	r3, [r4, #24]
 8014dac:	b913      	cbnz	r3, 8014db4 <iprintf+0x14>
 8014dae:	4620      	mov	r0, r4
 8014db0:	f000 f8e0 	bl	8014f74 <__sinit>
 8014db4:	ab05      	add	r3, sp, #20
 8014db6:	9a04      	ldr	r2, [sp, #16]
 8014db8:	68a1      	ldr	r1, [r4, #8]
 8014dba:	9301      	str	r3, [sp, #4]
 8014dbc:	4620      	mov	r0, r4
 8014dbe:	f000 fa67 	bl	8015290 <_vfiprintf_r>
 8014dc2:	b002      	add	sp, #8
 8014dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014dc8:	b004      	add	sp, #16
 8014dca:	4770      	bx	lr
 8014dcc:	24000038 	.word	0x24000038

08014dd0 <rand>:
 8014dd0:	4b17      	ldr	r3, [pc, #92]	; (8014e30 <rand+0x60>)
 8014dd2:	b510      	push	{r4, lr}
 8014dd4:	681c      	ldr	r4, [r3, #0]
 8014dd6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014dd8:	b9b3      	cbnz	r3, 8014e08 <rand+0x38>
 8014dda:	2018      	movs	r0, #24
 8014ddc:	f000 f97c 	bl	80150d8 <malloc>
 8014de0:	63a0      	str	r0, [r4, #56]	; 0x38
 8014de2:	b928      	cbnz	r0, 8014df0 <rand+0x20>
 8014de4:	4602      	mov	r2, r0
 8014de6:	4b13      	ldr	r3, [pc, #76]	; (8014e34 <rand+0x64>)
 8014de8:	4813      	ldr	r0, [pc, #76]	; (8014e38 <rand+0x68>)
 8014dea:	214e      	movs	r1, #78	; 0x4e
 8014dec:	f000 f84c 	bl	8014e88 <__assert_func>
 8014df0:	4a12      	ldr	r2, [pc, #72]	; (8014e3c <rand+0x6c>)
 8014df2:	4b13      	ldr	r3, [pc, #76]	; (8014e40 <rand+0x70>)
 8014df4:	e9c0 2300 	strd	r2, r3, [r0]
 8014df8:	4b12      	ldr	r3, [pc, #72]	; (8014e44 <rand+0x74>)
 8014dfa:	6083      	str	r3, [r0, #8]
 8014dfc:	230b      	movs	r3, #11
 8014dfe:	8183      	strh	r3, [r0, #12]
 8014e00:	2201      	movs	r2, #1
 8014e02:	2300      	movs	r3, #0
 8014e04:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8014e08:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8014e0a:	480f      	ldr	r0, [pc, #60]	; (8014e48 <rand+0x78>)
 8014e0c:	690a      	ldr	r2, [r1, #16]
 8014e0e:	694b      	ldr	r3, [r1, #20]
 8014e10:	4c0e      	ldr	r4, [pc, #56]	; (8014e4c <rand+0x7c>)
 8014e12:	4350      	muls	r0, r2
 8014e14:	fb04 0003 	mla	r0, r4, r3, r0
 8014e18:	fba2 3404 	umull	r3, r4, r2, r4
 8014e1c:	1c5a      	adds	r2, r3, #1
 8014e1e:	4404      	add	r4, r0
 8014e20:	f144 0000 	adc.w	r0, r4, #0
 8014e24:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8014e28:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8014e2c:	bd10      	pop	{r4, pc}
 8014e2e:	bf00      	nop
 8014e30:	24000038 	.word	0x24000038
 8014e34:	08019804 	.word	0x08019804
 8014e38:	0801981b 	.word	0x0801981b
 8014e3c:	abcd330e 	.word	0xabcd330e
 8014e40:	e66d1234 	.word	0xe66d1234
 8014e44:	0005deec 	.word	0x0005deec
 8014e48:	5851f42d 	.word	0x5851f42d
 8014e4c:	4c957f2d 	.word	0x4c957f2d

08014e50 <strcpy>:
 8014e50:	4603      	mov	r3, r0
 8014e52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014e56:	f803 2b01 	strb.w	r2, [r3], #1
 8014e5a:	2a00      	cmp	r2, #0
 8014e5c:	d1f9      	bne.n	8014e52 <strcpy+0x2>
 8014e5e:	4770      	bx	lr

08014e60 <strncpy>:
 8014e60:	b510      	push	{r4, lr}
 8014e62:	3901      	subs	r1, #1
 8014e64:	4603      	mov	r3, r0
 8014e66:	b132      	cbz	r2, 8014e76 <strncpy+0x16>
 8014e68:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014e6c:	f803 4b01 	strb.w	r4, [r3], #1
 8014e70:	3a01      	subs	r2, #1
 8014e72:	2c00      	cmp	r4, #0
 8014e74:	d1f7      	bne.n	8014e66 <strncpy+0x6>
 8014e76:	441a      	add	r2, r3
 8014e78:	2100      	movs	r1, #0
 8014e7a:	4293      	cmp	r3, r2
 8014e7c:	d100      	bne.n	8014e80 <strncpy+0x20>
 8014e7e:	bd10      	pop	{r4, pc}
 8014e80:	f803 1b01 	strb.w	r1, [r3], #1
 8014e84:	e7f9      	b.n	8014e7a <strncpy+0x1a>
	...

08014e88 <__assert_func>:
 8014e88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014e8a:	4614      	mov	r4, r2
 8014e8c:	461a      	mov	r2, r3
 8014e8e:	4b09      	ldr	r3, [pc, #36]	; (8014eb4 <__assert_func+0x2c>)
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	4605      	mov	r5, r0
 8014e94:	68d8      	ldr	r0, [r3, #12]
 8014e96:	b14c      	cbz	r4, 8014eac <__assert_func+0x24>
 8014e98:	4b07      	ldr	r3, [pc, #28]	; (8014eb8 <__assert_func+0x30>)
 8014e9a:	9100      	str	r1, [sp, #0]
 8014e9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014ea0:	4906      	ldr	r1, [pc, #24]	; (8014ebc <__assert_func+0x34>)
 8014ea2:	462b      	mov	r3, r5
 8014ea4:	f000 f8e4 	bl	8015070 <fiprintf>
 8014ea8:	f000 fddc 	bl	8015a64 <abort>
 8014eac:	4b04      	ldr	r3, [pc, #16]	; (8014ec0 <__assert_func+0x38>)
 8014eae:	461c      	mov	r4, r3
 8014eb0:	e7f3      	b.n	8014e9a <__assert_func+0x12>
 8014eb2:	bf00      	nop
 8014eb4:	24000038 	.word	0x24000038
 8014eb8:	0801987a 	.word	0x0801987a
 8014ebc:	08019887 	.word	0x08019887
 8014ec0:	080198b5 	.word	0x080198b5

08014ec4 <std>:
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	b510      	push	{r4, lr}
 8014ec8:	4604      	mov	r4, r0
 8014eca:	e9c0 3300 	strd	r3, r3, [r0]
 8014ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014ed2:	6083      	str	r3, [r0, #8]
 8014ed4:	8181      	strh	r1, [r0, #12]
 8014ed6:	6643      	str	r3, [r0, #100]	; 0x64
 8014ed8:	81c2      	strh	r2, [r0, #14]
 8014eda:	6183      	str	r3, [r0, #24]
 8014edc:	4619      	mov	r1, r3
 8014ede:	2208      	movs	r2, #8
 8014ee0:	305c      	adds	r0, #92	; 0x5c
 8014ee2:	f7ff ff55 	bl	8014d90 <memset>
 8014ee6:	4b05      	ldr	r3, [pc, #20]	; (8014efc <std+0x38>)
 8014ee8:	6263      	str	r3, [r4, #36]	; 0x24
 8014eea:	4b05      	ldr	r3, [pc, #20]	; (8014f00 <std+0x3c>)
 8014eec:	62a3      	str	r3, [r4, #40]	; 0x28
 8014eee:	4b05      	ldr	r3, [pc, #20]	; (8014f04 <std+0x40>)
 8014ef0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014ef2:	4b05      	ldr	r3, [pc, #20]	; (8014f08 <std+0x44>)
 8014ef4:	6224      	str	r4, [r4, #32]
 8014ef6:	6323      	str	r3, [r4, #48]	; 0x30
 8014ef8:	bd10      	pop	{r4, pc}
 8014efa:	bf00      	nop
 8014efc:	08015839 	.word	0x08015839
 8014f00:	0801585b 	.word	0x0801585b
 8014f04:	08015893 	.word	0x08015893
 8014f08:	080158b7 	.word	0x080158b7

08014f0c <_cleanup_r>:
 8014f0c:	4901      	ldr	r1, [pc, #4]	; (8014f14 <_cleanup_r+0x8>)
 8014f0e:	f000 b8c1 	b.w	8015094 <_fwalk_reent>
 8014f12:	bf00      	nop
 8014f14:	08015ba1 	.word	0x08015ba1

08014f18 <__sfmoreglue>:
 8014f18:	b570      	push	{r4, r5, r6, lr}
 8014f1a:	1e4a      	subs	r2, r1, #1
 8014f1c:	2568      	movs	r5, #104	; 0x68
 8014f1e:	4355      	muls	r5, r2
 8014f20:	460e      	mov	r6, r1
 8014f22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014f26:	f000 f92f 	bl	8015188 <_malloc_r>
 8014f2a:	4604      	mov	r4, r0
 8014f2c:	b140      	cbz	r0, 8014f40 <__sfmoreglue+0x28>
 8014f2e:	2100      	movs	r1, #0
 8014f30:	e9c0 1600 	strd	r1, r6, [r0]
 8014f34:	300c      	adds	r0, #12
 8014f36:	60a0      	str	r0, [r4, #8]
 8014f38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014f3c:	f7ff ff28 	bl	8014d90 <memset>
 8014f40:	4620      	mov	r0, r4
 8014f42:	bd70      	pop	{r4, r5, r6, pc}

08014f44 <__sfp_lock_acquire>:
 8014f44:	4801      	ldr	r0, [pc, #4]	; (8014f4c <__sfp_lock_acquire+0x8>)
 8014f46:	f000 b8c5 	b.w	80150d4 <__retarget_lock_acquire_recursive>
 8014f4a:	bf00      	nop
 8014f4c:	2400362c 	.word	0x2400362c

08014f50 <__sfp_lock_release>:
 8014f50:	4801      	ldr	r0, [pc, #4]	; (8014f58 <__sfp_lock_release+0x8>)
 8014f52:	f000 b8c0 	b.w	80150d6 <__retarget_lock_release_recursive>
 8014f56:	bf00      	nop
 8014f58:	2400362c 	.word	0x2400362c

08014f5c <__sinit_lock_acquire>:
 8014f5c:	4801      	ldr	r0, [pc, #4]	; (8014f64 <__sinit_lock_acquire+0x8>)
 8014f5e:	f000 b8b9 	b.w	80150d4 <__retarget_lock_acquire_recursive>
 8014f62:	bf00      	nop
 8014f64:	24003627 	.word	0x24003627

08014f68 <__sinit_lock_release>:
 8014f68:	4801      	ldr	r0, [pc, #4]	; (8014f70 <__sinit_lock_release+0x8>)
 8014f6a:	f000 b8b4 	b.w	80150d6 <__retarget_lock_release_recursive>
 8014f6e:	bf00      	nop
 8014f70:	24003627 	.word	0x24003627

08014f74 <__sinit>:
 8014f74:	b510      	push	{r4, lr}
 8014f76:	4604      	mov	r4, r0
 8014f78:	f7ff fff0 	bl	8014f5c <__sinit_lock_acquire>
 8014f7c:	69a3      	ldr	r3, [r4, #24]
 8014f7e:	b11b      	cbz	r3, 8014f88 <__sinit+0x14>
 8014f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f84:	f7ff bff0 	b.w	8014f68 <__sinit_lock_release>
 8014f88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8014f8c:	6523      	str	r3, [r4, #80]	; 0x50
 8014f8e:	4b13      	ldr	r3, [pc, #76]	; (8014fdc <__sinit+0x68>)
 8014f90:	4a13      	ldr	r2, [pc, #76]	; (8014fe0 <__sinit+0x6c>)
 8014f92:	681b      	ldr	r3, [r3, #0]
 8014f94:	62a2      	str	r2, [r4, #40]	; 0x28
 8014f96:	42a3      	cmp	r3, r4
 8014f98:	bf04      	itt	eq
 8014f9a:	2301      	moveq	r3, #1
 8014f9c:	61a3      	streq	r3, [r4, #24]
 8014f9e:	4620      	mov	r0, r4
 8014fa0:	f000 f820 	bl	8014fe4 <__sfp>
 8014fa4:	6060      	str	r0, [r4, #4]
 8014fa6:	4620      	mov	r0, r4
 8014fa8:	f000 f81c 	bl	8014fe4 <__sfp>
 8014fac:	60a0      	str	r0, [r4, #8]
 8014fae:	4620      	mov	r0, r4
 8014fb0:	f000 f818 	bl	8014fe4 <__sfp>
 8014fb4:	2200      	movs	r2, #0
 8014fb6:	60e0      	str	r0, [r4, #12]
 8014fb8:	2104      	movs	r1, #4
 8014fba:	6860      	ldr	r0, [r4, #4]
 8014fbc:	f7ff ff82 	bl	8014ec4 <std>
 8014fc0:	68a0      	ldr	r0, [r4, #8]
 8014fc2:	2201      	movs	r2, #1
 8014fc4:	2109      	movs	r1, #9
 8014fc6:	f7ff ff7d 	bl	8014ec4 <std>
 8014fca:	68e0      	ldr	r0, [r4, #12]
 8014fcc:	2202      	movs	r2, #2
 8014fce:	2112      	movs	r1, #18
 8014fd0:	f7ff ff78 	bl	8014ec4 <std>
 8014fd4:	2301      	movs	r3, #1
 8014fd6:	61a3      	str	r3, [r4, #24]
 8014fd8:	e7d2      	b.n	8014f80 <__sinit+0xc>
 8014fda:	bf00      	nop
 8014fdc:	08019800 	.word	0x08019800
 8014fe0:	08014f0d 	.word	0x08014f0d

08014fe4 <__sfp>:
 8014fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014fe6:	4607      	mov	r7, r0
 8014fe8:	f7ff ffac 	bl	8014f44 <__sfp_lock_acquire>
 8014fec:	4b1e      	ldr	r3, [pc, #120]	; (8015068 <__sfp+0x84>)
 8014fee:	681e      	ldr	r6, [r3, #0]
 8014ff0:	69b3      	ldr	r3, [r6, #24]
 8014ff2:	b913      	cbnz	r3, 8014ffa <__sfp+0x16>
 8014ff4:	4630      	mov	r0, r6
 8014ff6:	f7ff ffbd 	bl	8014f74 <__sinit>
 8014ffa:	3648      	adds	r6, #72	; 0x48
 8014ffc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015000:	3b01      	subs	r3, #1
 8015002:	d503      	bpl.n	801500c <__sfp+0x28>
 8015004:	6833      	ldr	r3, [r6, #0]
 8015006:	b30b      	cbz	r3, 801504c <__sfp+0x68>
 8015008:	6836      	ldr	r6, [r6, #0]
 801500a:	e7f7      	b.n	8014ffc <__sfp+0x18>
 801500c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015010:	b9d5      	cbnz	r5, 8015048 <__sfp+0x64>
 8015012:	4b16      	ldr	r3, [pc, #88]	; (801506c <__sfp+0x88>)
 8015014:	60e3      	str	r3, [r4, #12]
 8015016:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801501a:	6665      	str	r5, [r4, #100]	; 0x64
 801501c:	f000 f859 	bl	80150d2 <__retarget_lock_init_recursive>
 8015020:	f7ff ff96 	bl	8014f50 <__sfp_lock_release>
 8015024:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8015028:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801502c:	6025      	str	r5, [r4, #0]
 801502e:	61a5      	str	r5, [r4, #24]
 8015030:	2208      	movs	r2, #8
 8015032:	4629      	mov	r1, r5
 8015034:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015038:	f7ff feaa 	bl	8014d90 <memset>
 801503c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015040:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015044:	4620      	mov	r0, r4
 8015046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015048:	3468      	adds	r4, #104	; 0x68
 801504a:	e7d9      	b.n	8015000 <__sfp+0x1c>
 801504c:	2104      	movs	r1, #4
 801504e:	4638      	mov	r0, r7
 8015050:	f7ff ff62 	bl	8014f18 <__sfmoreglue>
 8015054:	4604      	mov	r4, r0
 8015056:	6030      	str	r0, [r6, #0]
 8015058:	2800      	cmp	r0, #0
 801505a:	d1d5      	bne.n	8015008 <__sfp+0x24>
 801505c:	f7ff ff78 	bl	8014f50 <__sfp_lock_release>
 8015060:	230c      	movs	r3, #12
 8015062:	603b      	str	r3, [r7, #0]
 8015064:	e7ee      	b.n	8015044 <__sfp+0x60>
 8015066:	bf00      	nop
 8015068:	08019800 	.word	0x08019800
 801506c:	ffff0001 	.word	0xffff0001

08015070 <fiprintf>:
 8015070:	b40e      	push	{r1, r2, r3}
 8015072:	b503      	push	{r0, r1, lr}
 8015074:	4601      	mov	r1, r0
 8015076:	ab03      	add	r3, sp, #12
 8015078:	4805      	ldr	r0, [pc, #20]	; (8015090 <fiprintf+0x20>)
 801507a:	f853 2b04 	ldr.w	r2, [r3], #4
 801507e:	6800      	ldr	r0, [r0, #0]
 8015080:	9301      	str	r3, [sp, #4]
 8015082:	f000 f905 	bl	8015290 <_vfiprintf_r>
 8015086:	b002      	add	sp, #8
 8015088:	f85d eb04 	ldr.w	lr, [sp], #4
 801508c:	b003      	add	sp, #12
 801508e:	4770      	bx	lr
 8015090:	24000038 	.word	0x24000038

08015094 <_fwalk_reent>:
 8015094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015098:	4606      	mov	r6, r0
 801509a:	4688      	mov	r8, r1
 801509c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80150a0:	2700      	movs	r7, #0
 80150a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80150a6:	f1b9 0901 	subs.w	r9, r9, #1
 80150aa:	d505      	bpl.n	80150b8 <_fwalk_reent+0x24>
 80150ac:	6824      	ldr	r4, [r4, #0]
 80150ae:	2c00      	cmp	r4, #0
 80150b0:	d1f7      	bne.n	80150a2 <_fwalk_reent+0xe>
 80150b2:	4638      	mov	r0, r7
 80150b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80150b8:	89ab      	ldrh	r3, [r5, #12]
 80150ba:	2b01      	cmp	r3, #1
 80150bc:	d907      	bls.n	80150ce <_fwalk_reent+0x3a>
 80150be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80150c2:	3301      	adds	r3, #1
 80150c4:	d003      	beq.n	80150ce <_fwalk_reent+0x3a>
 80150c6:	4629      	mov	r1, r5
 80150c8:	4630      	mov	r0, r6
 80150ca:	47c0      	blx	r8
 80150cc:	4307      	orrs	r7, r0
 80150ce:	3568      	adds	r5, #104	; 0x68
 80150d0:	e7e9      	b.n	80150a6 <_fwalk_reent+0x12>

080150d2 <__retarget_lock_init_recursive>:
 80150d2:	4770      	bx	lr

080150d4 <__retarget_lock_acquire_recursive>:
 80150d4:	4770      	bx	lr

080150d6 <__retarget_lock_release_recursive>:
 80150d6:	4770      	bx	lr

080150d8 <malloc>:
 80150d8:	4b02      	ldr	r3, [pc, #8]	; (80150e4 <malloc+0xc>)
 80150da:	4601      	mov	r1, r0
 80150dc:	6818      	ldr	r0, [r3, #0]
 80150de:	f000 b853 	b.w	8015188 <_malloc_r>
 80150e2:	bf00      	nop
 80150e4:	24000038 	.word	0x24000038

080150e8 <_free_r>:
 80150e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80150ea:	2900      	cmp	r1, #0
 80150ec:	d048      	beq.n	8015180 <_free_r+0x98>
 80150ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80150f2:	9001      	str	r0, [sp, #4]
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	f1a1 0404 	sub.w	r4, r1, #4
 80150fa:	bfb8      	it	lt
 80150fc:	18e4      	addlt	r4, r4, r3
 80150fe:	f000 fe01 	bl	8015d04 <__malloc_lock>
 8015102:	4a20      	ldr	r2, [pc, #128]	; (8015184 <_free_r+0x9c>)
 8015104:	9801      	ldr	r0, [sp, #4]
 8015106:	6813      	ldr	r3, [r2, #0]
 8015108:	4615      	mov	r5, r2
 801510a:	b933      	cbnz	r3, 801511a <_free_r+0x32>
 801510c:	6063      	str	r3, [r4, #4]
 801510e:	6014      	str	r4, [r2, #0]
 8015110:	b003      	add	sp, #12
 8015112:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015116:	f000 bdfb 	b.w	8015d10 <__malloc_unlock>
 801511a:	42a3      	cmp	r3, r4
 801511c:	d90b      	bls.n	8015136 <_free_r+0x4e>
 801511e:	6821      	ldr	r1, [r4, #0]
 8015120:	1862      	adds	r2, r4, r1
 8015122:	4293      	cmp	r3, r2
 8015124:	bf04      	itt	eq
 8015126:	681a      	ldreq	r2, [r3, #0]
 8015128:	685b      	ldreq	r3, [r3, #4]
 801512a:	6063      	str	r3, [r4, #4]
 801512c:	bf04      	itt	eq
 801512e:	1852      	addeq	r2, r2, r1
 8015130:	6022      	streq	r2, [r4, #0]
 8015132:	602c      	str	r4, [r5, #0]
 8015134:	e7ec      	b.n	8015110 <_free_r+0x28>
 8015136:	461a      	mov	r2, r3
 8015138:	685b      	ldr	r3, [r3, #4]
 801513a:	b10b      	cbz	r3, 8015140 <_free_r+0x58>
 801513c:	42a3      	cmp	r3, r4
 801513e:	d9fa      	bls.n	8015136 <_free_r+0x4e>
 8015140:	6811      	ldr	r1, [r2, #0]
 8015142:	1855      	adds	r5, r2, r1
 8015144:	42a5      	cmp	r5, r4
 8015146:	d10b      	bne.n	8015160 <_free_r+0x78>
 8015148:	6824      	ldr	r4, [r4, #0]
 801514a:	4421      	add	r1, r4
 801514c:	1854      	adds	r4, r2, r1
 801514e:	42a3      	cmp	r3, r4
 8015150:	6011      	str	r1, [r2, #0]
 8015152:	d1dd      	bne.n	8015110 <_free_r+0x28>
 8015154:	681c      	ldr	r4, [r3, #0]
 8015156:	685b      	ldr	r3, [r3, #4]
 8015158:	6053      	str	r3, [r2, #4]
 801515a:	4421      	add	r1, r4
 801515c:	6011      	str	r1, [r2, #0]
 801515e:	e7d7      	b.n	8015110 <_free_r+0x28>
 8015160:	d902      	bls.n	8015168 <_free_r+0x80>
 8015162:	230c      	movs	r3, #12
 8015164:	6003      	str	r3, [r0, #0]
 8015166:	e7d3      	b.n	8015110 <_free_r+0x28>
 8015168:	6825      	ldr	r5, [r4, #0]
 801516a:	1961      	adds	r1, r4, r5
 801516c:	428b      	cmp	r3, r1
 801516e:	bf04      	itt	eq
 8015170:	6819      	ldreq	r1, [r3, #0]
 8015172:	685b      	ldreq	r3, [r3, #4]
 8015174:	6063      	str	r3, [r4, #4]
 8015176:	bf04      	itt	eq
 8015178:	1949      	addeq	r1, r1, r5
 801517a:	6021      	streq	r1, [r4, #0]
 801517c:	6054      	str	r4, [r2, #4]
 801517e:	e7c7      	b.n	8015110 <_free_r+0x28>
 8015180:	b003      	add	sp, #12
 8015182:	bd30      	pop	{r4, r5, pc}
 8015184:	24000240 	.word	0x24000240

08015188 <_malloc_r>:
 8015188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801518a:	1ccd      	adds	r5, r1, #3
 801518c:	f025 0503 	bic.w	r5, r5, #3
 8015190:	3508      	adds	r5, #8
 8015192:	2d0c      	cmp	r5, #12
 8015194:	bf38      	it	cc
 8015196:	250c      	movcc	r5, #12
 8015198:	2d00      	cmp	r5, #0
 801519a:	4606      	mov	r6, r0
 801519c:	db01      	blt.n	80151a2 <_malloc_r+0x1a>
 801519e:	42a9      	cmp	r1, r5
 80151a0:	d903      	bls.n	80151aa <_malloc_r+0x22>
 80151a2:	230c      	movs	r3, #12
 80151a4:	6033      	str	r3, [r6, #0]
 80151a6:	2000      	movs	r0, #0
 80151a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80151aa:	f000 fdab 	bl	8015d04 <__malloc_lock>
 80151ae:	4921      	ldr	r1, [pc, #132]	; (8015234 <_malloc_r+0xac>)
 80151b0:	680a      	ldr	r2, [r1, #0]
 80151b2:	4614      	mov	r4, r2
 80151b4:	b99c      	cbnz	r4, 80151de <_malloc_r+0x56>
 80151b6:	4f20      	ldr	r7, [pc, #128]	; (8015238 <_malloc_r+0xb0>)
 80151b8:	683b      	ldr	r3, [r7, #0]
 80151ba:	b923      	cbnz	r3, 80151c6 <_malloc_r+0x3e>
 80151bc:	4621      	mov	r1, r4
 80151be:	4630      	mov	r0, r6
 80151c0:	f000 fb2a 	bl	8015818 <_sbrk_r>
 80151c4:	6038      	str	r0, [r7, #0]
 80151c6:	4629      	mov	r1, r5
 80151c8:	4630      	mov	r0, r6
 80151ca:	f000 fb25 	bl	8015818 <_sbrk_r>
 80151ce:	1c43      	adds	r3, r0, #1
 80151d0:	d123      	bne.n	801521a <_malloc_r+0x92>
 80151d2:	230c      	movs	r3, #12
 80151d4:	6033      	str	r3, [r6, #0]
 80151d6:	4630      	mov	r0, r6
 80151d8:	f000 fd9a 	bl	8015d10 <__malloc_unlock>
 80151dc:	e7e3      	b.n	80151a6 <_malloc_r+0x1e>
 80151de:	6823      	ldr	r3, [r4, #0]
 80151e0:	1b5b      	subs	r3, r3, r5
 80151e2:	d417      	bmi.n	8015214 <_malloc_r+0x8c>
 80151e4:	2b0b      	cmp	r3, #11
 80151e6:	d903      	bls.n	80151f0 <_malloc_r+0x68>
 80151e8:	6023      	str	r3, [r4, #0]
 80151ea:	441c      	add	r4, r3
 80151ec:	6025      	str	r5, [r4, #0]
 80151ee:	e004      	b.n	80151fa <_malloc_r+0x72>
 80151f0:	6863      	ldr	r3, [r4, #4]
 80151f2:	42a2      	cmp	r2, r4
 80151f4:	bf0c      	ite	eq
 80151f6:	600b      	streq	r3, [r1, #0]
 80151f8:	6053      	strne	r3, [r2, #4]
 80151fa:	4630      	mov	r0, r6
 80151fc:	f000 fd88 	bl	8015d10 <__malloc_unlock>
 8015200:	f104 000b 	add.w	r0, r4, #11
 8015204:	1d23      	adds	r3, r4, #4
 8015206:	f020 0007 	bic.w	r0, r0, #7
 801520a:	1ac2      	subs	r2, r0, r3
 801520c:	d0cc      	beq.n	80151a8 <_malloc_r+0x20>
 801520e:	1a1b      	subs	r3, r3, r0
 8015210:	50a3      	str	r3, [r4, r2]
 8015212:	e7c9      	b.n	80151a8 <_malloc_r+0x20>
 8015214:	4622      	mov	r2, r4
 8015216:	6864      	ldr	r4, [r4, #4]
 8015218:	e7cc      	b.n	80151b4 <_malloc_r+0x2c>
 801521a:	1cc4      	adds	r4, r0, #3
 801521c:	f024 0403 	bic.w	r4, r4, #3
 8015220:	42a0      	cmp	r0, r4
 8015222:	d0e3      	beq.n	80151ec <_malloc_r+0x64>
 8015224:	1a21      	subs	r1, r4, r0
 8015226:	4630      	mov	r0, r6
 8015228:	f000 faf6 	bl	8015818 <_sbrk_r>
 801522c:	3001      	adds	r0, #1
 801522e:	d1dd      	bne.n	80151ec <_malloc_r+0x64>
 8015230:	e7cf      	b.n	80151d2 <_malloc_r+0x4a>
 8015232:	bf00      	nop
 8015234:	24000240 	.word	0x24000240
 8015238:	24000244 	.word	0x24000244

0801523c <__sfputc_r>:
 801523c:	6893      	ldr	r3, [r2, #8]
 801523e:	3b01      	subs	r3, #1
 8015240:	2b00      	cmp	r3, #0
 8015242:	b410      	push	{r4}
 8015244:	6093      	str	r3, [r2, #8]
 8015246:	da08      	bge.n	801525a <__sfputc_r+0x1e>
 8015248:	6994      	ldr	r4, [r2, #24]
 801524a:	42a3      	cmp	r3, r4
 801524c:	db01      	blt.n	8015252 <__sfputc_r+0x16>
 801524e:	290a      	cmp	r1, #10
 8015250:	d103      	bne.n	801525a <__sfputc_r+0x1e>
 8015252:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015256:	f000 bb33 	b.w	80158c0 <__swbuf_r>
 801525a:	6813      	ldr	r3, [r2, #0]
 801525c:	1c58      	adds	r0, r3, #1
 801525e:	6010      	str	r0, [r2, #0]
 8015260:	7019      	strb	r1, [r3, #0]
 8015262:	4608      	mov	r0, r1
 8015264:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015268:	4770      	bx	lr

0801526a <__sfputs_r>:
 801526a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801526c:	4606      	mov	r6, r0
 801526e:	460f      	mov	r7, r1
 8015270:	4614      	mov	r4, r2
 8015272:	18d5      	adds	r5, r2, r3
 8015274:	42ac      	cmp	r4, r5
 8015276:	d101      	bne.n	801527c <__sfputs_r+0x12>
 8015278:	2000      	movs	r0, #0
 801527a:	e007      	b.n	801528c <__sfputs_r+0x22>
 801527c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015280:	463a      	mov	r2, r7
 8015282:	4630      	mov	r0, r6
 8015284:	f7ff ffda 	bl	801523c <__sfputc_r>
 8015288:	1c43      	adds	r3, r0, #1
 801528a:	d1f3      	bne.n	8015274 <__sfputs_r+0xa>
 801528c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015290 <_vfiprintf_r>:
 8015290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015294:	460d      	mov	r5, r1
 8015296:	b09d      	sub	sp, #116	; 0x74
 8015298:	4614      	mov	r4, r2
 801529a:	4698      	mov	r8, r3
 801529c:	4606      	mov	r6, r0
 801529e:	b118      	cbz	r0, 80152a8 <_vfiprintf_r+0x18>
 80152a0:	6983      	ldr	r3, [r0, #24]
 80152a2:	b90b      	cbnz	r3, 80152a8 <_vfiprintf_r+0x18>
 80152a4:	f7ff fe66 	bl	8014f74 <__sinit>
 80152a8:	4b89      	ldr	r3, [pc, #548]	; (80154d0 <_vfiprintf_r+0x240>)
 80152aa:	429d      	cmp	r5, r3
 80152ac:	d11b      	bne.n	80152e6 <_vfiprintf_r+0x56>
 80152ae:	6875      	ldr	r5, [r6, #4]
 80152b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80152b2:	07d9      	lsls	r1, r3, #31
 80152b4:	d405      	bmi.n	80152c2 <_vfiprintf_r+0x32>
 80152b6:	89ab      	ldrh	r3, [r5, #12]
 80152b8:	059a      	lsls	r2, r3, #22
 80152ba:	d402      	bmi.n	80152c2 <_vfiprintf_r+0x32>
 80152bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80152be:	f7ff ff09 	bl	80150d4 <__retarget_lock_acquire_recursive>
 80152c2:	89ab      	ldrh	r3, [r5, #12]
 80152c4:	071b      	lsls	r3, r3, #28
 80152c6:	d501      	bpl.n	80152cc <_vfiprintf_r+0x3c>
 80152c8:	692b      	ldr	r3, [r5, #16]
 80152ca:	b9eb      	cbnz	r3, 8015308 <_vfiprintf_r+0x78>
 80152cc:	4629      	mov	r1, r5
 80152ce:	4630      	mov	r0, r6
 80152d0:	f000 fb5a 	bl	8015988 <__swsetup_r>
 80152d4:	b1c0      	cbz	r0, 8015308 <_vfiprintf_r+0x78>
 80152d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80152d8:	07dc      	lsls	r4, r3, #31
 80152da:	d50e      	bpl.n	80152fa <_vfiprintf_r+0x6a>
 80152dc:	f04f 30ff 	mov.w	r0, #4294967295
 80152e0:	b01d      	add	sp, #116	; 0x74
 80152e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152e6:	4b7b      	ldr	r3, [pc, #492]	; (80154d4 <_vfiprintf_r+0x244>)
 80152e8:	429d      	cmp	r5, r3
 80152ea:	d101      	bne.n	80152f0 <_vfiprintf_r+0x60>
 80152ec:	68b5      	ldr	r5, [r6, #8]
 80152ee:	e7df      	b.n	80152b0 <_vfiprintf_r+0x20>
 80152f0:	4b79      	ldr	r3, [pc, #484]	; (80154d8 <_vfiprintf_r+0x248>)
 80152f2:	429d      	cmp	r5, r3
 80152f4:	bf08      	it	eq
 80152f6:	68f5      	ldreq	r5, [r6, #12]
 80152f8:	e7da      	b.n	80152b0 <_vfiprintf_r+0x20>
 80152fa:	89ab      	ldrh	r3, [r5, #12]
 80152fc:	0598      	lsls	r0, r3, #22
 80152fe:	d4ed      	bmi.n	80152dc <_vfiprintf_r+0x4c>
 8015300:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015302:	f7ff fee8 	bl	80150d6 <__retarget_lock_release_recursive>
 8015306:	e7e9      	b.n	80152dc <_vfiprintf_r+0x4c>
 8015308:	2300      	movs	r3, #0
 801530a:	9309      	str	r3, [sp, #36]	; 0x24
 801530c:	2320      	movs	r3, #32
 801530e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015312:	f8cd 800c 	str.w	r8, [sp, #12]
 8015316:	2330      	movs	r3, #48	; 0x30
 8015318:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80154dc <_vfiprintf_r+0x24c>
 801531c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015320:	f04f 0901 	mov.w	r9, #1
 8015324:	4623      	mov	r3, r4
 8015326:	469a      	mov	sl, r3
 8015328:	f813 2b01 	ldrb.w	r2, [r3], #1
 801532c:	b10a      	cbz	r2, 8015332 <_vfiprintf_r+0xa2>
 801532e:	2a25      	cmp	r2, #37	; 0x25
 8015330:	d1f9      	bne.n	8015326 <_vfiprintf_r+0x96>
 8015332:	ebba 0b04 	subs.w	fp, sl, r4
 8015336:	d00b      	beq.n	8015350 <_vfiprintf_r+0xc0>
 8015338:	465b      	mov	r3, fp
 801533a:	4622      	mov	r2, r4
 801533c:	4629      	mov	r1, r5
 801533e:	4630      	mov	r0, r6
 8015340:	f7ff ff93 	bl	801526a <__sfputs_r>
 8015344:	3001      	adds	r0, #1
 8015346:	f000 80aa 	beq.w	801549e <_vfiprintf_r+0x20e>
 801534a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801534c:	445a      	add	r2, fp
 801534e:	9209      	str	r2, [sp, #36]	; 0x24
 8015350:	f89a 3000 	ldrb.w	r3, [sl]
 8015354:	2b00      	cmp	r3, #0
 8015356:	f000 80a2 	beq.w	801549e <_vfiprintf_r+0x20e>
 801535a:	2300      	movs	r3, #0
 801535c:	f04f 32ff 	mov.w	r2, #4294967295
 8015360:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015364:	f10a 0a01 	add.w	sl, sl, #1
 8015368:	9304      	str	r3, [sp, #16]
 801536a:	9307      	str	r3, [sp, #28]
 801536c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015370:	931a      	str	r3, [sp, #104]	; 0x68
 8015372:	4654      	mov	r4, sl
 8015374:	2205      	movs	r2, #5
 8015376:	f814 1b01 	ldrb.w	r1, [r4], #1
 801537a:	4858      	ldr	r0, [pc, #352]	; (80154dc <_vfiprintf_r+0x24c>)
 801537c:	f7ea ffd0 	bl	8000320 <memchr>
 8015380:	9a04      	ldr	r2, [sp, #16]
 8015382:	b9d8      	cbnz	r0, 80153bc <_vfiprintf_r+0x12c>
 8015384:	06d1      	lsls	r1, r2, #27
 8015386:	bf44      	itt	mi
 8015388:	2320      	movmi	r3, #32
 801538a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801538e:	0713      	lsls	r3, r2, #28
 8015390:	bf44      	itt	mi
 8015392:	232b      	movmi	r3, #43	; 0x2b
 8015394:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015398:	f89a 3000 	ldrb.w	r3, [sl]
 801539c:	2b2a      	cmp	r3, #42	; 0x2a
 801539e:	d015      	beq.n	80153cc <_vfiprintf_r+0x13c>
 80153a0:	9a07      	ldr	r2, [sp, #28]
 80153a2:	4654      	mov	r4, sl
 80153a4:	2000      	movs	r0, #0
 80153a6:	f04f 0c0a 	mov.w	ip, #10
 80153aa:	4621      	mov	r1, r4
 80153ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80153b0:	3b30      	subs	r3, #48	; 0x30
 80153b2:	2b09      	cmp	r3, #9
 80153b4:	d94e      	bls.n	8015454 <_vfiprintf_r+0x1c4>
 80153b6:	b1b0      	cbz	r0, 80153e6 <_vfiprintf_r+0x156>
 80153b8:	9207      	str	r2, [sp, #28]
 80153ba:	e014      	b.n	80153e6 <_vfiprintf_r+0x156>
 80153bc:	eba0 0308 	sub.w	r3, r0, r8
 80153c0:	fa09 f303 	lsl.w	r3, r9, r3
 80153c4:	4313      	orrs	r3, r2
 80153c6:	9304      	str	r3, [sp, #16]
 80153c8:	46a2      	mov	sl, r4
 80153ca:	e7d2      	b.n	8015372 <_vfiprintf_r+0xe2>
 80153cc:	9b03      	ldr	r3, [sp, #12]
 80153ce:	1d19      	adds	r1, r3, #4
 80153d0:	681b      	ldr	r3, [r3, #0]
 80153d2:	9103      	str	r1, [sp, #12]
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	bfbb      	ittet	lt
 80153d8:	425b      	neglt	r3, r3
 80153da:	f042 0202 	orrlt.w	r2, r2, #2
 80153de:	9307      	strge	r3, [sp, #28]
 80153e0:	9307      	strlt	r3, [sp, #28]
 80153e2:	bfb8      	it	lt
 80153e4:	9204      	strlt	r2, [sp, #16]
 80153e6:	7823      	ldrb	r3, [r4, #0]
 80153e8:	2b2e      	cmp	r3, #46	; 0x2e
 80153ea:	d10c      	bne.n	8015406 <_vfiprintf_r+0x176>
 80153ec:	7863      	ldrb	r3, [r4, #1]
 80153ee:	2b2a      	cmp	r3, #42	; 0x2a
 80153f0:	d135      	bne.n	801545e <_vfiprintf_r+0x1ce>
 80153f2:	9b03      	ldr	r3, [sp, #12]
 80153f4:	1d1a      	adds	r2, r3, #4
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	9203      	str	r2, [sp, #12]
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	bfb8      	it	lt
 80153fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8015402:	3402      	adds	r4, #2
 8015404:	9305      	str	r3, [sp, #20]
 8015406:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80154ec <_vfiprintf_r+0x25c>
 801540a:	7821      	ldrb	r1, [r4, #0]
 801540c:	2203      	movs	r2, #3
 801540e:	4650      	mov	r0, sl
 8015410:	f7ea ff86 	bl	8000320 <memchr>
 8015414:	b140      	cbz	r0, 8015428 <_vfiprintf_r+0x198>
 8015416:	2340      	movs	r3, #64	; 0x40
 8015418:	eba0 000a 	sub.w	r0, r0, sl
 801541c:	fa03 f000 	lsl.w	r0, r3, r0
 8015420:	9b04      	ldr	r3, [sp, #16]
 8015422:	4303      	orrs	r3, r0
 8015424:	3401      	adds	r4, #1
 8015426:	9304      	str	r3, [sp, #16]
 8015428:	f814 1b01 	ldrb.w	r1, [r4], #1
 801542c:	482c      	ldr	r0, [pc, #176]	; (80154e0 <_vfiprintf_r+0x250>)
 801542e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015432:	2206      	movs	r2, #6
 8015434:	f7ea ff74 	bl	8000320 <memchr>
 8015438:	2800      	cmp	r0, #0
 801543a:	d03f      	beq.n	80154bc <_vfiprintf_r+0x22c>
 801543c:	4b29      	ldr	r3, [pc, #164]	; (80154e4 <_vfiprintf_r+0x254>)
 801543e:	bb1b      	cbnz	r3, 8015488 <_vfiprintf_r+0x1f8>
 8015440:	9b03      	ldr	r3, [sp, #12]
 8015442:	3307      	adds	r3, #7
 8015444:	f023 0307 	bic.w	r3, r3, #7
 8015448:	3308      	adds	r3, #8
 801544a:	9303      	str	r3, [sp, #12]
 801544c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801544e:	443b      	add	r3, r7
 8015450:	9309      	str	r3, [sp, #36]	; 0x24
 8015452:	e767      	b.n	8015324 <_vfiprintf_r+0x94>
 8015454:	fb0c 3202 	mla	r2, ip, r2, r3
 8015458:	460c      	mov	r4, r1
 801545a:	2001      	movs	r0, #1
 801545c:	e7a5      	b.n	80153aa <_vfiprintf_r+0x11a>
 801545e:	2300      	movs	r3, #0
 8015460:	3401      	adds	r4, #1
 8015462:	9305      	str	r3, [sp, #20]
 8015464:	4619      	mov	r1, r3
 8015466:	f04f 0c0a 	mov.w	ip, #10
 801546a:	4620      	mov	r0, r4
 801546c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015470:	3a30      	subs	r2, #48	; 0x30
 8015472:	2a09      	cmp	r2, #9
 8015474:	d903      	bls.n	801547e <_vfiprintf_r+0x1ee>
 8015476:	2b00      	cmp	r3, #0
 8015478:	d0c5      	beq.n	8015406 <_vfiprintf_r+0x176>
 801547a:	9105      	str	r1, [sp, #20]
 801547c:	e7c3      	b.n	8015406 <_vfiprintf_r+0x176>
 801547e:	fb0c 2101 	mla	r1, ip, r1, r2
 8015482:	4604      	mov	r4, r0
 8015484:	2301      	movs	r3, #1
 8015486:	e7f0      	b.n	801546a <_vfiprintf_r+0x1da>
 8015488:	ab03      	add	r3, sp, #12
 801548a:	9300      	str	r3, [sp, #0]
 801548c:	462a      	mov	r2, r5
 801548e:	4b16      	ldr	r3, [pc, #88]	; (80154e8 <_vfiprintf_r+0x258>)
 8015490:	a904      	add	r1, sp, #16
 8015492:	4630      	mov	r0, r6
 8015494:	f3af 8000 	nop.w
 8015498:	4607      	mov	r7, r0
 801549a:	1c78      	adds	r0, r7, #1
 801549c:	d1d6      	bne.n	801544c <_vfiprintf_r+0x1bc>
 801549e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80154a0:	07d9      	lsls	r1, r3, #31
 80154a2:	d405      	bmi.n	80154b0 <_vfiprintf_r+0x220>
 80154a4:	89ab      	ldrh	r3, [r5, #12]
 80154a6:	059a      	lsls	r2, r3, #22
 80154a8:	d402      	bmi.n	80154b0 <_vfiprintf_r+0x220>
 80154aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80154ac:	f7ff fe13 	bl	80150d6 <__retarget_lock_release_recursive>
 80154b0:	89ab      	ldrh	r3, [r5, #12]
 80154b2:	065b      	lsls	r3, r3, #25
 80154b4:	f53f af12 	bmi.w	80152dc <_vfiprintf_r+0x4c>
 80154b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80154ba:	e711      	b.n	80152e0 <_vfiprintf_r+0x50>
 80154bc:	ab03      	add	r3, sp, #12
 80154be:	9300      	str	r3, [sp, #0]
 80154c0:	462a      	mov	r2, r5
 80154c2:	4b09      	ldr	r3, [pc, #36]	; (80154e8 <_vfiprintf_r+0x258>)
 80154c4:	a904      	add	r1, sp, #16
 80154c6:	4630      	mov	r0, r6
 80154c8:	f000 f880 	bl	80155cc <_printf_i>
 80154cc:	e7e4      	b.n	8015498 <_vfiprintf_r+0x208>
 80154ce:	bf00      	nop
 80154d0:	080198d8 	.word	0x080198d8
 80154d4:	080198f8 	.word	0x080198f8
 80154d8:	080198b8 	.word	0x080198b8
 80154dc:	08019918 	.word	0x08019918
 80154e0:	08019922 	.word	0x08019922
 80154e4:	00000000 	.word	0x00000000
 80154e8:	0801526b 	.word	0x0801526b
 80154ec:	0801991e 	.word	0x0801991e

080154f0 <_printf_common>:
 80154f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80154f4:	4616      	mov	r6, r2
 80154f6:	4699      	mov	r9, r3
 80154f8:	688a      	ldr	r2, [r1, #8]
 80154fa:	690b      	ldr	r3, [r1, #16]
 80154fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8015500:	4293      	cmp	r3, r2
 8015502:	bfb8      	it	lt
 8015504:	4613      	movlt	r3, r2
 8015506:	6033      	str	r3, [r6, #0]
 8015508:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801550c:	4607      	mov	r7, r0
 801550e:	460c      	mov	r4, r1
 8015510:	b10a      	cbz	r2, 8015516 <_printf_common+0x26>
 8015512:	3301      	adds	r3, #1
 8015514:	6033      	str	r3, [r6, #0]
 8015516:	6823      	ldr	r3, [r4, #0]
 8015518:	0699      	lsls	r1, r3, #26
 801551a:	bf42      	ittt	mi
 801551c:	6833      	ldrmi	r3, [r6, #0]
 801551e:	3302      	addmi	r3, #2
 8015520:	6033      	strmi	r3, [r6, #0]
 8015522:	6825      	ldr	r5, [r4, #0]
 8015524:	f015 0506 	ands.w	r5, r5, #6
 8015528:	d106      	bne.n	8015538 <_printf_common+0x48>
 801552a:	f104 0a19 	add.w	sl, r4, #25
 801552e:	68e3      	ldr	r3, [r4, #12]
 8015530:	6832      	ldr	r2, [r6, #0]
 8015532:	1a9b      	subs	r3, r3, r2
 8015534:	42ab      	cmp	r3, r5
 8015536:	dc26      	bgt.n	8015586 <_printf_common+0x96>
 8015538:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801553c:	1e13      	subs	r3, r2, #0
 801553e:	6822      	ldr	r2, [r4, #0]
 8015540:	bf18      	it	ne
 8015542:	2301      	movne	r3, #1
 8015544:	0692      	lsls	r2, r2, #26
 8015546:	d42b      	bmi.n	80155a0 <_printf_common+0xb0>
 8015548:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801554c:	4649      	mov	r1, r9
 801554e:	4638      	mov	r0, r7
 8015550:	47c0      	blx	r8
 8015552:	3001      	adds	r0, #1
 8015554:	d01e      	beq.n	8015594 <_printf_common+0xa4>
 8015556:	6823      	ldr	r3, [r4, #0]
 8015558:	68e5      	ldr	r5, [r4, #12]
 801555a:	6832      	ldr	r2, [r6, #0]
 801555c:	f003 0306 	and.w	r3, r3, #6
 8015560:	2b04      	cmp	r3, #4
 8015562:	bf08      	it	eq
 8015564:	1aad      	subeq	r5, r5, r2
 8015566:	68a3      	ldr	r3, [r4, #8]
 8015568:	6922      	ldr	r2, [r4, #16]
 801556a:	bf0c      	ite	eq
 801556c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015570:	2500      	movne	r5, #0
 8015572:	4293      	cmp	r3, r2
 8015574:	bfc4      	itt	gt
 8015576:	1a9b      	subgt	r3, r3, r2
 8015578:	18ed      	addgt	r5, r5, r3
 801557a:	2600      	movs	r6, #0
 801557c:	341a      	adds	r4, #26
 801557e:	42b5      	cmp	r5, r6
 8015580:	d11a      	bne.n	80155b8 <_printf_common+0xc8>
 8015582:	2000      	movs	r0, #0
 8015584:	e008      	b.n	8015598 <_printf_common+0xa8>
 8015586:	2301      	movs	r3, #1
 8015588:	4652      	mov	r2, sl
 801558a:	4649      	mov	r1, r9
 801558c:	4638      	mov	r0, r7
 801558e:	47c0      	blx	r8
 8015590:	3001      	adds	r0, #1
 8015592:	d103      	bne.n	801559c <_printf_common+0xac>
 8015594:	f04f 30ff 	mov.w	r0, #4294967295
 8015598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801559c:	3501      	adds	r5, #1
 801559e:	e7c6      	b.n	801552e <_printf_common+0x3e>
 80155a0:	18e1      	adds	r1, r4, r3
 80155a2:	1c5a      	adds	r2, r3, #1
 80155a4:	2030      	movs	r0, #48	; 0x30
 80155a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80155aa:	4422      	add	r2, r4
 80155ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80155b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80155b4:	3302      	adds	r3, #2
 80155b6:	e7c7      	b.n	8015548 <_printf_common+0x58>
 80155b8:	2301      	movs	r3, #1
 80155ba:	4622      	mov	r2, r4
 80155bc:	4649      	mov	r1, r9
 80155be:	4638      	mov	r0, r7
 80155c0:	47c0      	blx	r8
 80155c2:	3001      	adds	r0, #1
 80155c4:	d0e6      	beq.n	8015594 <_printf_common+0xa4>
 80155c6:	3601      	adds	r6, #1
 80155c8:	e7d9      	b.n	801557e <_printf_common+0x8e>
	...

080155cc <_printf_i>:
 80155cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80155d0:	460c      	mov	r4, r1
 80155d2:	4691      	mov	r9, r2
 80155d4:	7e27      	ldrb	r7, [r4, #24]
 80155d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80155d8:	2f78      	cmp	r7, #120	; 0x78
 80155da:	4680      	mov	r8, r0
 80155dc:	469a      	mov	sl, r3
 80155de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80155e2:	d807      	bhi.n	80155f4 <_printf_i+0x28>
 80155e4:	2f62      	cmp	r7, #98	; 0x62
 80155e6:	d80a      	bhi.n	80155fe <_printf_i+0x32>
 80155e8:	2f00      	cmp	r7, #0
 80155ea:	f000 80d8 	beq.w	801579e <_printf_i+0x1d2>
 80155ee:	2f58      	cmp	r7, #88	; 0x58
 80155f0:	f000 80a3 	beq.w	801573a <_printf_i+0x16e>
 80155f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80155f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80155fc:	e03a      	b.n	8015674 <_printf_i+0xa8>
 80155fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8015602:	2b15      	cmp	r3, #21
 8015604:	d8f6      	bhi.n	80155f4 <_printf_i+0x28>
 8015606:	a001      	add	r0, pc, #4	; (adr r0, 801560c <_printf_i+0x40>)
 8015608:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801560c:	08015665 	.word	0x08015665
 8015610:	08015679 	.word	0x08015679
 8015614:	080155f5 	.word	0x080155f5
 8015618:	080155f5 	.word	0x080155f5
 801561c:	080155f5 	.word	0x080155f5
 8015620:	080155f5 	.word	0x080155f5
 8015624:	08015679 	.word	0x08015679
 8015628:	080155f5 	.word	0x080155f5
 801562c:	080155f5 	.word	0x080155f5
 8015630:	080155f5 	.word	0x080155f5
 8015634:	080155f5 	.word	0x080155f5
 8015638:	08015785 	.word	0x08015785
 801563c:	080156a9 	.word	0x080156a9
 8015640:	08015767 	.word	0x08015767
 8015644:	080155f5 	.word	0x080155f5
 8015648:	080155f5 	.word	0x080155f5
 801564c:	080157a7 	.word	0x080157a7
 8015650:	080155f5 	.word	0x080155f5
 8015654:	080156a9 	.word	0x080156a9
 8015658:	080155f5 	.word	0x080155f5
 801565c:	080155f5 	.word	0x080155f5
 8015660:	0801576f 	.word	0x0801576f
 8015664:	680b      	ldr	r3, [r1, #0]
 8015666:	1d1a      	adds	r2, r3, #4
 8015668:	681b      	ldr	r3, [r3, #0]
 801566a:	600a      	str	r2, [r1, #0]
 801566c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015670:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015674:	2301      	movs	r3, #1
 8015676:	e0a3      	b.n	80157c0 <_printf_i+0x1f4>
 8015678:	6825      	ldr	r5, [r4, #0]
 801567a:	6808      	ldr	r0, [r1, #0]
 801567c:	062e      	lsls	r6, r5, #24
 801567e:	f100 0304 	add.w	r3, r0, #4
 8015682:	d50a      	bpl.n	801569a <_printf_i+0xce>
 8015684:	6805      	ldr	r5, [r0, #0]
 8015686:	600b      	str	r3, [r1, #0]
 8015688:	2d00      	cmp	r5, #0
 801568a:	da03      	bge.n	8015694 <_printf_i+0xc8>
 801568c:	232d      	movs	r3, #45	; 0x2d
 801568e:	426d      	negs	r5, r5
 8015690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015694:	485e      	ldr	r0, [pc, #376]	; (8015810 <_printf_i+0x244>)
 8015696:	230a      	movs	r3, #10
 8015698:	e019      	b.n	80156ce <_printf_i+0x102>
 801569a:	f015 0f40 	tst.w	r5, #64	; 0x40
 801569e:	6805      	ldr	r5, [r0, #0]
 80156a0:	600b      	str	r3, [r1, #0]
 80156a2:	bf18      	it	ne
 80156a4:	b22d      	sxthne	r5, r5
 80156a6:	e7ef      	b.n	8015688 <_printf_i+0xbc>
 80156a8:	680b      	ldr	r3, [r1, #0]
 80156aa:	6825      	ldr	r5, [r4, #0]
 80156ac:	1d18      	adds	r0, r3, #4
 80156ae:	6008      	str	r0, [r1, #0]
 80156b0:	0628      	lsls	r0, r5, #24
 80156b2:	d501      	bpl.n	80156b8 <_printf_i+0xec>
 80156b4:	681d      	ldr	r5, [r3, #0]
 80156b6:	e002      	b.n	80156be <_printf_i+0xf2>
 80156b8:	0669      	lsls	r1, r5, #25
 80156ba:	d5fb      	bpl.n	80156b4 <_printf_i+0xe8>
 80156bc:	881d      	ldrh	r5, [r3, #0]
 80156be:	4854      	ldr	r0, [pc, #336]	; (8015810 <_printf_i+0x244>)
 80156c0:	2f6f      	cmp	r7, #111	; 0x6f
 80156c2:	bf0c      	ite	eq
 80156c4:	2308      	moveq	r3, #8
 80156c6:	230a      	movne	r3, #10
 80156c8:	2100      	movs	r1, #0
 80156ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80156ce:	6866      	ldr	r6, [r4, #4]
 80156d0:	60a6      	str	r6, [r4, #8]
 80156d2:	2e00      	cmp	r6, #0
 80156d4:	bfa2      	ittt	ge
 80156d6:	6821      	ldrge	r1, [r4, #0]
 80156d8:	f021 0104 	bicge.w	r1, r1, #4
 80156dc:	6021      	strge	r1, [r4, #0]
 80156de:	b90d      	cbnz	r5, 80156e4 <_printf_i+0x118>
 80156e0:	2e00      	cmp	r6, #0
 80156e2:	d04d      	beq.n	8015780 <_printf_i+0x1b4>
 80156e4:	4616      	mov	r6, r2
 80156e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80156ea:	fb03 5711 	mls	r7, r3, r1, r5
 80156ee:	5dc7      	ldrb	r7, [r0, r7]
 80156f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80156f4:	462f      	mov	r7, r5
 80156f6:	42bb      	cmp	r3, r7
 80156f8:	460d      	mov	r5, r1
 80156fa:	d9f4      	bls.n	80156e6 <_printf_i+0x11a>
 80156fc:	2b08      	cmp	r3, #8
 80156fe:	d10b      	bne.n	8015718 <_printf_i+0x14c>
 8015700:	6823      	ldr	r3, [r4, #0]
 8015702:	07df      	lsls	r7, r3, #31
 8015704:	d508      	bpl.n	8015718 <_printf_i+0x14c>
 8015706:	6923      	ldr	r3, [r4, #16]
 8015708:	6861      	ldr	r1, [r4, #4]
 801570a:	4299      	cmp	r1, r3
 801570c:	bfde      	ittt	le
 801570e:	2330      	movle	r3, #48	; 0x30
 8015710:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015714:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015718:	1b92      	subs	r2, r2, r6
 801571a:	6122      	str	r2, [r4, #16]
 801571c:	f8cd a000 	str.w	sl, [sp]
 8015720:	464b      	mov	r3, r9
 8015722:	aa03      	add	r2, sp, #12
 8015724:	4621      	mov	r1, r4
 8015726:	4640      	mov	r0, r8
 8015728:	f7ff fee2 	bl	80154f0 <_printf_common>
 801572c:	3001      	adds	r0, #1
 801572e:	d14c      	bne.n	80157ca <_printf_i+0x1fe>
 8015730:	f04f 30ff 	mov.w	r0, #4294967295
 8015734:	b004      	add	sp, #16
 8015736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801573a:	4835      	ldr	r0, [pc, #212]	; (8015810 <_printf_i+0x244>)
 801573c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8015740:	6823      	ldr	r3, [r4, #0]
 8015742:	680e      	ldr	r6, [r1, #0]
 8015744:	061f      	lsls	r7, r3, #24
 8015746:	f856 5b04 	ldr.w	r5, [r6], #4
 801574a:	600e      	str	r6, [r1, #0]
 801574c:	d514      	bpl.n	8015778 <_printf_i+0x1ac>
 801574e:	07d9      	lsls	r1, r3, #31
 8015750:	bf44      	itt	mi
 8015752:	f043 0320 	orrmi.w	r3, r3, #32
 8015756:	6023      	strmi	r3, [r4, #0]
 8015758:	b91d      	cbnz	r5, 8015762 <_printf_i+0x196>
 801575a:	6823      	ldr	r3, [r4, #0]
 801575c:	f023 0320 	bic.w	r3, r3, #32
 8015760:	6023      	str	r3, [r4, #0]
 8015762:	2310      	movs	r3, #16
 8015764:	e7b0      	b.n	80156c8 <_printf_i+0xfc>
 8015766:	6823      	ldr	r3, [r4, #0]
 8015768:	f043 0320 	orr.w	r3, r3, #32
 801576c:	6023      	str	r3, [r4, #0]
 801576e:	2378      	movs	r3, #120	; 0x78
 8015770:	4828      	ldr	r0, [pc, #160]	; (8015814 <_printf_i+0x248>)
 8015772:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015776:	e7e3      	b.n	8015740 <_printf_i+0x174>
 8015778:	065e      	lsls	r6, r3, #25
 801577a:	bf48      	it	mi
 801577c:	b2ad      	uxthmi	r5, r5
 801577e:	e7e6      	b.n	801574e <_printf_i+0x182>
 8015780:	4616      	mov	r6, r2
 8015782:	e7bb      	b.n	80156fc <_printf_i+0x130>
 8015784:	680b      	ldr	r3, [r1, #0]
 8015786:	6826      	ldr	r6, [r4, #0]
 8015788:	6960      	ldr	r0, [r4, #20]
 801578a:	1d1d      	adds	r5, r3, #4
 801578c:	600d      	str	r5, [r1, #0]
 801578e:	0635      	lsls	r5, r6, #24
 8015790:	681b      	ldr	r3, [r3, #0]
 8015792:	d501      	bpl.n	8015798 <_printf_i+0x1cc>
 8015794:	6018      	str	r0, [r3, #0]
 8015796:	e002      	b.n	801579e <_printf_i+0x1d2>
 8015798:	0671      	lsls	r1, r6, #25
 801579a:	d5fb      	bpl.n	8015794 <_printf_i+0x1c8>
 801579c:	8018      	strh	r0, [r3, #0]
 801579e:	2300      	movs	r3, #0
 80157a0:	6123      	str	r3, [r4, #16]
 80157a2:	4616      	mov	r6, r2
 80157a4:	e7ba      	b.n	801571c <_printf_i+0x150>
 80157a6:	680b      	ldr	r3, [r1, #0]
 80157a8:	1d1a      	adds	r2, r3, #4
 80157aa:	600a      	str	r2, [r1, #0]
 80157ac:	681e      	ldr	r6, [r3, #0]
 80157ae:	6862      	ldr	r2, [r4, #4]
 80157b0:	2100      	movs	r1, #0
 80157b2:	4630      	mov	r0, r6
 80157b4:	f7ea fdb4 	bl	8000320 <memchr>
 80157b8:	b108      	cbz	r0, 80157be <_printf_i+0x1f2>
 80157ba:	1b80      	subs	r0, r0, r6
 80157bc:	6060      	str	r0, [r4, #4]
 80157be:	6863      	ldr	r3, [r4, #4]
 80157c0:	6123      	str	r3, [r4, #16]
 80157c2:	2300      	movs	r3, #0
 80157c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80157c8:	e7a8      	b.n	801571c <_printf_i+0x150>
 80157ca:	6923      	ldr	r3, [r4, #16]
 80157cc:	4632      	mov	r2, r6
 80157ce:	4649      	mov	r1, r9
 80157d0:	4640      	mov	r0, r8
 80157d2:	47d0      	blx	sl
 80157d4:	3001      	adds	r0, #1
 80157d6:	d0ab      	beq.n	8015730 <_printf_i+0x164>
 80157d8:	6823      	ldr	r3, [r4, #0]
 80157da:	079b      	lsls	r3, r3, #30
 80157dc:	d413      	bmi.n	8015806 <_printf_i+0x23a>
 80157de:	68e0      	ldr	r0, [r4, #12]
 80157e0:	9b03      	ldr	r3, [sp, #12]
 80157e2:	4298      	cmp	r0, r3
 80157e4:	bfb8      	it	lt
 80157e6:	4618      	movlt	r0, r3
 80157e8:	e7a4      	b.n	8015734 <_printf_i+0x168>
 80157ea:	2301      	movs	r3, #1
 80157ec:	4632      	mov	r2, r6
 80157ee:	4649      	mov	r1, r9
 80157f0:	4640      	mov	r0, r8
 80157f2:	47d0      	blx	sl
 80157f4:	3001      	adds	r0, #1
 80157f6:	d09b      	beq.n	8015730 <_printf_i+0x164>
 80157f8:	3501      	adds	r5, #1
 80157fa:	68e3      	ldr	r3, [r4, #12]
 80157fc:	9903      	ldr	r1, [sp, #12]
 80157fe:	1a5b      	subs	r3, r3, r1
 8015800:	42ab      	cmp	r3, r5
 8015802:	dcf2      	bgt.n	80157ea <_printf_i+0x21e>
 8015804:	e7eb      	b.n	80157de <_printf_i+0x212>
 8015806:	2500      	movs	r5, #0
 8015808:	f104 0619 	add.w	r6, r4, #25
 801580c:	e7f5      	b.n	80157fa <_printf_i+0x22e>
 801580e:	bf00      	nop
 8015810:	08019929 	.word	0x08019929
 8015814:	0801993a 	.word	0x0801993a

08015818 <_sbrk_r>:
 8015818:	b538      	push	{r3, r4, r5, lr}
 801581a:	4d06      	ldr	r5, [pc, #24]	; (8015834 <_sbrk_r+0x1c>)
 801581c:	2300      	movs	r3, #0
 801581e:	4604      	mov	r4, r0
 8015820:	4608      	mov	r0, r1
 8015822:	602b      	str	r3, [r5, #0]
 8015824:	f7ec f8ae 	bl	8001984 <_sbrk>
 8015828:	1c43      	adds	r3, r0, #1
 801582a:	d102      	bne.n	8015832 <_sbrk_r+0x1a>
 801582c:	682b      	ldr	r3, [r5, #0]
 801582e:	b103      	cbz	r3, 8015832 <_sbrk_r+0x1a>
 8015830:	6023      	str	r3, [r4, #0]
 8015832:	bd38      	pop	{r3, r4, r5, pc}
 8015834:	24003620 	.word	0x24003620

08015838 <__sread>:
 8015838:	b510      	push	{r4, lr}
 801583a:	460c      	mov	r4, r1
 801583c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015840:	f000 fa6c 	bl	8015d1c <_read_r>
 8015844:	2800      	cmp	r0, #0
 8015846:	bfab      	itete	ge
 8015848:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801584a:	89a3      	ldrhlt	r3, [r4, #12]
 801584c:	181b      	addge	r3, r3, r0
 801584e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015852:	bfac      	ite	ge
 8015854:	6563      	strge	r3, [r4, #84]	; 0x54
 8015856:	81a3      	strhlt	r3, [r4, #12]
 8015858:	bd10      	pop	{r4, pc}

0801585a <__swrite>:
 801585a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801585e:	461f      	mov	r7, r3
 8015860:	898b      	ldrh	r3, [r1, #12]
 8015862:	05db      	lsls	r3, r3, #23
 8015864:	4605      	mov	r5, r0
 8015866:	460c      	mov	r4, r1
 8015868:	4616      	mov	r6, r2
 801586a:	d505      	bpl.n	8015878 <__swrite+0x1e>
 801586c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015870:	2302      	movs	r3, #2
 8015872:	2200      	movs	r2, #0
 8015874:	f000 f9d0 	bl	8015c18 <_lseek_r>
 8015878:	89a3      	ldrh	r3, [r4, #12]
 801587a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801587e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015882:	81a3      	strh	r3, [r4, #12]
 8015884:	4632      	mov	r2, r6
 8015886:	463b      	mov	r3, r7
 8015888:	4628      	mov	r0, r5
 801588a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801588e:	f000 b869 	b.w	8015964 <_write_r>

08015892 <__sseek>:
 8015892:	b510      	push	{r4, lr}
 8015894:	460c      	mov	r4, r1
 8015896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801589a:	f000 f9bd 	bl	8015c18 <_lseek_r>
 801589e:	1c43      	adds	r3, r0, #1
 80158a0:	89a3      	ldrh	r3, [r4, #12]
 80158a2:	bf15      	itete	ne
 80158a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80158a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80158aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80158ae:	81a3      	strheq	r3, [r4, #12]
 80158b0:	bf18      	it	ne
 80158b2:	81a3      	strhne	r3, [r4, #12]
 80158b4:	bd10      	pop	{r4, pc}

080158b6 <__sclose>:
 80158b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80158ba:	f000 b8db 	b.w	8015a74 <_close_r>
	...

080158c0 <__swbuf_r>:
 80158c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80158c2:	460e      	mov	r6, r1
 80158c4:	4614      	mov	r4, r2
 80158c6:	4605      	mov	r5, r0
 80158c8:	b118      	cbz	r0, 80158d2 <__swbuf_r+0x12>
 80158ca:	6983      	ldr	r3, [r0, #24]
 80158cc:	b90b      	cbnz	r3, 80158d2 <__swbuf_r+0x12>
 80158ce:	f7ff fb51 	bl	8014f74 <__sinit>
 80158d2:	4b21      	ldr	r3, [pc, #132]	; (8015958 <__swbuf_r+0x98>)
 80158d4:	429c      	cmp	r4, r3
 80158d6:	d12b      	bne.n	8015930 <__swbuf_r+0x70>
 80158d8:	686c      	ldr	r4, [r5, #4]
 80158da:	69a3      	ldr	r3, [r4, #24]
 80158dc:	60a3      	str	r3, [r4, #8]
 80158de:	89a3      	ldrh	r3, [r4, #12]
 80158e0:	071a      	lsls	r2, r3, #28
 80158e2:	d52f      	bpl.n	8015944 <__swbuf_r+0x84>
 80158e4:	6923      	ldr	r3, [r4, #16]
 80158e6:	b36b      	cbz	r3, 8015944 <__swbuf_r+0x84>
 80158e8:	6923      	ldr	r3, [r4, #16]
 80158ea:	6820      	ldr	r0, [r4, #0]
 80158ec:	1ac0      	subs	r0, r0, r3
 80158ee:	6963      	ldr	r3, [r4, #20]
 80158f0:	b2f6      	uxtb	r6, r6
 80158f2:	4283      	cmp	r3, r0
 80158f4:	4637      	mov	r7, r6
 80158f6:	dc04      	bgt.n	8015902 <__swbuf_r+0x42>
 80158f8:	4621      	mov	r1, r4
 80158fa:	4628      	mov	r0, r5
 80158fc:	f000 f950 	bl	8015ba0 <_fflush_r>
 8015900:	bb30      	cbnz	r0, 8015950 <__swbuf_r+0x90>
 8015902:	68a3      	ldr	r3, [r4, #8]
 8015904:	3b01      	subs	r3, #1
 8015906:	60a3      	str	r3, [r4, #8]
 8015908:	6823      	ldr	r3, [r4, #0]
 801590a:	1c5a      	adds	r2, r3, #1
 801590c:	6022      	str	r2, [r4, #0]
 801590e:	701e      	strb	r6, [r3, #0]
 8015910:	6963      	ldr	r3, [r4, #20]
 8015912:	3001      	adds	r0, #1
 8015914:	4283      	cmp	r3, r0
 8015916:	d004      	beq.n	8015922 <__swbuf_r+0x62>
 8015918:	89a3      	ldrh	r3, [r4, #12]
 801591a:	07db      	lsls	r3, r3, #31
 801591c:	d506      	bpl.n	801592c <__swbuf_r+0x6c>
 801591e:	2e0a      	cmp	r6, #10
 8015920:	d104      	bne.n	801592c <__swbuf_r+0x6c>
 8015922:	4621      	mov	r1, r4
 8015924:	4628      	mov	r0, r5
 8015926:	f000 f93b 	bl	8015ba0 <_fflush_r>
 801592a:	b988      	cbnz	r0, 8015950 <__swbuf_r+0x90>
 801592c:	4638      	mov	r0, r7
 801592e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015930:	4b0a      	ldr	r3, [pc, #40]	; (801595c <__swbuf_r+0x9c>)
 8015932:	429c      	cmp	r4, r3
 8015934:	d101      	bne.n	801593a <__swbuf_r+0x7a>
 8015936:	68ac      	ldr	r4, [r5, #8]
 8015938:	e7cf      	b.n	80158da <__swbuf_r+0x1a>
 801593a:	4b09      	ldr	r3, [pc, #36]	; (8015960 <__swbuf_r+0xa0>)
 801593c:	429c      	cmp	r4, r3
 801593e:	bf08      	it	eq
 8015940:	68ec      	ldreq	r4, [r5, #12]
 8015942:	e7ca      	b.n	80158da <__swbuf_r+0x1a>
 8015944:	4621      	mov	r1, r4
 8015946:	4628      	mov	r0, r5
 8015948:	f000 f81e 	bl	8015988 <__swsetup_r>
 801594c:	2800      	cmp	r0, #0
 801594e:	d0cb      	beq.n	80158e8 <__swbuf_r+0x28>
 8015950:	f04f 37ff 	mov.w	r7, #4294967295
 8015954:	e7ea      	b.n	801592c <__swbuf_r+0x6c>
 8015956:	bf00      	nop
 8015958:	080198d8 	.word	0x080198d8
 801595c:	080198f8 	.word	0x080198f8
 8015960:	080198b8 	.word	0x080198b8

08015964 <_write_r>:
 8015964:	b538      	push	{r3, r4, r5, lr}
 8015966:	4d07      	ldr	r5, [pc, #28]	; (8015984 <_write_r+0x20>)
 8015968:	4604      	mov	r4, r0
 801596a:	4608      	mov	r0, r1
 801596c:	4611      	mov	r1, r2
 801596e:	2200      	movs	r2, #0
 8015970:	602a      	str	r2, [r5, #0]
 8015972:	461a      	mov	r2, r3
 8015974:	f7eb ffb5 	bl	80018e2 <_write>
 8015978:	1c43      	adds	r3, r0, #1
 801597a:	d102      	bne.n	8015982 <_write_r+0x1e>
 801597c:	682b      	ldr	r3, [r5, #0]
 801597e:	b103      	cbz	r3, 8015982 <_write_r+0x1e>
 8015980:	6023      	str	r3, [r4, #0]
 8015982:	bd38      	pop	{r3, r4, r5, pc}
 8015984:	24003620 	.word	0x24003620

08015988 <__swsetup_r>:
 8015988:	4b32      	ldr	r3, [pc, #200]	; (8015a54 <__swsetup_r+0xcc>)
 801598a:	b570      	push	{r4, r5, r6, lr}
 801598c:	681d      	ldr	r5, [r3, #0]
 801598e:	4606      	mov	r6, r0
 8015990:	460c      	mov	r4, r1
 8015992:	b125      	cbz	r5, 801599e <__swsetup_r+0x16>
 8015994:	69ab      	ldr	r3, [r5, #24]
 8015996:	b913      	cbnz	r3, 801599e <__swsetup_r+0x16>
 8015998:	4628      	mov	r0, r5
 801599a:	f7ff faeb 	bl	8014f74 <__sinit>
 801599e:	4b2e      	ldr	r3, [pc, #184]	; (8015a58 <__swsetup_r+0xd0>)
 80159a0:	429c      	cmp	r4, r3
 80159a2:	d10f      	bne.n	80159c4 <__swsetup_r+0x3c>
 80159a4:	686c      	ldr	r4, [r5, #4]
 80159a6:	89a3      	ldrh	r3, [r4, #12]
 80159a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80159ac:	0719      	lsls	r1, r3, #28
 80159ae:	d42c      	bmi.n	8015a0a <__swsetup_r+0x82>
 80159b0:	06dd      	lsls	r5, r3, #27
 80159b2:	d411      	bmi.n	80159d8 <__swsetup_r+0x50>
 80159b4:	2309      	movs	r3, #9
 80159b6:	6033      	str	r3, [r6, #0]
 80159b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80159bc:	81a3      	strh	r3, [r4, #12]
 80159be:	f04f 30ff 	mov.w	r0, #4294967295
 80159c2:	e03e      	b.n	8015a42 <__swsetup_r+0xba>
 80159c4:	4b25      	ldr	r3, [pc, #148]	; (8015a5c <__swsetup_r+0xd4>)
 80159c6:	429c      	cmp	r4, r3
 80159c8:	d101      	bne.n	80159ce <__swsetup_r+0x46>
 80159ca:	68ac      	ldr	r4, [r5, #8]
 80159cc:	e7eb      	b.n	80159a6 <__swsetup_r+0x1e>
 80159ce:	4b24      	ldr	r3, [pc, #144]	; (8015a60 <__swsetup_r+0xd8>)
 80159d0:	429c      	cmp	r4, r3
 80159d2:	bf08      	it	eq
 80159d4:	68ec      	ldreq	r4, [r5, #12]
 80159d6:	e7e6      	b.n	80159a6 <__swsetup_r+0x1e>
 80159d8:	0758      	lsls	r0, r3, #29
 80159da:	d512      	bpl.n	8015a02 <__swsetup_r+0x7a>
 80159dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80159de:	b141      	cbz	r1, 80159f2 <__swsetup_r+0x6a>
 80159e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80159e4:	4299      	cmp	r1, r3
 80159e6:	d002      	beq.n	80159ee <__swsetup_r+0x66>
 80159e8:	4630      	mov	r0, r6
 80159ea:	f7ff fb7d 	bl	80150e8 <_free_r>
 80159ee:	2300      	movs	r3, #0
 80159f0:	6363      	str	r3, [r4, #52]	; 0x34
 80159f2:	89a3      	ldrh	r3, [r4, #12]
 80159f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80159f8:	81a3      	strh	r3, [r4, #12]
 80159fa:	2300      	movs	r3, #0
 80159fc:	6063      	str	r3, [r4, #4]
 80159fe:	6923      	ldr	r3, [r4, #16]
 8015a00:	6023      	str	r3, [r4, #0]
 8015a02:	89a3      	ldrh	r3, [r4, #12]
 8015a04:	f043 0308 	orr.w	r3, r3, #8
 8015a08:	81a3      	strh	r3, [r4, #12]
 8015a0a:	6923      	ldr	r3, [r4, #16]
 8015a0c:	b94b      	cbnz	r3, 8015a22 <__swsetup_r+0x9a>
 8015a0e:	89a3      	ldrh	r3, [r4, #12]
 8015a10:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015a14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015a18:	d003      	beq.n	8015a22 <__swsetup_r+0x9a>
 8015a1a:	4621      	mov	r1, r4
 8015a1c:	4630      	mov	r0, r6
 8015a1e:	f000 f931 	bl	8015c84 <__smakebuf_r>
 8015a22:	89a0      	ldrh	r0, [r4, #12]
 8015a24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015a28:	f010 0301 	ands.w	r3, r0, #1
 8015a2c:	d00a      	beq.n	8015a44 <__swsetup_r+0xbc>
 8015a2e:	2300      	movs	r3, #0
 8015a30:	60a3      	str	r3, [r4, #8]
 8015a32:	6963      	ldr	r3, [r4, #20]
 8015a34:	425b      	negs	r3, r3
 8015a36:	61a3      	str	r3, [r4, #24]
 8015a38:	6923      	ldr	r3, [r4, #16]
 8015a3a:	b943      	cbnz	r3, 8015a4e <__swsetup_r+0xc6>
 8015a3c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015a40:	d1ba      	bne.n	80159b8 <__swsetup_r+0x30>
 8015a42:	bd70      	pop	{r4, r5, r6, pc}
 8015a44:	0781      	lsls	r1, r0, #30
 8015a46:	bf58      	it	pl
 8015a48:	6963      	ldrpl	r3, [r4, #20]
 8015a4a:	60a3      	str	r3, [r4, #8]
 8015a4c:	e7f4      	b.n	8015a38 <__swsetup_r+0xb0>
 8015a4e:	2000      	movs	r0, #0
 8015a50:	e7f7      	b.n	8015a42 <__swsetup_r+0xba>
 8015a52:	bf00      	nop
 8015a54:	24000038 	.word	0x24000038
 8015a58:	080198d8 	.word	0x080198d8
 8015a5c:	080198f8 	.word	0x080198f8
 8015a60:	080198b8 	.word	0x080198b8

08015a64 <abort>:
 8015a64:	b508      	push	{r3, lr}
 8015a66:	2006      	movs	r0, #6
 8015a68:	f000 f992 	bl	8015d90 <raise>
 8015a6c:	2001      	movs	r0, #1
 8015a6e:	f7eb ff11 	bl	8001894 <_exit>
	...

08015a74 <_close_r>:
 8015a74:	b538      	push	{r3, r4, r5, lr}
 8015a76:	4d06      	ldr	r5, [pc, #24]	; (8015a90 <_close_r+0x1c>)
 8015a78:	2300      	movs	r3, #0
 8015a7a:	4604      	mov	r4, r0
 8015a7c:	4608      	mov	r0, r1
 8015a7e:	602b      	str	r3, [r5, #0]
 8015a80:	f7eb ff4b 	bl	800191a <_close>
 8015a84:	1c43      	adds	r3, r0, #1
 8015a86:	d102      	bne.n	8015a8e <_close_r+0x1a>
 8015a88:	682b      	ldr	r3, [r5, #0]
 8015a8a:	b103      	cbz	r3, 8015a8e <_close_r+0x1a>
 8015a8c:	6023      	str	r3, [r4, #0]
 8015a8e:	bd38      	pop	{r3, r4, r5, pc}
 8015a90:	24003620 	.word	0x24003620

08015a94 <__sflush_r>:
 8015a94:	898a      	ldrh	r2, [r1, #12]
 8015a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015a9a:	4605      	mov	r5, r0
 8015a9c:	0710      	lsls	r0, r2, #28
 8015a9e:	460c      	mov	r4, r1
 8015aa0:	d458      	bmi.n	8015b54 <__sflush_r+0xc0>
 8015aa2:	684b      	ldr	r3, [r1, #4]
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	dc05      	bgt.n	8015ab4 <__sflush_r+0x20>
 8015aa8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015aaa:	2b00      	cmp	r3, #0
 8015aac:	dc02      	bgt.n	8015ab4 <__sflush_r+0x20>
 8015aae:	2000      	movs	r0, #0
 8015ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ab4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015ab6:	2e00      	cmp	r6, #0
 8015ab8:	d0f9      	beq.n	8015aae <__sflush_r+0x1a>
 8015aba:	2300      	movs	r3, #0
 8015abc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015ac0:	682f      	ldr	r7, [r5, #0]
 8015ac2:	602b      	str	r3, [r5, #0]
 8015ac4:	d032      	beq.n	8015b2c <__sflush_r+0x98>
 8015ac6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015ac8:	89a3      	ldrh	r3, [r4, #12]
 8015aca:	075a      	lsls	r2, r3, #29
 8015acc:	d505      	bpl.n	8015ada <__sflush_r+0x46>
 8015ace:	6863      	ldr	r3, [r4, #4]
 8015ad0:	1ac0      	subs	r0, r0, r3
 8015ad2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015ad4:	b10b      	cbz	r3, 8015ada <__sflush_r+0x46>
 8015ad6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015ad8:	1ac0      	subs	r0, r0, r3
 8015ada:	2300      	movs	r3, #0
 8015adc:	4602      	mov	r2, r0
 8015ade:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015ae0:	6a21      	ldr	r1, [r4, #32]
 8015ae2:	4628      	mov	r0, r5
 8015ae4:	47b0      	blx	r6
 8015ae6:	1c43      	adds	r3, r0, #1
 8015ae8:	89a3      	ldrh	r3, [r4, #12]
 8015aea:	d106      	bne.n	8015afa <__sflush_r+0x66>
 8015aec:	6829      	ldr	r1, [r5, #0]
 8015aee:	291d      	cmp	r1, #29
 8015af0:	d82c      	bhi.n	8015b4c <__sflush_r+0xb8>
 8015af2:	4a2a      	ldr	r2, [pc, #168]	; (8015b9c <__sflush_r+0x108>)
 8015af4:	40ca      	lsrs	r2, r1
 8015af6:	07d6      	lsls	r6, r2, #31
 8015af8:	d528      	bpl.n	8015b4c <__sflush_r+0xb8>
 8015afa:	2200      	movs	r2, #0
 8015afc:	6062      	str	r2, [r4, #4]
 8015afe:	04d9      	lsls	r1, r3, #19
 8015b00:	6922      	ldr	r2, [r4, #16]
 8015b02:	6022      	str	r2, [r4, #0]
 8015b04:	d504      	bpl.n	8015b10 <__sflush_r+0x7c>
 8015b06:	1c42      	adds	r2, r0, #1
 8015b08:	d101      	bne.n	8015b0e <__sflush_r+0x7a>
 8015b0a:	682b      	ldr	r3, [r5, #0]
 8015b0c:	b903      	cbnz	r3, 8015b10 <__sflush_r+0x7c>
 8015b0e:	6560      	str	r0, [r4, #84]	; 0x54
 8015b10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015b12:	602f      	str	r7, [r5, #0]
 8015b14:	2900      	cmp	r1, #0
 8015b16:	d0ca      	beq.n	8015aae <__sflush_r+0x1a>
 8015b18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015b1c:	4299      	cmp	r1, r3
 8015b1e:	d002      	beq.n	8015b26 <__sflush_r+0x92>
 8015b20:	4628      	mov	r0, r5
 8015b22:	f7ff fae1 	bl	80150e8 <_free_r>
 8015b26:	2000      	movs	r0, #0
 8015b28:	6360      	str	r0, [r4, #52]	; 0x34
 8015b2a:	e7c1      	b.n	8015ab0 <__sflush_r+0x1c>
 8015b2c:	6a21      	ldr	r1, [r4, #32]
 8015b2e:	2301      	movs	r3, #1
 8015b30:	4628      	mov	r0, r5
 8015b32:	47b0      	blx	r6
 8015b34:	1c41      	adds	r1, r0, #1
 8015b36:	d1c7      	bne.n	8015ac8 <__sflush_r+0x34>
 8015b38:	682b      	ldr	r3, [r5, #0]
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d0c4      	beq.n	8015ac8 <__sflush_r+0x34>
 8015b3e:	2b1d      	cmp	r3, #29
 8015b40:	d001      	beq.n	8015b46 <__sflush_r+0xb2>
 8015b42:	2b16      	cmp	r3, #22
 8015b44:	d101      	bne.n	8015b4a <__sflush_r+0xb6>
 8015b46:	602f      	str	r7, [r5, #0]
 8015b48:	e7b1      	b.n	8015aae <__sflush_r+0x1a>
 8015b4a:	89a3      	ldrh	r3, [r4, #12]
 8015b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b50:	81a3      	strh	r3, [r4, #12]
 8015b52:	e7ad      	b.n	8015ab0 <__sflush_r+0x1c>
 8015b54:	690f      	ldr	r7, [r1, #16]
 8015b56:	2f00      	cmp	r7, #0
 8015b58:	d0a9      	beq.n	8015aae <__sflush_r+0x1a>
 8015b5a:	0793      	lsls	r3, r2, #30
 8015b5c:	680e      	ldr	r6, [r1, #0]
 8015b5e:	bf08      	it	eq
 8015b60:	694b      	ldreq	r3, [r1, #20]
 8015b62:	600f      	str	r7, [r1, #0]
 8015b64:	bf18      	it	ne
 8015b66:	2300      	movne	r3, #0
 8015b68:	eba6 0807 	sub.w	r8, r6, r7
 8015b6c:	608b      	str	r3, [r1, #8]
 8015b6e:	f1b8 0f00 	cmp.w	r8, #0
 8015b72:	dd9c      	ble.n	8015aae <__sflush_r+0x1a>
 8015b74:	6a21      	ldr	r1, [r4, #32]
 8015b76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015b78:	4643      	mov	r3, r8
 8015b7a:	463a      	mov	r2, r7
 8015b7c:	4628      	mov	r0, r5
 8015b7e:	47b0      	blx	r6
 8015b80:	2800      	cmp	r0, #0
 8015b82:	dc06      	bgt.n	8015b92 <__sflush_r+0xfe>
 8015b84:	89a3      	ldrh	r3, [r4, #12]
 8015b86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b8a:	81a3      	strh	r3, [r4, #12]
 8015b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8015b90:	e78e      	b.n	8015ab0 <__sflush_r+0x1c>
 8015b92:	4407      	add	r7, r0
 8015b94:	eba8 0800 	sub.w	r8, r8, r0
 8015b98:	e7e9      	b.n	8015b6e <__sflush_r+0xda>
 8015b9a:	bf00      	nop
 8015b9c:	20400001 	.word	0x20400001

08015ba0 <_fflush_r>:
 8015ba0:	b538      	push	{r3, r4, r5, lr}
 8015ba2:	690b      	ldr	r3, [r1, #16]
 8015ba4:	4605      	mov	r5, r0
 8015ba6:	460c      	mov	r4, r1
 8015ba8:	b913      	cbnz	r3, 8015bb0 <_fflush_r+0x10>
 8015baa:	2500      	movs	r5, #0
 8015bac:	4628      	mov	r0, r5
 8015bae:	bd38      	pop	{r3, r4, r5, pc}
 8015bb0:	b118      	cbz	r0, 8015bba <_fflush_r+0x1a>
 8015bb2:	6983      	ldr	r3, [r0, #24]
 8015bb4:	b90b      	cbnz	r3, 8015bba <_fflush_r+0x1a>
 8015bb6:	f7ff f9dd 	bl	8014f74 <__sinit>
 8015bba:	4b14      	ldr	r3, [pc, #80]	; (8015c0c <_fflush_r+0x6c>)
 8015bbc:	429c      	cmp	r4, r3
 8015bbe:	d11b      	bne.n	8015bf8 <_fflush_r+0x58>
 8015bc0:	686c      	ldr	r4, [r5, #4]
 8015bc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d0ef      	beq.n	8015baa <_fflush_r+0xa>
 8015bca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8015bcc:	07d0      	lsls	r0, r2, #31
 8015bce:	d404      	bmi.n	8015bda <_fflush_r+0x3a>
 8015bd0:	0599      	lsls	r1, r3, #22
 8015bd2:	d402      	bmi.n	8015bda <_fflush_r+0x3a>
 8015bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015bd6:	f7ff fa7d 	bl	80150d4 <__retarget_lock_acquire_recursive>
 8015bda:	4628      	mov	r0, r5
 8015bdc:	4621      	mov	r1, r4
 8015bde:	f7ff ff59 	bl	8015a94 <__sflush_r>
 8015be2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015be4:	07da      	lsls	r2, r3, #31
 8015be6:	4605      	mov	r5, r0
 8015be8:	d4e0      	bmi.n	8015bac <_fflush_r+0xc>
 8015bea:	89a3      	ldrh	r3, [r4, #12]
 8015bec:	059b      	lsls	r3, r3, #22
 8015bee:	d4dd      	bmi.n	8015bac <_fflush_r+0xc>
 8015bf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015bf2:	f7ff fa70 	bl	80150d6 <__retarget_lock_release_recursive>
 8015bf6:	e7d9      	b.n	8015bac <_fflush_r+0xc>
 8015bf8:	4b05      	ldr	r3, [pc, #20]	; (8015c10 <_fflush_r+0x70>)
 8015bfa:	429c      	cmp	r4, r3
 8015bfc:	d101      	bne.n	8015c02 <_fflush_r+0x62>
 8015bfe:	68ac      	ldr	r4, [r5, #8]
 8015c00:	e7df      	b.n	8015bc2 <_fflush_r+0x22>
 8015c02:	4b04      	ldr	r3, [pc, #16]	; (8015c14 <_fflush_r+0x74>)
 8015c04:	429c      	cmp	r4, r3
 8015c06:	bf08      	it	eq
 8015c08:	68ec      	ldreq	r4, [r5, #12]
 8015c0a:	e7da      	b.n	8015bc2 <_fflush_r+0x22>
 8015c0c:	080198d8 	.word	0x080198d8
 8015c10:	080198f8 	.word	0x080198f8
 8015c14:	080198b8 	.word	0x080198b8

08015c18 <_lseek_r>:
 8015c18:	b538      	push	{r3, r4, r5, lr}
 8015c1a:	4d07      	ldr	r5, [pc, #28]	; (8015c38 <_lseek_r+0x20>)
 8015c1c:	4604      	mov	r4, r0
 8015c1e:	4608      	mov	r0, r1
 8015c20:	4611      	mov	r1, r2
 8015c22:	2200      	movs	r2, #0
 8015c24:	602a      	str	r2, [r5, #0]
 8015c26:	461a      	mov	r2, r3
 8015c28:	f7eb fe9e 	bl	8001968 <_lseek>
 8015c2c:	1c43      	adds	r3, r0, #1
 8015c2e:	d102      	bne.n	8015c36 <_lseek_r+0x1e>
 8015c30:	682b      	ldr	r3, [r5, #0]
 8015c32:	b103      	cbz	r3, 8015c36 <_lseek_r+0x1e>
 8015c34:	6023      	str	r3, [r4, #0]
 8015c36:	bd38      	pop	{r3, r4, r5, pc}
 8015c38:	24003620 	.word	0x24003620

08015c3c <__swhatbuf_r>:
 8015c3c:	b570      	push	{r4, r5, r6, lr}
 8015c3e:	460e      	mov	r6, r1
 8015c40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c44:	2900      	cmp	r1, #0
 8015c46:	b096      	sub	sp, #88	; 0x58
 8015c48:	4614      	mov	r4, r2
 8015c4a:	461d      	mov	r5, r3
 8015c4c:	da07      	bge.n	8015c5e <__swhatbuf_r+0x22>
 8015c4e:	2300      	movs	r3, #0
 8015c50:	602b      	str	r3, [r5, #0]
 8015c52:	89b3      	ldrh	r3, [r6, #12]
 8015c54:	061a      	lsls	r2, r3, #24
 8015c56:	d410      	bmi.n	8015c7a <__swhatbuf_r+0x3e>
 8015c58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015c5c:	e00e      	b.n	8015c7c <__swhatbuf_r+0x40>
 8015c5e:	466a      	mov	r2, sp
 8015c60:	f000 f8b2 	bl	8015dc8 <_fstat_r>
 8015c64:	2800      	cmp	r0, #0
 8015c66:	dbf2      	blt.n	8015c4e <__swhatbuf_r+0x12>
 8015c68:	9a01      	ldr	r2, [sp, #4]
 8015c6a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8015c6e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8015c72:	425a      	negs	r2, r3
 8015c74:	415a      	adcs	r2, r3
 8015c76:	602a      	str	r2, [r5, #0]
 8015c78:	e7ee      	b.n	8015c58 <__swhatbuf_r+0x1c>
 8015c7a:	2340      	movs	r3, #64	; 0x40
 8015c7c:	2000      	movs	r0, #0
 8015c7e:	6023      	str	r3, [r4, #0]
 8015c80:	b016      	add	sp, #88	; 0x58
 8015c82:	bd70      	pop	{r4, r5, r6, pc}

08015c84 <__smakebuf_r>:
 8015c84:	898b      	ldrh	r3, [r1, #12]
 8015c86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015c88:	079d      	lsls	r5, r3, #30
 8015c8a:	4606      	mov	r6, r0
 8015c8c:	460c      	mov	r4, r1
 8015c8e:	d507      	bpl.n	8015ca0 <__smakebuf_r+0x1c>
 8015c90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015c94:	6023      	str	r3, [r4, #0]
 8015c96:	6123      	str	r3, [r4, #16]
 8015c98:	2301      	movs	r3, #1
 8015c9a:	6163      	str	r3, [r4, #20]
 8015c9c:	b002      	add	sp, #8
 8015c9e:	bd70      	pop	{r4, r5, r6, pc}
 8015ca0:	ab01      	add	r3, sp, #4
 8015ca2:	466a      	mov	r2, sp
 8015ca4:	f7ff ffca 	bl	8015c3c <__swhatbuf_r>
 8015ca8:	9900      	ldr	r1, [sp, #0]
 8015caa:	4605      	mov	r5, r0
 8015cac:	4630      	mov	r0, r6
 8015cae:	f7ff fa6b 	bl	8015188 <_malloc_r>
 8015cb2:	b948      	cbnz	r0, 8015cc8 <__smakebuf_r+0x44>
 8015cb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cb8:	059a      	lsls	r2, r3, #22
 8015cba:	d4ef      	bmi.n	8015c9c <__smakebuf_r+0x18>
 8015cbc:	f023 0303 	bic.w	r3, r3, #3
 8015cc0:	f043 0302 	orr.w	r3, r3, #2
 8015cc4:	81a3      	strh	r3, [r4, #12]
 8015cc6:	e7e3      	b.n	8015c90 <__smakebuf_r+0xc>
 8015cc8:	4b0d      	ldr	r3, [pc, #52]	; (8015d00 <__smakebuf_r+0x7c>)
 8015cca:	62b3      	str	r3, [r6, #40]	; 0x28
 8015ccc:	89a3      	ldrh	r3, [r4, #12]
 8015cce:	6020      	str	r0, [r4, #0]
 8015cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015cd4:	81a3      	strh	r3, [r4, #12]
 8015cd6:	9b00      	ldr	r3, [sp, #0]
 8015cd8:	6163      	str	r3, [r4, #20]
 8015cda:	9b01      	ldr	r3, [sp, #4]
 8015cdc:	6120      	str	r0, [r4, #16]
 8015cde:	b15b      	cbz	r3, 8015cf8 <__smakebuf_r+0x74>
 8015ce0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015ce4:	4630      	mov	r0, r6
 8015ce6:	f000 f881 	bl	8015dec <_isatty_r>
 8015cea:	b128      	cbz	r0, 8015cf8 <__smakebuf_r+0x74>
 8015cec:	89a3      	ldrh	r3, [r4, #12]
 8015cee:	f023 0303 	bic.w	r3, r3, #3
 8015cf2:	f043 0301 	orr.w	r3, r3, #1
 8015cf6:	81a3      	strh	r3, [r4, #12]
 8015cf8:	89a0      	ldrh	r0, [r4, #12]
 8015cfa:	4305      	orrs	r5, r0
 8015cfc:	81a5      	strh	r5, [r4, #12]
 8015cfe:	e7cd      	b.n	8015c9c <__smakebuf_r+0x18>
 8015d00:	08014f0d 	.word	0x08014f0d

08015d04 <__malloc_lock>:
 8015d04:	4801      	ldr	r0, [pc, #4]	; (8015d0c <__malloc_lock+0x8>)
 8015d06:	f7ff b9e5 	b.w	80150d4 <__retarget_lock_acquire_recursive>
 8015d0a:	bf00      	nop
 8015d0c:	24003628 	.word	0x24003628

08015d10 <__malloc_unlock>:
 8015d10:	4801      	ldr	r0, [pc, #4]	; (8015d18 <__malloc_unlock+0x8>)
 8015d12:	f7ff b9e0 	b.w	80150d6 <__retarget_lock_release_recursive>
 8015d16:	bf00      	nop
 8015d18:	24003628 	.word	0x24003628

08015d1c <_read_r>:
 8015d1c:	b538      	push	{r3, r4, r5, lr}
 8015d1e:	4d07      	ldr	r5, [pc, #28]	; (8015d3c <_read_r+0x20>)
 8015d20:	4604      	mov	r4, r0
 8015d22:	4608      	mov	r0, r1
 8015d24:	4611      	mov	r1, r2
 8015d26:	2200      	movs	r2, #0
 8015d28:	602a      	str	r2, [r5, #0]
 8015d2a:	461a      	mov	r2, r3
 8015d2c:	f7eb fdbc 	bl	80018a8 <_read>
 8015d30:	1c43      	adds	r3, r0, #1
 8015d32:	d102      	bne.n	8015d3a <_read_r+0x1e>
 8015d34:	682b      	ldr	r3, [r5, #0]
 8015d36:	b103      	cbz	r3, 8015d3a <_read_r+0x1e>
 8015d38:	6023      	str	r3, [r4, #0]
 8015d3a:	bd38      	pop	{r3, r4, r5, pc}
 8015d3c:	24003620 	.word	0x24003620

08015d40 <_raise_r>:
 8015d40:	291f      	cmp	r1, #31
 8015d42:	b538      	push	{r3, r4, r5, lr}
 8015d44:	4604      	mov	r4, r0
 8015d46:	460d      	mov	r5, r1
 8015d48:	d904      	bls.n	8015d54 <_raise_r+0x14>
 8015d4a:	2316      	movs	r3, #22
 8015d4c:	6003      	str	r3, [r0, #0]
 8015d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8015d52:	bd38      	pop	{r3, r4, r5, pc}
 8015d54:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015d56:	b112      	cbz	r2, 8015d5e <_raise_r+0x1e>
 8015d58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015d5c:	b94b      	cbnz	r3, 8015d72 <_raise_r+0x32>
 8015d5e:	4620      	mov	r0, r4
 8015d60:	f000 f830 	bl	8015dc4 <_getpid_r>
 8015d64:	462a      	mov	r2, r5
 8015d66:	4601      	mov	r1, r0
 8015d68:	4620      	mov	r0, r4
 8015d6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015d6e:	f000 b817 	b.w	8015da0 <_kill_r>
 8015d72:	2b01      	cmp	r3, #1
 8015d74:	d00a      	beq.n	8015d8c <_raise_r+0x4c>
 8015d76:	1c59      	adds	r1, r3, #1
 8015d78:	d103      	bne.n	8015d82 <_raise_r+0x42>
 8015d7a:	2316      	movs	r3, #22
 8015d7c:	6003      	str	r3, [r0, #0]
 8015d7e:	2001      	movs	r0, #1
 8015d80:	e7e7      	b.n	8015d52 <_raise_r+0x12>
 8015d82:	2400      	movs	r4, #0
 8015d84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015d88:	4628      	mov	r0, r5
 8015d8a:	4798      	blx	r3
 8015d8c:	2000      	movs	r0, #0
 8015d8e:	e7e0      	b.n	8015d52 <_raise_r+0x12>

08015d90 <raise>:
 8015d90:	4b02      	ldr	r3, [pc, #8]	; (8015d9c <raise+0xc>)
 8015d92:	4601      	mov	r1, r0
 8015d94:	6818      	ldr	r0, [r3, #0]
 8015d96:	f7ff bfd3 	b.w	8015d40 <_raise_r>
 8015d9a:	bf00      	nop
 8015d9c:	24000038 	.word	0x24000038

08015da0 <_kill_r>:
 8015da0:	b538      	push	{r3, r4, r5, lr}
 8015da2:	4d07      	ldr	r5, [pc, #28]	; (8015dc0 <_kill_r+0x20>)
 8015da4:	2300      	movs	r3, #0
 8015da6:	4604      	mov	r4, r0
 8015da8:	4608      	mov	r0, r1
 8015daa:	4611      	mov	r1, r2
 8015dac:	602b      	str	r3, [r5, #0]
 8015dae:	f7eb fd5f 	bl	8001870 <_kill>
 8015db2:	1c43      	adds	r3, r0, #1
 8015db4:	d102      	bne.n	8015dbc <_kill_r+0x1c>
 8015db6:	682b      	ldr	r3, [r5, #0]
 8015db8:	b103      	cbz	r3, 8015dbc <_kill_r+0x1c>
 8015dba:	6023      	str	r3, [r4, #0]
 8015dbc:	bd38      	pop	{r3, r4, r5, pc}
 8015dbe:	bf00      	nop
 8015dc0:	24003620 	.word	0x24003620

08015dc4 <_getpid_r>:
 8015dc4:	f7eb bd4c 	b.w	8001860 <_getpid>

08015dc8 <_fstat_r>:
 8015dc8:	b538      	push	{r3, r4, r5, lr}
 8015dca:	4d07      	ldr	r5, [pc, #28]	; (8015de8 <_fstat_r+0x20>)
 8015dcc:	2300      	movs	r3, #0
 8015dce:	4604      	mov	r4, r0
 8015dd0:	4608      	mov	r0, r1
 8015dd2:	4611      	mov	r1, r2
 8015dd4:	602b      	str	r3, [r5, #0]
 8015dd6:	f7eb fdac 	bl	8001932 <_fstat>
 8015dda:	1c43      	adds	r3, r0, #1
 8015ddc:	d102      	bne.n	8015de4 <_fstat_r+0x1c>
 8015dde:	682b      	ldr	r3, [r5, #0]
 8015de0:	b103      	cbz	r3, 8015de4 <_fstat_r+0x1c>
 8015de2:	6023      	str	r3, [r4, #0]
 8015de4:	bd38      	pop	{r3, r4, r5, pc}
 8015de6:	bf00      	nop
 8015de8:	24003620 	.word	0x24003620

08015dec <_isatty_r>:
 8015dec:	b538      	push	{r3, r4, r5, lr}
 8015dee:	4d06      	ldr	r5, [pc, #24]	; (8015e08 <_isatty_r+0x1c>)
 8015df0:	2300      	movs	r3, #0
 8015df2:	4604      	mov	r4, r0
 8015df4:	4608      	mov	r0, r1
 8015df6:	602b      	str	r3, [r5, #0]
 8015df8:	f7eb fdab 	bl	8001952 <_isatty>
 8015dfc:	1c43      	adds	r3, r0, #1
 8015dfe:	d102      	bne.n	8015e06 <_isatty_r+0x1a>
 8015e00:	682b      	ldr	r3, [r5, #0]
 8015e02:	b103      	cbz	r3, 8015e06 <_isatty_r+0x1a>
 8015e04:	6023      	str	r3, [r4, #0]
 8015e06:	bd38      	pop	{r3, r4, r5, pc}
 8015e08:	24003620 	.word	0x24003620

08015e0c <_init>:
 8015e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e0e:	bf00      	nop
 8015e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e12:	bc08      	pop	{r3}
 8015e14:	469e      	mov	lr, r3
 8015e16:	4770      	bx	lr

08015e18 <_fini>:
 8015e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e1a:	bf00      	nop
 8015e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015e1e:	bc08      	pop	{r3}
 8015e20:	469e      	mov	lr, r3
 8015e22:	4770      	bx	lr
