Hi!

These are five of the Lab Assignments I was assigned during my Computer Logic and Design Course. Involving VHDL, Schematics, and further used for Timing Diagrams.
