<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Logic block - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="configurable-logic-block"><a class="header" href="#configurable-logic-block">Configurable Logic Block</a></h1>
<p>See <a href="../spartan3/clb.html">Spartan 3 documentation</a> for functional description.</p>
<h2 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h2>
<p>The data for a CLB is located in the same bitstream tile as the associated <code>INT</code> tile.</p>
<h2 id="tile-clb"><a class="header" href="#tile-clb">Tile CLB</a></h2>
<p>Cells: 1</p>
<h3 id="bels-slice_v4"><a class="header" href="#bels-slice_v4">Bels SLICE_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLB bel SLICE_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>SLICE[0]</th><th>SLICE[1]</th><th>SLICE[2]</th><th>SLICE[3]</th></tr>

</thead>

<tbody>
<tr><td>F1</td><td>in</td><td>IMUX_IMUX[11]</td><td>IMUX_IMUX[15]</td><td>IMUX_IMUX[24]</td><td>IMUX_IMUX[28]</td></tr>

<tr><td>F2</td><td>in</td><td>IMUX_IMUX[10]</td><td>IMUX_IMUX[14]</td><td>IMUX_IMUX[25]</td><td>IMUX_IMUX[29]</td></tr>

<tr><td>F3</td><td>in</td><td>IMUX_IMUX[9]</td><td>IMUX_IMUX[13]</td><td>IMUX_IMUX[26]</td><td>IMUX_IMUX[30]</td></tr>

<tr><td>F4</td><td>in</td><td>IMUX_IMUX[8]</td><td>IMUX_IMUX[12]</td><td>IMUX_IMUX[27]</td><td>IMUX_IMUX[31]</td></tr>

<tr><td>G1</td><td>in</td><td>IMUX_IMUX[3]</td><td>IMUX_IMUX[7]</td><td>IMUX_IMUX[16]</td><td>IMUX_IMUX[20]</td></tr>

<tr><td>G2</td><td>in</td><td>IMUX_IMUX[2]</td><td>IMUX_IMUX[6]</td><td>IMUX_IMUX[17]</td><td>IMUX_IMUX[21]</td></tr>

<tr><td>G3</td><td>in</td><td>IMUX_IMUX[1]</td><td>IMUX_IMUX[5]</td><td>IMUX_IMUX[18]</td><td>IMUX_IMUX[22]</td></tr>

<tr><td>G4</td><td>in</td><td>IMUX_IMUX[0]</td><td>IMUX_IMUX[4]</td><td>IMUX_IMUX[19]</td><td>IMUX_IMUX[23]</td></tr>

<tr><td>BX</td><td>in</td><td id="virtex4-CLB-SLICE[0]-inpinv-BX">IMUX_BYP[0] invert by <a href="#virtex4-CLB-bit-MAIN[18][19]">!MAIN[18][19]</a></td><td id="virtex4-CLB-SLICE[1]-inpinv-BX">IMUX_BYP[5] invert by <a href="#virtex4-CLB-bit-MAIN[18][61]">!MAIN[18][61]</a></td><td id="virtex4-CLB-SLICE[2]-inpinv-BX">IMUX_BYP[2] invert by <a href="#virtex4-CLB-bit-MAIN[18][18]">!MAIN[18][18]</a></td><td id="virtex4-CLB-SLICE[3]-inpinv-BX">IMUX_BYP[7] invert by <a href="#virtex4-CLB-bit-MAIN[18][60]">!MAIN[18][60]</a></td></tr>

<tr><td>BY</td><td>in</td><td id="virtex4-CLB-SLICE[0]-inpinv-BY">IMUX_BYP[4] invert by <a href="#virtex4-CLB-bit-MAIN[18][22]">!MAIN[18][22]</a></td><td id="virtex4-CLB-SLICE[1]-inpinv-BY">IMUX_BYP[1] invert by <a href="#virtex4-CLB-bit-MAIN[18][58]">!MAIN[18][58]</a></td><td id="virtex4-CLB-SLICE[2]-inpinv-BY">IMUX_BYP[6] invert by <a href="#virtex4-CLB-bit-MAIN[18][21]">!MAIN[18][21]</a></td><td id="virtex4-CLB-SLICE[3]-inpinv-BY">IMUX_BYP[3] invert by <a href="#virtex4-CLB-bit-MAIN[18][57]">!MAIN[18][57]</a></td></tr>

<tr><td>CLK</td><td>in</td><td>IMUX_CLK_OPTINV[0]</td><td>IMUX_CLK_OPTINV[1]</td><td>IMUX_CLK_OPTINV[2]</td><td>IMUX_CLK_OPTINV[3]</td></tr>

<tr><td>SR</td><td>in</td><td>IMUX_SR_OPTINV[0]</td><td>IMUX_SR_OPTINV[1]</td><td>IMUX_SR_OPTINV[2]</td><td>IMUX_SR_OPTINV[3]</td></tr>

<tr><td>CE</td><td>in</td><td>IMUX_CE_OPTINV[0]</td><td>IMUX_CE_OPTINV[1]</td><td>IMUX_CE_OPTINV[2]</td><td>IMUX_CE_OPTINV[3]</td></tr>

<tr><td>X</td><td>out</td><td>OUT_BEST[0]</td><td>OUT_BEST[1]</td><td>OUT_BEST[2]</td><td>OUT_BEST[3]</td></tr>

<tr><td>Y</td><td>out</td><td>OUT_BEST[4]</td><td>OUT_BEST[5]</td><td>OUT_BEST[6]</td><td>OUT_BEST[7]</td></tr>

<tr><td>XQ</td><td>out</td><td>OUT_SEC[0]</td><td>OUT_SEC[1]</td><td>OUT_SEC[2]</td><td>OUT_SEC[3]</td></tr>

<tr><td>YQ</td><td>out</td><td>OUT_SEC[4]</td><td>OUT_SEC[5]</td><td>OUT_SEC[6]</td><td>OUT_SEC[7]</td></tr>

<tr><td>XB</td><td>out</td><td>OUT_HALF0[4]</td><td>OUT_HALF0[5]</td><td>OUT_HALF1[4]</td><td>OUT_HALF1[5]</td></tr>

<tr><td>YB</td><td>out</td><td>OUT_HALF0[6]</td><td>OUT_HALF0[7]</td><td>OUT_HALF1[6]</td><td>OUT_HALF1[7]</td></tr>

<tr><td>XMUX</td><td>out</td><td>OUT_HALF0[0]</td><td>OUT_HALF0[1]</td><td>OUT_HALF1[0]</td><td>OUT_HALF1[1]</td></tr>

<tr><td>YMUX</td><td>out</td><td>OUT_HALF0[2]</td><td>OUT_HALF0[3]</td><td>OUT_HALF1[2]</td><td>OUT_HALF1[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB bel SLICE_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>SLICE[0]</th><th>SLICE[1]</th><th>SLICE[2]</th><th>SLICE[3]</th></tr>

</thead>

<tbody>
<tr><td>F bit 0</td><td id="virtex4-CLB-SLICE[0]-F[0]"><a href="#virtex4-CLB-bit-MAIN[21][15]">MAIN[21][15]</a></td><td id="virtex4-CLB-SLICE[1]-F[0]"><a href="#virtex4-CLB-bit-MAIN[19][15]">MAIN[19][15]</a></td><td id="virtex4-CLB-SLICE[2]-F[0]"><a href="#virtex4-CLB-bit-MAIN[21][55]">MAIN[21][55]</a></td><td id="virtex4-CLB-SLICE[3]-F[0]"><a href="#virtex4-CLB-bit-MAIN[19][55]">MAIN[19][55]</a></td></tr>

<tr><td>F bit 1</td><td id="virtex4-CLB-SLICE[0]-F[1]"><a href="#virtex4-CLB-bit-MAIN[21][14]">MAIN[21][14]</a></td><td id="virtex4-CLB-SLICE[1]-F[1]"><a href="#virtex4-CLB-bit-MAIN[19][14]">MAIN[19][14]</a></td><td id="virtex4-CLB-SLICE[2]-F[1]"><a href="#virtex4-CLB-bit-MAIN[21][54]">MAIN[21][54]</a></td><td id="virtex4-CLB-SLICE[3]-F[1]"><a href="#virtex4-CLB-bit-MAIN[19][54]">MAIN[19][54]</a></td></tr>

<tr><td>F bit 2</td><td id="virtex4-CLB-SLICE[0]-F[2]"><a href="#virtex4-CLB-bit-MAIN[21][13]">MAIN[21][13]</a></td><td id="virtex4-CLB-SLICE[1]-F[2]"><a href="#virtex4-CLB-bit-MAIN[19][13]">MAIN[19][13]</a></td><td id="virtex4-CLB-SLICE[2]-F[2]"><a href="#virtex4-CLB-bit-MAIN[21][53]">MAIN[21][53]</a></td><td id="virtex4-CLB-SLICE[3]-F[2]"><a href="#virtex4-CLB-bit-MAIN[19][53]">MAIN[19][53]</a></td></tr>

<tr><td>F bit 3</td><td id="virtex4-CLB-SLICE[0]-F[3]"><a href="#virtex4-CLB-bit-MAIN[21][12]">MAIN[21][12]</a></td><td id="virtex4-CLB-SLICE[1]-F[3]"><a href="#virtex4-CLB-bit-MAIN[19][12]">MAIN[19][12]</a></td><td id="virtex4-CLB-SLICE[2]-F[3]"><a href="#virtex4-CLB-bit-MAIN[21][52]">MAIN[21][52]</a></td><td id="virtex4-CLB-SLICE[3]-F[3]"><a href="#virtex4-CLB-bit-MAIN[19][52]">MAIN[19][52]</a></td></tr>

<tr><td>F bit 4</td><td id="virtex4-CLB-SLICE[0]-F[4]"><a href="#virtex4-CLB-bit-MAIN[21][11]">MAIN[21][11]</a></td><td id="virtex4-CLB-SLICE[1]-F[4]"><a href="#virtex4-CLB-bit-MAIN[19][11]">MAIN[19][11]</a></td><td id="virtex4-CLB-SLICE[2]-F[4]"><a href="#virtex4-CLB-bit-MAIN[21][51]">MAIN[21][51]</a></td><td id="virtex4-CLB-SLICE[3]-F[4]"><a href="#virtex4-CLB-bit-MAIN[19][51]">MAIN[19][51]</a></td></tr>

<tr><td>F bit 5</td><td id="virtex4-CLB-SLICE[0]-F[5]"><a href="#virtex4-CLB-bit-MAIN[21][10]">MAIN[21][10]</a></td><td id="virtex4-CLB-SLICE[1]-F[5]"><a href="#virtex4-CLB-bit-MAIN[19][10]">MAIN[19][10]</a></td><td id="virtex4-CLB-SLICE[2]-F[5]"><a href="#virtex4-CLB-bit-MAIN[21][50]">MAIN[21][50]</a></td><td id="virtex4-CLB-SLICE[3]-F[5]"><a href="#virtex4-CLB-bit-MAIN[19][50]">MAIN[19][50]</a></td></tr>

<tr><td>F bit 6</td><td id="virtex4-CLB-SLICE[0]-F[6]"><a href="#virtex4-CLB-bit-MAIN[21][9]">MAIN[21][9]</a></td><td id="virtex4-CLB-SLICE[1]-F[6]"><a href="#virtex4-CLB-bit-MAIN[19][9]">MAIN[19][9]</a></td><td id="virtex4-CLB-SLICE[2]-F[6]"><a href="#virtex4-CLB-bit-MAIN[21][49]">MAIN[21][49]</a></td><td id="virtex4-CLB-SLICE[3]-F[6]"><a href="#virtex4-CLB-bit-MAIN[19][49]">MAIN[19][49]</a></td></tr>

<tr><td>F bit 7</td><td id="virtex4-CLB-SLICE[0]-F[7]"><a href="#virtex4-CLB-bit-MAIN[21][8]">MAIN[21][8]</a></td><td id="virtex4-CLB-SLICE[1]-F[7]"><a href="#virtex4-CLB-bit-MAIN[19][8]">MAIN[19][8]</a></td><td id="virtex4-CLB-SLICE[2]-F[7]"><a href="#virtex4-CLB-bit-MAIN[21][48]">MAIN[21][48]</a></td><td id="virtex4-CLB-SLICE[3]-F[7]"><a href="#virtex4-CLB-bit-MAIN[19][48]">MAIN[19][48]</a></td></tr>

<tr><td>F bit 8</td><td id="virtex4-CLB-SLICE[0]-F[8]"><a href="#virtex4-CLB-bit-MAIN[21][7]">MAIN[21][7]</a></td><td id="virtex4-CLB-SLICE[1]-F[8]"><a href="#virtex4-CLB-bit-MAIN[19][7]">MAIN[19][7]</a></td><td id="virtex4-CLB-SLICE[2]-F[8]"><a href="#virtex4-CLB-bit-MAIN[21][47]">MAIN[21][47]</a></td><td id="virtex4-CLB-SLICE[3]-F[8]"><a href="#virtex4-CLB-bit-MAIN[19][47]">MAIN[19][47]</a></td></tr>

<tr><td>F bit 9</td><td id="virtex4-CLB-SLICE[0]-F[9]"><a href="#virtex4-CLB-bit-MAIN[21][6]">MAIN[21][6]</a></td><td id="virtex4-CLB-SLICE[1]-F[9]"><a href="#virtex4-CLB-bit-MAIN[19][6]">MAIN[19][6]</a></td><td id="virtex4-CLB-SLICE[2]-F[9]"><a href="#virtex4-CLB-bit-MAIN[21][46]">MAIN[21][46]</a></td><td id="virtex4-CLB-SLICE[3]-F[9]"><a href="#virtex4-CLB-bit-MAIN[19][46]">MAIN[19][46]</a></td></tr>

<tr><td>F bit 10</td><td id="virtex4-CLB-SLICE[0]-F[10]"><a href="#virtex4-CLB-bit-MAIN[21][5]">MAIN[21][5]</a></td><td id="virtex4-CLB-SLICE[1]-F[10]"><a href="#virtex4-CLB-bit-MAIN[19][5]">MAIN[19][5]</a></td><td id="virtex4-CLB-SLICE[2]-F[10]"><a href="#virtex4-CLB-bit-MAIN[21][45]">MAIN[21][45]</a></td><td id="virtex4-CLB-SLICE[3]-F[10]"><a href="#virtex4-CLB-bit-MAIN[19][45]">MAIN[19][45]</a></td></tr>

<tr><td>F bit 11</td><td id="virtex4-CLB-SLICE[0]-F[11]"><a href="#virtex4-CLB-bit-MAIN[21][4]">MAIN[21][4]</a></td><td id="virtex4-CLB-SLICE[1]-F[11]"><a href="#virtex4-CLB-bit-MAIN[19][4]">MAIN[19][4]</a></td><td id="virtex4-CLB-SLICE[2]-F[11]"><a href="#virtex4-CLB-bit-MAIN[21][44]">MAIN[21][44]</a></td><td id="virtex4-CLB-SLICE[3]-F[11]"><a href="#virtex4-CLB-bit-MAIN[19][44]">MAIN[19][44]</a></td></tr>

<tr><td>F bit 12</td><td id="virtex4-CLB-SLICE[0]-F[12]"><a href="#virtex4-CLB-bit-MAIN[21][3]">MAIN[21][3]</a></td><td id="virtex4-CLB-SLICE[1]-F[12]"><a href="#virtex4-CLB-bit-MAIN[19][3]">MAIN[19][3]</a></td><td id="virtex4-CLB-SLICE[2]-F[12]"><a href="#virtex4-CLB-bit-MAIN[21][43]">MAIN[21][43]</a></td><td id="virtex4-CLB-SLICE[3]-F[12]"><a href="#virtex4-CLB-bit-MAIN[19][43]">MAIN[19][43]</a></td></tr>

<tr><td>F bit 13</td><td id="virtex4-CLB-SLICE[0]-F[13]"><a href="#virtex4-CLB-bit-MAIN[21][2]">MAIN[21][2]</a></td><td id="virtex4-CLB-SLICE[1]-F[13]"><a href="#virtex4-CLB-bit-MAIN[19][2]">MAIN[19][2]</a></td><td id="virtex4-CLB-SLICE[2]-F[13]"><a href="#virtex4-CLB-bit-MAIN[21][42]">MAIN[21][42]</a></td><td id="virtex4-CLB-SLICE[3]-F[13]"><a href="#virtex4-CLB-bit-MAIN[19][42]">MAIN[19][42]</a></td></tr>

<tr><td>F bit 14</td><td id="virtex4-CLB-SLICE[0]-F[14]"><a href="#virtex4-CLB-bit-MAIN[21][1]">MAIN[21][1]</a></td><td id="virtex4-CLB-SLICE[1]-F[14]"><a href="#virtex4-CLB-bit-MAIN[19][1]">MAIN[19][1]</a></td><td id="virtex4-CLB-SLICE[2]-F[14]"><a href="#virtex4-CLB-bit-MAIN[21][41]">MAIN[21][41]</a></td><td id="virtex4-CLB-SLICE[3]-F[14]"><a href="#virtex4-CLB-bit-MAIN[19][41]">MAIN[19][41]</a></td></tr>

<tr><td>F bit 15</td><td id="virtex4-CLB-SLICE[0]-F[15]"><a href="#virtex4-CLB-bit-MAIN[21][0]">MAIN[21][0]</a></td><td id="virtex4-CLB-SLICE[1]-F[15]"><a href="#virtex4-CLB-bit-MAIN[19][0]">MAIN[19][0]</a></td><td id="virtex4-CLB-SLICE[2]-F[15]"><a href="#virtex4-CLB-bit-MAIN[21][40]">MAIN[21][40]</a></td><td id="virtex4-CLB-SLICE[3]-F[15]"><a href="#virtex4-CLB-bit-MAIN[19][40]">MAIN[19][40]</a></td></tr>

<tr><td>G bit 0</td><td id="virtex4-CLB-SLICE[0]-G[0]"><a href="#virtex4-CLB-bit-MAIN[21][38]">MAIN[21][38]</a></td><td id="virtex4-CLB-SLICE[1]-G[0]"><a href="#virtex4-CLB-bit-MAIN[19][38]">MAIN[19][38]</a></td><td id="virtex4-CLB-SLICE[2]-G[0]"><a href="#virtex4-CLB-bit-MAIN[21][78]">MAIN[21][78]</a></td><td id="virtex4-CLB-SLICE[3]-G[0]"><a href="#virtex4-CLB-bit-MAIN[19][78]">MAIN[19][78]</a></td></tr>

<tr><td>G bit 1</td><td id="virtex4-CLB-SLICE[0]-G[1]"><a href="#virtex4-CLB-bit-MAIN[21][37]">MAIN[21][37]</a></td><td id="virtex4-CLB-SLICE[1]-G[1]"><a href="#virtex4-CLB-bit-MAIN[19][37]">MAIN[19][37]</a></td><td id="virtex4-CLB-SLICE[2]-G[1]"><a href="#virtex4-CLB-bit-MAIN[21][77]">MAIN[21][77]</a></td><td id="virtex4-CLB-SLICE[3]-G[1]"><a href="#virtex4-CLB-bit-MAIN[19][77]">MAIN[19][77]</a></td></tr>

<tr><td>G bit 2</td><td id="virtex4-CLB-SLICE[0]-G[2]"><a href="#virtex4-CLB-bit-MAIN[21][36]">MAIN[21][36]</a></td><td id="virtex4-CLB-SLICE[1]-G[2]"><a href="#virtex4-CLB-bit-MAIN[19][36]">MAIN[19][36]</a></td><td id="virtex4-CLB-SLICE[2]-G[2]"><a href="#virtex4-CLB-bit-MAIN[21][76]">MAIN[21][76]</a></td><td id="virtex4-CLB-SLICE[3]-G[2]"><a href="#virtex4-CLB-bit-MAIN[19][76]">MAIN[19][76]</a></td></tr>

<tr><td>G bit 3</td><td id="virtex4-CLB-SLICE[0]-G[3]"><a href="#virtex4-CLB-bit-MAIN[21][35]">MAIN[21][35]</a></td><td id="virtex4-CLB-SLICE[1]-G[3]"><a href="#virtex4-CLB-bit-MAIN[19][35]">MAIN[19][35]</a></td><td id="virtex4-CLB-SLICE[2]-G[3]"><a href="#virtex4-CLB-bit-MAIN[21][75]">MAIN[21][75]</a></td><td id="virtex4-CLB-SLICE[3]-G[3]"><a href="#virtex4-CLB-bit-MAIN[19][75]">MAIN[19][75]</a></td></tr>

<tr><td>G bit 4</td><td id="virtex4-CLB-SLICE[0]-G[4]"><a href="#virtex4-CLB-bit-MAIN[21][34]">MAIN[21][34]</a></td><td id="virtex4-CLB-SLICE[1]-G[4]"><a href="#virtex4-CLB-bit-MAIN[19][34]">MAIN[19][34]</a></td><td id="virtex4-CLB-SLICE[2]-G[4]"><a href="#virtex4-CLB-bit-MAIN[21][74]">MAIN[21][74]</a></td><td id="virtex4-CLB-SLICE[3]-G[4]"><a href="#virtex4-CLB-bit-MAIN[19][74]">MAIN[19][74]</a></td></tr>

<tr><td>G bit 5</td><td id="virtex4-CLB-SLICE[0]-G[5]"><a href="#virtex4-CLB-bit-MAIN[21][33]">MAIN[21][33]</a></td><td id="virtex4-CLB-SLICE[1]-G[5]"><a href="#virtex4-CLB-bit-MAIN[19][33]">MAIN[19][33]</a></td><td id="virtex4-CLB-SLICE[2]-G[5]"><a href="#virtex4-CLB-bit-MAIN[21][73]">MAIN[21][73]</a></td><td id="virtex4-CLB-SLICE[3]-G[5]"><a href="#virtex4-CLB-bit-MAIN[19][73]">MAIN[19][73]</a></td></tr>

<tr><td>G bit 6</td><td id="virtex4-CLB-SLICE[0]-G[6]"><a href="#virtex4-CLB-bit-MAIN[21][32]">MAIN[21][32]</a></td><td id="virtex4-CLB-SLICE[1]-G[6]"><a href="#virtex4-CLB-bit-MAIN[19][32]">MAIN[19][32]</a></td><td id="virtex4-CLB-SLICE[2]-G[6]"><a href="#virtex4-CLB-bit-MAIN[21][72]">MAIN[21][72]</a></td><td id="virtex4-CLB-SLICE[3]-G[6]"><a href="#virtex4-CLB-bit-MAIN[19][72]">MAIN[19][72]</a></td></tr>

<tr><td>G bit 7</td><td id="virtex4-CLB-SLICE[0]-G[7]"><a href="#virtex4-CLB-bit-MAIN[21][31]">MAIN[21][31]</a></td><td id="virtex4-CLB-SLICE[1]-G[7]"><a href="#virtex4-CLB-bit-MAIN[19][31]">MAIN[19][31]</a></td><td id="virtex4-CLB-SLICE[2]-G[7]"><a href="#virtex4-CLB-bit-MAIN[21][71]">MAIN[21][71]</a></td><td id="virtex4-CLB-SLICE[3]-G[7]"><a href="#virtex4-CLB-bit-MAIN[19][71]">MAIN[19][71]</a></td></tr>

<tr><td>G bit 8</td><td id="virtex4-CLB-SLICE[0]-G[8]"><a href="#virtex4-CLB-bit-MAIN[21][30]">MAIN[21][30]</a></td><td id="virtex4-CLB-SLICE[1]-G[8]"><a href="#virtex4-CLB-bit-MAIN[19][30]">MAIN[19][30]</a></td><td id="virtex4-CLB-SLICE[2]-G[8]"><a href="#virtex4-CLB-bit-MAIN[21][70]">MAIN[21][70]</a></td><td id="virtex4-CLB-SLICE[3]-G[8]"><a href="#virtex4-CLB-bit-MAIN[19][70]">MAIN[19][70]</a></td></tr>

<tr><td>G bit 9</td><td id="virtex4-CLB-SLICE[0]-G[9]"><a href="#virtex4-CLB-bit-MAIN[21][29]">MAIN[21][29]</a></td><td id="virtex4-CLB-SLICE[1]-G[9]"><a href="#virtex4-CLB-bit-MAIN[19][29]">MAIN[19][29]</a></td><td id="virtex4-CLB-SLICE[2]-G[9]"><a href="#virtex4-CLB-bit-MAIN[21][69]">MAIN[21][69]</a></td><td id="virtex4-CLB-SLICE[3]-G[9]"><a href="#virtex4-CLB-bit-MAIN[19][69]">MAIN[19][69]</a></td></tr>

<tr><td>G bit 10</td><td id="virtex4-CLB-SLICE[0]-G[10]"><a href="#virtex4-CLB-bit-MAIN[21][28]">MAIN[21][28]</a></td><td id="virtex4-CLB-SLICE[1]-G[10]"><a href="#virtex4-CLB-bit-MAIN[19][28]">MAIN[19][28]</a></td><td id="virtex4-CLB-SLICE[2]-G[10]"><a href="#virtex4-CLB-bit-MAIN[21][68]">MAIN[21][68]</a></td><td id="virtex4-CLB-SLICE[3]-G[10]"><a href="#virtex4-CLB-bit-MAIN[19][68]">MAIN[19][68]</a></td></tr>

<tr><td>G bit 11</td><td id="virtex4-CLB-SLICE[0]-G[11]"><a href="#virtex4-CLB-bit-MAIN[21][27]">MAIN[21][27]</a></td><td id="virtex4-CLB-SLICE[1]-G[11]"><a href="#virtex4-CLB-bit-MAIN[19][27]">MAIN[19][27]</a></td><td id="virtex4-CLB-SLICE[2]-G[11]"><a href="#virtex4-CLB-bit-MAIN[21][67]">MAIN[21][67]</a></td><td id="virtex4-CLB-SLICE[3]-G[11]"><a href="#virtex4-CLB-bit-MAIN[19][67]">MAIN[19][67]</a></td></tr>

<tr><td>G bit 12</td><td id="virtex4-CLB-SLICE[0]-G[12]"><a href="#virtex4-CLB-bit-MAIN[21][26]">MAIN[21][26]</a></td><td id="virtex4-CLB-SLICE[1]-G[12]"><a href="#virtex4-CLB-bit-MAIN[19][26]">MAIN[19][26]</a></td><td id="virtex4-CLB-SLICE[2]-G[12]"><a href="#virtex4-CLB-bit-MAIN[21][66]">MAIN[21][66]</a></td><td id="virtex4-CLB-SLICE[3]-G[12]"><a href="#virtex4-CLB-bit-MAIN[19][66]">MAIN[19][66]</a></td></tr>

<tr><td>G bit 13</td><td id="virtex4-CLB-SLICE[0]-G[13]"><a href="#virtex4-CLB-bit-MAIN[21][25]">MAIN[21][25]</a></td><td id="virtex4-CLB-SLICE[1]-G[13]"><a href="#virtex4-CLB-bit-MAIN[19][25]">MAIN[19][25]</a></td><td id="virtex4-CLB-SLICE[2]-G[13]"><a href="#virtex4-CLB-bit-MAIN[21][65]">MAIN[21][65]</a></td><td id="virtex4-CLB-SLICE[3]-G[13]"><a href="#virtex4-CLB-bit-MAIN[19][65]">MAIN[19][65]</a></td></tr>

<tr><td>G bit 14</td><td id="virtex4-CLB-SLICE[0]-G[14]"><a href="#virtex4-CLB-bit-MAIN[21][24]">MAIN[21][24]</a></td><td id="virtex4-CLB-SLICE[1]-G[14]"><a href="#virtex4-CLB-bit-MAIN[19][24]">MAIN[19][24]</a></td><td id="virtex4-CLB-SLICE[2]-G[14]"><a href="#virtex4-CLB-bit-MAIN[21][64]">MAIN[21][64]</a></td><td id="virtex4-CLB-SLICE[3]-G[14]"><a href="#virtex4-CLB-bit-MAIN[19][64]">MAIN[19][64]</a></td></tr>

<tr><td>G bit 15</td><td id="virtex4-CLB-SLICE[0]-G[15]"><a href="#virtex4-CLB-bit-MAIN[21][23]">MAIN[21][23]</a></td><td id="virtex4-CLB-SLICE[1]-G[15]"><a href="#virtex4-CLB-bit-MAIN[19][23]">MAIN[19][23]</a></td><td id="virtex4-CLB-SLICE[2]-G[15]"><a href="#virtex4-CLB-bit-MAIN[21][63]">MAIN[21][63]</a></td><td id="virtex4-CLB-SLICE[3]-G[15]"><a href="#virtex4-CLB-bit-MAIN[19][63]">MAIN[19][63]</a></td></tr>

<tr><td>DIF_MUX</td><td><a href="#virtex4-CLB-SLICE[0]-DIF_MUX">[enum: SLICE_V4_DIF_MUX]</a></td><td>-</td><td><a href="#virtex4-CLB-SLICE[2]-DIF_MUX">[enum: SLICE_V4_DIF_MUX]</a></td><td>-</td></tr>

<tr><td>DIG_MUX</td><td><a href="#virtex4-CLB-SLICE[0]-DIG_MUX">[enum: SLICE_V4_DIG_MUX]</a></td><td>-</td><td><a href="#virtex4-CLB-SLICE[2]-DIG_MUX">[enum: SLICE_V4_DIG_MUX]</a></td><td>-</td></tr>

<tr><td>F_RAM_ENABLE</td><td id="virtex4-CLB-SLICE[0]-F_RAM_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][8]">MAIN[20][8]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-F_RAM_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][48]">MAIN[20][48]</a></td><td>-</td></tr>

<tr><td>G_RAM_ENABLE</td><td id="virtex4-CLB-SLICE[0]-G_RAM_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][7]">MAIN[20][7]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-G_RAM_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][40]">MAIN[20][40]</a></td><td>-</td></tr>

<tr><td>F_SHIFT_ENABLE</td><td id="virtex4-CLB-SLICE[0]-F_SHIFT_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][37]">MAIN[20][37]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-F_SHIFT_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][78]">MAIN[20][78]</a></td><td>-</td></tr>

<tr><td>G_SHIFT_ENABLE</td><td id="virtex4-CLB-SLICE[0]-G_SHIFT_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][36]">MAIN[20][36]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-G_SHIFT_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][77]">MAIN[20][77]</a></td><td>-</td></tr>

<tr><td>F_SLICEWE0USED</td><td id="virtex4-CLB-SLICE[0]-F_SLICEWE0USED"><a href="#virtex4-CLB-bit-MAIN[20][9]">MAIN[20][9]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-F_SLICEWE0USED"><a href="#virtex4-CLB-bit-MAIN[20][49]">MAIN[20][49]</a></td><td>-</td></tr>

<tr><td>G_SLICEWE0USED</td><td id="virtex4-CLB-SLICE[0]-G_SLICEWE0USED"><a href="#virtex4-CLB-bit-MAIN[21][20]">MAIN[21][20]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-G_SLICEWE0USED"><a href="#virtex4-CLB-bit-MAIN[21][60]">MAIN[21][60]</a></td><td>-</td></tr>

<tr><td>F_SLICEWE1USED</td><td id="virtex4-CLB-SLICE[0]-F_SLICEWE1USED"><a href="#virtex4-CLB-bit-MAIN[20][11]">MAIN[20][11]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-F_SLICEWE1USED"><a href="#virtex4-CLB-bit-MAIN[20][47]">MAIN[20][47]</a></td><td>-</td></tr>

<tr><td>G_SLICEWE1USED</td><td id="virtex4-CLB-SLICE[0]-G_SLICEWE1USED"><a href="#virtex4-CLB-bit-MAIN[21][19]">MAIN[21][19]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-G_SLICEWE1USED"><a href="#virtex4-CLB-bit-MAIN[21][59]">MAIN[21][59]</a></td><td>-</td></tr>

<tr><td>CYINIT</td><td><a href="#virtex4-CLB-SLICE[0]-CYINIT">[enum: SLICE_V4_CYINIT]</a></td><td><a href="#virtex4-CLB-SLICE[1]-CYINIT">[enum: SLICE_V4_CYINIT]</a></td><td><a href="#virtex4-CLB-SLICE[2]-CYINIT">[enum: SLICE_V4_CYINIT]</a></td><td><a href="#virtex4-CLB-SLICE[3]-CYINIT">[enum: SLICE_V4_CYINIT]</a></td></tr>

<tr><td>CY0F</td><td><a href="#virtex4-CLB-SLICE[0]-CY0F">[enum: SLICE_V4_CY0F]</a></td><td><a href="#virtex4-CLB-SLICE[1]-CY0F">[enum: SLICE_V4_CY0F]</a></td><td><a href="#virtex4-CLB-SLICE[2]-CY0F">[enum: SLICE_V4_CY0F]</a></td><td><a href="#virtex4-CLB-SLICE[3]-CY0F">[enum: SLICE_V4_CY0F]</a></td></tr>

<tr><td>CY0G</td><td><a href="#virtex4-CLB-SLICE[0]-CY0G">[enum: SLICE_V4_CY0G]</a></td><td><a href="#virtex4-CLB-SLICE[1]-CY0G">[enum: SLICE_V4_CY0G]</a></td><td><a href="#virtex4-CLB-SLICE[2]-CY0G">[enum: SLICE_V4_CY0G]</a></td><td><a href="#virtex4-CLB-SLICE[3]-CY0G">[enum: SLICE_V4_CY0G]</a></td></tr>

<tr><td>FFX_INIT bit 0</td><td id="virtex4-CLB-SLICE[0]-FFX_INIT[0]"><a href="#virtex4-CLB-bit-MAIN[20][6]">!MAIN[20][6]</a></td><td id="virtex4-CLB-SLICE[1]-FFX_INIT[0]"><a href="#virtex4-CLB-bit-MAIN[20][5]">!MAIN[20][5]</a></td><td id="virtex4-CLB-SLICE[2]-FFX_INIT[0]"><a href="#virtex4-CLB-bit-MAIN[20][46]">!MAIN[20][46]</a></td><td id="virtex4-CLB-SLICE[3]-FFX_INIT[0]"><a href="#virtex4-CLB-bit-MAIN[20][45]">!MAIN[20][45]</a></td></tr>

<tr><td>FFY_INIT bit 0</td><td id="virtex4-CLB-SLICE[0]-FFY_INIT[0]"><a href="#virtex4-CLB-bit-MAIN[20][34]">!MAIN[20][34]</a></td><td id="virtex4-CLB-SLICE[1]-FFY_INIT[0]"><a href="#virtex4-CLB-bit-MAIN[20][33]">!MAIN[20][33]</a></td><td id="virtex4-CLB-SLICE[2]-FFY_INIT[0]"><a href="#virtex4-CLB-bit-MAIN[20][74]">!MAIN[20][74]</a></td><td id="virtex4-CLB-SLICE[3]-FFY_INIT[0]"><a href="#virtex4-CLB-bit-MAIN[20][73]">!MAIN[20][73]</a></td></tr>

<tr><td>FFX_SRVAL bit 0</td><td id="virtex4-CLB-SLICE[0]-FFX_SRVAL[0]"><a href="#virtex4-CLB-bit-MAIN[20][0]">!MAIN[20][0]</a></td><td id="virtex4-CLB-SLICE[1]-FFX_SRVAL[0]"><a href="#virtex4-CLB-bit-MAIN[20][1]">!MAIN[20][1]</a></td><td id="virtex4-CLB-SLICE[2]-FFX_SRVAL[0]"><a href="#virtex4-CLB-bit-MAIN[20][42]">!MAIN[20][42]</a></td><td id="virtex4-CLB-SLICE[3]-FFX_SRVAL[0]"><a href="#virtex4-CLB-bit-MAIN[20][41]">!MAIN[20][41]</a></td></tr>

<tr><td>FFY_SRVAL bit 0</td><td id="virtex4-CLB-SLICE[0]-FFY_SRVAL[0]"><a href="#virtex4-CLB-bit-MAIN[20][30]">!MAIN[20][30]</a></td><td id="virtex4-CLB-SLICE[1]-FFY_SRVAL[0]"><a href="#virtex4-CLB-bit-MAIN[20][29]">!MAIN[20][29]</a></td><td id="virtex4-CLB-SLICE[2]-FFY_SRVAL[0]"><a href="#virtex4-CLB-bit-MAIN[20][70]">!MAIN[20][70]</a></td><td id="virtex4-CLB-SLICE[3]-FFY_SRVAL[0]"><a href="#virtex4-CLB-bit-MAIN[20][69]">!MAIN[20][69]</a></td></tr>

<tr><td>FF_LATCH</td><td id="virtex4-CLB-SLICE[0]-FF_LATCH"><a href="#virtex4-CLB-bit-MAIN[20][10]">MAIN[20][10]</a></td><td id="virtex4-CLB-SLICE[1]-FF_LATCH"><a href="#virtex4-CLB-bit-MAIN[20][22]">MAIN[20][22]</a></td><td id="virtex4-CLB-SLICE[2]-FF_LATCH"><a href="#virtex4-CLB-bit-MAIN[20][50]">MAIN[20][50]</a></td><td id="virtex4-CLB-SLICE[3]-FF_LATCH"><a href="#virtex4-CLB-bit-MAIN[20][62]">MAIN[20][62]</a></td></tr>

<tr><td>FF_REV_ENABLE</td><td id="virtex4-CLB-SLICE[0]-FF_REV_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][27]">MAIN[20][27]</a></td><td id="virtex4-CLB-SLICE[1]-FF_REV_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][28]">MAIN[20][28]</a></td><td id="virtex4-CLB-SLICE[2]-FF_REV_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][67]">MAIN[20][67]</a></td><td id="virtex4-CLB-SLICE[3]-FF_REV_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][68]">MAIN[20][68]</a></td></tr>

<tr><td>FF_SR_SYNC</td><td id="virtex4-CLB-SLICE[0]-FF_SR_SYNC"><a href="#virtex4-CLB-bit-MAIN[20][26]">MAIN[20][26]</a></td><td id="virtex4-CLB-SLICE[1]-FF_SR_SYNC"><a href="#virtex4-CLB-bit-MAIN[20][25]">MAIN[20][25]</a></td><td id="virtex4-CLB-SLICE[2]-FF_SR_SYNC"><a href="#virtex4-CLB-bit-MAIN[20][66]">MAIN[20][66]</a></td><td id="virtex4-CLB-SLICE[3]-FF_SR_SYNC"><a href="#virtex4-CLB-bit-MAIN[20][65]">MAIN[20][65]</a></td></tr>

<tr><td>FF_SR_ENABLE</td><td id="virtex4-CLB-SLICE[0]-FF_SR_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][38]">!MAIN[20][38]</a></td><td>-</td><td id="virtex4-CLB-SLICE[2]-FF_SR_ENABLE"><a href="#virtex4-CLB-bit-MAIN[20][79]">!MAIN[20][79]</a></td><td>-</td></tr>

<tr><td>FXMUX</td><td><a href="#virtex4-CLB-SLICE[0]-FXMUX">[enum: SLICE_V4_FXMUX]</a></td><td><a href="#virtex4-CLB-SLICE[1]-FXMUX">[enum: SLICE_V4_FXMUX]</a></td><td><a href="#virtex4-CLB-SLICE[2]-FXMUX">[enum: SLICE_V4_FXMUX]</a></td><td><a href="#virtex4-CLB-SLICE[3]-FXMUX">[enum: SLICE_V4_FXMUX]</a></td></tr>

<tr><td>GYMUX</td><td><a href="#virtex4-CLB-SLICE[0]-GYMUX">[enum: SLICE_V4_GYMUX]</a></td><td><a href="#virtex4-CLB-SLICE[1]-GYMUX">[enum: SLICE_V4_GYMUX]</a></td><td><a href="#virtex4-CLB-SLICE[2]-GYMUX">[enum: SLICE_V4_GYMUX]</a></td><td><a href="#virtex4-CLB-SLICE[3]-GYMUX">[enum: SLICE_V4_GYMUX]</a></td></tr>

<tr><td>DXMUX</td><td><a href="#virtex4-CLB-SLICE[0]-DXMUX">[enum: SLICE_V4_DXMUX]</a></td><td><a href="#virtex4-CLB-SLICE[1]-DXMUX">[enum: SLICE_V4_DXMUX]</a></td><td><a href="#virtex4-CLB-SLICE[2]-DXMUX">[enum: SLICE_V4_DXMUX]</a></td><td><a href="#virtex4-CLB-SLICE[3]-DXMUX">[enum: SLICE_V4_DXMUX]</a></td></tr>

<tr><td>DYMUX</td><td><a href="#virtex4-CLB-SLICE[0]-DYMUX">[enum: SLICE_V4_DYMUX]</a></td><td><a href="#virtex4-CLB-SLICE[1]-DYMUX">[enum: SLICE_V4_DYMUX]</a></td><td><a href="#virtex4-CLB-SLICE[2]-DYMUX">[enum: SLICE_V4_DYMUX]</a></td><td><a href="#virtex4-CLB-SLICE[3]-DYMUX">[enum: SLICE_V4_DYMUX]</a></td></tr>

<tr><td>XBMUX</td><td><a href="#virtex4-CLB-SLICE[0]-XBMUX">[enum: SLICE_V4_XBMUX]</a></td><td>-</td><td><a href="#virtex4-CLB-SLICE[2]-XBMUX">[enum: SLICE_V4_XBMUX]</a></td><td>-</td></tr>

<tr><td>YBMUX</td><td><a href="#virtex4-CLB-SLICE[0]-YBMUX">[enum: SLICE_V4_YBMUX]</a></td><td>-</td><td><a href="#virtex4-CLB-SLICE[2]-YBMUX">[enum: SLICE_V4_YBMUX]</a></td><td>-</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_DIF_MUX</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-DIF_MUX"><th>SLICE[0].DIF_MUX</th><td id="virtex4-CLB-SLICE[0]-DIF_MUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][2]">MAIN[20][2]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-DIF_MUX"><th>SLICE[2].DIF_MUX</th><td id="virtex4-CLB-SLICE[2]-DIF_MUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][39]">MAIN[20][39]</a></td></tr>

</thead>

<tbody>
<tr><td>ALT</td><td>0</td></tr>

<tr><td>BX</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_DIG_MUX</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-DIG_MUX"><th>SLICE[0].DIG_MUX</th><td id="virtex4-CLB-SLICE[0]-DIG_MUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][35]">MAIN[20][35]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-DIG_MUX"><th>SLICE[2].DIG_MUX</th><td id="virtex4-CLB-SLICE[2]-DIG_MUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][76]">MAIN[20][76]</a></td></tr>

</thead>

<tbody>
<tr><td>ALT</td><td>0</td></tr>

<tr><td>BY</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_CYINIT</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-CYINIT"><th>SLICE[0].CYINIT</th><td id="virtex4-CLB-SLICE[0]-CYINIT[0]"><a href="#virtex4-CLB-bit-MAIN[21][17]">MAIN[21][17]</a></td></tr>

<tr id="virtex4-CLB-SLICE[1]-CYINIT"><th>SLICE[1].CYINIT</th><td id="virtex4-CLB-SLICE[1]-CYINIT[0]"><a href="#virtex4-CLB-bit-MAIN[19][16]">MAIN[19][16]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-CYINIT"><th>SLICE[2].CYINIT</th><td id="virtex4-CLB-SLICE[2]-CYINIT[0]"><a href="#virtex4-CLB-bit-MAIN[21][57]">MAIN[21][57]</a></td></tr>

<tr id="virtex4-CLB-SLICE[3]-CYINIT"><th>SLICE[3].CYINIT</th><td id="virtex4-CLB-SLICE[3]-CYINIT[0]"><a href="#virtex4-CLB-bit-MAIN[19][56]">MAIN[19][56]</a></td></tr>

</thead>

<tbody>
<tr><td>BX</td><td>0</td></tr>

<tr><td>CIN</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_CY0F</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-CY0F"><th>SLICE[0].CY0F</th><td id="virtex4-CLB-SLICE[0]-CY0F[2]"><a href="#virtex4-CLB-bit-MAIN[20][18]">MAIN[20][18]</a></td><td id="virtex4-CLB-SLICE[0]-CY0F[1]"><a href="#virtex4-CLB-bit-MAIN[20][17]">MAIN[20][17]</a></td><td id="virtex4-CLB-SLICE[0]-CY0F[0]"><a href="#virtex4-CLB-bit-MAIN[20][16]">MAIN[20][16]</a></td></tr>

<tr id="virtex4-CLB-SLICE[1]-CY0F"><th>SLICE[1].CY0F</th><td id="virtex4-CLB-SLICE[1]-CY0F[2]"><a href="#virtex4-CLB-bit-MAIN[19][18]">MAIN[19][18]</a></td><td id="virtex4-CLB-SLICE[1]-CY0F[1]"><a href="#virtex4-CLB-bit-MAIN[19][17]">MAIN[19][17]</a></td><td id="virtex4-CLB-SLICE[1]-CY0F[0]"><a href="#virtex4-CLB-bit-MAIN[20][15]">MAIN[20][15]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-CY0F"><th>SLICE[2].CY0F</th><td id="virtex4-CLB-SLICE[2]-CY0F[2]"><a href="#virtex4-CLB-bit-MAIN[20][58]">MAIN[20][58]</a></td><td id="virtex4-CLB-SLICE[2]-CY0F[1]"><a href="#virtex4-CLB-bit-MAIN[20][57]">MAIN[20][57]</a></td><td id="virtex4-CLB-SLICE[2]-CY0F[0]"><a href="#virtex4-CLB-bit-MAIN[20][56]">MAIN[20][56]</a></td></tr>

<tr id="virtex4-CLB-SLICE[3]-CY0F"><th>SLICE[3].CY0F</th><td id="virtex4-CLB-SLICE[3]-CY0F[2]"><a href="#virtex4-CLB-bit-MAIN[19][58]">MAIN[19][58]</a></td><td id="virtex4-CLB-SLICE[3]-CY0F[1]"><a href="#virtex4-CLB-bit-MAIN[19][57]">MAIN[19][57]</a></td><td id="virtex4-CLB-SLICE[3]-CY0F[0]"><a href="#virtex4-CLB-bit-MAIN[20][55]">MAIN[20][55]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>CONST_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>BX</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>F3</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>F2</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>PROD</td><td>1</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_CY0G</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-CY0G"><th>SLICE[0].CY0G</th><td id="virtex4-CLB-SLICE[0]-CY0G[2]"><a href="#virtex4-CLB-bit-MAIN[20][21]">MAIN[20][21]</a></td><td id="virtex4-CLB-SLICE[0]-CY0G[1]"><a href="#virtex4-CLB-bit-MAIN[20][20]">MAIN[20][20]</a></td><td id="virtex4-CLB-SLICE[0]-CY0G[0]"><a href="#virtex4-CLB-bit-MAIN[20][23]">MAIN[20][23]</a></td></tr>

<tr id="virtex4-CLB-SLICE[1]-CY0G"><th>SLICE[1].CY0G</th><td id="virtex4-CLB-SLICE[1]-CY0G[2]"><a href="#virtex4-CLB-bit-MAIN[19][21]">MAIN[19][21]</a></td><td id="virtex4-CLB-SLICE[1]-CY0G[1]"><a href="#virtex4-CLB-bit-MAIN[20][24]">MAIN[20][24]</a></td><td id="virtex4-CLB-SLICE[1]-CY0G[0]"><a href="#virtex4-CLB-bit-MAIN[19][22]">MAIN[19][22]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-CY0G"><th>SLICE[2].CY0G</th><td id="virtex4-CLB-SLICE[2]-CY0G[2]"><a href="#virtex4-CLB-bit-MAIN[20][61]">MAIN[20][61]</a></td><td id="virtex4-CLB-SLICE[2]-CY0G[1]"><a href="#virtex4-CLB-bit-MAIN[20][60]">MAIN[20][60]</a></td><td id="virtex4-CLB-SLICE[2]-CY0G[0]"><a href="#virtex4-CLB-bit-MAIN[20][63]">MAIN[20][63]</a></td></tr>

<tr id="virtex4-CLB-SLICE[3]-CY0G"><th>SLICE[3].CY0G</th><td id="virtex4-CLB-SLICE[3]-CY0G[2]"><a href="#virtex4-CLB-bit-MAIN[19][61]">MAIN[19][61]</a></td><td id="virtex4-CLB-SLICE[3]-CY0G[1]"><a href="#virtex4-CLB-bit-MAIN[20][64]">MAIN[20][64]</a></td><td id="virtex4-CLB-SLICE[3]-CY0G[0]"><a href="#virtex4-CLB-bit-MAIN[19][62]">MAIN[19][62]</a></td></tr>

</thead>

<tbody>
<tr><td>CONST_0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>CONST_1</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>BY</td><td>1</td><td>1</td><td>0</td></tr>

<tr><td>G3</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>G2</td><td>0</td><td>1</td><td>0</td></tr>

<tr><td>PROD</td><td>1</td><td>0</td><td>0</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_FXMUX</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-FXMUX"><th>SLICE[0].FXMUX</th><td id="virtex4-CLB-SLICE[0]-FXMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][14]">MAIN[20][14]</a></td></tr>

<tr id="virtex4-CLB-SLICE[1]-FXMUX"><th>SLICE[1].FXMUX</th><td id="virtex4-CLB-SLICE[1]-FXMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][13]">MAIN[20][13]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-FXMUX"><th>SLICE[2].FXMUX</th><td id="virtex4-CLB-SLICE[2]-FXMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][54]">MAIN[20][54]</a></td></tr>

<tr id="virtex4-CLB-SLICE[3]-FXMUX"><th>SLICE[3].FXMUX</th><td id="virtex4-CLB-SLICE[3]-FXMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][53]">MAIN[20][53]</a></td></tr>

</thead>

<tbody>
<tr><td>F5</td><td>0</td></tr>

<tr><td>FXOR</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_GYMUX</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-GYMUX"><th>SLICE[0].GYMUX</th><td id="virtex4-CLB-SLICE[0]-GYMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][19]">MAIN[20][19]</a></td></tr>

<tr id="virtex4-CLB-SLICE[1]-GYMUX"><th>SLICE[1].GYMUX</th><td id="virtex4-CLB-SLICE[1]-GYMUX[0]"><a href="#virtex4-CLB-bit-MAIN[19][20]">MAIN[19][20]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-GYMUX"><th>SLICE[2].GYMUX</th><td id="virtex4-CLB-SLICE[2]-GYMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][59]">MAIN[20][59]</a></td></tr>

<tr id="virtex4-CLB-SLICE[3]-GYMUX"><th>SLICE[3].GYMUX</th><td id="virtex4-CLB-SLICE[3]-GYMUX[0]"><a href="#virtex4-CLB-bit-MAIN[19][60]">MAIN[19][60]</a></td></tr>

</thead>

<tbody>
<tr><td>FX</td><td>0</td></tr>

<tr><td>GXOR</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_DXMUX</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-DXMUX"><th>SLICE[0].DXMUX</th><td id="virtex4-CLB-SLICE[0]-DXMUX[4]"><a href="#virtex4-CLB-bit-MAIN[18][2]">MAIN[18][2]</a></td><td id="virtex4-CLB-SLICE[0]-DXMUX[3]"><a href="#virtex4-CLB-bit-MAIN[18][7]">MAIN[18][7]</a></td><td id="virtex4-CLB-SLICE[0]-DXMUX[2]"><a href="#virtex4-CLB-bit-MAIN[18][0]">MAIN[18][0]</a></td><td id="virtex4-CLB-SLICE[0]-DXMUX[1]"><a href="#virtex4-CLB-bit-MAIN[18][9]">MAIN[18][9]</a></td><td id="virtex4-CLB-SLICE[0]-DXMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][3]">MAIN[20][3]</a></td></tr>

<tr id="virtex4-CLB-SLICE[1]-DXMUX"><th>SLICE[1].DXMUX</th><td id="virtex4-CLB-SLICE[1]-DXMUX[4]"><a href="#virtex4-CLB-bit-MAIN[18][12]">MAIN[18][12]</a></td><td id="virtex4-CLB-SLICE[1]-DXMUX[3]"><a href="#virtex4-CLB-bit-MAIN[18][13]">MAIN[18][13]</a></td><td id="virtex4-CLB-SLICE[1]-DXMUX[2]"><a href="#virtex4-CLB-bit-MAIN[18][11]">MAIN[18][11]</a></td><td id="virtex4-CLB-SLICE[1]-DXMUX[1]"><a href="#virtex4-CLB-bit-MAIN[18][10]">MAIN[18][10]</a></td><td id="virtex4-CLB-SLICE[1]-DXMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][4]">MAIN[20][4]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-DXMUX"><th>SLICE[2].DXMUX</th><td id="virtex4-CLB-SLICE[2]-DXMUX[4]"><a href="#virtex4-CLB-bit-MAIN[18][70]">MAIN[18][70]</a></td><td id="virtex4-CLB-SLICE[2]-DXMUX[3]"><a href="#virtex4-CLB-bit-MAIN[18][71]">MAIN[18][71]</a></td><td id="virtex4-CLB-SLICE[2]-DXMUX[2]"><a href="#virtex4-CLB-bit-MAIN[18][68]">MAIN[18][68]</a></td><td id="virtex4-CLB-SLICE[2]-DXMUX[1]"><a href="#virtex4-CLB-bit-MAIN[18][72]">MAIN[18][72]</a></td><td id="virtex4-CLB-SLICE[2]-DXMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][43]">MAIN[20][43]</a></td></tr>

<tr id="virtex4-CLB-SLICE[3]-DXMUX"><th>SLICE[3].DXMUX</th><td id="virtex4-CLB-SLICE[3]-DXMUX[4]"><a href="#virtex4-CLB-bit-MAIN[18][45]">MAIN[18][45]</a></td><td id="virtex4-CLB-SLICE[3]-DXMUX[3]"><a href="#virtex4-CLB-bit-MAIN[18][44]">MAIN[18][44]</a></td><td id="virtex4-CLB-SLICE[3]-DXMUX[2]"><a href="#virtex4-CLB-bit-MAIN[18][47]">MAIN[18][47]</a></td><td id="virtex4-CLB-SLICE[3]-DXMUX[1]"><a href="#virtex4-CLB-bit-MAIN[18][46]">MAIN[18][46]</a></td><td id="virtex4-CLB-SLICE[3]-DXMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][44]">MAIN[20][44]</a></td></tr>

</thead>

<tbody>
<tr><td>X</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>BX</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>F5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>FXOR</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>XB</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_DYMUX</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-DYMUX"><th>SLICE[0].DYMUX</th><td id="virtex4-CLB-SLICE[0]-DYMUX[4]"><a href="#virtex4-CLB-bit-MAIN[18][15]">MAIN[18][15]</a></td><td id="virtex4-CLB-SLICE[0]-DYMUX[3]"><a href="#virtex4-CLB-bit-MAIN[18][14]">MAIN[18][14]</a></td><td id="virtex4-CLB-SLICE[0]-DYMUX[2]"><a href="#virtex4-CLB-bit-MAIN[18][5]">MAIN[18][5]</a></td><td id="virtex4-CLB-SLICE[0]-DYMUX[1]"><a href="#virtex4-CLB-bit-MAIN[18][8]">MAIN[18][8]</a></td><td id="virtex4-CLB-SLICE[0]-DYMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][31]">MAIN[20][31]</a></td></tr>

<tr id="virtex4-CLB-SLICE[1]-DYMUX"><th>SLICE[1].DYMUX</th><td id="virtex4-CLB-SLICE[1]-DYMUX[4]"><a href="#virtex4-CLB-bit-MAIN[18][43]">MAIN[18][43]</a></td><td id="virtex4-CLB-SLICE[1]-DYMUX[3]"><a href="#virtex4-CLB-bit-MAIN[18][40]">MAIN[18][40]</a></td><td id="virtex4-CLB-SLICE[1]-DYMUX[2]"><a href="#virtex4-CLB-bit-MAIN[18][42]">MAIN[18][42]</a></td><td id="virtex4-CLB-SLICE[1]-DYMUX[1]"><a href="#virtex4-CLB-bit-MAIN[18][41]">MAIN[18][41]</a></td><td id="virtex4-CLB-SLICE[1]-DYMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][32]">MAIN[20][32]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-DYMUX"><th>SLICE[2].DYMUX</th><td id="virtex4-CLB-SLICE[2]-DYMUX[4]"><a href="#virtex4-CLB-bit-MAIN[18][69]">MAIN[18][69]</a></td><td id="virtex4-CLB-SLICE[2]-DYMUX[3]"><a href="#virtex4-CLB-bit-MAIN[18][67]">MAIN[18][67]</a></td><td id="virtex4-CLB-SLICE[2]-DYMUX[2]"><a href="#virtex4-CLB-bit-MAIN[18][74]">MAIN[18][74]</a></td><td id="virtex4-CLB-SLICE[2]-DYMUX[1]"><a href="#virtex4-CLB-bit-MAIN[18][77]">MAIN[18][77]</a></td><td id="virtex4-CLB-SLICE[2]-DYMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][71]">MAIN[20][71]</a></td></tr>

<tr id="virtex4-CLB-SLICE[3]-DYMUX"><th>SLICE[3].DYMUX</th><td id="virtex4-CLB-SLICE[3]-DYMUX[4]"><a href="#virtex4-CLB-bit-MAIN[18][65]">MAIN[18][65]</a></td><td id="virtex4-CLB-SLICE[3]-DYMUX[3]"><a href="#virtex4-CLB-bit-MAIN[18][79]">MAIN[18][79]</a></td><td id="virtex4-CLB-SLICE[3]-DYMUX[2]"><a href="#virtex4-CLB-bit-MAIN[18][64]">MAIN[18][64]</a></td><td id="virtex4-CLB-SLICE[3]-DYMUX[1]"><a href="#virtex4-CLB-bit-MAIN[18][66]">MAIN[18][66]</a></td><td id="virtex4-CLB-SLICE[3]-DYMUX[0]"><a href="#virtex4-CLB-bit-MAIN[20][72]">MAIN[20][72]</a></td></tr>

</thead>

<tbody>
<tr><td>Y</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>BY</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>FX</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>GXOR</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>YB</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_XBMUX</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-XBMUX"><th>SLICE[0].XBMUX</th><td id="virtex4-CLB-SLICE[0]-XBMUX[0]"><a href="#virtex4-CLB-bit-MAIN[21][18]">MAIN[21][18]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-XBMUX"><th>SLICE[2].XBMUX</th><td id="virtex4-CLB-SLICE[2]-XBMUX[0]"><a href="#virtex4-CLB-bit-MAIN[21][58]">MAIN[21][58]</a></td></tr>

</thead>

<tbody>
<tr><td>FCY</td><td>0</td></tr>

<tr><td>FMC15</td><td>1</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLB enum SLICE_V4_YBMUX</caption>
<thead>
<tr id="virtex4-CLB-SLICE[0]-YBMUX"><th>SLICE[0].YBMUX</th><td id="virtex4-CLB-SLICE[0]-YBMUX[0]"><a href="#virtex4-CLB-bit-MAIN[21][21]">MAIN[21][21]</a></td></tr>

<tr id="virtex4-CLB-SLICE[2]-YBMUX"><th>SLICE[2].YBMUX</th><td id="virtex4-CLB-SLICE[2]-YBMUX[0]"><a href="#virtex4-CLB-bit-MAIN[21][61]">MAIN[21][61]</a></td></tr>

</thead>

<tbody>
<tr><td>GCY</td><td>0</td></tr>

<tr><td>GMC15</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLB bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_SR_OPTINV[0]</td><td>SLICE[0].SR</td></tr>

<tr><td>IMUX_SR_OPTINV[1]</td><td>SLICE[1].SR</td></tr>

<tr><td>IMUX_SR_OPTINV[2]</td><td>SLICE[2].SR</td></tr>

<tr><td>IMUX_SR_OPTINV[3]</td><td>SLICE[3].SR</td></tr>

<tr><td>IMUX_CLK_OPTINV[0]</td><td>SLICE[0].CLK</td></tr>

<tr><td>IMUX_CLK_OPTINV[1]</td><td>SLICE[1].CLK</td></tr>

<tr><td>IMUX_CLK_OPTINV[2]</td><td>SLICE[2].CLK</td></tr>

<tr><td>IMUX_CLK_OPTINV[3]</td><td>SLICE[3].CLK</td></tr>

<tr><td>IMUX_CE_OPTINV[0]</td><td>SLICE[0].CE</td></tr>

<tr><td>IMUX_CE_OPTINV[1]</td><td>SLICE[1].CE</td></tr>

<tr><td>IMUX_CE_OPTINV[2]</td><td>SLICE[2].CE</td></tr>

<tr><td>IMUX_CE_OPTINV[3]</td><td>SLICE[3].CE</td></tr>

<tr><td>IMUX_BYP[0]</td><td>SLICE[0].BX</td></tr>

<tr><td>IMUX_BYP[1]</td><td>SLICE[1].BY</td></tr>

<tr><td>IMUX_BYP[2]</td><td>SLICE[2].BX</td></tr>

<tr><td>IMUX_BYP[3]</td><td>SLICE[3].BY</td></tr>

<tr><td>IMUX_BYP[4]</td><td>SLICE[0].BY</td></tr>

<tr><td>IMUX_BYP[5]</td><td>SLICE[1].BX</td></tr>

<tr><td>IMUX_BYP[6]</td><td>SLICE[2].BY</td></tr>

<tr><td>IMUX_BYP[7]</td><td>SLICE[3].BX</td></tr>

<tr><td>IMUX_IMUX[0]</td><td>SLICE[0].G4</td></tr>

<tr><td>IMUX_IMUX[1]</td><td>SLICE[0].G3</td></tr>

<tr><td>IMUX_IMUX[2]</td><td>SLICE[0].G2</td></tr>

<tr><td>IMUX_IMUX[3]</td><td>SLICE[0].G1</td></tr>

<tr><td>IMUX_IMUX[4]</td><td>SLICE[1].G4</td></tr>

<tr><td>IMUX_IMUX[5]</td><td>SLICE[1].G3</td></tr>

<tr><td>IMUX_IMUX[6]</td><td>SLICE[1].G2</td></tr>

<tr><td>IMUX_IMUX[7]</td><td>SLICE[1].G1</td></tr>

<tr><td>IMUX_IMUX[8]</td><td>SLICE[0].F4</td></tr>

<tr><td>IMUX_IMUX[9]</td><td>SLICE[0].F3</td></tr>

<tr><td>IMUX_IMUX[10]</td><td>SLICE[0].F2</td></tr>

<tr><td>IMUX_IMUX[11]</td><td>SLICE[0].F1</td></tr>

<tr><td>IMUX_IMUX[12]</td><td>SLICE[1].F4</td></tr>

<tr><td>IMUX_IMUX[13]</td><td>SLICE[1].F3</td></tr>

<tr><td>IMUX_IMUX[14]</td><td>SLICE[1].F2</td></tr>

<tr><td>IMUX_IMUX[15]</td><td>SLICE[1].F1</td></tr>

<tr><td>IMUX_IMUX[16]</td><td>SLICE[2].G1</td></tr>

<tr><td>IMUX_IMUX[17]</td><td>SLICE[2].G2</td></tr>

<tr><td>IMUX_IMUX[18]</td><td>SLICE[2].G3</td></tr>

<tr><td>IMUX_IMUX[19]</td><td>SLICE[2].G4</td></tr>

<tr><td>IMUX_IMUX[20]</td><td>SLICE[3].G1</td></tr>

<tr><td>IMUX_IMUX[21]</td><td>SLICE[3].G2</td></tr>

<tr><td>IMUX_IMUX[22]</td><td>SLICE[3].G3</td></tr>

<tr><td>IMUX_IMUX[23]</td><td>SLICE[3].G4</td></tr>

<tr><td>IMUX_IMUX[24]</td><td>SLICE[2].F1</td></tr>

<tr><td>IMUX_IMUX[25]</td><td>SLICE[2].F2</td></tr>

<tr><td>IMUX_IMUX[26]</td><td>SLICE[2].F3</td></tr>

<tr><td>IMUX_IMUX[27]</td><td>SLICE[2].F4</td></tr>

<tr><td>IMUX_IMUX[28]</td><td>SLICE[3].F1</td></tr>

<tr><td>IMUX_IMUX[29]</td><td>SLICE[3].F2</td></tr>

<tr><td>IMUX_IMUX[30]</td><td>SLICE[3].F3</td></tr>

<tr><td>IMUX_IMUX[31]</td><td>SLICE[3].F4</td></tr>

<tr><td>OUT_BEST[0]</td><td>SLICE[0].X</td></tr>

<tr><td>OUT_BEST[1]</td><td>SLICE[1].X</td></tr>

<tr><td>OUT_BEST[2]</td><td>SLICE[2].X</td></tr>

<tr><td>OUT_BEST[3]</td><td>SLICE[3].X</td></tr>

<tr><td>OUT_BEST[4]</td><td>SLICE[0].Y</td></tr>

<tr><td>OUT_BEST[5]</td><td>SLICE[1].Y</td></tr>

<tr><td>OUT_BEST[6]</td><td>SLICE[2].Y</td></tr>

<tr><td>OUT_BEST[7]</td><td>SLICE[3].Y</td></tr>

<tr><td>OUT_SEC[0]</td><td>SLICE[0].XQ</td></tr>

<tr><td>OUT_SEC[1]</td><td>SLICE[1].XQ</td></tr>

<tr><td>OUT_SEC[2]</td><td>SLICE[2].XQ</td></tr>

<tr><td>OUT_SEC[3]</td><td>SLICE[3].XQ</td></tr>

<tr><td>OUT_SEC[4]</td><td>SLICE[0].YQ</td></tr>

<tr><td>OUT_SEC[5]</td><td>SLICE[1].YQ</td></tr>

<tr><td>OUT_SEC[6]</td><td>SLICE[2].YQ</td></tr>

<tr><td>OUT_SEC[7]</td><td>SLICE[3].YQ</td></tr>

<tr><td>OUT_HALF0[0]</td><td>SLICE[0].XMUX</td></tr>

<tr><td>OUT_HALF0[1]</td><td>SLICE[1].XMUX</td></tr>

<tr><td>OUT_HALF0[2]</td><td>SLICE[0].YMUX</td></tr>

<tr><td>OUT_HALF0[3]</td><td>SLICE[1].YMUX</td></tr>

<tr><td>OUT_HALF0[4]</td><td>SLICE[0].XB</td></tr>

<tr><td>OUT_HALF0[5]</td><td>SLICE[1].XB</td></tr>

<tr><td>OUT_HALF0[6]</td><td>SLICE[0].YB</td></tr>

<tr><td>OUT_HALF0[7]</td><td>SLICE[1].YB</td></tr>

<tr><td>OUT_HALF1[0]</td><td>SLICE[2].XMUX</td></tr>

<tr><td>OUT_HALF1[1]</td><td>SLICE[3].XMUX</td></tr>

<tr><td>OUT_HALF1[2]</td><td>SLICE[2].YMUX</td></tr>

<tr><td>OUT_HALF1[3]</td><td>SLICE[3].YMUX</td></tr>

<tr><td>OUT_HALF1[4]</td><td>SLICE[2].XB</td></tr>

<tr><td>OUT_HALF1[5]</td><td>SLICE[3].XB</td></tr>

<tr><td>OUT_HALF1[6]</td><td>SLICE[2].YB</td></tr>

<tr><td>OUT_HALF1[7]</td><td>SLICE[3].YB</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLB rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="22">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][79]" title="MAIN[18][79]">
<a href="#virtex4-CLB-SLICE[3]-DYMUX[3]">SLICE[3]:  DYMUX bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[20][79]" title="MAIN[20][79]">
<a href="#virtex4-CLB-SLICE[2]-FF_SR_ENABLE">SLICE[2]: ! FF_SR_ENABLE</a>
</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][78]" title="MAIN[19][78]">
<a href="#virtex4-CLB-SLICE[3]-G[0]">SLICE[3]:  G bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][78]" title="MAIN[20][78]">
<a href="#virtex4-CLB-SLICE[2]-F_SHIFT_ENABLE">SLICE[2]:  F_SHIFT_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][78]" title="MAIN[21][78]">
<a href="#virtex4-CLB-SLICE[2]-G[0]">SLICE[2]:  G bit 0</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][77]" title="MAIN[18][77]">
<a href="#virtex4-CLB-SLICE[2]-DYMUX[1]">SLICE[2]:  DYMUX bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][77]" title="MAIN[19][77]">
<a href="#virtex4-CLB-SLICE[3]-G[1]">SLICE[3]:  G bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][77]" title="MAIN[20][77]">
<a href="#virtex4-CLB-SLICE[2]-G_SHIFT_ENABLE">SLICE[2]:  G_SHIFT_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][77]" title="MAIN[21][77]">
<a href="#virtex4-CLB-SLICE[2]-G[1]">SLICE[2]:  G bit 1</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][76]" title="MAIN[19][76]">
<a href="#virtex4-CLB-SLICE[3]-G[2]">SLICE[3]:  G bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][76]" title="MAIN[20][76]">
<a href="#virtex4-CLB-SLICE[2]-DIG_MUX[0]">SLICE[2]:  DIG_MUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][76]" title="MAIN[21][76]">
<a href="#virtex4-CLB-SLICE[2]-G[2]">SLICE[2]:  G bit 2</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][75]" title="MAIN[19][75]">
<a href="#virtex4-CLB-SLICE[3]-G[3]">SLICE[3]:  G bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[21][75]" title="MAIN[21][75]">
<a href="#virtex4-CLB-SLICE[2]-G[3]">SLICE[2]:  G bit 3</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][74]" title="MAIN[18][74]">
<a href="#virtex4-CLB-SLICE[2]-DYMUX[2]">SLICE[2]:  DYMUX bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][74]" title="MAIN[19][74]">
<a href="#virtex4-CLB-SLICE[3]-G[4]">SLICE[3]:  G bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][74]" title="MAIN[20][74]">
<a href="#virtex4-CLB-SLICE[2]-FFY_INIT[0]">SLICE[2]: ! FFY_INIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][74]" title="MAIN[21][74]">
<a href="#virtex4-CLB-SLICE[2]-G[4]">SLICE[2]:  G bit 4</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][73]" title="MAIN[19][73]">
<a href="#virtex4-CLB-SLICE[3]-G[5]">SLICE[3]:  G bit 5</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][73]" title="MAIN[20][73]">
<a href="#virtex4-CLB-SLICE[3]-FFY_INIT[0]">SLICE[3]: ! FFY_INIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][73]" title="MAIN[21][73]">
<a href="#virtex4-CLB-SLICE[2]-G[5]">SLICE[2]:  G bit 5</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][72]" title="MAIN[18][72]">
<a href="#virtex4-CLB-SLICE[2]-DXMUX[1]">SLICE[2]:  DXMUX bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][72]" title="MAIN[19][72]">
<a href="#virtex4-CLB-SLICE[3]-G[6]">SLICE[3]:  G bit 6</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][72]" title="MAIN[20][72]">
<a href="#virtex4-CLB-SLICE[3]-DYMUX[0]">SLICE[3]:  DYMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][72]" title="MAIN[21][72]">
<a href="#virtex4-CLB-SLICE[2]-G[6]">SLICE[2]:  G bit 6</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][71]" title="MAIN[18][71]">
<a href="#virtex4-CLB-SLICE[2]-DXMUX[3]">SLICE[2]:  DXMUX bit 3</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][71]" title="MAIN[19][71]">
<a href="#virtex4-CLB-SLICE[3]-G[7]">SLICE[3]:  G bit 7</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][71]" title="MAIN[20][71]">
<a href="#virtex4-CLB-SLICE[2]-DYMUX[0]">SLICE[2]:  DYMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][71]" title="MAIN[21][71]">
<a href="#virtex4-CLB-SLICE[2]-G[7]">SLICE[2]:  G bit 7</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][70]" title="MAIN[18][70]">
<a href="#virtex4-CLB-SLICE[2]-DXMUX[4]">SLICE[2]:  DXMUX bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][70]" title="MAIN[19][70]">
<a href="#virtex4-CLB-SLICE[3]-G[8]">SLICE[3]:  G bit 8</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][70]" title="MAIN[20][70]">
<a href="#virtex4-CLB-SLICE[2]-FFY_SRVAL[0]">SLICE[2]: ! FFY_SRVAL bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][70]" title="MAIN[21][70]">
<a href="#virtex4-CLB-SLICE[2]-G[8]">SLICE[2]:  G bit 8</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][69]" title="MAIN[18][69]">
<a href="#virtex4-CLB-SLICE[2]-DYMUX[4]">SLICE[2]:  DYMUX bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][69]" title="MAIN[19][69]">
<a href="#virtex4-CLB-SLICE[3]-G[9]">SLICE[3]:  G bit 9</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][69]" title="MAIN[20][69]">
<a href="#virtex4-CLB-SLICE[3]-FFY_SRVAL[0]">SLICE[3]: ! FFY_SRVAL bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][69]" title="MAIN[21][69]">
<a href="#virtex4-CLB-SLICE[2]-G[9]">SLICE[2]:  G bit 9</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][68]" title="MAIN[18][68]">
<a href="#virtex4-CLB-SLICE[2]-DXMUX[2]">SLICE[2]:  DXMUX bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][68]" title="MAIN[19][68]">
<a href="#virtex4-CLB-SLICE[3]-G[10]">SLICE[3]:  G bit 10</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][68]" title="MAIN[20][68]">
<a href="#virtex4-CLB-SLICE[3]-FF_REV_ENABLE">SLICE[3]:  FF_REV_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][68]" title="MAIN[21][68]">
<a href="#virtex4-CLB-SLICE[2]-G[10]">SLICE[2]:  G bit 10</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][67]" title="MAIN[18][67]">
<a href="#virtex4-CLB-SLICE[2]-DYMUX[3]">SLICE[2]:  DYMUX bit 3</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][67]" title="MAIN[19][67]">
<a href="#virtex4-CLB-SLICE[3]-G[11]">SLICE[3]:  G bit 11</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][67]" title="MAIN[20][67]">
<a href="#virtex4-CLB-SLICE[2]-FF_REV_ENABLE">SLICE[2]:  FF_REV_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][67]" title="MAIN[21][67]">
<a href="#virtex4-CLB-SLICE[2]-G[11]">SLICE[2]:  G bit 11</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][66]" title="MAIN[18][66]">
<a href="#virtex4-CLB-SLICE[3]-DYMUX[1]">SLICE[3]:  DYMUX bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][66]" title="MAIN[19][66]">
<a href="#virtex4-CLB-SLICE[3]-G[12]">SLICE[3]:  G bit 12</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][66]" title="MAIN[20][66]">
<a href="#virtex4-CLB-SLICE[2]-FF_SR_SYNC">SLICE[2]:  FF_SR_SYNC</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][66]" title="MAIN[21][66]">
<a href="#virtex4-CLB-SLICE[2]-G[12]">SLICE[2]:  G bit 12</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][65]" title="MAIN[18][65]">
<a href="#virtex4-CLB-SLICE[3]-DYMUX[4]">SLICE[3]:  DYMUX bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][65]" title="MAIN[19][65]">
<a href="#virtex4-CLB-SLICE[3]-G[13]">SLICE[3]:  G bit 13</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][65]" title="MAIN[20][65]">
<a href="#virtex4-CLB-SLICE[3]-FF_SR_SYNC">SLICE[3]:  FF_SR_SYNC</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][65]" title="MAIN[21][65]">
<a href="#virtex4-CLB-SLICE[2]-G[13]">SLICE[2]:  G bit 13</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][64]" title="MAIN[18][64]">
<a href="#virtex4-CLB-SLICE[3]-DYMUX[2]">SLICE[3]:  DYMUX bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][64]" title="MAIN[19][64]">
<a href="#virtex4-CLB-SLICE[3]-G[14]">SLICE[3]:  G bit 14</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][64]" title="MAIN[20][64]">
<a href="#virtex4-CLB-SLICE[3]-CY0G[1]">SLICE[3]:  CY0G bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][64]" title="MAIN[21][64]">
<a href="#virtex4-CLB-SLICE[2]-G[14]">SLICE[2]:  G bit 14</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][63]" title="MAIN[19][63]">
<a href="#virtex4-CLB-SLICE[3]-G[15]">SLICE[3]:  G bit 15</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][63]" title="MAIN[20][63]">
<a href="#virtex4-CLB-SLICE[2]-CY0G[0]">SLICE[2]:  CY0G bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][63]" title="MAIN[21][63]">
<a href="#virtex4-CLB-SLICE[2]-G[15]">SLICE[2]:  G bit 15</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][62]" title="MAIN[19][62]">
<a href="#virtex4-CLB-SLICE[3]-CY0G[0]">SLICE[3]:  CY0G bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][62]" title="MAIN[20][62]">
<a href="#virtex4-CLB-SLICE[3]-FF_LATCH">SLICE[3]:  FF_LATCH</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][61]" title="MAIN[18][61]">
<a href="#virtex4-CLB-SLICE[1]-inpinv-BX">SLICE[1]: !invert BX</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][61]" title="MAIN[19][61]">
<a href="#virtex4-CLB-SLICE[3]-CY0G[2]">SLICE[3]:  CY0G bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][61]" title="MAIN[20][61]">
<a href="#virtex4-CLB-SLICE[2]-CY0G[2]">SLICE[2]:  CY0G bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][61]" title="MAIN[21][61]">
<a href="#virtex4-CLB-SLICE[2]-YBMUX[0]">SLICE[2]:  YBMUX bit 0</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][60]" title="MAIN[18][60]">
<a href="#virtex4-CLB-SLICE[3]-inpinv-BX">SLICE[3]: !invert BX</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][60]" title="MAIN[19][60]">
<a href="#virtex4-CLB-SLICE[3]-GYMUX[0]">SLICE[3]:  GYMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][60]" title="MAIN[20][60]">
<a href="#virtex4-CLB-SLICE[2]-CY0G[1]">SLICE[2]:  CY0G bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][60]" title="MAIN[21][60]">
<a href="#virtex4-CLB-SLICE[2]-G_SLICEWE0USED">SLICE[2]:  G_SLICEWE0USED</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[20][59]" title="MAIN[20][59]">
<a href="#virtex4-CLB-SLICE[2]-GYMUX[0]">SLICE[2]:  GYMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][59]" title="MAIN[21][59]">
<a href="#virtex4-CLB-SLICE[2]-G_SLICEWE1USED">SLICE[2]:  G_SLICEWE1USED</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][58]" title="MAIN[18][58]">
<a href="#virtex4-CLB-SLICE[1]-inpinv-BY">SLICE[1]: !invert BY</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][58]" title="MAIN[19][58]">
<a href="#virtex4-CLB-SLICE[3]-CY0F[2]">SLICE[3]:  CY0F bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][58]" title="MAIN[20][58]">
<a href="#virtex4-CLB-SLICE[2]-CY0F[2]">SLICE[2]:  CY0F bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][58]" title="MAIN[21][58]">
<a href="#virtex4-CLB-SLICE[2]-XBMUX[0]">SLICE[2]:  XBMUX bit 0</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][57]" title="MAIN[18][57]">
<a href="#virtex4-CLB-SLICE[3]-inpinv-BY">SLICE[3]: !invert BY</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][57]" title="MAIN[19][57]">
<a href="#virtex4-CLB-SLICE[3]-CY0F[1]">SLICE[3]:  CY0F bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][57]" title="MAIN[20][57]">
<a href="#virtex4-CLB-SLICE[2]-CY0F[1]">SLICE[2]:  CY0F bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][57]" title="MAIN[21][57]">
<a href="#virtex4-CLB-SLICE[2]-CYINIT[0]">SLICE[2]:  CYINIT bit 0</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][56]" title="MAIN[19][56]">
<a href="#virtex4-CLB-SLICE[3]-CYINIT[0]">SLICE[3]:  CYINIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][56]" title="MAIN[20][56]">
<a href="#virtex4-CLB-SLICE[2]-CY0F[0]">SLICE[2]:  CY0F bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][55]" title="MAIN[19][55]">
<a href="#virtex4-CLB-SLICE[3]-F[0]">SLICE[3]:  F bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][55]" title="MAIN[20][55]">
<a href="#virtex4-CLB-SLICE[3]-CY0F[0]">SLICE[3]:  CY0F bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][55]" title="MAIN[21][55]">
<a href="#virtex4-CLB-SLICE[2]-F[0]">SLICE[2]:  F bit 0</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][54]" title="MAIN[19][54]">
<a href="#virtex4-CLB-SLICE[3]-F[1]">SLICE[3]:  F bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][54]" title="MAIN[20][54]">
<a href="#virtex4-CLB-SLICE[2]-FXMUX[0]">SLICE[2]:  FXMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][54]" title="MAIN[21][54]">
<a href="#virtex4-CLB-SLICE[2]-F[1]">SLICE[2]:  F bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][53]" title="MAIN[19][53]">
<a href="#virtex4-CLB-SLICE[3]-F[2]">SLICE[3]:  F bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][53]" title="MAIN[20][53]">
<a href="#virtex4-CLB-SLICE[3]-FXMUX[0]">SLICE[3]:  FXMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][53]" title="MAIN[21][53]">
<a href="#virtex4-CLB-SLICE[2]-F[2]">SLICE[2]:  F bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][52]" title="MAIN[19][52]">
<a href="#virtex4-CLB-SLICE[3]-F[3]">SLICE[3]:  F bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[21][52]" title="MAIN[21][52]">
<a href="#virtex4-CLB-SLICE[2]-F[3]">SLICE[2]:  F bit 3</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][51]" title="MAIN[19][51]">
<a href="#virtex4-CLB-SLICE[3]-F[4]">SLICE[3]:  F bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[21][51]" title="MAIN[21][51]">
<a href="#virtex4-CLB-SLICE[2]-F[4]">SLICE[2]:  F bit 4</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][50]" title="MAIN[19][50]">
<a href="#virtex4-CLB-SLICE[3]-F[5]">SLICE[3]:  F bit 5</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][50]" title="MAIN[20][50]">
<a href="#virtex4-CLB-SLICE[2]-FF_LATCH">SLICE[2]:  FF_LATCH</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][50]" title="MAIN[21][50]">
<a href="#virtex4-CLB-SLICE[2]-F[5]">SLICE[2]:  F bit 5</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][49]" title="MAIN[19][49]">
<a href="#virtex4-CLB-SLICE[3]-F[6]">SLICE[3]:  F bit 6</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][49]" title="MAIN[20][49]">
<a href="#virtex4-CLB-SLICE[2]-F_SLICEWE0USED">SLICE[2]:  F_SLICEWE0USED</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][49]" title="MAIN[21][49]">
<a href="#virtex4-CLB-SLICE[2]-F[6]">SLICE[2]:  F bit 6</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][48]" title="MAIN[19][48]">
<a href="#virtex4-CLB-SLICE[3]-F[7]">SLICE[3]:  F bit 7</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][48]" title="MAIN[20][48]">
<a href="#virtex4-CLB-SLICE[2]-F_RAM_ENABLE">SLICE[2]:  F_RAM_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][48]" title="MAIN[21][48]">
<a href="#virtex4-CLB-SLICE[2]-F[7]">SLICE[2]:  F bit 7</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][47]" title="MAIN[18][47]">
<a href="#virtex4-CLB-SLICE[3]-DXMUX[2]">SLICE[3]:  DXMUX bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][47]" title="MAIN[19][47]">
<a href="#virtex4-CLB-SLICE[3]-F[8]">SLICE[3]:  F bit 8</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][47]" title="MAIN[20][47]">
<a href="#virtex4-CLB-SLICE[2]-F_SLICEWE1USED">SLICE[2]:  F_SLICEWE1USED</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][47]" title="MAIN[21][47]">
<a href="#virtex4-CLB-SLICE[2]-F[8]">SLICE[2]:  F bit 8</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][46]" title="MAIN[18][46]">
<a href="#virtex4-CLB-SLICE[3]-DXMUX[1]">SLICE[3]:  DXMUX bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][46]" title="MAIN[19][46]">
<a href="#virtex4-CLB-SLICE[3]-F[9]">SLICE[3]:  F bit 9</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][46]" title="MAIN[20][46]">
<a href="#virtex4-CLB-SLICE[2]-FFX_INIT[0]">SLICE[2]: ! FFX_INIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][46]" title="MAIN[21][46]">
<a href="#virtex4-CLB-SLICE[2]-F[9]">SLICE[2]:  F bit 9</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][45]" title="MAIN[18][45]">
<a href="#virtex4-CLB-SLICE[3]-DXMUX[4]">SLICE[3]:  DXMUX bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][45]" title="MAIN[19][45]">
<a href="#virtex4-CLB-SLICE[3]-F[10]">SLICE[3]:  F bit 10</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][45]" title="MAIN[20][45]">
<a href="#virtex4-CLB-SLICE[3]-FFX_INIT[0]">SLICE[3]: ! FFX_INIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][45]" title="MAIN[21][45]">
<a href="#virtex4-CLB-SLICE[2]-F[10]">SLICE[2]:  F bit 10</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][44]" title="MAIN[18][44]">
<a href="#virtex4-CLB-SLICE[3]-DXMUX[3]">SLICE[3]:  DXMUX bit 3</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][44]" title="MAIN[19][44]">
<a href="#virtex4-CLB-SLICE[3]-F[11]">SLICE[3]:  F bit 11</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][44]" title="MAIN[20][44]">
<a href="#virtex4-CLB-SLICE[3]-DXMUX[0]">SLICE[3]:  DXMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][44]" title="MAIN[21][44]">
<a href="#virtex4-CLB-SLICE[2]-F[11]">SLICE[2]:  F bit 11</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][43]" title="MAIN[18][43]">
<a href="#virtex4-CLB-SLICE[1]-DYMUX[4]">SLICE[1]:  DYMUX bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][43]" title="MAIN[19][43]">
<a href="#virtex4-CLB-SLICE[3]-F[12]">SLICE[3]:  F bit 12</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][43]" title="MAIN[20][43]">
<a href="#virtex4-CLB-SLICE[2]-DXMUX[0]">SLICE[2]:  DXMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][43]" title="MAIN[21][43]">
<a href="#virtex4-CLB-SLICE[2]-F[12]">SLICE[2]:  F bit 12</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][42]" title="MAIN[18][42]">
<a href="#virtex4-CLB-SLICE[1]-DYMUX[2]">SLICE[1]:  DYMUX bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][42]" title="MAIN[19][42]">
<a href="#virtex4-CLB-SLICE[3]-F[13]">SLICE[3]:  F bit 13</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][42]" title="MAIN[20][42]">
<a href="#virtex4-CLB-SLICE[2]-FFX_SRVAL[0]">SLICE[2]: ! FFX_SRVAL bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][42]" title="MAIN[21][42]">
<a href="#virtex4-CLB-SLICE[2]-F[13]">SLICE[2]:  F bit 13</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][41]" title="MAIN[18][41]">
<a href="#virtex4-CLB-SLICE[1]-DYMUX[1]">SLICE[1]:  DYMUX bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][41]" title="MAIN[19][41]">
<a href="#virtex4-CLB-SLICE[3]-F[14]">SLICE[3]:  F bit 14</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][41]" title="MAIN[20][41]">
<a href="#virtex4-CLB-SLICE[3]-FFX_SRVAL[0]">SLICE[3]: ! FFX_SRVAL bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][41]" title="MAIN[21][41]">
<a href="#virtex4-CLB-SLICE[2]-F[14]">SLICE[2]:  F bit 14</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][40]" title="MAIN[18][40]">
<a href="#virtex4-CLB-SLICE[1]-DYMUX[3]">SLICE[1]:  DYMUX bit 3</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][40]" title="MAIN[19][40]">
<a href="#virtex4-CLB-SLICE[3]-F[15]">SLICE[3]:  F bit 15</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][40]" title="MAIN[20][40]">
<a href="#virtex4-CLB-SLICE[2]-G_RAM_ENABLE">SLICE[2]:  G_RAM_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][40]" title="MAIN[21][40]">
<a href="#virtex4-CLB-SLICE[2]-F[15]">SLICE[2]:  F bit 15</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[20][39]" title="MAIN[20][39]">
<a href="#virtex4-CLB-SLICE[2]-DIF_MUX[0]">SLICE[2]:  DIF_MUX bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][38]" title="MAIN[19][38]">
<a href="#virtex4-CLB-SLICE[1]-G[0]">SLICE[1]:  G bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][38]" title="MAIN[20][38]">
<a href="#virtex4-CLB-SLICE[0]-FF_SR_ENABLE">SLICE[0]: ! FF_SR_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][38]" title="MAIN[21][38]">
<a href="#virtex4-CLB-SLICE[0]-G[0]">SLICE[0]:  G bit 0</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][37]" title="MAIN[19][37]">
<a href="#virtex4-CLB-SLICE[1]-G[1]">SLICE[1]:  G bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][37]" title="MAIN[20][37]">
<a href="#virtex4-CLB-SLICE[0]-F_SHIFT_ENABLE">SLICE[0]:  F_SHIFT_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][37]" title="MAIN[21][37]">
<a href="#virtex4-CLB-SLICE[0]-G[1]">SLICE[0]:  G bit 1</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][36]" title="MAIN[19][36]">
<a href="#virtex4-CLB-SLICE[1]-G[2]">SLICE[1]:  G bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][36]" title="MAIN[20][36]">
<a href="#virtex4-CLB-SLICE[0]-G_SHIFT_ENABLE">SLICE[0]:  G_SHIFT_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][36]" title="MAIN[21][36]">
<a href="#virtex4-CLB-SLICE[0]-G[2]">SLICE[0]:  G bit 2</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][35]" title="MAIN[19][35]">
<a href="#virtex4-CLB-SLICE[1]-G[3]">SLICE[1]:  G bit 3</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][35]" title="MAIN[20][35]">
<a href="#virtex4-CLB-SLICE[0]-DIG_MUX[0]">SLICE[0]:  DIG_MUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][35]" title="MAIN[21][35]">
<a href="#virtex4-CLB-SLICE[0]-G[3]">SLICE[0]:  G bit 3</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][34]" title="MAIN[19][34]">
<a href="#virtex4-CLB-SLICE[1]-G[4]">SLICE[1]:  G bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][34]" title="MAIN[20][34]">
<a href="#virtex4-CLB-SLICE[0]-FFY_INIT[0]">SLICE[0]: ! FFY_INIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][34]" title="MAIN[21][34]">
<a href="#virtex4-CLB-SLICE[0]-G[4]">SLICE[0]:  G bit 4</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][33]" title="MAIN[19][33]">
<a href="#virtex4-CLB-SLICE[1]-G[5]">SLICE[1]:  G bit 5</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][33]" title="MAIN[20][33]">
<a href="#virtex4-CLB-SLICE[1]-FFY_INIT[0]">SLICE[1]: ! FFY_INIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][33]" title="MAIN[21][33]">
<a href="#virtex4-CLB-SLICE[0]-G[5]">SLICE[0]:  G bit 5</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][32]" title="MAIN[19][32]">
<a href="#virtex4-CLB-SLICE[1]-G[6]">SLICE[1]:  G bit 6</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][32]" title="MAIN[20][32]">
<a href="#virtex4-CLB-SLICE[1]-DYMUX[0]">SLICE[1]:  DYMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][32]" title="MAIN[21][32]">
<a href="#virtex4-CLB-SLICE[0]-G[6]">SLICE[0]:  G bit 6</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][31]" title="MAIN[19][31]">
<a href="#virtex4-CLB-SLICE[1]-G[7]">SLICE[1]:  G bit 7</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][31]" title="MAIN[20][31]">
<a href="#virtex4-CLB-SLICE[0]-DYMUX[0]">SLICE[0]:  DYMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][31]" title="MAIN[21][31]">
<a href="#virtex4-CLB-SLICE[0]-G[7]">SLICE[0]:  G bit 7</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][30]" title="MAIN[19][30]">
<a href="#virtex4-CLB-SLICE[1]-G[8]">SLICE[1]:  G bit 8</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][30]" title="MAIN[20][30]">
<a href="#virtex4-CLB-SLICE[0]-FFY_SRVAL[0]">SLICE[0]: ! FFY_SRVAL bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][30]" title="MAIN[21][30]">
<a href="#virtex4-CLB-SLICE[0]-G[8]">SLICE[0]:  G bit 8</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][29]" title="MAIN[19][29]">
<a href="#virtex4-CLB-SLICE[1]-G[9]">SLICE[1]:  G bit 9</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][29]" title="MAIN[20][29]">
<a href="#virtex4-CLB-SLICE[1]-FFY_SRVAL[0]">SLICE[1]: ! FFY_SRVAL bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][29]" title="MAIN[21][29]">
<a href="#virtex4-CLB-SLICE[0]-G[9]">SLICE[0]:  G bit 9</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][28]" title="MAIN[19][28]">
<a href="#virtex4-CLB-SLICE[1]-G[10]">SLICE[1]:  G bit 10</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][28]" title="MAIN[20][28]">
<a href="#virtex4-CLB-SLICE[1]-FF_REV_ENABLE">SLICE[1]:  FF_REV_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][28]" title="MAIN[21][28]">
<a href="#virtex4-CLB-SLICE[0]-G[10]">SLICE[0]:  G bit 10</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][27]" title="MAIN[19][27]">
<a href="#virtex4-CLB-SLICE[1]-G[11]">SLICE[1]:  G bit 11</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][27]" title="MAIN[20][27]">
<a href="#virtex4-CLB-SLICE[0]-FF_REV_ENABLE">SLICE[0]:  FF_REV_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][27]" title="MAIN[21][27]">
<a href="#virtex4-CLB-SLICE[0]-G[11]">SLICE[0]:  G bit 11</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][26]" title="MAIN[19][26]">
<a href="#virtex4-CLB-SLICE[1]-G[12]">SLICE[1]:  G bit 12</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][26]" title="MAIN[20][26]">
<a href="#virtex4-CLB-SLICE[0]-FF_SR_SYNC">SLICE[0]:  FF_SR_SYNC</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][26]" title="MAIN[21][26]">
<a href="#virtex4-CLB-SLICE[0]-G[12]">SLICE[0]:  G bit 12</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][25]" title="MAIN[19][25]">
<a href="#virtex4-CLB-SLICE[1]-G[13]">SLICE[1]:  G bit 13</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][25]" title="MAIN[20][25]">
<a href="#virtex4-CLB-SLICE[1]-FF_SR_SYNC">SLICE[1]:  FF_SR_SYNC</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][25]" title="MAIN[21][25]">
<a href="#virtex4-CLB-SLICE[0]-G[13]">SLICE[0]:  G bit 13</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][24]" title="MAIN[19][24]">
<a href="#virtex4-CLB-SLICE[1]-G[14]">SLICE[1]:  G bit 14</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][24]" title="MAIN[20][24]">
<a href="#virtex4-CLB-SLICE[1]-CY0G[1]">SLICE[1]:  CY0G bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][24]" title="MAIN[21][24]">
<a href="#virtex4-CLB-SLICE[0]-G[14]">SLICE[0]:  G bit 14</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][23]" title="MAIN[19][23]">
<a href="#virtex4-CLB-SLICE[1]-G[15]">SLICE[1]:  G bit 15</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][23]" title="MAIN[20][23]">
<a href="#virtex4-CLB-SLICE[0]-CY0G[0]">SLICE[0]:  CY0G bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][23]" title="MAIN[21][23]">
<a href="#virtex4-CLB-SLICE[0]-G[15]">SLICE[0]:  G bit 15</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][22]" title="MAIN[18][22]">
<a href="#virtex4-CLB-SLICE[0]-inpinv-BY">SLICE[0]: !invert BY</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][22]" title="MAIN[19][22]">
<a href="#virtex4-CLB-SLICE[1]-CY0G[0]">SLICE[1]:  CY0G bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][22]" title="MAIN[20][22]">
<a href="#virtex4-CLB-SLICE[1]-FF_LATCH">SLICE[1]:  FF_LATCH</a>
</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][21]" title="MAIN[18][21]">
<a href="#virtex4-CLB-SLICE[2]-inpinv-BY">SLICE[2]: !invert BY</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][21]" title="MAIN[19][21]">
<a href="#virtex4-CLB-SLICE[1]-CY0G[2]">SLICE[1]:  CY0G bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][21]" title="MAIN[20][21]">
<a href="#virtex4-CLB-SLICE[0]-CY0G[2]">SLICE[0]:  CY0G bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][21]" title="MAIN[21][21]">
<a href="#virtex4-CLB-SLICE[0]-YBMUX[0]">SLICE[0]:  YBMUX bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][20]" title="MAIN[19][20]">
<a href="#virtex4-CLB-SLICE[1]-GYMUX[0]">SLICE[1]:  GYMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][20]" title="MAIN[20][20]">
<a href="#virtex4-CLB-SLICE[0]-CY0G[1]">SLICE[0]:  CY0G bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][20]" title="MAIN[21][20]">
<a href="#virtex4-CLB-SLICE[0]-G_SLICEWE0USED">SLICE[0]:  G_SLICEWE0USED</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][19]" title="MAIN[18][19]">
<a href="#virtex4-CLB-SLICE[0]-inpinv-BX">SLICE[0]: !invert BX</a>
</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[20][19]" title="MAIN[20][19]">
<a href="#virtex4-CLB-SLICE[0]-GYMUX[0]">SLICE[0]:  GYMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][19]" title="MAIN[21][19]">
<a href="#virtex4-CLB-SLICE[0]-G_SLICEWE1USED">SLICE[0]:  G_SLICEWE1USED</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][18]" title="MAIN[18][18]">
<a href="#virtex4-CLB-SLICE[2]-inpinv-BX">SLICE[2]: !invert BX</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][18]" title="MAIN[19][18]">
<a href="#virtex4-CLB-SLICE[1]-CY0F[2]">SLICE[1]:  CY0F bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][18]" title="MAIN[20][18]">
<a href="#virtex4-CLB-SLICE[0]-CY0F[2]">SLICE[0]:  CY0F bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][18]" title="MAIN[21][18]">
<a href="#virtex4-CLB-SLICE[0]-XBMUX[0]">SLICE[0]:  XBMUX bit 0</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][17]" title="MAIN[19][17]">
<a href="#virtex4-CLB-SLICE[1]-CY0F[1]">SLICE[1]:  CY0F bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][17]" title="MAIN[20][17]">
<a href="#virtex4-CLB-SLICE[0]-CY0F[1]">SLICE[0]:  CY0F bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][17]" title="MAIN[21][17]">
<a href="#virtex4-CLB-SLICE[0]-CYINIT[0]">SLICE[0]:  CYINIT bit 0</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][16]" title="MAIN[19][16]">
<a href="#virtex4-CLB-SLICE[1]-CYINIT[0]">SLICE[1]:  CYINIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][16]" title="MAIN[20][16]">
<a href="#virtex4-CLB-SLICE[0]-CY0F[0]">SLICE[0]:  CY0F bit 0</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][15]" title="MAIN[18][15]">
<a href="#virtex4-CLB-SLICE[0]-DYMUX[4]">SLICE[0]:  DYMUX bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][15]" title="MAIN[19][15]">
<a href="#virtex4-CLB-SLICE[1]-F[0]">SLICE[1]:  F bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][15]" title="MAIN[20][15]">
<a href="#virtex4-CLB-SLICE[1]-CY0F[0]">SLICE[1]:  CY0F bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-CLB-SLICE[0]-F[0]">SLICE[0]:  F bit 0</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][14]" title="MAIN[18][14]">
<a href="#virtex4-CLB-SLICE[0]-DYMUX[3]">SLICE[0]:  DYMUX bit 3</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][14]" title="MAIN[19][14]">
<a href="#virtex4-CLB-SLICE[1]-F[1]">SLICE[1]:  F bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][14]" title="MAIN[20][14]">
<a href="#virtex4-CLB-SLICE[0]-FXMUX[0]">SLICE[0]:  FXMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][14]" title="MAIN[21][14]">
<a href="#virtex4-CLB-SLICE[0]-F[1]">SLICE[0]:  F bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][13]" title="MAIN[18][13]">
<a href="#virtex4-CLB-SLICE[1]-DXMUX[3]">SLICE[1]:  DXMUX bit 3</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex4-CLB-SLICE[1]-F[2]">SLICE[1]:  F bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex4-CLB-SLICE[1]-FXMUX[0]">SLICE[1]:  FXMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][13]" title="MAIN[21][13]">
<a href="#virtex4-CLB-SLICE[0]-F[2]">SLICE[0]:  F bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][12]" title="MAIN[18][12]">
<a href="#virtex4-CLB-SLICE[1]-DXMUX[4]">SLICE[1]:  DXMUX bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex4-CLB-SLICE[1]-F[3]">SLICE[1]:  F bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#virtex4-CLB-SLICE[0]-F[3]">SLICE[0]:  F bit 3</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][11]" title="MAIN[18][11]">
<a href="#virtex4-CLB-SLICE[1]-DXMUX[2]">SLICE[1]:  DXMUX bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][11]" title="MAIN[19][11]">
<a href="#virtex4-CLB-SLICE[1]-F[4]">SLICE[1]:  F bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][11]" title="MAIN[20][11]">
<a href="#virtex4-CLB-SLICE[0]-F_SLICEWE1USED">SLICE[0]:  F_SLICEWE1USED</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][11]" title="MAIN[21][11]">
<a href="#virtex4-CLB-SLICE[0]-F[4]">SLICE[0]:  F bit 4</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][10]" title="MAIN[18][10]">
<a href="#virtex4-CLB-SLICE[1]-DXMUX[1]">SLICE[1]:  DXMUX bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][10]" title="MAIN[19][10]">
<a href="#virtex4-CLB-SLICE[1]-F[5]">SLICE[1]:  F bit 5</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][10]" title="MAIN[20][10]">
<a href="#virtex4-CLB-SLICE[0]-FF_LATCH">SLICE[0]:  FF_LATCH</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][10]" title="MAIN[21][10]">
<a href="#virtex4-CLB-SLICE[0]-F[5]">SLICE[0]:  F bit 5</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][9]" title="MAIN[18][9]">
<a href="#virtex4-CLB-SLICE[0]-DXMUX[1]">SLICE[0]:  DXMUX bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][9]" title="MAIN[19][9]">
<a href="#virtex4-CLB-SLICE[1]-F[6]">SLICE[1]:  F bit 6</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][9]" title="MAIN[20][9]">
<a href="#virtex4-CLB-SLICE[0]-F_SLICEWE0USED">SLICE[0]:  F_SLICEWE0USED</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][9]" title="MAIN[21][9]">
<a href="#virtex4-CLB-SLICE[0]-F[6]">SLICE[0]:  F bit 6</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][8]" title="MAIN[18][8]">
<a href="#virtex4-CLB-SLICE[0]-DYMUX[1]">SLICE[0]:  DYMUX bit 1</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][8]" title="MAIN[19][8]">
<a href="#virtex4-CLB-SLICE[1]-F[7]">SLICE[1]:  F bit 7</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][8]" title="MAIN[20][8]">
<a href="#virtex4-CLB-SLICE[0]-F_RAM_ENABLE">SLICE[0]:  F_RAM_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][8]" title="MAIN[21][8]">
<a href="#virtex4-CLB-SLICE[0]-F[7]">SLICE[0]:  F bit 7</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][7]" title="MAIN[18][7]">
<a href="#virtex4-CLB-SLICE[0]-DXMUX[3]">SLICE[0]:  DXMUX bit 3</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][7]" title="MAIN[19][7]">
<a href="#virtex4-CLB-SLICE[1]-F[8]">SLICE[1]:  F bit 8</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][7]" title="MAIN[20][7]">
<a href="#virtex4-CLB-SLICE[0]-G_RAM_ENABLE">SLICE[0]:  G_RAM_ENABLE</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][7]" title="MAIN[21][7]">
<a href="#virtex4-CLB-SLICE[0]-F[8]">SLICE[0]:  F bit 8</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][6]" title="MAIN[19][6]">
<a href="#virtex4-CLB-SLICE[1]-F[9]">SLICE[1]:  F bit 9</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][6]" title="MAIN[20][6]">
<a href="#virtex4-CLB-SLICE[0]-FFX_INIT[0]">SLICE[0]: ! FFX_INIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][6]" title="MAIN[21][6]">
<a href="#virtex4-CLB-SLICE[0]-F[9]">SLICE[0]:  F bit 9</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][5]" title="MAIN[18][5]">
<a href="#virtex4-CLB-SLICE[0]-DYMUX[2]">SLICE[0]:  DYMUX bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][5]" title="MAIN[19][5]">
<a href="#virtex4-CLB-SLICE[1]-F[10]">SLICE[1]:  F bit 10</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][5]" title="MAIN[20][5]">
<a href="#virtex4-CLB-SLICE[1]-FFX_INIT[0]">SLICE[1]: ! FFX_INIT bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][5]" title="MAIN[21][5]">
<a href="#virtex4-CLB-SLICE[0]-F[10]">SLICE[0]:  F bit 10</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][4]" title="MAIN[19][4]">
<a href="#virtex4-CLB-SLICE[1]-F[11]">SLICE[1]:  F bit 11</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][4]" title="MAIN[20][4]">
<a href="#virtex4-CLB-SLICE[1]-DXMUX[0]">SLICE[1]:  DXMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][4]" title="MAIN[21][4]">
<a href="#virtex4-CLB-SLICE[0]-F[11]">SLICE[0]:  F bit 11</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][3]" title="MAIN[19][3]">
<a href="#virtex4-CLB-SLICE[1]-F[12]">SLICE[1]:  F bit 12</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][3]" title="MAIN[20][3]">
<a href="#virtex4-CLB-SLICE[0]-DXMUX[0]">SLICE[0]:  DXMUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][3]" title="MAIN[21][3]">
<a href="#virtex4-CLB-SLICE[0]-F[12]">SLICE[0]:  F bit 12</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][2]" title="MAIN[18][2]">
<a href="#virtex4-CLB-SLICE[0]-DXMUX[4]">SLICE[0]:  DXMUX bit 4</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][2]" title="MAIN[19][2]">
<a href="#virtex4-CLB-SLICE[1]-F[13]">SLICE[1]:  F bit 13</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][2]" title="MAIN[20][2]">
<a href="#virtex4-CLB-SLICE[0]-DIF_MUX[0]">SLICE[0]:  DIF_MUX bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][2]" title="MAIN[21][2]">
<a href="#virtex4-CLB-SLICE[0]-F[13]">SLICE[0]:  F bit 13</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[19][1]" title="MAIN[19][1]">
<a href="#virtex4-CLB-SLICE[1]-F[14]">SLICE[1]:  F bit 14</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][1]" title="MAIN[20][1]">
<a href="#virtex4-CLB-SLICE[1]-FFX_SRVAL[0]">SLICE[1]: ! FFX_SRVAL bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][1]" title="MAIN[21][1]">
<a href="#virtex4-CLB-SLICE[0]-F[14]">SLICE[0]:  F bit 14</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-CLB-bit-MAIN[18][0]" title="MAIN[18][0]">
<a href="#virtex4-CLB-SLICE[0]-DXMUX[2]">SLICE[0]:  DXMUX bit 2</a>
</td>
<td id="virtex4-CLB-bit-MAIN[19][0]" title="MAIN[19][0]">
<a href="#virtex4-CLB-SLICE[1]-F[15]">SLICE[1]:  F bit 15</a>
</td>
<td id="virtex4-CLB-bit-MAIN[20][0]" title="MAIN[20][0]">
<a href="#virtex4-CLB-SLICE[0]-FFX_SRVAL[0]">SLICE[0]: ! FFX_SRVAL bit 0</a>
</td>
<td id="virtex4-CLB-bit-MAIN[21][0]" title="MAIN[21][0]">
<a href="#virtex4-CLB-SLICE[0]-F[15]">SLICE[0]:  F bit 15</a>
</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex4/interconnect.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex4/bram.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex4/interconnect.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex4/bram.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
