

================================================================
== Vitis HLS Report for 'encryfinal'
================================================================
* Date:           Thu Feb 13 18:45:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encrymodify
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |      474|  3221225918|  4.740 us|  32.212 sec|  475|  3221225919|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |                                                |                                     |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
        |                    Instance                    |                Module               |   min   |    max    |    min    |    max    | min |    max    |   Type  |
        +------------------------------------------------+-------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_86   |encryfinal_Pipeline_VITIS_LOOP_40_1  |       25|         25|   0.250 us|   0.250 us|   25|         25|       no|
        |grp_encryfinal_Pipeline_2_fu_94                 |encryfinal_Pipeline_2                |       18|         18|   0.180 us|   0.180 us|   18|         18|       no|
        |grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_99   |encryfinal_Pipeline_VITIS_LOOP_86_1  |       26|         26|   0.260 us|   0.260 us|   26|         26|       no|
        |grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_107  |encryfinal_Pipeline_VITIS_LOOP_46_3  |       72|  536870980|   0.720 us|  5.369 sec|   72|  536870980|       no|
        |grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_115  |encryfinal_Pipeline_VITIS_LOOP_50_4  |        4|  268435457|  40.000 ns|  2.684 sec|    4|  268435457|       no|
        |grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_122  |encryfinal_Pipeline_VITIS_LOOP_64_1  |       18|         18|   0.180 us|   0.180 us|   18|         18|       no|
        +------------------------------------------------+-------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+

        * Loop: 
        +-------------------+---------+------------+-----------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)   |    Iteration    |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |     max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+------------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |      400|  3221225844|  100 ~ 805306461|          -|          -|     4|        no|
        +-------------------+---------+------------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 9 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%step = alloca i32 1" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 12 'alloca' 'step' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%temp = alloca i64 1" [encrymodify/encryfinal.cpp:45->encrymodify/encryfinal.cpp:107]   --->   Operation 13 'alloca' 'temp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%transformedSignal = alloca i64 1" [encrymodify/encryfinal.cpp:102]   --->   Operation 14 'alloca' 'transformedSignal' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%multipliedSignal = alloca i64 1" [encrymodify/encryfinal.cpp:104]   --->   Operation 15 'alloca' 'multipliedSignal' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_40_1, i32 %speechSignal, i64 %transformedSignal"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln44 = store i25 16, i25 %step" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 17 'store' 'store_ln44' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln93 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [encrymodify/encryfinal.cpp:93]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %speechSignal, i32 666, i32 17, i32 4294967295"   --->   Operation 19 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %speechSignal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %speechSignal"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_17 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %encryptedSignal, i32 666, i32 17, i32 4294967295"   --->   Operation 22 'specmemcore' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %encryptedSignal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %encryptedSignal"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_40_1, i32 %speechSignal, i64 %transformedSignal"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.cond3.i" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 27 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%step_1 = load i25 %step" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 28 'load' 'step_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i25.i32.i32, i25 %step_1, i32 1, i32 24" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.42ns)   --->   "%icmp_ln44 = icmp_eq  i24 %tmp, i24 0" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 30 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body6.i, void %for.inc.i5.preheader" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 31 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_2, i64 %temp"   --->   Operation 32 'call' 'call_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_86_1, i64 %transformedSignal, i64 %multipliedSignal, i64 %chaoticSequence"   --->   Operation 33 'call' 'call_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_2, i64 %temp"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i24 %tmp" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 35 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i25.i32.i32, i25 %step_1, i32 1, i32 4" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (2.45ns)   --->   "%call_ln46 = call void @encryfinal_Pipeline_VITIS_LOOP_46_3, i25 %zext_ln46, i64 %transformedSignal, i64 %temp, i4 %trunc_ln" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 37 'call' 'call_ln46' <Predicate = true> <Delay = 2.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln44 = store i25 %zext_ln46, i25 %step" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 38 'store' 'store_ln44' <Predicate = true> <Delay = 1.61>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln46 = call void @encryfinal_Pipeline_VITIS_LOOP_46_3, i25 %zext_ln46, i64 %transformedSignal, i64 %temp, i4 %trunc_ln" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 39 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.06>
ST_7 : Operation 40 [2/2] (4.06ns)   --->   "%call_ln46 = call void @encryfinal_Pipeline_VITIS_LOOP_50_4, i25 %step_1, i64 %temp, i64 %transformedSignal" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 40 'call' 'call_ln46' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 42 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln46 = call void @encryfinal_Pipeline_VITIS_LOOP_50_4, i25 %step_1, i64 %temp, i64 %transformedSignal" [encrymodify/encryfinal.cpp:46->encrymodify/encryfinal.cpp:107]   --->   Operation 43 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.cond3.i" [encrymodify/encryfinal.cpp:44->encrymodify/encryfinal.cpp:107]   --->   Operation 44 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_86_1, i64 %transformedSignal, i64 %multipliedSignal, i64 %chaoticSequence"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_64_1, i64 %multipliedSignal, i64 %encryptedSignal"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @encryfinal_Pipeline_VITIS_LOOP_64_1, i64 %multipliedSignal, i64 %encryptedSignal"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [encrymodify/encryfinal.cpp:117]   --->   Operation 48 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ speechSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ encryptedSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ chaoticSequence]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
step                  (alloca           ) [ 011111111000]
temp                  (alloca           ) [ 001111111000]
transformedSignal     (alloca           ) [ 001111111100]
multipliedSignal      (alloca           ) [ 001111111111]
store_ln44            (store            ) [ 000000000000]
spectopmodule_ln93    (spectopmodule    ) [ 000000000000]
empty                 (specmemcore      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
empty_17              (specmemcore      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
br_ln44               (br               ) [ 000000000000]
step_1                (load             ) [ 000011111000]
tmp                   (partselect       ) [ 000011000000]
icmp_ln44             (icmp             ) [ 000111111000]
br_ln44               (br               ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
zext_ln46             (zext             ) [ 000000100000]
trunc_ln              (partselect       ) [ 000000100000]
store_ln44            (store            ) [ 000000000000]
call_ln46             (call             ) [ 000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
specloopname_ln44     (specloopname     ) [ 000000000000]
call_ln46             (call             ) [ 000000000000]
br_ln44               (br               ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
ret_ln117             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="speechSignal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="speechSignal"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="encryptedSignal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryptedSignal"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="chaoticSequence">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chaoticSequence"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_86_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_46_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_50_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encryfinal_Pipeline_VITIS_LOOP_64_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="step_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="step/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="temp_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="transformedSignal_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transformedSignal/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="multipliedSignal_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="multipliedSignal/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="64" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_encryfinal_Pipeline_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="103" dir="0" index="3" bw="64" slack="0"/>
<pin id="104" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="24" slack="0"/>
<pin id="110" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="4" bw="4" slack="0"/>
<pin id="113" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="25" slack="4"/>
<pin id="118" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln44_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="25" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="step_1_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="25" slack="2"/>
<pin id="136" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="step_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="24" slack="0"/>
<pin id="139" dir="0" index="1" bw="25" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln44_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="24" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln46_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="24" slack="2"/>
<pin id="155" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="0" index="3" bw="4" slack="0"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln44_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="0" index="1" bw="25" slack="4"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="step_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="25" slack="0"/>
<pin id="174" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="179" class="1005" name="step_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="25" slack="4"/>
<pin id="181" dir="1" index="1" bw="25" slack="4"/>
</pin_list>
<bind>
<opset="step_1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="2"/>
<pin id="186" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="192" class="1005" name="zext_ln46_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="25" slack="1"/>
<pin id="194" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="197" class="1005" name="trunc_ln_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="1"/>
<pin id="199" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="78" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="166"><net_src comp="157" pin="4"/><net_sink comp="107" pin=4"/></net>

<net id="171"><net_src comp="153" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="70" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="182"><net_src comp="134" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="187"><net_src comp="137" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="195"><net_src comp="153" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="200"><net_src comp="157" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="107" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: encryptedSignal | {10 11 }
 - Input state : 
	Port: encryfinal : speechSignal | {1 2 }
	Port: encryfinal : chaoticSequence | {3 9 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln44 : 1
	State 2
	State 3
		tmp : 1
		icmp_ln44 : 2
		br_ln44 : 3
	State 4
	State 5
		call_ln46 : 1
		store_ln44 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |  grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_86 |    0    |   1.61  |   170   |    35   |
|          |         grp_encryfinal_Pipeline_2_fu_94        |    0    |    0    |    5    |    26   |
|   call   |  grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_99 |    11   |   3.22  |   612   |   262   |
|          | grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_107 |    3    |   6.44  |   1032  |   802   |
|          | grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_115 |    0    |   1.61  |    73   |    54   |
|          | grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_122 |    0    |   1.61  |    19   |    48   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln44_fu_147                |    0    |    0    |    0    |    31   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|partselect|                   tmp_fu_137                   |    0    |    0    |    0    |    0    |
|          |                 trunc_ln_fu_157                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln46_fu_153                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    14   |  14.49  |   1911  |   1258  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
| chaoticSequence |    2   |    0   |    0   |    -   |
| multipliedSignal|    2   |    0   |    0   |    0   |
|       temp      |    2   |    0   |    0   |    0   |
|transformedSignal|    4   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   10   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  step_1_reg_179 |   25   |
|   step_reg_172  |   25   |
|   tmp_reg_184   |   24   |
| trunc_ln_reg_197|    4   |
|zext_ln46_reg_192|   25   |
+-----------------+--------+
|      Total      |   103  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_107 |  p1  |   2  |  24  |   48   ||    9    |
| grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_107 |  p4  |   2  |   4  |    8   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   56   ||   3.22  ||    18   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |   14   |  1911  |  1258  |    -   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   103  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   14   |   17   |  2014  |  1276  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
