{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@year": "2019", "@timestamp": "2019-11-22T12:58:11.000011-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2003", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106542866"}, {"@afid": "60024825"}], "@dptid": "106542866"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices", "abstracts": "The paper suggests architecture of a reconfigurable processor, which can be customized for implementing different search algorithms over discrete matrices. Such algorithms might be used for solving various problems of combinatorial optimization, such as covering, Boolean satisfiability, etc. The proposed architecture contains memory blocks for a binary or a ternary matrix, general-purpose registers, five stacks, that make possible to carry out recursive search procedures based on a decision tree, and a reprogrammable functional unit that allows to perform the required operations over binary and ternary vectors. Two levels of control circuits have been suggested. The first (top) level permits to realize the search algorithm. The second (bottom) level allows operations that are required for the algorithm to be implemented.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "IEETA"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Boolean and ternary matrices", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "Problems of combinatorial optimization", "@xml:lang": "eng"}, {"$": "Reconfigurable architecture", "@xml:lang": "eng"}, {"$": "Search algorithm", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. Int. Conf. Eng. Reconfigurable Syst. Algorithms", "@country": "usa", "issuetitle": "Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA 03", "volisspag": {"pagerange": {"@first": "127", "@last": "133"}}, "@type": "p", "publicationyear": {"@first": "2003"}, "isbn": "193241505X", "additional-srcinfo": {"conferenceinfo": {"confpublication": {"confeditors": {"editors": {"editor": {"ce:initials": "T.P.", "ce:surname": "Plaks", "ce:indexed-name": "Plaks T.P."}, "@complete": "y"}}, "procpagecount": "329"}, "confevent": {"confname": "Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'03", "conflocation": {"city-group": "Las Vegas, NV", "@country": "usa"}, "confcode": "62527", "confdate": {"enddate": {"@day": "26", "@year": "2003", "@month": "06"}, "startdate": {"@day": "23", "@year": "2003", "@month": "06"}}}}}, "sourcetitle": "Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms", "editors": {"editor": {"ce:initials": "T.P.", "ce:surname": "Plaks", "ce:indexed-name": "Plaks T.P."}, "@complete": "y"}, "@srcid": "66467", "publicationdate": {"year": "2003", "date-text": {"@xfab-added": "true", "$": "2003"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1700"}, {"$": "2614"}]}, {"@type": "CPXCLASS", "classification": [{"$": "721.1"}, {"$": "721.2"}, {"$": "722"}, {"$": "723.1"}, {"$": "921.1"}, {"$": "921.5"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "MATH"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "29", "@year": "2004", "@month": "03"}}, "itemidlist": {"itemid": [{"$": "38359701", "@idtype": "PUI"}, {"$": "2004148094676", "@idtype": "CPX"}, {"$": "1642322114", "@idtype": "SCP"}, {"$": "1642322114", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "Gu, J.: Satisability Problems in VLSI Engineering. DIMACS Workshop on Satisability Problem, Mar. 1996.", "@id": "88273538", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "Satisability Problems in VLSI Engineering"}, "refd-itemidlist": {"itemid": {"$": "1642270596", "@idtype": "SGR"}}, "ref-text": "Mar.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}]}, "ref-sourcetitle": "DIMACS Workshop on Satisability Problem"}}, {"ref-fulltext": "Zakrevski, A.D.: Logical Synthesis of Cascade Networks. Moscow: Science, 1981.", "@id": "88273539", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-text": "Moscow: Science", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevski", "ce:indexed-name": "Zakrevski A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks"}}, {"ref-fulltext": "Plessl, C., Platzner, M.: Instance-Specific Accelerators for Minimum Covering, in: Proc. 1stInt Conf. ERSA'2001, Las Vegas, pp. 85-91.", "@id": "88273540", "ref-info": {"ref-title": {"ref-titletext": "Instance-Specific Accelerators for Minimum Covering"}, "refd-itemidlist": {"itemid": {"$": "0141908457", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "85", "@last": "91"}}, "ref-text": "Las Vegas", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Plessl", "ce:indexed-name": "Plessl C."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "Proc. 1stInt Conf. ERSA'2001"}}, {"ref-fulltext": "Murgai, R., Brayton, R., Sangiovanni-Vincentelli, A.: Logic Synthesis for Field Programmable Gate Arrays. Kluwer Academic Publisher, 1995.", "@id": "88273541", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "refd-itemidlist": {"itemid": {"$": "0013539511", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publisher", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Murgai", "ce:indexed-name": "Murgai R."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Brayton", "ce:indexed-name": "Brayton R."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sangiovanni-Vincentelli", "ce:indexed-name": "Sangiovanni-Vincentelli A."}]}, "ref-sourcetitle": "Logic Synthesis for Field Programmable Gate Arrays"}}, {"ref-fulltext": "Platzner, M.: Reconfigurable accelerators for combinatorial problems. IEEE Computer, Apr. 2000, pp. 58-60.", "@id": "88273542", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Reconfigurable accelerators for combinatorial problems"}, "refd-itemidlist": {"itemid": {"$": "0034174021", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "58", "@last": "60"}}, "ref-text": "Apr.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Platzner", "ce:indexed-name": "Platzner M."}]}, "ref-sourcetitle": "IEEE Computer"}}, {"ref-fulltext": "Abramovici, M., de Sousa, J.,T.: A SAT solver using reconfigurable hardware and virtual logic. Journal of Automated Reasoning, vol. 24, nos. 1-2, February 2000, pp. 5-36.", "@id": "88273543", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A SAT solver using reconfigurable hardware and virtual logic"}, "refd-itemidlist": {"itemid": {"$": "0034140752", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "24", "@issue": "1-2"}, "pagerange": {"@first": "5", "@last": "36"}}, "ref-text": "February", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Abramovici", "ce:indexed-name": "Abramovici M."}, {"@seq": "2", "ce:initials": "J.T.", "@_fa": "true", "ce:surname": "De Sousa", "ce:indexed-name": "De Sousa J.T."}]}, "ref-sourcetitle": "Journal of Automated Reasoning"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I., Ferrari, A.B.: Hierarchical Specification and Implementation of Combinatorial Algorithms Based on RHS Model. Proc. XVI Conf. on Design of Circuits and Integrated Systems - DCIS, 2001, pp. 486-491.", "@id": "88273544", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Hierarchical Specification and Implementation of Combinatorial Algorithms Based on RHS Model"}, "refd-itemidlist": {"itemid": {"$": "0009977635", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "486", "@last": "491"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. XVI Conf. on Design of Circuits and Integrated Systems - DCIS"}}, {"ref-fulltext": "Skliarova, I., Ferrari, A.B.: Design and Implementation of Reconfigurable Processor for Problems of Combinatorial Computations. Proc. of EUROMICRO Symp. on Digital Systems Design, Warsaw, Sept. 4-6, 2001, pp. 112-119.", "@id": "88273545", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Design and Implementation of Reconfigurable Processor for Problems of Combinatorial Computations"}, "refd-itemidlist": {"itemid": {"$": "0009975792", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "112", "@last": "119"}}, "ref-text": "Warsaw, Sept. 4-6", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of EUROMICRO Symp. on Digital Systems Design"}}, {"ref-fulltext": "Zakrevskij, A.: Combinatorial Theory of Logical Design. Automatics and Computers. 1990, N 2, pp. 68-79.", "@id": "88273546", "ref-info": {"ref-publicationyear": {"@first": "1990"}, "ref-title": {"ref-titletext": "Combinatorial Theory of Logical Design"}, "refd-itemidlist": {"itemid": {"$": "0010015450", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "2"}, "pagerange": {"@first": "68", "@last": "79"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}]}, "ref-sourcetitle": "Automatics and Computers"}}, {"ref-fulltext": "V.Sklyarov, Reconfigurable models of finite state machines and their implementation in FPGAs. Journal of Systems Architecture, 2002, 47, pp. 1043-1064.", "@id": "88273547", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "DK1, Handel-C: http://www.celoxica.com", "@id": "88273548", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.celoxica.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "1642272182", "@idtype": "SGR"}}, "ref-sourcetitle": "DK1, Handel-C"}}, {"ref-fulltext": "Sklyarov, V., Skliarova, I. Design of Digital Circuits on the Basis of Hardware Templates. Proceedings of ESA'2003, Las Vegas, 23-26 June, 2003.", "@id": "88273549", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design of Digital Circuits on the Basis of Hardware Templates"}, "refd-itemidlist": {"itemid": {"$": "1642294944", "@idtype": "SGR"}}, "ref-text": "Las Vegas, 23-26 June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of ESA'2003"}}, {"ref-fulltext": "PCI boards: http://www.alpha-data.com", "@id": "88273550", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.alpha-data.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "1642265726", "@idtype": "SGR"}}}}, {"ref-fulltext": "Spartan IIE Development Platform, 2002. Available: www.trenz-electronic.de", "@id": "88273551", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-website": {"ce:e-address": {"$": "www.trenz-electronic.de", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "1642370788", "@idtype": "SGR"}}, "ref-sourcetitle": "Spartan IIE Development Platform"}}, {"ref-fulltext": "ISE 5.2, Xilinx FPGA. Available: http:/www.xilinx.com/", "@id": "88273552", "ref-info": {"ref-website": {"ce:e-address": {"$": "http:/www.xilinx.com/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "1642273779", "@idtype": "SGR"}}, "ref-text": "Xilinx FPGA", "ref-sourcetitle": "ISE 5.2"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-1642322114", "dc:description": "The paper suggests architecture of a reconfigurable processor, which can be customized for implementing different search algorithms over discrete matrices. Such algorithms might be used for solving various problems of combinatorial optimization, such as covering, Boolean satisfiability, etc. The proposed architecture contains memory blocks for a binary or a ternary matrix, general-purpose registers, five stacks, that make possible to carry out recursive search procedures based on a decision tree, and a reprogrammable functional unit that allows to perform the required operations over binary and ternary vectors. Two levels of control circuits have been suggested. The first (top) level permits to realize the search algorithm. The second (bottom) level allows operations that are required for the algorithm to be implemented.", "prism:coverDate": "2003-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/1642322114", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/1642322114"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=1642322114&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=1642322114&origin=inward"}], "prism:isbn": "193241505X", "prism:publicationName": "Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms", "source-id": "66467", "citedby-count": "11", "subtype": "cp", "prism:pageRange": "127-133", "dc:title": "Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices", "prism:endingPage": "133", "openaccess": null, "openaccessFlag": null, "prism:startingPage": "127", "dc:identifier": "SCOPUS_ID:1642322114"}, "idxterms": {"mainterm": [{"$": "Discrete matrices", "@weight": "a", "@candidate": "n"}, {"$": "Search algorithms", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Boolean and ternary matrices"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Problems of combinatorial optimization"}, {"@_fa": "true", "$": "Reconfigurable architecture"}, {"@_fa": "true", "$": "Search algorithm"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}