
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/rajp/Projects/CPU/assignment_3/pa.fromNetlist.tcl
# create_project -name assignment_3 -dir "/home/rajp/Projects/CPU/assignment_3/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/rajp/Projects/CPU/assignment_3/CPU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/rajp/Projects/CPU/assignment_3} {ipcore_dir} }
# add_files [list {ipcore_dir/VGARAM.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "Nexys3_Master.ucf" [current_fileset -constrset]
Adding file '/home/rajp/Projects/CPU/assignment_3/Nexys3_Master.ucf' to fileset 'constrs_1'
# add_files [list {Nexys3_Master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design CPU.ngc ...
WARNING:NetListWriters:298 - No output is written to CPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   _vgaController/_pixelGenerator/random_number<30 : 0> on block CPU is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _core/core_state_write_data<23 : 0> on
   block CPU is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file CPU.edif ...
ngc2edif: Total memory usage is 108092 kilobytes

Parsing EDIF File [./planAhead_run_2/assignment_3.data/cache/CPU_ngc_125ea9a1.edif]
Finished Parsing EDIF File [./planAhead_run_2/assignment_3.data/cache/CPU_ngc_125ea9a1.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design VGARAM.ngc ...
WARNING:NetListWriters:298 - No output is written to VGARAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file VGARAM.edif ...
ngc2edif: Total memory usage is 106040 kilobytes

Reading core file '/home/rajp/Projects/CPU/assignment_3/ipcore_dir/VGARAM.ngc' for (cell view 'VGARAM', library 'CPU_lib', file 'CPU.ngc')
Parsing EDIF File [./planAhead_run_2/assignment_3.data/cache/VGARAM_ngc_4eadc09a.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Dec  2 17:22:52 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
