// Seed: 1195852256
module module_0 (
    input wire  id_0,
    input tri1  id_1,
    input uwire id_2
);
  logic [7:0] id_4;
  assign id_4[1-:1'b0] = id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output uwire id_2
    , id_17,
    output uwire id_3
    , id_18,
    input tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wire id_8,
    output wand id_9,
    output supply1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    output wire id_14,
    output wand id_15
);
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6
  );
  assign modCall_1.id_2 = 0;
  wire id_21;
endmodule
