Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan  3 09:04:55 2019
| Host         : ZYQ-Mac-Win running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_demo_wrapper_control_sets_placed.rpt
| Design       : mb_demo_wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   171 |
| Unused register locations in slices containing registers |   374 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           14 |
|      4 |            4 |
|      6 |            2 |
|      8 |           18 |
|     10 |            5 |
|     12 |           12 |
|     14 |            4 |
|    16+ |          112 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             948 |          206 |
| No           | No                    | Yes                    |            1300 |          200 |
| No           | Yes                   | No                     |            1098 |          216 |
| Yes          | No                    | No                     |            1030 |          283 |
| Yes          | No                    | Yes                    |             920 |          147 |
| Yes          | Yes                   | No                     |            2746 |          507 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                           |                                                                                               Enable Signal                                                                                               |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                      |                1 |              2 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                               |                1 |              2 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              2 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                              |                1 |              2 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              2 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                      |                1 |              2 |
| ~mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               |                                                                                                                                                                                                           | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              2 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                              |                1 |              2 |
| ~mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              2 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              2 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              2 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              2 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        |                                                                                                                                                      |                1 |              2 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                       | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              2 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                 |                1 |              4 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              4 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                      |                1 |              4 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                         |                                                                                                                                                      |                1 |              4 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                          | mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                1 |              6 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               |                                                                                                                                                                                                           |                                                                                                                                                      |                2 |              6 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                2 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                   | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                      |                2 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                      |                2 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                     | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | mb_demo_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | mb_demo_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              8 |
| ~mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               |                                                                                                                                                                                                           | mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                             |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                            | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                3 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                          |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                     |                2 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                  | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              8 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                1 |              8 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                  | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                1 |              8 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                2 |             10 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                2 |             10 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                            | mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                 |                2 |             10 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                      |                3 |             10 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |             10 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                      |                1 |             12 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                                      |                3 |             12 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                      |                2 |             12 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                5 |             12 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                           |                2 |             12 |
|  OV7725_PCLK_0_IBUF_BUFG                                                                         |                                                                                                                                                                                                           | OV7725_VSYNC_0_IBUF                                                                                                                                  |                3 |             12 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | mb_demo_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |             12 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                     |                2 |             12 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |             14 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |             14 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             14 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                2 |             14 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                      |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                     | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                2 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                      | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                     | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                     | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                            | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                2 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                            | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                3 |             16 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                      |                2 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                2 |             16 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                      |                7 |             16 |
|  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                                      |                1 |             16 |
| ~mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                               | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                      |                2 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                              |                                                                                                                                                      |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                4 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                            | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                2 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                           | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                             |                3 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                2 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                  | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                    | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                               |                                                                                                                                                      |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                      |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                      |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | mb_demo_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                      |                1 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | mb_demo_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                2 |             16 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                4 |             18 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             20 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                      |                4 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                4 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                5 |             20 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/sel                                                                                                     | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                3 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                     | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                3 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                     | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |                5 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                4 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                4 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                 | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |                3 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                  | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                3 |             20 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             22 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                             | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                5 |             22 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                4 |             22 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                5 |             22 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                4 |             24 |
|  OV7725_PCLK_0_IBUF_BUFG                                                                         |                                                                                                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/U_cam_ov7725_read/address[15]_i_1_n_0                        |                4 |             26 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             28 |
|  OV7725_PCLK_0_IBUF_BUFG                                                                         | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/U_cam_ov7725_read/dout[15]_i_1_n_0                                                                                |                                                                                                                                                      |                5 |             32 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample[15]_i_1_n_0                                                                                             | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                7 |             32 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             32 |
|  OV7725_PCLK_0_IBUF_BUFG                                                                         | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/U_cam_ov7725_read/d_latch[15]_i_1_n_0                                                                             |                                                                                                                                                      |                4 |             34 |
|  OV7725_PCLK_0_IBUF_BUFG                                                                         | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_camera_module/U_cam_ov7725_read/p_0_in1_in                                                                                      | OV7725_VSYNC_0_IBUF                                                                                                                                  |                5 |             34 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/E[0]                                                                                                    | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                5 |             34 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                4 |             34 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/CLK                                                                                                            | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                6 |             36 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             42 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       |                                                                                                                                                                                                           | mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                 |                5 |             46 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/bulid_on                                                                                                     | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                9 |             48 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/build_end_up                                                                                                 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |                6 |             48 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                    | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                9 |             48 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                             | mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |               15 |             52 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                8 |             56 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                5 |             56 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                8 |             62 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |               12 |             62 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                            | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |                9 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               11 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               12 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                 |               11 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                      | mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                6 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                    | mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                5 |             64 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                      |               10 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | mb_demo_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |               32 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |               11 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |                9 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                      |                8 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                9 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | mb_demo_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                          |               12 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               14 |             64 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                      |                8 |             66 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                      |                9 |             68 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2 |                                                                                                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |               15 |             72 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/q_int_reg[0]                                                                                            |               15 |             82 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                      |               15 |             84 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       | mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                      |               14 |             94 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/CLK  |                                                                                                                                                                                                           |                                                                                                                                                      |               25 |            112 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                      |                8 |            128 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                                      |               10 |            150 |
|  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                                       |                                                                                                                                                                                                           |                                                                                                                                                      |               31 |            160 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 |                                                                                                                                                                                                           |                                                                                                                                                      |               23 |            170 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               33 |            174 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                 |                                                                                                                                                      |               16 |            256 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2 |                                                                                                                                                                                                           |                                                                                                                                                      |               60 |            310 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               69 |            310 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/CE                                                                                                              | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |               59 |            352 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |              100 |            442 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/shift_clk_en                                                                                       | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |              101 |            480 |
|  mb_demo_i/clk_wiz_1/inst/clk_100M                                                               |                                                                                                                                                                                                           |                                                                                                                                                      |              125 |            628 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/CE                                                                                                              |                                                                                                                                                      |              162 |            832 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 |                                                                                                                                                                                                           | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/AR[0]            |              184 |           1194 |
|  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1 | mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/shift_clk_en                                                                                       |                                                                                                                                                      |              244 |           1248 |
+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


