// Generated register defines for pad_control

// Copyright information found in source file:
// Copyright EPFL contributors.

// Licensing information found in source file:
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#ifndef _PAD_CONTROL_REG_DEFS_
#define _PAD_CONTROL_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Register width
#define PAD_CONTROL_PARAM_REG_WIDTH 32

// Used to mux pad PDM2PCM_PDM
#define PAD_CONTROL_PAD_MUX_PDM2PCM_PDM_REG_OFFSET 0x0
#define PAD_CONTROL_PAD_MUX_PDM2PCM_PDM_PAD_MUX_PDM2PCM_PDM_BIT 0

// Used to mux pad PDM2PCM_CLK
#define PAD_CONTROL_PAD_MUX_PDM2PCM_CLK_REG_OFFSET 0x4
#define PAD_CONTROL_PAD_MUX_PDM2PCM_CLK_PAD_MUX_PDM2PCM_CLK_BIT 0

// Used to mux pad I2S_SCK
#define PAD_CONTROL_PAD_MUX_I2S_SCK_REG_OFFSET 0x8
#define PAD_CONTROL_PAD_MUX_I2S_SCK_PAD_MUX_I2S_SCK_BIT 0

// Used to mux pad I2S_WS
#define PAD_CONTROL_PAD_MUX_I2S_WS_REG_OFFSET 0xc
#define PAD_CONTROL_PAD_MUX_I2S_WS_PAD_MUX_I2S_WS_BIT 0

// Used to mux pad I2S_SD
#define PAD_CONTROL_PAD_MUX_I2S_SD_REG_OFFSET 0x10
#define PAD_CONTROL_PAD_MUX_I2S_SD_PAD_MUX_I2S_SD_BIT 0

// Used to mux pad SPI2_CS_0
#define PAD_CONTROL_PAD_MUX_SPI2_CS_0_REG_OFFSET 0x14
#define PAD_CONTROL_PAD_MUX_SPI2_CS_0_PAD_MUX_SPI2_CS_0_BIT 0

// Used to mux pad SPI2_CS_1
#define PAD_CONTROL_PAD_MUX_SPI2_CS_1_REG_OFFSET 0x18
#define PAD_CONTROL_PAD_MUX_SPI2_CS_1_PAD_MUX_SPI2_CS_1_BIT 0

// Used to mux pad SPI2_SCK
#define PAD_CONTROL_PAD_MUX_SPI2_SCK_REG_OFFSET 0x1c
#define PAD_CONTROL_PAD_MUX_SPI2_SCK_PAD_MUX_SPI2_SCK_BIT 0

// Used to mux pad SPI2_SD_0
#define PAD_CONTROL_PAD_MUX_SPI2_SD_0_REG_OFFSET 0x20
#define PAD_CONTROL_PAD_MUX_SPI2_SD_0_PAD_MUX_SPI2_SD_0_BIT 0

// Used to mux pad SPI2_SD_1
#define PAD_CONTROL_PAD_MUX_SPI2_SD_1_REG_OFFSET 0x24
#define PAD_CONTROL_PAD_MUX_SPI2_SD_1_PAD_MUX_SPI2_SD_1_BIT 0

// Used to mux pad SPI2_SD_2
#define PAD_CONTROL_PAD_MUX_SPI2_SD_2_REG_OFFSET 0x28
#define PAD_CONTROL_PAD_MUX_SPI2_SD_2_PAD_MUX_SPI2_SD_2_BIT 0

// Used to mux pad SPI2_SD_3
#define PAD_CONTROL_PAD_MUX_SPI2_SD_3_REG_OFFSET 0x2c
#define PAD_CONTROL_PAD_MUX_SPI2_SD_3_PAD_MUX_SPI2_SD_3_BIT 0

// Used to mux pad I2C_SCL
#define PAD_CONTROL_PAD_MUX_I2C_SCL_REG_OFFSET 0x30
#define PAD_CONTROL_PAD_MUX_I2C_SCL_PAD_MUX_I2C_SCL_BIT 0

// Used to mux pad I2C_SDA
#define PAD_CONTROL_PAD_MUX_I2C_SDA_REG_OFFSET 0x34
#define PAD_CONTROL_PAD_MUX_I2C_SDA_PAD_MUX_I2C_SDA_BIT 0

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _PAD_CONTROL_REG_DEFS_
// End generated register defines for pad_control