Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: OrgLab1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OrgLab1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OrgLab1"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : OrgLab1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\z\Lab2\Lab2\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "D:\z\Lab2\Lab2\SSeg_map.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "D:\z\Lab2\Lab2\Seg_map.v" into library work
Parsing module <Seg_map>.
Analyzing Verilog file "D:\z\Lab2\Lab2\Scansync.v" into library work
Parsing module <Scansync>.
Analyzing Verilog file "D:\z\Lab2\Lab2\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "D:\z\Lab2\Lab2\MUX2T1_8.v" into library work
Parsing module <MUX2T1_8>.
Analyzing Verilog file "D:\z\Lab2\Lab2\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "D:\z\Lab2\Lab2\LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "D:\z\Lab2\Lab2\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
WARNING:HDLCompiler:248 - "D:\z\Lab2\Lab2\HexTo8SEG.v" Line 13: Block identifier is required on this block
Analyzing Verilog file "D:\z\Lab2\Lab2\SSeg7_Dev.vf" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "D:\z\Lab2\Lab2\SPIO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "D:\z\Lab2\Lab2\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\z\Lab2\Lab2\Seg7_Dev.vf" into library work
Parsing module <MC14495_ZJU_MUSER_Seg7_Dev>.
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\z\Lab2\Lab2\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\z\Lab2\Lab2\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\z\Lab2\Lab2\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\z\Lab2\Lab2\ipcore_dir\ROM_D.v" into library work
Parsing module <ROM_D>.
Analyzing Verilog file "D:\z\Lab2\Lab2\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\z\Lab2\Lab2\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\z\Lab2\Lab2\OrgLab1.vf" into library work
Parsing module <MC14495_ZJU_MUSER_OrgLab1>.
Parsing module <Seg7_Dev_MUSER_OrgLab1>.
Parsing module <SSeg7_Dev_MUSER_OrgLab1>.
Parsing module <OrgLab1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <OrgLab1>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\z\Lab2\Lab2\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\z\Lab2\Lab2\OrgLab1.vf" Line 435: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clk_div>.
WARNING:HDLCompiler:1127 - "D:\z\Lab2\Lab2\OrgLab1.vf" Line 442: Assignment to Clk_CPU ignored, since the identifier is never used

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\z\Lab2\Lab2\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.

Elaborating module <SSeg7_Dev_MUSER_OrgLab1>.

Elaborating module <HexTo8SEG>.

Elaborating module <MC14495_ZJU>.

Elaborating module <INV>.

Elaborating module <AND4>.

Elaborating module <OR4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <AND2>.

Elaborating module <OR2>.

Elaborating module <SSeg_map>.

Elaborating module <MUX2T1_64>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "D:\z\Lab2\Lab2\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\z\Lab2\Lab2\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SPIO>.

Elaborating module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "D:\z\Lab2\Lab2\LED_P2S_IO.v" Line 21: Empty module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "D:\z\Lab2\Lab2\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <Seg7_Dev_MUSER_OrgLab1>.

Elaborating module <MC14495_ZJU_MUSER_OrgLab1>.

Elaborating module <Seg_map>.

Elaborating module <MUX2T1_8>.

Elaborating module <Scansync>.

Elaborating module <BUF>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\z\Lab2\Lab2\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <ROM_D>.
WARNING:HDLCompiler:1499 - "D:\z\Lab2\Lab2\ipcore_dir\ROM_D.v" Line 39: Empty module <ROM_D> remains a black box.
WARNING:HDLCompiler:634 - "D:\z\Lab2\Lab2\OrgLab1.vf" Line 409: Net <rst> does not have a driver.
WARNING:HDLCompiler:634 - "D:\z\Lab2\Lab2\OrgLab1.vf" Line 417: Net <XLXN_63[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\z\Lab2\Lab2\OrgLab1.vf" Line 418: Net <XLXN_64[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\z\Lab2\Lab2\OrgLab1.vf" Line 419: Net <XLXN_65[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OrgLab1>.
    Related source file is "D:\z\Lab2\Lab2\OrgLab1.vf".
INFO:Xst:3210 - "D:\z\Lab2\Lab2\OrgLab1.vf" line 425: Output port <pulse_out> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\z\Lab2\Lab2\OrgLab1.vf" line 438: Output port <Clk_CPU> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\z\Lab2\Lab2\OrgLab1.vf" line 484: Output port <counter_set> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\z\Lab2\Lab2\OrgLab1.vf" line 484: Output port <LED_out> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\z\Lab2\Lab2\OrgLab1.vf" line 484: Output port <GPIOf0> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\z\Lab2\Lab2\OrgLab1.vf" line 500: Output port <counter_set> of the instance <XLXI_13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\z\Lab2\Lab2\OrgLab1.vf" line 500: Output port <GPIOf0> of the instance <XLXI_13> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXN_63> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_64> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_65> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <OrgLab1> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\z\Lab2\Lab2\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <SSeg7_Dev_MUSER_OrgLab1>.
    Related source file is "D:\z\Lab2\Lab2\OrgLab1.vf".
    Summary:
	no macro.
Unit <SSeg7_Dev_MUSER_OrgLab1> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "D:\z\Lab2\Lab2\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "D:\z\Lab2\Lab2\MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "D:\z\Lab2\Lab2\SSeg_map.v".
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "D:\z\Lab2\Lab2\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <SPIO>.
    Related source file is "D:\z\Lab2\Lab2\SPIO.v".
    Found 2-bit register for signal <counter_set>.
    Found 14-bit register for signal <GPIOf0>.
    Found 16-bit register for signal <LED>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SPIO> synthesized.

Synthesizing Unit <Seg7_Dev_MUSER_OrgLab1>.
    Related source file is "D:\z\Lab2\Lab2\OrgLab1.vf".
    Summary:
	no macro.
Unit <Seg7_Dev_MUSER_OrgLab1> synthesized.

Synthesizing Unit <MC14495_ZJU_MUSER_OrgLab1>.
    Related source file is "D:\z\Lab2\Lab2\OrgLab1.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU_MUSER_OrgLab1> synthesized.

Synthesizing Unit <Seg_map>.
    Related source file is "D:\z\Lab2\Lab2\Seg_map.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <Seg_map> synthesized.

Synthesizing Unit <MUX2T1_8>.
    Related source file is "D:\z\Lab2\Lab2\MUX2T1_8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_8> synthesized.

Synthesizing Unit <Scansync>.
    Related source file is "D:\z\Lab2\Lab2\Scansync.v".
    Found 8x4-bit Read Only RAM for signal <AN>
    Found 4-bit 8-to-1 multiplexer for signal <Hexo> created at line 10.
    Found 1-bit 8-to-1 multiplexer for signal <p> created at line 20.
    Found 1-bit 8-to-1 multiplexer for signal <LE> created at line 21.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplexer(s).
Unit <Scansync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 4
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 8-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <PIO.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <ipcore_dir/ROM_D.ngc>.
Reading core <P2S.ngc>.
Reading core <LED_P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <XLXI_1>.
Loading core <SEnter_2_32> for timing and area information for instance <XLXI_3>.
Loading core <Multi_8CH32> for timing and area information for instance <XLXI_5>.
Loading core <PIO> for timing and area information for instance <XLXI_13>.
Loading core <RAM_B> for timing and area information for instance <XLXI_17>.
Loading core <ROM_D> for timing and area information for instance <XLXI_18>.
Loading core <P2S> for timing and area information for instance <XLXI_4>.
Loading core <LED_P2S> for timing and area information for instance <m>.

Synthesizing (advanced) Unit <Scansync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <Scansync> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 12
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 8-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <counter_set_0> in Unit <SPIO> is equivalent to the following FF/Latch, which will be removed : <counter_set_1> 

Optimizing unit <MC14495_ZJU> ...

Optimizing unit <MC14495_ZJU_MUSER_OrgLab1> ...

Optimizing unit <OrgLab1> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <SPIO> ...

Optimizing unit <Seg7_Dev_MUSER_OrgLab1> ...
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_13> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_12> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_11> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_10> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_9> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_8> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_7> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_6> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_5> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_4> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_3> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_2> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_1> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/GPIOf0_0> of sequential type is unconnected in block <OrgLab1>.
WARNING:Xst:2677 - Node <XLXI_6/counter_set_0> of sequential type is unconnected in block <OrgLab1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OrgLab1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OrgLab1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1469
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      BUF                         : 1
#      GND                         : 3
#      INV                         : 75
#      LUT1                        : 96
#      LUT2                        : 38
#      LUT3                        : 147
#      LUT4                        : 67
#      LUT5                        : 95
#      LUT6                        : 344
#      MUXCY                       : 121
#      MUXF7                       : 60
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XORCY                       : 101
# FlipFlops/Latches                : 427
#      FD                          : 205
#      FDC                         : 46
#      FDCE                        : 4
#      FDCE_1                      : 7
#      FDE                         : 95
#      FDE_1                       : 38
#      FDPE_1                      : 3
#      FDRE                        : 29
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 58
#      IBUF                        : 21
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             427  out of  202800     0%  
 Number of Slice LUTs:                  862  out of  101400     0%  
    Number used as Logic:               862  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    974
   Number with an unused Flip Flop:     547  out of    974    56%  
   Number with an unused LUT:           112  out of    974    11%  
   Number of fully used LUT-FF pairs:   315  out of    974    32%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          59
 Number of bonded IOBs:                  59  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 384   |
XLXI_1/clk1                        | BUFG                   | 41    |
XLXI_3/push(XLXI_3/push1:O)        | NONE(*)(XLXI_3/state_0)| 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                                | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
XLXI_17/N1(XLXI_17/XST_GND:G)      | NONE(XLXI_17/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.956ns (Maximum Frequency: 167.903MHz)
   Minimum input arrival time before clock: 5.726ns
   Maximum output required time after clock: 6.434ns
   Maximum combinational path delay: 6.208ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 5.956ns (frequency: 167.903MHz)
  Total number of paths / destination ports: 17668 / 481
-------------------------------------------------------------------------
Delay:               5.956ns (Levels of Logic = 13)
  Source:            XLXI_2/clkdiv_24 (FF)
  Destination:       XLXI_4/XLXI_4/buffer_52 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: XLXI_2/clkdiv_24 to XLXI_4/XLXI_4/buffer_52
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.236   0.733  XLXI_2/clkdiv_24 (XLXI_2/clkdiv_24)
     begin scope: 'XLXI_18:a<0>'
     LUT5:I0->O            1   0.043   0.350  spo<4>_SW0 (N0)
     LUT6:I5->O            4   0.043   0.539  spo<4> (spo<0>)
     end scope: 'XLXI_18:spo<0>'
     begin scope: 'XLXI_5:data6<0>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_3 (MUX1_DispData/Mmux_o_3)
     MUXF7:I1->O          16   0.178   0.422  MUX1_DispData/Mmux_o_2_f7 (Disp_num<0>)
     end scope: 'XLXI_5:Disp_num<0>'
     INV:I->O              6   0.317   0.641  XLXI_4/XLXI_1/[0].mc/XLXI_4 (XLXI_4/XLXI_1/[0].mc/XLXN_24)
     AND4:I0->O            2   0.043   0.527  XLXI_4/XLXI_1/[0].mc/XLXI_6 (XLXI_4/XLXI_1/[0].mc/XLXN_26)
     OR4:I2->O             1   0.134   0.603  XLXI_4/XLXI_1/[0].mc/XLXI_29 (XLXI_4/XLXI_1/[0].mc/XLXN_211)
     OR2:I1->O             1   0.053   0.350  XLXI_4/XLXI_1/[0].mc/XLXI_50 (XLXI_4/XLXN_14<60>)
     LUT3:I2->O            1   0.043   0.613  XLXI_4/XLXI_3/Mmux_o571 (XLXI_4/XLXN_16<60>)
     begin scope: 'XLXI_4/XLXI_4:P_Data<60>'
     LUT6:I0->O            1   0.043   0.000  buffer_60_rstpot (buffer_60_rstpot)
     FD:D                     -0.000          buffer_60
    ----------------------------------------
    Total                      5.956ns (1.176ns logic, 4.780ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            XLXI_1/counter_8 (FF)
  Destination:       XLXI_1/Key_x_0 (FF)
  Source Clock:      XLXI_1/clk1 rising
  Destination Clock: XLXI_1/clk1 rising

  Data Path: XLXI_1/counter_8 to XLXI_1/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            XLXI_3/state_0 (FF)
  Destination:       XLXI_3/state_0 (FF)
  Source Clock:      XLXI_3/push rising
  Destination Clock: XLXI_3/push rising

  Data Path: XLXI_3/state_0 to XLXI_3/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1979 / 196
-------------------------------------------------------------------------
Offset:              5.726ns (Levels of Logic = 14)
  Source:            SW<3> (PAD)
  Destination:       XLXI_4/XLXI_4/buffer_4 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<3> to XLXI_4/XLXI_4/buffer_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.000   0.733  SW_3_IBUF (SW_3_IBUF)
     begin scope: 'XLXI_18:a<4>'
     LUT5:I0->O            1   0.043   0.350  spo<30>_SW0 (N50)
     LUT6:I5->O            4   0.043   0.539  spo<30> (spo<26>)
     end scope: 'XLXI_18:spo<26>'
     begin scope: 'XLXI_5:data6<26>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_318 (MUX1_DispData/Mmux_o_318)
     MUXF7:I1->O          15   0.178   0.417  MUX1_DispData/Mmux_o_2_f7_17 (Disp_num<26>)
     end scope: 'XLXI_5:Disp_num<26>'
     INV:I->O              8   0.317   0.642  XLXI_4/XLXI_1/[6].mc/XLXI_2 (XLXI_4/XLXI_1/[6].mc/XLXN_61)
     AND4:I1->O            2   0.053   0.500  XLXI_4/XLXI_1/[6].mc/XLXI_5 (XLXI_4/XLXI_1/[6].mc/XLXN_119)
     OR4:I3->O             1   0.161   0.603  XLXI_4/XLXI_1/[6].mc/XLXI_17 (XLXI_4/XLXI_1/[6].mc/XLXN_208)
     OR2:I1->O             1   0.053   0.350  XLXI_4/XLXI_1/[6].mc/XLXI_47 (XLXI_4/XLXN_14<15>)
     LUT3:I2->O            1   0.043   0.613  XLXI_4/XLXI_3/Mmux_o71 (XLXI_4/XLXN_16<15>)
     begin scope: 'XLXI_4/XLXI_4:P_Data<15>'
     LUT6:I0->O            1   0.043   0.000  buffer_15_rstpot (buffer_15_rstpot)
     FD:D                     -0.000          buffer_15
    ----------------------------------------
    Total                      5.726ns (0.977ns logic, 4.749ns route)
                                       (17.1% logic, 82.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       XLXI_1/Key_x_1 (FF)
  Destination Clock: XLXI_1/clk1 rising

  Data Path: BTN_y<3> to XLXI_1/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'XLXI_1:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 9834 / 28
-------------------------------------------------------------------------
Offset:              6.434ns (Levels of Logic = 14)
  Source:            XLXI_2/clkdiv_25 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: XLXI_2/clkdiv_25 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             44   0.236   0.735  XLXI_2/clkdiv_25 (XLXI_2/clkdiv_25)
     begin scope: 'XLXI_18:a<1>'
     LUT6:I1->O            1   0.043   0.350  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5121_SW0 (N48)
     LUT5:I4->O            2   0.043   0.527  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5121 (spo<25>)
     end scope: 'XLXI_18:spo<25>'
     begin scope: 'XLXI_5:data6<25>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_317 (MUX1_DispData/Mmux_o_317)
     MUXF7:I1->O          15   0.178   0.600  MUX1_DispData/Mmux_o_2_f7_16 (Disp_num<25>)
     end scope: 'XLXI_5:Disp_num<25>'
     LUT6:I2->O            1   0.043   0.000  XLXI_14/XLXI_7/Mmux_Hexo_31 (XLXI_14/XLXI_7/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  XLXI_14/XLXI_7/Mmux_Hexo_2_f7_0 (XLXI_14/XLXN_8<1>)
     INV:I->O              8   0.317   0.561  XLXI_14/XLXI_3/XLXI_3 (XLXI_14/XLXI_3/XLXN_62)
     AND4:I2->O            2   0.134   0.500  XLXI_14/XLXI_3/XLXI_5 (XLXI_14/XLXI_3/XLXN_119)
     OR4:I3->O             1   0.161   0.603  XLXI_14/XLXI_3/XLXI_17 (XLXI_14/XLXI_3/XLXN_208)
     OR2:I1->O             1   0.053   0.350  XLXI_14/XLXI_3/XLXI_47 (XLXI_14/XLXN_7<0>)
     LUT3:I2->O            1   0.043   0.339  XLXI_14/XLXI_5/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      6.434ns (1.472ns logic, 4.962ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            XLXI_1/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      XLXI_1/clk1 rising

  Data Path: XLXI_1/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'XLXI_1:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/push'
  Total number of paths / destination ports: 252 / 7
-------------------------------------------------------------------------
Offset:              4.563ns (Levels of Logic = 11)
  Source:            XLXI_3/state_0 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      XLXI_3/push rising

  Data Path: XLXI_3/state_0 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.704  state_0 (state<0>)
     LUT6:I1->O            3   0.043   0.534  Mmux_blink31 (blink<2>)
     end scope: 'XLXI_3:blink<2>'
     begin scope: 'XLXI_5:LES<50>'
     LUT6:I2->O            1   0.043   0.000  MUX2_Blink/Mmux_o_32 (MUX2_Blink/Mmux_o_32)
     MUXF7:I1->O           2   0.178   0.527  MUX2_Blink/Mmux_o_2_f7_1 (LE_out<2>)
     end scope: 'XLXI_5:LE_out<2>'
     LUT6:I2->O            1   0.043   0.000  XLXI_14/XLXI_7/Mmux_LE_4 (XLXI_14/XLXI_7/Mmux_LE_4)
     MUXF7:I0->O           1   0.176   0.613  XLXI_14/XLXI_7/Mmux_LE_2_f7 (XLXI_14/XLXN_22)
     AND2:I0->O            7   0.043   0.647  XLXI_14/XLXI_1 (XLXI_14/XLXN_18)
     OR2:I0->O             1   0.043   0.350  XLXI_14/XLXI_3/XLXI_47 (XLXI_14/XLXN_7<0>)
     LUT3:I2->O            1   0.043   0.339  XLXI_14/XLXI_5/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      4.563ns (0.848ns logic, 3.715ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 720 / 8
-------------------------------------------------------------------------
Delay:               6.208ns (Levels of Logic = 15)
  Source:            SW<3> (PAD)
  Destination:       SEGMENT<3> (PAD)

  Data Path: SW<3> to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.000   0.733  SW_3_IBUF (SW_3_IBUF)
     begin scope: 'XLXI_18:a<4>'
     LUT5:I0->O            1   0.043   0.350  spo<30>_SW0 (N50)
     LUT6:I5->O            4   0.043   0.539  spo<30> (spo<26>)
     end scope: 'XLXI_18:spo<26>'
     begin scope: 'XLXI_5:data6<26>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_318 (MUX1_DispData/Mmux_o_318)
     MUXF7:I1->O          15   0.178   0.600  MUX1_DispData/Mmux_o_2_f7_17 (Disp_num<26>)
     end scope: 'XLXI_5:Disp_num<26>'
     LUT6:I2->O            1   0.043   0.000  XLXI_14/XLXI_7/Mmux_Hexo_32 (XLXI_14/XLXI_7/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  XLXI_14/XLXI_7/Mmux_Hexo_2_f7_1 (XLXI_14/XLXN_8<2>)
     INV:I->O              8   0.317   0.642  XLXI_14/XLXI_3/XLXI_2 (XLXI_14/XLXI_3/XLXN_61)
     AND4:I1->O            2   0.053   0.500  XLXI_14/XLXI_3/XLXI_5 (XLXI_14/XLXI_3/XLXN_119)
     OR4:I3->O             1   0.161   0.603  XLXI_14/XLXI_3/XLXI_17 (XLXI_14/XLXI_3/XLXN_208)
     OR2:I1->O             1   0.053   0.350  XLXI_14/XLXI_3/XLXI_47 (XLXI_14/XLXN_7<0>)
     LUT3:I2->O            1   0.043   0.339  XLXI_14/XLXI_5/Mmux_o1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      6.208ns (1.155ns logic, 5.053ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_1/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/clk1    |    2.152|         |         |         |
clk_100mhz     |    1.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/clk1    |    0.818|         |         |         |
XLXI_3/push    |    1.069|         |         |         |
clk_100mhz     |    1.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/clk1    |    1.100|         |         |         |
XLXI_3/push    |    3.931|         |         |         |
clk_100mhz     |    5.956|    1.289|    2.304|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.27 secs
 
--> 

Total memory usage is 4655800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   10 (   0 filtered)

