--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3907 paths analyzed, 784 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.538ns.
--------------------------------------------------------------------------------

Paths for end point Val0_3 (SLICE_X31Y20.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.503ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y31.A5      net (fanout=7)        1.097   processor/bank
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (1.413ns logic, 4.090ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y31.A5      net (fanout=7)        1.097   processor/bank
    SLICE_X26Y31.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X27Y32.D5      net (fanout=2)        0.434   processor/sy<0>
    SLICE_X27Y32.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y20.A5      net (fanout=15)       1.369   port_id<0>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (1.525ns logic, 3.618ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/write_strobe_flop (FF)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/write_strobe_flop to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.BQ      Tcko                  0.391   processor/KCPSM6_STROBES
                                                       processor/write_strobe_flop
    SLICE_X30Y20.A4      net (fanout=2)        1.446   write_strobe
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.934ns logic, 2.164ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point Val0_2 (SLICE_X31Y20.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y31.A5      net (fanout=7)        1.097   processor/bank
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.324   processor/KCPSM6_OUT_PORT
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.397ns logic, 4.090ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.127ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y31.A5      net (fanout=7)        1.097   processor/bank
    SLICE_X26Y31.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X27Y32.D5      net (fanout=2)        0.434   processor/sy<0>
    SLICE_X27Y32.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y20.A5      net (fanout=15)       1.369   port_id<0>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.324   processor/KCPSM6_OUT_PORT
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      5.127ns (1.509ns logic, 3.618ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/write_strobe_flop (FF)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/write_strobe_flop to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.BQ      Tcko                  0.391   processor/KCPSM6_STROBES
                                                       processor/write_strobe_flop
    SLICE_X30Y20.A4      net (fanout=2)        1.446   write_strobe
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.324   processor/KCPSM6_OUT_PORT
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.918ns logic, 2.164ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Val0_1 (SLICE_X31Y20.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.479ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y31.A5      net (fanout=7)        1.097   processor/bank
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.316   processor/KCPSM6_OUT_PORT
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.479ns (1.389ns logic, 4.090ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.119ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y36.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y31.A5      net (fanout=7)        1.097   processor/bank
    SLICE_X26Y31.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X27Y32.D5      net (fanout=2)        0.434   processor/sy<0>
    SLICE_X27Y32.DMUX    Tilo                  0.313   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y20.A5      net (fanout=15)       1.369   port_id<0>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.316   processor/KCPSM6_OUT_PORT
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (1.501ns logic, 3.618ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/write_strobe_flop (FF)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/write_strobe_flop to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y32.BQ      Tcko                  0.391   processor/KCPSM6_STROBES
                                                       processor/write_strobe_flop
    SLICE_X30Y20.A4      net (fanout=2)        1.446   write_strobe
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.316   processor/KCPSM6_OUT_PORT
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.910ns logic, 2.164ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point processor/stack_loop[3].upper_stack.pointer_flop (SLICE_X24Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/internal_reset_flop (FF)
  Destination:          processor/stack_loop[3].upper_stack.pointer_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/internal_reset_flop to processor/stack_loop[3].upper_stack.pointer_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/internal_reset_flop
    SLICE_X24Y35.SR      net (fanout=9)        0.140   processor/internal_reset
    SLICE_X24Y35.CLK     Tcksr       (-Th)    -0.001   processor/KCPSM6_STACK0
                                                       processor/stack_loop[3].upper_stack.pointer_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.201ns logic, 0.140ns route)
                                                       (58.9% logic, 41.1% route)
--------------------------------------------------------------------------------

Paths for end point processor/stack_loop[2].upper_stack.pointer_flop (SLICE_X24Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/internal_reset_flop (FF)
  Destination:          processor/stack_loop[2].upper_stack.pointer_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/internal_reset_flop to processor/stack_loop[2].upper_stack.pointer_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/internal_reset_flop
    SLICE_X24Y35.SR      net (fanout=9)        0.140   processor/internal_reset
    SLICE_X24Y35.CLK     Tcksr       (-Th)    -0.014   processor/KCPSM6_STACK0
                                                       processor/stack_loop[2].upper_stack.pointer_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.214ns logic, 0.140ns route)
                                                       (60.5% logic, 39.5% route)
--------------------------------------------------------------------------------

Paths for end point processor/stack_loop[0].lsb_stack.pointer_flop (SLICE_X24Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/internal_reset_flop (FF)
  Destination:          processor/stack_loop[0].lsb_stack.pointer_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/internal_reset_flop to processor/stack_loop[0].lsb_stack.pointer_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/internal_reset_flop
    SLICE_X24Y35.SR      net (fanout=9)        0.140   processor/internal_reset
    SLICE_X24Y35.CLK     Tcksr       (-Th)    -0.025   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.pointer_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.225ns logic, 0.140ns route)
                                                       (61.6% logic, 38.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6501 paths analyzed, 769 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.649ns.
--------------------------------------------------------------------------------

Paths for end point Val0_3 (SLICE_X31Y20.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A1      net (fanout=7)        1.739   instruction<4>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (2.855ns logic, 4.732ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A2      net (fanout=7)        1.645   instruction<5>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      7.493ns (2.855ns logic, 4.638ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A3      net (fanout=7)        1.583   instruction<6>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       Val0_3
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.855ns logic, 4.576ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point Val0_2 (SLICE_X31Y20.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A1      net (fanout=7)        1.739   instruction<4>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.324   processor/KCPSM6_OUT_PORT
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (2.839ns logic, 4.732ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A2      net (fanout=7)        1.645   instruction<5>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.324   processor/KCPSM6_OUT_PORT
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (2.839ns logic, 4.638ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.415ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A3      net (fanout=7)        1.583   instruction<6>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.324   processor/KCPSM6_OUT_PORT
                                                       Val0_2
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (2.839ns logic, 4.576ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point Val0_1 (SLICE_X31Y20.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A1      net (fanout=7)        1.739   instruction<4>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.316   processor/KCPSM6_OUT_PORT
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (2.831ns logic, 4.732ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A2      net (fanout=7)        1.645   instruction<5>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.316   processor/KCPSM6_OUT_PORT
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.469ns (2.831ns logic, 4.638ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SIMPLE/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          Val0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.407ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.456 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SIMPLE/ram_1k_generate.s6.kcpsm6_rom to Val0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   SIMPLE/ram_1k_generate.s6.kcpsm6_rom
                                                       SIMPLE/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y31.A3      net (fanout=7)        1.583   instruction<6>
    SLICE_X26Y31.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X27Y32.D3      net (fanout=2)        0.513   processor/sy<1>
    SLICE_X27Y32.D       Tilo                  0.259   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y20.A2      net (fanout=15)       1.762   port_id<1>
    SLICE_X30Y20.A       Tilo                  0.203   Val3<3>
                                                       _n0069_inv1
    SLICE_X31Y20.CE      net (fanout=1)        0.718   _n0069_inv
    SLICE_X31Y20.CLK     Tceck                 0.316   processor/KCPSM6_OUT_PORT
                                                       Val0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.407ns (2.831ns logic, 4.576ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMA (SLICE_X26Y35.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.097 - 0.087)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_low_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y35.BQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X26Y35.D2      net (fanout=9)        0.399   processor/stack_pointer<1>
    SLICE_X26Y35.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (-0.095ns logic, 0.399ns route)
                                                       (-31.3% logic, 131.3% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMA_D1 (SLICE_X26Y35.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.097 - 0.087)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_low_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y35.BQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X26Y35.D2      net (fanout=9)        0.399   processor/stack_pointer<1>
    SLICE_X26Y35.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (-0.095ns logic, 0.399ns route)
                                                       (-31.3% logic, 131.3% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMB (SLICE_X26Y35.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[1].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.097 - 0.087)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[1].upper_stack.pointer_flop to processor/stack_ram_low_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y35.BQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[1].upper_stack.pointer_flop
    SLICE_X26Y35.D2      net (fanout=9)        0.399   processor/stack_pointer<1>
    SLICE_X26Y35.CLK     Tah         (-Th)     0.295   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (-0.095ns logic, 0.399ns route)
                                                       (-31.3% logic, 131.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SIMPLE/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: SIMPLE/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM1/CLK
  Logical resource: processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.649|         |         |         |
row<0>         |    3.215|         |         |         |
row<1>         |    3.215|         |         |         |
row<2>         |    3.215|         |         |         |
row<3>         |    3.215|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.402|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.402|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.402|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.402|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10408 paths, 0 nets, and 834 connections

Design statistics:
   Minimum period:   7.649ns{1}   (Maximum frequency: 130.736MHz)
   Maximum path delay from/to any node:   5.538ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 12 02:54:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



