/**********************************************************************************************************************
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *       Author:  Mahmoud Badr
 *	   	   File:  TM4C123xx.h
 *		  Layer:  LIB
 *       Module:  TM4C123xx
 *		Version:  1.00
 *	
 *  Description:  Register Defination       
 *  
 *********************************************************************************************************************/
#ifndef TM4C123XX_H
#define TM4C123XX_H

#include <stdint.h>
#include "LIB/Platform_Types.h"


/************************ SYSCTRL RCC MASKS ************************/
#define SYSCTL_RCC2_USERCC2_MASK     0x80000000  /* USERCC2 Bit MASK */
#define SYSCTL_RCC2_BYPASS2_MASK     0x00000800  /* PLL BYPASS2 Bit MASK */
#define SYSCTL_RCC_XTAL_MASK         0x000007C0  /* XTAL Bits MASK */
#define SYSCTL_RCC_XTAL_8MHZ         0x00000380  /* 8 MHz Crystal Value */
#define SYSCTL_RCC_XTAL_16MHZ        0x00000540  /* 16 MHz Crystal Value */
#define SYSCTL_RCC2_OSCSRC2_MASK     0x00000070  /* OSCSRC2 Bits MASK */
#define SYSCTL_RCC2_OSCSRC2_MOSC     0x00000000  /* MOSC(Main Oscillator) value */
#define SYSCTL_RCC2_PWRDN2_MASK      0x00002000  /* PWRDN2 Bit MASK */
#define SYSCTL_RCC2_DIV400_MASK      0x40000000  /* DIV400 Bit MASK to Divide PLL as 400 MHz vs. 200 */
#define SYSCTL_RCC2_SYSDIV2_MASK     0x1FC00000  /* SYSDIV2 Bits MASK */
#define SYSCTL_RIS_PLLLRIS_MASK      0x00000040  /* PLLLRIS Bit MASK */
#define SYSCTL_RCC2_SYSDIV2_BIT_POS     22       /* SYSDIV2 Bits Postion start from bit number 22 */
#define SYSDIV2_VALUE 24

/******************************************** SC Peripheral Definition  **********************************************/

#define SYSCTL_BASE_ADDRESS                         0x400FE000UL

/******************************************** SYSCTL Registers Definition    *********************************************/
typedef struct
{
    volatile u32 DID[2]; /* Device Identification */
    u32 Reserved[10];
    volatile u32 PBORCTL; /* Brown-Out Reset Control */
    u32 Reserved2[7];
    volatile u32 RIS; /* Raw Interrupt Status */
    volatile u32 IMC; /* Interrupt Mask Control */
    volatile u32 MISC; /* Masked Interrupt Status and Clear */
    volatile u32 RESC; /* Reset Cause */
    volatile u32 RCC; /* Run-Mode Clock Configuration */
    u32 Reserved3[2];
    volatile u32 GPIOHBCTL; /* GPIO High-Performance Bus Control */
    volatile u32 RCC2; /* Run-Mode Clock Configuration 2 */
    u32 Reserved4[2];
    volatile u32 MOSCCTL; /* Main Oscillator Control */
    u32 Reserved5[49];
    volatile u32 DSLPCLKCFG; /* Deep Sleep Clock Configuration */
    u32 Reserved6;
    volatile u32 SYSPROP; /* System Properties */
    volatile u32 PIOSCCAL; /* Precision Internal Oscillator Calibration */
    volatile u32 PIOSCSTAT; /* Precision Internal Oscillator Statistics */
    u32 Reserved7[2];
    volatile u32 PLLFREQx[2]; /* PLL Frequency */
    volatile u32 PLLSTAT; /* PLL Status */
    u32 Reserved8[7];
    volatile u32 SLPPWRCFG; /* Sleep Power Configuration */
    volatile u32 DSLPPWRCFG; /* Deep-Sleep Power Configuration */
    u32 Reserved9[9];
    volatile u32 LDOSPCTL; /* LDO Sleep Power Control */
    volatile u32 LDOSPCAL; /* LDO Sleep Power Calibration */
    volatile u32 LDODPCTL; /* LDO Deep-Sleep Power Control */
    volatile u32 LDODPCAL; /* LDO Deep-Sleep Power Calibration */
    u32 Reserved10[2];
    volatile u32 SDPMST; /* Sleep / Deep-Sleep Power Mode Status */
    u32 Reserved11[76];
    volatile u32 PP[24]; /* Peripherals Present */
    volatile u32 Reserved12[104];
    volatile u32 SR[24]; /* Peripherals Software Reset */
    volatile u32 Reserved13[40];
    volatile u32 RCGC[24]; /* Peripherals RunMode ClockGating Control*/
    volatile u32 Reserved14[40];
    volatile u32 SCGC[24]; /* Peripherals Sleep Mode Clock Gating Control */
    volatile u32 Reserved15[40];
    volatile u32 DCGC[24]; /* Peripherals Deep-Sleep Mode Clock Gating Control */
    volatile u32 Reserved16[104];
    volatile u32 PR[24]; /* Peripheral Ready */
} SYSCTL_RegDef_t;

#define SYSCTL					((volatile SYSCTL_RegDef_t*) SYSCTL_BASE_ADDRESS)
/******************************************** GPIO Peripheral Definition *********************************************/

#define GPIOA_BASE_ADDRESS					0x40004000UL
#define GPIOB_BASE_ADDRESS					0x40005000UL
#define GPIOC_BASE_ADDRESS					0x40006000UL
#define GPIOD_BASE_ADDRESS					0x40007000UL
#define GPIOE_BASE_ADDRESS					0x40024000UL
#define GPIOF_BASE_ADDRESS					0x40025000UL

/******************************************** GPIO Registers Definition **********************************************/

typedef struct
{
    volatile u32 DATA[256]; /* GPIO Data */
    volatile u32 DIR; /* GPIO Direction */
    volatile u32 IS; /* GPIO Interrupt Sense */
    volatile u32 IBE; /* GPIO Interrupt Both Edges */
    volatile u32 IEV; /* GPIO Interrupt Event */
    volatile u32 IM; /* GPIO Interrupt Mask */
    volatile u32 RIS; /* GPIO Raw Interrupt Status */
    volatile u32 MIS; /* GPIO Masked Interrupt Status */
    volatile u32 ICR; /* GPIO GPIO Interrupt Clear */
    volatile u32 AFSEL; /* GPIO Alternate Function Select */
    u32 Reserved[55];
    volatile u32 DRxR[3]; /* GPIO x-mA Drive Select */
    volatile u32 ODR; /* GPIO Open Drain Select */
    volatile u32 PxR[2]; /* GPIO Pull-Up-Down Select */
    volatile u32 SLR; /* GPIO Slew Rate Control Select */
    volatile u32 DEN; /* GPIO Digital Enable */
    volatile u32 LOCK; /* GPIO Lock */
    volatile u32 CR; /* GPIO Commit */
    volatile u32 AMSEL; /* GPIO Analog Mode Select */
    volatile u32 PCTL; /* GPIO Port Control */
    volatile u32 ADCCTL; /* GPIO ADC Control */
    volatile u32 DMACTL; /* GPIO DMA Control */
} GPIO_RegDef_t;

#define GPIOA							((GPIO_RegDef_t*) GPIOA_BASE_ADDRESS)
#define GPIOB                           ((GPIO_RegDef_t*) GPIOB_BASE_ADDRESS)
#define GPIOC                           ((GPIO_RegDef_t*) GPIOC_BASE_ADDRESS)
#define GPIOD                           ((GPIO_RegDef_t*) GPIOD_BASE_ADDRESS)
#define GPIOE                           ((GPIO_RegDef_t*) GPIOE_BASE_ADDRESS)
#define GPIOF                           ((GPIO_RegDef_t*) GPIOF_BASE_ADDRESS)

/******************************************** STK Peripheral Definition *********************************************/

#define STK_BASE_ADDRESS					0xE000E010UL

/******************************************** STK Registers Definition **********************************************/

typedef struct
{
    volatile u32 CTRL; /* SysTick Control and Status Register */
    volatile u32 LOAD; /* SysTick Reload Value Register */
    volatile u32 CURRENT; /* SysTick Current Value Register */
} STK_RegDef_t;

#define STK                             ((STK_RegDef_t*) STK_BASE_ADDRESS)

/******************************************** NVIC Peripheral Definition *********************************************/

#define NVIC_BASE_ADDRESS					0xE000E100UL

/******************************************** NVIC Registers Definition **********************************************/

typedef struct
{
    volatile u32 EN[5]; /* Interrupt Set Enable */
    u32 Reserved[27];
    volatile u32 DIS[5]; /* Interrupt clear Enable */
    u32 Reserved2[27];
    volatile u32 PEND[5]; /* Interrupt Set Pending */
    u32 Reserved3[27];
    volatile u32 UNPEND[5]; /* Interrupt clear Pending */
    u32 Reserved4[27];
    volatile u32 ACTIVE[5]; /* Interrupt Active Bit */
    u32 Reserved5[59];
    volatile u8 PRI[140]; /* Interrupt Priority */
    volatile u32 SWTRIG; /* Software Trigger Interrupt */
} NVIC_RegDef_t;

#define NVIC						((NVIC_RegDef_t*) NVIC_BASE_ADDRESS)

/******************************************** SCB Peripheral Definition *********************************************/

#define SCB_BASE_ADDRESS					0xE000ED00UL

/******************************************** SCB Registers Definition **********************************************/

typedef struct
{
    volatile u32 CPUID; /* CPU ID Base */
    volatile u32 INTCTRL; /* Interrupt Control and State */
    volatile u32 VTABLE; /* Vector Table Offset */
    volatile u32 APINT; /* Application Interrupt and Reset Control */
    volatile u32 SYSCTRL; /* System Control */
    volatile u32 CFGCTRL; /* Configuration and Control */
    volatile u32 SYSPRI[3]; /* System Handler Priority */
    volatile u32 SYSHNDCTRL; /* System Handler Control and State */
    volatile u32 FAULTSTAT; /* Configurable Fault Status */
    volatile u32 HFAULTSTAT; /* Hard Fault Status */
    u32 Reserved[2];
    volatile u32 MMADDR; /* Memory Management Fault Address */
    volatile u32 FAULTADDR; /* Bus Fault Address */
} SCB_RegDef_t;

#define SCB							((SCB_RegDef_t*)SCB_BASE_ADDRESS)

/******************************************** GPTM Peripheral Definition *********************************************/

/******************************************** Timer Base Definition **************************************************/

#define TIMER0_BASE_ADDRESS             0x40030000UL
#define TIMER1_BASE_ADDRESS             0x40031000UL
#define TIMER2_BASE_ADDRESS             0x40032000UL
#define TIMER3_BASE_ADDRESS             0x40033000UL
#define TIMER4_BASE_ADDRESS             0x40034000UL
#define TIMER5_BASE_ADDRESS             0x40035000UL
#define WTIMER0_BASE_ADDRESS            0x40036000UL
#define WTIMER1_BASE_ADDRESS            0x40037000UL
#define WTIMER2_BASE_ADDRESS            0x4004C000UL
#define WTIMER3_BASE_ADDRESS            0x4004D000UL
#define WTIMER4_BASE_ADDRESS            0x4004E000UL
#define WTIMER5_BASE_ADDRESS            0x4004F000UL

/******************************************** GPTM Registers Definition **********************************************/

/******************************************** Timer Register Definition **********************************************/

typedef struct
{
    volatile u32 CFG; /* GPTM Configuration */
    volatile u32 TAMR; /* GPTM Timer A Mode */
    volatile u32 TBMR; /* GPTM Timer B Mode */
    volatile u32 CTL; /* GPTM Control */
    volatile u32 SYNC; /* GPTM Synchronize */
    volatile u32 Reserved; /* Reserved 1 */
    volatile u32 IMR; /* GPTM Interrupt Mask */
    volatile u32 RIS; /* GPTM Raw Interrupt Status */
    volatile u32 MIS; /* GPTM Masked Interrupt Status */
    volatile u32 ICR; /* GPTM Interrupt Clear */
    volatile u32 TAILR; /* GPTM Timer A Interval Load */
    volatile u32 TBILR; /* GPTM Timer B Interval Load */
    volatile u32 TAMATCHR; /* GPTM Timer A Match */
    volatile u32 TBMATCHR; /* GPTM Timer B Match */
    volatile u32 TAPR; /* GPTM Timer A Prescale */
    volatile u32 TBPR; /* GPTM Timer B Prescale */
    volatile u32 TAPMR; /* GPTM TimerA Prescale Match */
    volatile u32 TBPMR; /* GPTM TimerB Prescale Match */
    volatile u32 TAR; /* GPTM Timer A */
    volatile u32 TBR; /* GPTM Timer B */
    volatile u32 TAV; /* GPTM Timer A Value */
    volatile u32 TBV; /* GPTM Timer B Value */
    volatile u32 RTCPD; /* GPTM RTC Predivide */
    volatile u32 TAPS; /* GPTM Timer A Prescale Snapshot */
    volatile u32 TBPS; /* GPTM Timer B Prescale Snapshot */
    volatile u32 TAPV; /* GPTM Timer A Prescale Value */
    volatile u32 TBPV; /* GPTM Timer B Prescale Value */
    volatile u32 Reserved2[981]; /* Reserved 2 */
    volatile u32 PP; /* GPTM Peripheral Properties */
} Timer_RegDef_t;

#define TIMER0                          ((Timer_RegDef_t*) TIMER0_BASE_ADDRESS)
#define TIMER1                          ((Timer_RegDef_t*) TIMER1_BASE_ADDRESS)
#define TIMER2                          ((Timer_RegDef_t*) TIMER2_BASE_ADDRESS)
#define TIMER3                          ((Timer_RegDef_t*) TIMER3_BASE_ADDRESS)
#define TIMER4                          ((Timer_RegDef_t*) TIMER4_BASE_ADDRESS)
#define TIMER5                          ((Timer_RegDef_t*) TIMER5_BASE_ADDRESS)
#define W_TIMER0                         ((Timer_RegDef_t*) WTIMER0_BASE_ADDRESS)
#define W_TIMER1                         ((Timer_RegDef_t*) WTIMER1_BASE_ADDRESS)
#define W_TIMER2                         ((Timer_RegDef_t*) WTIMER2_BASE_ADDRESS)
#define W_TIMER3                         ((Timer_RegDef_t*) WTIMER3_BASE_ADDRESS)
#define W_TIMER4                         ((Timer_RegDef_t*) WTIMER4_BASE_ADDRESS)
#define W_TIMER5                         ((Timer_RegDef_t*) WTIMER5_BASE_ADDRESS)

/******************************************** ADC Base Definition ****************************************************/

#define ADC0_BASE_ADDRESS               0x40038000UL
#define ADC1_BASE_ADDRESS               0x40039000UL

/******************************************** ADC Base Register ******************************************************/

typedef struct
{
    volatile uint32_t ACTSS; /* ADC Active Sample Sequencer */
    volatile uint32_t RIS; /* ADC Raw Interrupt Status  */
    volatile uint32_t IM; /* ADC Interrupt Mask */
    volatile uint32_t ISC; /* ADC Interrupt Status and Clear */
    volatile uint32_t OSTAT; /* ADC Overflow Status */
    volatile uint32_t EMUX; /* ADC Event Multiplexer Select */
    volatile uint32_t USTAT; /* ADC Underflow Status */
    volatile uint32_t TSSEL; /* ADC Trigger Source Select */
    volatile uint32_t SSPRI; /* ADC Sample Sequencer Priority */
    volatile uint32_t SPC; /* ADC Sample Phase Control  */
    volatile uint32_t PSSI; /* ADC Processor Sample Sequence Initiate */
    volatile uint32_t Reserved; /* Reserved 1 */
    volatile uint32_t SAC; /* ADC Sample Averaging Control */
    volatile uint32_t DCISC; /* ADC Digital Comparator Interrupt Status and Clear */
    volatile uint32_t CTL; /* ADC Control */
    volatile uint32_t Reserved2; /* Reserved 2 */
    volatile uint32_t SSMUX0; /* ADC Sample Sequence Input Multiplexer Select 0  */
    volatile uint32_t SSCTL0; /* ADC Sample Sequence Control  */
    volatile uint32_t SSFIFO0; /* ADC Sample Sequence Result FIFO 0  */
    volatile uint32_t SSFSTAT0; /* ADC Sample Sequence FIFO 0 Status */
    volatile uint32_t SSOP0; /* ADC Sample Sequence 0 Operation */
    volatile uint32_t SSDC0; /* ADC Sample Sequence 0 Digital Comparator Select */
    volatile uint32_t Reserved3[2]; /* Reserved 3 */
    volatile uint32_t SSMUX1; /* ADC Sample Sequence Input Multiplexer Select 1 */
    volatile uint32_t SSCTL1; /* ADC Sample Sequence Control 1 */
    volatile uint32_t SSFIFO1; /* ADC Sample Sequence Result FIFO 1 */
    volatile uint32_t SSFSTAT1; /* ADC Sample Sequence FIFO 1 Status */
    volatile uint32_t SSOP1; /* ADC Sample Sequence 1 Operation */
    volatile uint32_t SSDC1; /* ADC Sample Sequence 1 Digital Comparator Select */
    volatile uint32_t Reserved4[2]; /* Reserved 4 */
    volatile uint32_t SSMUX2; /* ADC Sample Sequence Input Multiplexer Select 2 */
    volatile uint32_t SSCTL2; /* ADC Sample Sequence Control 2  */
    volatile uint32_t SSFIFO2; /* ADC Sample Sequence Result FIFO 2 */
    volatile uint32_t SSFSTAT2; /* ADC Sample Sequence FIFO 2 Status */
    volatile uint32_t SSOP2; /* ADC Sample Sequence 2 Operation */
    volatile uint32_t SSDC2; /* ADC Sample Sequence 2 Digital Comparator Select */
    volatile uint32_t Reserved5[2]; /* Reserved 5 */
    volatile uint32_t SSMUX3; /* ADC Sample Sequence Input Multiplexer Select 3 */
    volatile uint32_t SSCTL3; /* ADC Sample Sequence Control 3 */
    volatile uint32_t SSFIFO3; /* ADC Sample Sequence Result FIFO 3 */
    volatile uint32_t SSFSTAT3; /* ADC Sample Sequence FIFO 3 Status */
    volatile uint32_t SSOP3; /* ADC Sample Sequence 3 Operation  */
    volatile uint32_t SSDC3; /* ADC Sample Sequence 3 Digital Comparator Select */
    volatile uint32_t Reserved6[787]; /* Reserved 6 */
    volatile uint32_t DCRIC; /* ADC Digital Comparator Reset Initial Conditions */
    volatile uint32_t Reserved7[63]; /* Reserved 7 */
    volatile uint32_t DCCTL0; /* ADC Digital Comparator Control 0 */
    volatile uint32_t DCCTL1; /* ADC Digital Comparator Control 1 */
    volatile uint32_t DCCTL2; /* ADC Digital Comparator Control 2 */
    volatile uint32_t DCCTL3; /* ADC Digital Comparator Control 3 */
    volatile uint32_t DCCTL4; /* ADC Digital Comparator Control 4 */
    volatile uint32_t DCCTL5; /* ADC Digital Comparator Control 5 */
    volatile uint32_t DCCTL6; /* ADC Digital Comparator Control 6 */
    volatile uint32_t DCCTL7; /* ADC Digital Comparator Control 7 */
    volatile uint32_t Reserved8[8]; /* Reserved 8 */
    volatile uint32_t DCCMP0; /* ADC Digital Comparator Range 0 */
    volatile uint32_t DCCMP1; /* ADC Digital Comparator Range 1 */
    volatile uint32_t DCCMP2; /* ADC Digital Comparator Range 2 */
    volatile uint32_t DCCMP3; /* ADC Digital Comparator Range 3 */
    volatile uint32_t DCCMP4; /* ADC Digital Comparator Range 4 */
    volatile uint32_t DCCMP5; /* ADC Digital Comparator Range 5 */
    volatile uint32_t DCCMP6; /* ADC Digital Comparator Range 6 */
    volatile uint32_t DCCMP7; /* ADC Digital Comparator Range 7 */
    volatile uint32_t Reserved9[88]; /* Reserved 9 */
    volatile uint32_t PP; /* ADC Peripheral Properties */
    volatile uint32_t PC; /* ADC Peripheral Configuration */
    volatile uint32_t CC; /* ADC Clock Configuration */
} ADC_RegDef_t;

#define ADC0                            ((ADC_RegDef_t*) ADC0_BASE_ADDRESS)
#define ADC1                            ((ADC_RegDef_t*) ADC1_BASE_ADDRESS)

/******************************************** UART Peripheral Definition *********************************************/

#define UART0_BASE_ADDRESS					0x4000C000UL
#define UART1_BASE_ADDRESS					0x4000D000UL
#define UART2_BASE_ADDRESS					0x4000E000UL
#define UART3_BASE_ADDRESS					0x4000F000UL
#define UART4_BASE_ADDRESS					0x40010000UL
#define UART5_BASE_ADDRESS					0x40011000UL
#define UART6_BASE_ADDRESS					0x40012000UL
#define UART7_BASE_ADDRESS					0x40013000UL

/******************************************** UART Registers Definition **********************************************/

typedef struct
{
    volatile u32 DR;
    volatile u32 RSR;
    u32 Reserved[4];
    volatile u32 FR;
    u32 Reserved1;
    volatile u32 ILPR;
    volatile u32 IBRD;
    volatile u32 FBRD;
    volatile u32 LCRH;
    volatile u32 CTL;
    volatile u32 IFLS;
    volatile u32 IM;
    volatile u32 RIS;
    volatile u32 MIS;
    volatile u32 ICR;
    volatile u32 DMACTL;
} UART_RegDef_t;

#define UART0                              ((UART_RegDef_t*)UART0_BASE_ADDRESS)
#define UART1                              ((UART_RegDef_t*)UART1_BASE_ADDRESS)
#define UART2                              ((UART_RegDef_t*)UART2_BASE_ADDRESS)
#define UART3                              ((UART_RegDef_t*)UART3_BASE_ADDRESS)
#define UART4                              ((UART_RegDef_t*)UART4_BASE_ADDRESS)
#define UART5                              ((UART_RegDef_t*)UART5_BASE_ADDRESS)
#define UART6                              ((UART_RegDef_t*)UART6_BASE_ADDRESS)
#define UART7                              ((UART_RegDef_t*)UART7_BASE_ADDRESS)

/******************************************** PWM Base Definition ****************************************************/

#define PWM0_BASE_ADDRESS               0x40028000UL
#define PWM1_BASE_ADDRESS               0x40029000UL

/******************************************** PWM Register Definition ************************************************/

typedef struct
{
    volatile uint32_t CTL; /* PWM Master Control */
    volatile uint32_t SYNC; /* PWM Time Base Sync */
    volatile uint32_t ENABLE; /* PWM Output Enable */
    volatile uint32_t INVERT; /* PWM Output Inversion */
    volatile uint32_t FAULT; /* PWM Output Fault */
    volatile uint32_t INTEN; /* PWM Interrupt Enable */
    volatile uint32_t RIS; /* PWM Raw Interrupt Status */
    volatile uint32_t ISC; /* PWM Interrupt Status and Clear */
    volatile uint32_t STATUS; /* PWM Status */
    volatile uint32_t FAULTVAL; /* PWM Fault Condition Value */
    volatile uint32_t ENUPD; /* PWM Enable Update */
    volatile uint32_t RESERVED[5]; /* Reserved 1 */
    volatile uint32_t _0_CTL; /* PWM0 Control */
    volatile uint32_t _0_INTEN; /* PWM0 Interrupt and Trigger Enable */
    volatile uint32_t _0_RIS; /* PWM0 Raw Interrupt Status */
    volatile uint32_t _0_ISC; /* PWM0 Interrupt Status and Clear */
    volatile uint32_t _0_LOAD; /* PWM0 Load */
    volatile uint32_t _0_COUNT; /* PWM0 Counter */
    volatile uint32_t _0_CMPA; /* PWM0 Compare A */
    volatile uint32_t _0_CMPB; /* PWM0 Compare B */
    volatile uint32_t _0_GENA; /* PWM0 Generator A Control */
    volatile uint32_t _0_GENB; /* PWM0 Generator B Control */
    volatile uint32_t _0_DBCTL; /* PWM0 Dead-Band Control */
    volatile uint32_t _0_DBRISE; /* PWM0 Dead-Band Rising-Edge Delay */
    volatile uint32_t _0_DBFALL; /* PWM0 Dead-Band Falling-Edge-Delay */
    volatile uint32_t _0_FLTSRC0; /* PWM0 Fault Source 0 */
    volatile uint32_t _0_FLTSRC1; /* PWM0 Fault Source 1 */
    volatile uint32_t _0_MINFLTPER; /* PWM0 Minimum Fault Period */
    volatile uint32_t _1_CTL; /* PWM1 Control */
    volatile uint32_t _1_INTEN; /* PWM1 Interrupt and Trigger Enable */
    volatile uint32_t _1_RIS; /* PWM1 Raw Interrupt Status */
    volatile uint32_t _1_ISC; /* PWM1 Interrupt Status and Clear */
    volatile uint32_t _1_LOAD; /* PWM1 Load */
    volatile uint32_t _1_COUNT; /* PWM1 Counter */
    volatile uint32_t _1_CMPA; /* PWM1 Compare A */
    volatile uint32_t _1_CMPB; /* PWM1 Compare B */
    volatile uint32_t _1_GENA; /* PWM1 Generator A Control */
    volatile uint32_t _1_GENB; /* PWM1 Generator B Control */
    volatile uint32_t _1_DBCTL; /* PWM1 Dead-Band Control */
    volatile uint32_t _1_DBRISE; /* PWM1 Dead-Band Rising-Edge Delay */
    volatile uint32_t _1_DBFALL; /* PWM1 Dead-Band Falling-Edge-Delay */
    volatile uint32_t _1_FLTSRC0; /* PWM1 Fault Source 0 */
    volatile uint32_t _1_FLTSRC1; /* PWM1 Fault Source 1 */
    volatile uint32_t _1_MINFLTPER; /* PWM1 Minimum Fault Period */
    volatile uint32_t _2_CTL; /* PWM2 Control */
    volatile uint32_t _2_INTEN; /* PWM2 Interrupt and Trigger Enable */
    volatile uint32_t _2_RIS; /* PWM2 Raw Interrupt Status */
    volatile uint32_t _2_ISC; /* PWM2 Interrupt Status and Clear */
    volatile uint32_t _2_LOAD; /* PWM2 Load */
    volatile uint32_t _2_COUNT; /* PWM2 Counter */
    volatile uint32_t _2_CMPA; /* PWM2 Compare A */
    volatile uint32_t _2_CMPB; /* PWM2 Compare B */
    volatile uint32_t _2_GENA; /* PWM2 Generator A Control */
    volatile uint32_t _2_GENB; /* PWM2 Generator B Control */
    volatile uint32_t _2_DBCTL; /* PWM2 Dead-Band Control */
    volatile uint32_t _2_DBRISE; /* PWM2 Dead-Band Rising-Edge Delay */
    volatile uint32_t _2_DBFALL; /* PWM2 Dead-Band Falling-Edge-Delay */
    volatile uint32_t _2_FLTSRC0; /* PWM2 Fault Source 0 */
    volatile uint32_t _2_FLTSRC1; /* PWM2 Fault Source 1 */
    volatile uint32_t _2_MINFLTPER; /* PWM2 Minimum Fault Period */
    volatile uint32_t _3_CTL; /* PWM3 Control */
    volatile uint32_t _3_INTEN; /* PWM3 Interrupt and Trigger Enable */
    volatile uint32_t _3_RIS; /* PWM3 Raw Interrupt Status */
    volatile uint32_t _3_ISC; /* PWM3 Interrupt Status and Clear */
    volatile uint32_t _3_LOAD; /* PWM3 Load */
    volatile uint32_t _3_COUNT; /* PWM3 Counter */
    volatile uint32_t _3_CMPA; /* PWM3 Compare A */
    volatile uint32_t _3_CMPB; /* PWM3 Compare B */
    volatile uint32_t _3_GENA; /* PWM3 Generator A Control */
    volatile uint32_t _3_GENB; /* PWM3 Generator B Control */
    volatile uint32_t _3_DBCTL; /* PWM3 Dead-Band Control */
    volatile uint32_t _3_DBRISE; /* PWM3 Dead-Band Rising-Edge Delay */
    volatile uint32_t _3_DBFALL; /* PWM3 Dead-Band Falling-Edge-Delay */
    volatile uint32_t _3_FLTSRC0; /* PWM3 Fault Source 0 */
    volatile uint32_t _3_FLTSRC1; /* PWM3 Fault Source 1 */
    volatile uint32_t _3_MINFLTPER; /* PWM3 Minimum Fault Period */
    volatile uint32_t RESERVED2[432]; /* Reserved 2 */
    volatile uint32_t _0_FLTSEN; /* PWM0 Fault Pin Logic Sense */
    volatile uint32_t _0_FLTSTAT0; /* PWM0 Fault Status 0 */
    volatile uint32_t _0_FLTSTAT1; /* PWM0 Fault Status 1 */
    volatile uint32_t RESERVED3[29]; /* Reserved 3 */
    volatile uint32_t _1_FLTSEN; /* PWM1 Fault Pin Logic Sense */
    volatile uint32_t _1_FLTSTAT0; /* PWM1 Fault Status 0 */
    volatile uint32_t _1_FLTSTAT1; /* PWM1 Fault Status 1 */
    volatile uint32_t RESERVED4[30]; /* Reserved 4 */
    volatile uint32_t _2_FLTSTAT0; /* PWM2 Fault Status 0 */
    volatile uint32_t _2_FLTSTAT1; /* PWM2 Fault Status 1 */
    volatile uint32_t RESERVED5[30];
    volatile uint32_t _3_FLTSTAT0; /* PWM3 Fault Status 0 */
    volatile uint32_t _3_FLTSTAT1; /* PWM3 Fault Status 1 */
    volatile uint32_t RESERVED6[397]; /* Reserved 6 */
    volatile uint32_t PP; /* PWM Peripheral Properties */
} PWM_RegDef_t;

#define PWM0                            ((PWM_RegDef_t*) PWM0_BASE_ADDRESS)
#define PWM1                            ((PWM_RegDef_t*) PWM1_BASE_ADDRESS)

#endif	/*TM4C123XX_H*/
/**********************************************************************************************************************
 *  END OF FILE: TM4c123xx.h
 *********************************************************************************************************************/
