#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov  7 00:36:11 2023
# Process ID: 13849
# Current directory: /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01
# Command line: vivado
# Log file: /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/vivado.log
# Journal file: /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/vivado.jou
# Running On: mob-System-Product-Name, OS: Linux, CPU Frequency: 4030.906 MHz, CPU Physical cores: 8, Host memory: 67489 MB
#-----------------------------------------------------------
start_gui
open_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.xpr
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci]
convert_ips [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci] -sync -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.RX_LINE_RATE {3.366} \
  CONFIG.RX_REFCLK_FREQUENCY {149.6} \
  CONFIG.RX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
  CONFIG.TX_LINE_RATE {3.366} \
  CONFIG.TX_REFCLK_FREQUENCY {149.6} \
  CONFIG.TX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
] [get_ips vx1_phy_144]
set_property CONFIG.RX_COMMA_PRESET {K28.1} [get_ips vx1_phy_144]
set_property -dict [list \
  CONFIG.RX_MASTER_CHANNEL {X0Y31} \
  CONFIG.TX_MASTER_CHANNEL {X0Y0} \
] [get_ips vx1_phy_144]
set_property -dict [list \
  CONFIG.RX_LINE_RATE {3.5640} \
  CONFIG.RX_REFCLK_FREQUENCY {148.5} \
  CONFIG.RX_REFCLK_SOURCE {X0Y23 clk0+2 X0Y22 clk0+2 X0Y21 clk0+2 X0Y20 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
  CONFIG.TX_LINE_RATE {3.5640} \
  CONFIG.TX_REFCLK_FREQUENCY {148.5} \
  CONFIG.TX_REFCLK_SOURCE {X0Y23 clk0+2 X0Y22 clk0+2 X0Y21 clk0+2 X0Y20 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
] [get_ips vx1_phy_144]
add_files -norecurse /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci]
catch { config_ip_cache -export [get_ips -all vx1_phy_144] }
export_ip_user_files -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci]
launch_runs vx1_phy_144_synth_1 -jobs 8
wait_on_run vx1_phy_144_synth_1
export_simulation -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci] -directory /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/sim_scripts -ip_user_files_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files -ipstatic_source_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci]
catch { config_ip_cache -export [get_ips -all vx1_phy_136] }
export_ip_user_files -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci]
launch_runs vx1_phy_136_synth_1 -jobs 8
wait_on_run vx1_phy_136_synth_1
export_simulation -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -directory /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/sim_scripts -ip_user_files_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files -ipstatic_source_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
convert_ips [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -force -quiet
set_property CONFIG.RX_MASTER_CHANNEL {X0Y31} [get_ips vx1_phy]
generate_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
catch { config_ip_cache -export [get_ips -all vx1_phy] }
export_ip_user_files -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -no_script -sync -force -quiet
reset_run vx1_phy_synth_1
launch_runs vx1_phy_synth_1 -jobs 8
wait_on_run vx1_phy_synth_1
export_simulation -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -directory /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/sim_scripts -ip_user_files_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files -ipstatic_source_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.FREERUN_FREQUENCY {50} [get_ips vx1_phy_136]
generate_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci]
catch { config_ip_cache -export [get_ips -all vx1_phy_136] }
export_ip_user_files -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -no_script -sync -force -quiet
reset_run vx1_phy_136_synth_1
launch_runs vx1_phy_136_synth_1 -jobs 8
wait_on_run vx1_phy_136_synth_1
export_simulation -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -directory /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/sim_scripts -ip_user_files_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files -ipstatic_source_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.FREERUN_FREQUENCY {50} \
  CONFIG.RX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
  CONFIG.TX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
] [get_ips vx1_phy_144]
generate_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci]
catch { config_ip_cache -export [get_ips -all vx1_phy_144] }
export_ip_user_files -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci] -no_script -sync -force -quiet
reset_run vx1_phy_144_synth_1
launch_runs vx1_phy_144_synth_1 -jobs 8
wait_on_run vx1_phy_144_synth_1
export_simulation -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci] -directory /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/sim_scripts -ip_user_files_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files -ipstatic_source_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.FREERUN_FREQUENCY {50} \
  CONFIG.RX_LINE_RATE {3.378375} \
  CONFIG.RX_REFCLK_FREQUENCY {148.5} \
  CONFIG.RX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
  CONFIG.TX_LINE_RATE {3.378375} \
  CONFIG.TX_REFCLK_FREQUENCY {148.5} \
  CONFIG.TX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
] [get_ips vx1_phy_136]
generate_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci]
catch { config_ip_cache -export [get_ips -all vx1_phy_136] }
export_ip_user_files -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -no_script -sync -force -quiet
reset_run vx1_phy_136_synth_1
launch_runs vx1_phy_136_synth_1 -jobs 8
wait_on_run vx1_phy_136_synth_1
export_simulation -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -directory /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/sim_scripts -ip_user_files_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files -ipstatic_source_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vid_phy_controller:2.2 vid_phy_controller_0
endgroup
undo
save_bd_design
close_bd_design [get_bd_designs CPU_block]
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset vx1_phy_136] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci]
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset vx1_phy_144] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci]
set_property is_enabled false [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci]
set_property is_enabled false [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset clk_wiz_0] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset rx_fifo] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset vx1_phy] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset vx1_vid_ila] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset vx1_vio_0] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
current_hw_device [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xcku11p_0] -mem_dev [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
save_wave_config {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
reset_run synth_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd] -sync -no_script -force -quiet
export_ip_user_files -of_objects  [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/imports/VXONE_V01/archive_project_summary.txt] -no_script -reset -force -quiet
remove_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/imports/VXONE_V01/archive_project_summary.txt
file delete -force /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/imports/VXONE_V01/archive_project_summary.txt
export_ip_user_files -of_objects  [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/archive_project_summary.txt] -no_script -reset -force -quiet
remove_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/archive_project_summary.txt
export_ip_user_files -of_objects  [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci] -no_script -reset -force -quiet
remove_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136/vx1_phy_136.xci
file delete -force /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_136
file delete -force /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.gen/sources_1/ip/vx1_phy_136
export_ip_user_files -of_objects  [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci] -no_script -reset -force -quiet
remove_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144/vx1_phy_144.xci
file delete -force /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy_144
file delete -force /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.gen/sources_1/ip/vx1_phy_144
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd] -sync -no_script -force -quiet
reset_run synth_1
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
current_hw_device [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xcku11p_0] -mem_dev [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd] -sync -no_script -force -quiet
reset_run synth_1
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
set_property is_enabled false [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
convert_ips [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq16'u0 [get_hw_probes vx1_debug/line_num -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq16'u1 [get_hw_probes vx1_debug/line_num -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq32'bXXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX_XXXX [get_hw_probes vx1_debug/vid_rx_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq32'hXXXX_XXXX [get_hw_probes vx1_debug/vid_rx_vs -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq16'u0 [get_hw_probes vx1_debug/pixel_num -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq16'u1 [get_hw_probes vx1_debug/pixel_num -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property CONTROL.TRIGGER_CONDITION AND [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd] -sync -no_script -force -quiet
reset_run synth_1
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
set_property is_enabled true [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_tx_tpg_en -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_tx_tpg_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
set_property -dict [list \
  CONFIG.FREERUN_FREQUENCY {50} \
  CONFIG.RX_LINE_RATE {3.564} \
  CONFIG.RX_REFCLK_FREQUENCY {148.5} \
  CONFIG.RX_REFCLK_SOURCE {X0Y23 clk0+2 X0Y22 clk0+2 X0Y21 clk0+2 X0Y20 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
  CONFIG.TX_LINE_RATE {3.564} \
  CONFIG.TX_REFCLK_FREQUENCY {148.5} \
  CONFIG.TX_REFCLK_SOURCE {X0Y23 clk0+2 X0Y22 clk0+2 X0Y21 clk0+2 X0Y20 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
] [get_ips vx1_phy]
generate_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
catch { config_ip_cache -export [get_ips -all vx1_phy] }
export_ip_user_files -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
launch_runs vx1_phy_synth_1 -jobs 8
wait_on_run vx1_phy_synth_1
export_simulation -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -directory /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/sim_scripts -ip_user_files_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files -ipstatic_source_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property -dict [list \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_RESET {true} \
] [get_ips clk_wiz_0]
generate_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/sim_scripts -ip_user_files_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files -ipstatic_source_dir /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.ip_user_files/ipstatic -lib_map_path [list {modelsim=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/modelsim} {questa=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/questa} {xcelium=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/xcelium} {vcs=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/vcs} {riviera=/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_cable_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_cable_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
reset_run synth_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset clk_wiz_0] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset vx1_phy] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd] -sync -no_script -force -quiet
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property OUTPUT_VALUE 8 [get_hw_probes vio_rx_ch_sel -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_rx_ch_sel} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property OUTPUT_VALUE 9 [get_hw_probes vio_rx_ch_sel -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_rx_ch_sel} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes vio_rx_ch_sel -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_rx_ch_sel} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property OUTPUT_VALUE 8 [get_hw_probes vio_rx_ch_sel -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_rx_ch_sel} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes vio_rx_ch_sel -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_rx_ch_sel} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
set_property is_enabled false [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
set_property -dict [list \
  CONFIG.FREERUN_FREQUENCY {50} \
  CONFIG.RX_LINE_RATE {2.97} \
  CONFIG.RX_REFCLK_FREQUENCY {148.5} \
  CONFIG.RX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
  CONFIG.TX_LINE_RATE {2.97} \
  CONFIG.TX_REFCLK_FREQUENCY {148.5} \
  CONFIG.TX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
] [get_ips vx1_phy]
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -no_script -force -quiet
set_property -dict [list \
  CONFIG.FREERUN_FREQUENCY {50} \
  CONFIG.RX_LINE_RATE {3.564} \
  CONFIG.RX_REFCLK_FREQUENCY {148.5} \
  CONFIG.RX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
  CONFIG.TX_LINE_RATE {3.564} \
  CONFIG.TX_REFCLK_FREQUENCY {148.5} \
  CONFIG.TX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
] [get_ips vx1_phy]
set_property -dict [list \
  CONFIG.FREERUN_FREQUENCY {50} \
  CONFIG.RX_LINE_RATE {3.378375} \
  CONFIG.RX_REFCLK_FREQUENCY {148.5} \
  CONFIG.RX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
  CONFIG.TX_LINE_RATE {3.378375} \
  CONFIG.TX_REFCLK_FREQUENCY {148.5} \
  CONFIG.TX_REFCLK_SOURCE {X0Y31 clk0-1 X0Y30 clk0-1 X0Y29 clk0-1 X0Y28 clk0-1 X0Y23 clk0+1 X0Y22 clk0+1 X0Y21 clk0+1 X0Y20 clk0+1 X0Y19 clk0+2 X0Y18 clk0+2 X0Y17 clk0+2 X0Y16 clk0+2 X0Y15 clk0-1 X0Y14 clk0-1 X0Y13 clk0-1 X0Y12 clk0-1 X0Y7 clk0+1 X0Y6 clk0+1 X0Y5 clk0+1 X0Y4 clk0+1 X0Y3 clk0+2 X0Y2 clk0+2 X0Y1 clk0+2 X0Y0 clk0+2} \
] [get_ips vx1_phy]
reset_run synth_1
set_property is_enabled true [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {118.7} \
  CONFIG.CLKOUT1_DRIVES {No_buffer} \
  CONFIG.CLKOUT1_JITTER {261.758} \
  CONFIG.CLKOUT1_PHASE_ERROR {410.046} \
  CONFIG.CLKOUT2_DRIVES {Buffer} \
  CONFIG.CLKOUT3_DRIVES {Buffer} \
  CONFIG.CLKOUT4_DRIVES {Buffer} \
  CONFIG.CLKOUT5_DRIVES {Buffer} \
  CONFIG.CLKOUT6_DRIVES {Buffer} \
  CONFIG.CLKOUT7_DRIVES {Buffer} \
  CONFIG.FEEDBACK_SOURCE {FDBK_ONCHIP} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {103.125} \
  CONFIG.MMCM_CLKIN1_PERIOD {11.871} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.625} \
  CONFIG.MMCM_COMPENSATION {AUTO} \
  CONFIG.MMCM_DIVCLK_DIVIDE {8} \
  CONFIG.OPTIMIZE_CLOCKING_STRUCTURE_EN {false} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIM_IN_FREQ {84.24} \
  CONFIG.PRIM_SOURCE {No_buffer} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_RESET {true} \
] [get_ips clk_wiz_0]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
open_bd_design {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd}
close_bd_design [get_bd_designs CPU_block]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property FULL_PROBES.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.ltx} [get_hw_devices xcku11p_0]
set_property PROGRAM.FILE {/mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.runs/impl_1/board_top.bit} [get_hw_devices xcku11p_0]
program_hw_devices [get_hw_devices xcku11p_0]
refresh_hw_device [lindex [get_hw_devices xcku11p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes vio_gt_loopback -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
commit_hw_vio [get_hw_probes {vio_gt_loopback} -of_objects [get_hw_vios -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_vio"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku11p_0] -filter {CELL_NAME=~"vx1_debug/vx1_vid_ila"}]]
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset clk_wiz_0] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/rx_fifo/rx_fifo.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset vx1_phy] /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_phy/vx1_phy.xci]
update_compile_order -fileset sources_1
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vid_ila/vx1_vid_ila.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/ip/vx1_vio_0/vx1_vio_0.xci] -sync -no_script -force -quiet
reset_target all [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd]
export_ip_user_files -of_objects  [get_files  /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01/VXONE_V01.srcs/sources_1/bd/CPU_block/CPU_block.bd] -sync -no_script -force -quiet
reset_run synth_1
archive_project /mnt/d/mob/WorkBackUp/vxone/FPGA/VXONE_V01.xpr.zip -force -exclude_run_results
