{
  "name": "sonata",
  "devices": [
    {
      "name": "SRAM",
      "type": "mem",
      "entries": 131072,
      "sw_writable": true,
      "sw_readable": true,
      "width": 8,
      "offset": 1048576,
      "size": 131072,
      "integrity_bypass": false
    },
    {
      "name": "GPIO",
      "type": "device",
      "type_name": "gpio",
      "offsets": [
        2147483648
      ],
      "size": 96,
      "interfaces": [
        {
          "name": "gpio",
          "regs": [
            {
              "name": "OUT",
              "type": "reg",
              "type_name": "OUT",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "OUT",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN",
              "type": "reg",
              "type_name": "IN",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "IN",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN_DBNC",
              "type": "reg",
              "type_name": "IN_DBNC",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "DBNC.",
                  "parent_name": "IN_DBNC",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "OUTPUT_ENABLE",
              "type": "reg",
              "type_name": "OUTPUT_ENABLE",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "val",
                  "parent_name": "OUTPUT_ENABLE",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            }
          ],
          "windows": [],
          "addr_width": 4,
          "num_regs": 4,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        },
        {
          "name": "gpio_rpi",
          "regs": [
            {
              "name": "OUT",
              "type": "reg",
              "type_name": "OUT",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "OUT",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN",
              "type": "reg",
              "type_name": "IN",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "IN",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN_DBNC",
              "type": "reg",
              "type_name": "IN_DBNC",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "DBNC.",
                  "parent_name": "IN_DBNC",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "OUTPUT_ENABLE",
              "type": "reg",
              "type_name": "OUTPUT_ENABLE",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "val",
                  "parent_name": "OUTPUT_ENABLE",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            }
          ],
          "windows": [],
          "addr_width": 4,
          "num_regs": 4,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        },
        {
          "name": "gpio_arduino",
          "regs": [
            {
              "name": "OUT",
              "type": "reg",
              "type_name": "OUT",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "OUT",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN",
              "type": "reg",
              "type_name": "IN",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "IN",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN_DBNC",
              "type": "reg",
              "type_name": "IN_DBNC",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "DBNC.",
                  "parent_name": "IN_DBNC",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "OUTPUT_ENABLE",
              "type": "reg",
              "type_name": "OUTPUT_ENABLE",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "val",
                  "parent_name": "OUTPUT_ENABLE",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            }
          ],
          "windows": [],
          "addr_width": 4,
          "num_regs": 4,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        },
        {
          "name": "gpio_pmod",
          "regs": [
            {
              "name": "OUT",
              "type": "reg",
              "type_name": "OUT",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "OUT",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN",
              "type": "reg",
              "type_name": "IN",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "IN",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN_DBNC",
              "type": "reg",
              "type_name": "IN_DBNC",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "DBNC.",
                  "parent_name": "IN_DBNC",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "OUTPUT_ENABLE",
              "type": "reg",
              "type_name": "OUTPUT_ENABLE",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "val",
                  "parent_name": "OUTPUT_ENABLE",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            }
          ],
          "windows": [],
          "addr_width": 4,
          "num_regs": 4,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        },
        {
          "name": "gpio_pmodc",
          "regs": [
            {
              "name": "OUT",
              "type": "reg",
              "type_name": "OUT",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "OUT",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN",
              "type": "reg",
              "type_name": "IN",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "Pins.",
                  "parent_name": "IN",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "IN_DBNC",
              "type": "reg",
              "type_name": "IN_DBNC",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "DBNC.",
                  "parent_name": "IN_DBNC",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "OUTPUT_ENABLE",
              "type": "reg",
              "type_name": "OUTPUT_ENABLE",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "PINS",
                  "type": "field",
                  "type_name": "PINS",
                  "desc": "val",
                  "parent_name": "OUTPUT_ENABLE",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            }
          ],
          "windows": [],
          "addr_width": 4,
          "num_regs": 4,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        }
      ],
      "alerts": [],
      "pads": [
        {
          "name": "ios",
          "type": "PadInOut",
          "width": 32,
          "combine": "Mux"
        },
        {
          "name": "ios_rpi",
          "type": "PadInOut",
          "width": 32,
          "combine": "Mux"
        },
        {
          "name": "ios_arduino",
          "type": "PadInOut",
          "width": 32,
          "combine": "Mux"
        },
        {
          "name": "ios_pmod0",
          "type": "PadInOut",
          "width": 32,
          "combine": "Mux"
        },
        {
          "name": "ios_pmod1",
          "type": "PadInOut",
          "width": 32,
          "combine": "Mux"
        },
        {
          "name": "ios_pmodc",
          "type": "PadInOut",
          "width": 32,
          "combine": "Mux"
        }
      ],
      "interrupts": []
    },
    {
      "name": "PWM",
      "type": "device",
      "type_name": "pwm",
      "offsets": [
        2147487744
      ],
      "size": 8,
      "interfaces": [
        {
          "regs": [
            {
              "name": "WIDTH",
              "type": "reg",
              "type_name": "WIDTH",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "value",
                  "type": "field",
                  "type_name": "value",
                  "desc": "Pwm width.",
                  "parent_name": "WIDTH",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "COUNTER",
              "type": "reg",
              "type_name": "COUNTER",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "value",
                  "type": "field",
                  "type_name": "value",
                  "desc": "Pwm counter.",
                  "parent_name": "COUNTER",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            }
          ],
          "windows": [],
          "addr_width": 3,
          "num_regs": 2,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        }
      ],
      "alerts": [],
      "pads": [
        {
          "name": "out",
          "type": "PadOutput",
          "width": 7
        }
      ],
      "interrupts": []
    },
    {
      "name": "XADC",
      "type": "device",
      "type_name": "xadc",
      "offsets": [
        2147528704
      ],
      "size": 71,
      "interfaces": [
        {
          "regs": [
            {
              "name": "CONFIG",
              "type": "reg",
              "type_name": "CONFIG",
              "desc": "",
              "width": 8,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                64,
                65,
                66
              ],
              "is_multireg": true,
              "fields": [
                {
                  "name": "cfg",
                  "type": "field",
                  "type_name": "cfg",
                  "desc": "",
                  "parent_name": "CONFIG",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 0,
              "sw_write_en": false,
              "bitmask": 1,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "TEST_REG",
              "type": "reg",
              "type_name": "TEST_REG",
              "desc": "",
              "width": 8,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                67,
                68,
                69,
                70
              ],
              "is_multireg": true,
              "fields": [
                {
                  "name": "tr",
                  "type": "field",
                  "type_name": "tr",
                  "desc": "",
                  "parent_name": "TEST_REG",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 0,
              "sw_write_en": false,
              "bitmask": 1,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            }
          ],
          "windows": [],
          "addr_width": 7,
          "num_regs": 7,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        }
      ],
      "alerts": [],
      "pads": [],
      "interrupts": []
    },
    {
      "name": "TIMER",
      "type": "device",
      "type_name": "timer",
      "offsets": [
        2147745792
      ],
      "size": 16,
      "interfaces": [
        {
          "regs": [
            {
              "name": "MTIMEL",
              "type": "reg",
              "type_name": "MTIMEL",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "VALUE",
                  "type": "field",
                  "type_name": "VALUE",
                  "desc": "mtime low",
                  "parent_name": "MTIMEL",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "MTIMEH",
              "type": "reg",
              "type_name": "MTIMEH",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "VALUE",
                  "type": "field",
                  "type_name": "VALUE",
                  "desc": "mtime high",
                  "parent_name": "MTIMEH",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "MTIMECMPL",
              "type": "reg",
              "type_name": "MTIMECMPL",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "value",
                  "type": "field",
                  "type_name": "value",
                  "desc": "mtime cmp low",
                  "parent_name": "MTIMECMPL",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "MTIMECMPH",
              "type": "reg",
              "type_name": "MTIMECMPH",
              "desc": "",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "value",
                  "type": "field",
                  "type_name": "value",
                  "desc": "mtime cmp high",
                  "parent_name": "MTIMECMPH",
                  "lsb": 0,
                  "msb": 31,
                  "width": 32,
                  "bitmask": 4294967295,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            }
          ],
          "windows": [],
          "addr_width": 4,
          "num_regs": 4,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        }
      ],
      "alerts": [],
      "pads": [],
      "interrupts": []
    },
    {
      "name": "uart",
      "type": "device",
      "type_name": "uart",
      "parameters": [
        {
          "name": "RxFifoDepth",
          "type": "int",
          "value": 8
        },
        {
          "name": "TxFifoDepth",
          "type": "int",
          "value": 8
        },
        {
          "name": "NumAlerts",
          "type": "int",
          "value": 1
        }
      ],
      "offsets": [
        2148532224,
        2148536320,
        2148540416
      ],
      "size": 4096,
      "interfaces": [
        {
          "regs": [
            {
              "name": "INTR_STATE",
              "type": "reg",
              "type_name": "INTR_STATE",
              "desc": "Interrupt State Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "raised if the transmit FIFO is past the high-water mark.",
                  "parent_name": "INTR_STATE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "raised if the receive FIFO is past the high-water mark.",
                  "parent_name": "INTR_STATE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_DONE",
                  "type": "field",
                  "type_name": "TX_DONE",
                  "desc": "raised if the transmit FIFO has emptied and no transmit is ongoing.",
                  "parent_name": "INTR_STATE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "RX_OVERFLOW",
                  "type": "field",
                  "type_name": "RX_OVERFLOW",
                  "desc": "raised if the receive FIFO has overflowed.",
                  "parent_name": "INTR_STATE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "RX_FRAME_ERR",
                  "type": "field",
                  "type_name": "RX_FRAME_ERR",
                  "desc": "raised if a framing error has been detected on receive.",
                  "parent_name": "INTR_STATE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "RX_BREAK_ERR",
                  "type": "field",
                  "type_name": "RX_BREAK_ERR",
                  "desc": "raised if break condition has been detected on receive.",
                  "parent_name": "INTR_STATE",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "RX_TIMEOUT",
                  "type": "field",
                  "type_name": "RX_TIMEOUT",
                  "desc": "raised if RX FIFO has characters remaining in the FIFO without beingretrieved for the programmed time period.",
                  "parent_name": "INTR_STATE",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "RX_PARITY_ERR",
                  "type": "field",
                  "type_name": "RX_PARITY_ERR",
                  "desc": "raised if the receiver has detected a parity error.",
                  "parent_name": "INTR_STATE",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "raised if the transmit FIFO is empty.",
                  "parent_name": "INTR_STATE",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 8,
              "sw_write_en": false,
              "bitmask": 511,
              "reset": 257,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 259,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_ENABLE",
              "type": "reg",
              "type_name": "INTR_ENABLE",
              "desc": "Interrupt Enable Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_watermark is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_watermark is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_DONE",
                  "type": "field",
                  "type_name": "TX_DONE",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_done is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_OVERFLOW",
                  "type": "field",
                  "type_name": "RX_OVERFLOW",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_overflow is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_FRAME_ERR",
                  "type": "field",
                  "type_name": "RX_FRAME_ERR",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_frame_err is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_BREAK_ERR",
                  "type": "field",
                  "type_name": "RX_BREAK_ERR",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_break_err is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_TIMEOUT",
                  "type": "field",
                  "type_name": "RX_TIMEOUT",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_timeout is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_PARITY_ERR",
                  "type": "field",
                  "type_name": "RX_PARITY_ERR",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_parity_err is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_empty is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 8,
              "sw_write_en": false,
              "bitmask": 511,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_TEST",
              "type": "reg",
              "type_name": "INTR_TEST",
              "desc": "Interrupt Test Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Write 1 to force !!INTR_STATE.tx_watermark to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Write 1 to force !!INTR_STATE.rx_watermark to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_DONE",
                  "type": "field",
                  "type_name": "TX_DONE",
                  "desc": "Write 1 to force !!INTR_STATE.tx_done to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_OVERFLOW",
                  "type": "field",
                  "type_name": "RX_OVERFLOW",
                  "desc": "Write 1 to force !!INTR_STATE.rx_overflow to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_FRAME_ERR",
                  "type": "field",
                  "type_name": "RX_FRAME_ERR",
                  "desc": "Write 1 to force !!INTR_STATE.rx_frame_err to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_BREAK_ERR",
                  "type": "field",
                  "type_name": "RX_BREAK_ERR",
                  "desc": "Write 1 to force !!INTR_STATE.rx_break_err to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_TIMEOUT",
                  "type": "field",
                  "type_name": "RX_TIMEOUT",
                  "desc": "Write 1 to force !!INTR_STATE.rx_timeout to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_PARITY_ERR",
                  "type": "field",
                  "type_name": "RX_PARITY_ERR",
                  "desc": "Write 1 to force !!INTR_STATE.rx_parity_err to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Write 1 to force !!INTR_STATE.tx_empty to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 8,
              "sw_write_en": false,
              "bitmask": 511,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CTRL",
              "type": "reg",
              "type_name": "CTRL",
              "desc": "UART control register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                16
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX",
                  "type": "field",
                  "type_name": "TX",
                  "desc": "TX enable",
                  "parent_name": "CTRL",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX",
                  "type": "field",
                  "type_name": "RX",
                  "desc": "RX enable",
                  "parent_name": "CTRL",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "NF",
                  "type": "field",
                  "type_name": "NF",
                  "desc": "RX noise filter enable.If the noise filter is enabled, RX line goes through the 3-taprepetition code. It ignores single IP clock period noise.",
                  "parent_name": "CTRL",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SLPBK",
                  "type": "field",
                  "type_name": "SLPBK",
                  "desc": "System loopback enable.If this bit is turned on, any outgoing bits to TX are received through RX.See Block Diagram. Note that the TX line goes 1 if System loopback is enabled.",
                  "parent_name": "CTRL",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "LLPBK",
                  "type": "field",
                  "type_name": "LLPBK",
                  "desc": "Line loopback enable.If this bit is turned on, incoming bits are forwarded to TX for testing purpose.See Block Diagram. Note that the internal design sees RX value as 1 always if lineloopback is enabled.",
                  "parent_name": "CTRL",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "PARITY_EN",
                  "type": "field",
                  "type_name": "PARITY_EN",
                  "desc": "If true, parity is enabled in both RX and TX directions.",
                  "parent_name": "CTRL",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "PARITY_ODD",
                  "type": "field",
                  "type_name": "PARITY_ODD",
                  "desc": "If PARITY_EN is true, this determines the type, 1 for odd parity, 0 for even.",
                  "parent_name": "CTRL",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RXBLVL",
                  "type": "field",
                  "type_name": "RXBLVL",
                  "desc": "Trigger level for RX break detection. Sets the number of charactertimes the line must be low to detect a break.",
                  "parent_name": "CTRL",
                  "lsb": 8,
                  "msb": 9,
                  "width": 2,
                  "bitmask": 768,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "NCO",
                  "type": "field",
                  "type_name": "NCO",
                  "desc": "BAUD clock rate control.",
                  "parent_name": "CTRL",
                  "lsb": 16,
                  "msb": 31,
                  "width": 16,
                  "bitmask": 4294901760,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294902775,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "STATUS",
              "type": "reg",
              "type_name": "STATUS",
              "desc": "UART live status register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": true,
              "offsets": [
                20
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TXFULL",
                  "type": "field",
                  "type_name": "TXFULL",
                  "desc": "TX buffer is full",
                  "parent_name": "STATUS",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RXFULL",
                  "type": "field",
                  "type_name": "RXFULL",
                  "desc": "RX buffer is full",
                  "parent_name": "STATUS",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TXEMPTY",
                  "type": "field",
                  "type_name": "TXEMPTY",
                  "desc": "TX FIFO is empty",
                  "parent_name": "STATUS",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TXIDLE",
                  "type": "field",
                  "type_name": "TXIDLE",
                  "desc": "TX FIFO is empty and all bits have been transmitted",
                  "parent_name": "STATUS",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RXIDLE",
                  "type": "field",
                  "type_name": "RXIDLE",
                  "desc": "RX is idle",
                  "parent_name": "STATUS",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RXEMPTY",
                  "type": "field",
                  "type_name": "RXEMPTY",
                  "desc": "RX FIFO is empty",
                  "parent_name": "STATUS",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 5,
              "sw_write_en": false,
              "bitmask": 63,
              "reset": 60,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 63,
                "is_homogeneous": false
              }
            },
            {
              "name": "RDATA",
              "type": "reg",
              "type_name": "RDATA",
              "desc": "UART read data",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": true,
              "offsets": [
                24
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RDATA",
                  "type": "field",
                  "type_name": "RDATA",
                  "desc": "",
                  "parent_name": "RDATA",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "WDATA",
              "type": "reg",
              "type_name": "WDATA",
              "desc": "UART write data",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                28
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "WDATA",
                  "type": "field",
                  "type_name": "WDATA",
                  "desc": "",
                  "parent_name": "WDATA",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "FIFO_CTRL",
              "type": "reg",
              "type_name": "FIFO_CTRL",
              "desc": "UART FIFO control register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                32
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RXRST",
                  "type": "field",
                  "type_name": "RXRST",
                  "desc": "RX fifo reset. Write 1 to the register resets RX_FIFO. Read returns 0",
                  "parent_name": "FIFO_CTRL",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TXRST",
                  "type": "field",
                  "type_name": "TXRST",
                  "desc": "TX fifo reset. Write 1 to the register resets TX_FIFO. Read returns 0",
                  "parent_name": "FIFO_CTRL",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RXILVL",
                  "type": "field",
                  "type_name": "RXILVL",
                  "desc": "Trigger level for RX interrupts. If the FIFO depth is greater than or equal tothe setting, it raises rx_watermark interrupt.",
                  "parent_name": "FIFO_CTRL",
                  "lsb": 2,
                  "msb": 4,
                  "width": 3,
                  "bitmask": 28,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TXILVL",
                  "type": "field",
                  "type_name": "TXILVL",
                  "desc": "Trigger level for TX interrupts. If the FIFO depth is less than the setting, itraises tx_watermark interrupt.",
                  "parent_name": "FIFO_CTRL",
                  "lsb": 5,
                  "msb": 7,
                  "width": 3,
                  "bitmask": 224,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "FIFO_STATUS",
              "type": "reg",
              "type_name": "FIFO_STATUS",
              "desc": "UART FIFO status register",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                36
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TXLVL",
                  "type": "field",
                  "type_name": "TXLVL",
                  "desc": "Current fill level of TX fifo",
                  "parent_name": "FIFO_STATUS",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RXLVL",
                  "type": "field",
                  "type_name": "RXLVL",
                  "desc": "Current fill level of RX fifo",
                  "parent_name": "FIFO_STATUS",
                  "lsb": 16,
                  "msb": 23,
                  "width": 8,
                  "bitmask": 16711680,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 23,
              "sw_write_en": false,
              "bitmask": 16711935,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 7,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 3,
                "is_homogeneous": false
              }
            },
            {
              "name": "OVRD",
              "type": "reg",
              "type_name": "OVRD",
              "desc": "TX pin override control. Gives direct SW control over TX pin state",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                40
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TXEN",
                  "type": "field",
                  "type_name": "TXEN",
                  "desc": "Enable TX pin override control",
                  "parent_name": "OVRD",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TXVAL",
                  "type": "field",
                  "type_name": "TXVAL",
                  "desc": "Write to set the value of the TX pin",
                  "parent_name": "OVRD",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 1,
              "sw_write_en": false,
              "bitmask": 3,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "VAL",
              "type": "reg",
              "type_name": "VAL",
              "desc": "UART oversampled values",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                44
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX",
                  "type": "field",
                  "type_name": "RX",
                  "desc": "Last 16 oversampled values of RX. Most recent bit is bit 0, oldest 15.",
                  "parent_name": "VAL",
                  "lsb": 0,
                  "msb": 15,
                  "width": 16,
                  "bitmask": 65535,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 15,
              "sw_write_en": false,
              "bitmask": 65535,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 3,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "TIMEOUT_CTRL",
              "type": "reg",
              "type_name": "TIMEOUT_CTRL",
              "desc": "UART RX timeout control",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                48
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "VAL",
                  "type": "field",
                  "type_name": "VAL",
                  "desc": "RX timeout value in UART bit times",
                  "parent_name": "TIMEOUT_CTRL",
                  "lsb": 0,
                  "msb": 23,
                  "width": 24,
                  "bitmask": 16777215,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "EN",
                  "type": "field",
                  "type_name": "EN",
                  "desc": "Enable RX timeout feature",
                  "parent_name": "TIMEOUT_CTRL",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 2164260863,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            }
          ],
          "windows": [],
          "addr_width": 6,
          "num_regs": 13,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": [
            "FATAL_FAULT"
          ]
        }
      ],
      "alerts": [
        "FATAL_FAULT"
      ],
      "pads": [
        {
          "name": "rx",
          "type": "PadInput",
          "width": 1
        },
        {
          "name": "tx",
          "type": "PadOutput",
          "width": 1
        }
      ],
      "interrupts": [
        {
          "name": "tx_watermark",
          "type": "Interrupt"
        },
        {
          "name": "rx_watermark",
          "type": "Interrupt"
        },
        {
          "name": "tx_empty",
          "type": "Interrupt"
        },
        {
          "name": "rx_overflow",
          "type": "Interrupt"
        },
        {
          "name": "rx_frame_err",
          "type": "Interrupt"
        },
        {
          "name": "rx_break_err",
          "type": "Interrupt"
        },
        {
          "name": "rx_timeout",
          "type": "Interrupt"
        },
        {
          "name": "rx_parity_err",
          "type": "Interrupt"
        }
      ]
    },
    {
      "name": "I2C",
      "type": "device",
      "type_name": "i2c",
      "parameters": [
        {
          "name": "FifoDepth",
          "type": "int",
          "value": 8
        },
        {
          "name": "AcqFifoDepth",
          "type": "int",
          "value": 8
        },
        {
          "name": "NumAlerts",
          "type": "int",
          "value": 1
        }
      ],
      "offsets": [
        2149580800,
        2149584896
      ],
      "size": 4096,
      "interfaces": [
        {
          "regs": [
            {
              "name": "INTR_STATE",
              "type": "reg",
              "type_name": "INTR_STATE",
              "desc": "Interrupt State Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "FMT_THRESHOLD",
                  "type": "field",
                  "type_name": "FMT_THRESHOLD",
                  "desc": "host mode interrupt: asserted whilst the FMT FIFO level is below the low threshold. This is a level status interrupt.",
                  "parent_name": "INTR_STATE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_THRESHOLD",
                  "type": "field",
                  "type_name": "RX_THRESHOLD",
                  "desc": "host mode interrupt: asserted whilst the RX FIFO level is above the high threshold. This is a level status interrupt.",
                  "parent_name": "INTR_STATE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "ACQ_THRESHOLD",
                  "type": "field",
                  "type_name": "ACQ_THRESHOLD",
                  "desc": "target mode interrupt: asserted whilst the ACQ FIFO level is above the high threshold. This is a level status interrupt.",
                  "parent_name": "INTR_STATE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_OVERFLOW",
                  "type": "field",
                  "type_name": "RX_OVERFLOW",
                  "desc": "host mode interrupt: raised if the RX FIFO has overflowed.",
                  "parent_name": "INTR_STATE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "CONTROLLER_HALT",
                  "type": "field",
                  "type_name": "CONTROLLER_HALT",
                  "desc": "host mode interrupt: raised if the controller FSM is halted, such as on an unexpected NACK or lost arbitration.Check !!CONTROLLER_EVENTS for the reason.The interrupt will be released when the bits in !!CONTROLLER_EVENTS are cleared.",
                  "parent_name": "INTR_STATE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "SCL_INTERFERENCE",
                  "type": "field",
                  "type_name": "SCL_INTERFERENCE",
                  "desc": "host mode interrupt: raised if the SCL line drops early (not supported without clock synchronization).",
                  "parent_name": "INTR_STATE",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "SDA_INTERFERENCE",
                  "type": "field",
                  "type_name": "SDA_INTERFERENCE",
                  "desc": "host mode interrupt: raised if the SDA line goes low when host is trying to assert high",
                  "parent_name": "INTR_STATE",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "STRETCH_TIMEOUT",
                  "type": "field",
                  "type_name": "STRETCH_TIMEOUT",
                  "desc": "host mode interrupt: raised if target stretches the clock beyond the allowed timeout period",
                  "parent_name": "INTR_STATE",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "SDA_UNSTABLE",
                  "type": "field",
                  "type_name": "SDA_UNSTABLE",
                  "desc": "host mode interrupt: raised if the target does not assert a constant value of SDA during transmission.",
                  "parent_name": "INTR_STATE",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "CMD_COMPLETE",
                  "type": "field",
                  "type_name": "CMD_COMPLETE",
                  "desc": "host and target mode interrupt.In host mode, raised if the host issues a repeated START or terminates the transaction by issuing STOP.In target mode, raised if the external host issues a STOP or repeated START.",
                  "parent_name": "INTR_STATE",
                  "lsb": 9,
                  "msb": 9,
                  "width": 1,
                  "bitmask": 512,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "TX_STRETCH",
                  "type": "field",
                  "type_name": "TX_STRETCH",
                  "desc": "target mode interrupt: raised if the target is stretching clocks for a read command. This is a level status interrupt.",
                  "parent_name": "INTR_STATE",
                  "lsb": 10,
                  "msb": 10,
                  "width": 1,
                  "bitmask": 1024,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_THRESHOLD",
                  "type": "field",
                  "type_name": "TX_THRESHOLD",
                  "desc": "target mode interrupt: asserted whilst the TX FIFO level is below the low threshold. This is a level status interrupt.",
                  "parent_name": "INTR_STATE",
                  "lsb": 11,
                  "msb": 11,
                  "width": 1,
                  "bitmask": 2048,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "ACQ_STRETCH",
                  "type": "field",
                  "type_name": "ACQ_STRETCH",
                  "desc": "target mode interrupt: raised if the target is stretching clocks due to full ACQ FIFO or zero count in !!TARGET_ACK_CTRL.NBYTES (if enabled). This is a level status interrupt.",
                  "parent_name": "INTR_STATE",
                  "lsb": 12,
                  "msb": 12,
                  "width": 1,
                  "bitmask": 4096,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "UNEXP_STOP",
                  "type": "field",
                  "type_name": "UNEXP_STOP",
                  "desc": "target mode interrupt: raised if STOP is received without a preceding NACK during an external host read.",
                  "parent_name": "INTR_STATE",
                  "lsb": 13,
                  "msb": 13,
                  "width": 1,
                  "bitmask": 8192,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "HOST_TIMEOUT",
                  "type": "field",
                  "type_name": "HOST_TIMEOUT",
                  "desc": "target mode interrupt: raised if the host stops sending the clock during an ongoing transaction.",
                  "parent_name": "INTR_STATE",
                  "lsb": 14,
                  "msb": 14,
                  "width": 1,
                  "bitmask": 16384,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                }
              ],
              "msb": 14,
              "sw_write_en": false,
              "bitmask": 32767,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 7191,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_ENABLE",
              "type": "reg",
              "type_name": "INTR_ENABLE",
              "desc": "Interrupt Enable Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "FMT_THRESHOLD",
                  "type": "field",
                  "type_name": "FMT_THRESHOLD",
                  "desc": "Enable interrupt when !!INTR_STATE.fmt_threshold is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_THRESHOLD",
                  "type": "field",
                  "type_name": "RX_THRESHOLD",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_threshold is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "ACQ_THRESHOLD",
                  "type": "field",
                  "type_name": "ACQ_THRESHOLD",
                  "desc": "Enable interrupt when !!INTR_STATE.acq_threshold is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_OVERFLOW",
                  "type": "field",
                  "type_name": "RX_OVERFLOW",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_overflow is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CONTROLLER_HALT",
                  "type": "field",
                  "type_name": "CONTROLLER_HALT",
                  "desc": "Enable interrupt when !!INTR_STATE.controller_halt is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SCL_INTERFERENCE",
                  "type": "field",
                  "type_name": "SCL_INTERFERENCE",
                  "desc": "Enable interrupt when !!INTR_STATE.scl_interference is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SDA_INTERFERENCE",
                  "type": "field",
                  "type_name": "SDA_INTERFERENCE",
                  "desc": "Enable interrupt when !!INTR_STATE.sda_interference is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "STRETCH_TIMEOUT",
                  "type": "field",
                  "type_name": "STRETCH_TIMEOUT",
                  "desc": "Enable interrupt when !!INTR_STATE.stretch_timeout is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SDA_UNSTABLE",
                  "type": "field",
                  "type_name": "SDA_UNSTABLE",
                  "desc": "Enable interrupt when !!INTR_STATE.sda_unstable is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CMD_COMPLETE",
                  "type": "field",
                  "type_name": "CMD_COMPLETE",
                  "desc": "Enable interrupt when !!INTR_STATE.cmd_complete is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 9,
                  "msb": 9,
                  "width": 1,
                  "bitmask": 512,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_STRETCH",
                  "type": "field",
                  "type_name": "TX_STRETCH",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_stretch is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 10,
                  "msb": 10,
                  "width": 1,
                  "bitmask": 1024,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_THRESHOLD",
                  "type": "field",
                  "type_name": "TX_THRESHOLD",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_threshold is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 11,
                  "msb": 11,
                  "width": 1,
                  "bitmask": 2048,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "ACQ_STRETCH",
                  "type": "field",
                  "type_name": "ACQ_STRETCH",
                  "desc": "Enable interrupt when !!INTR_STATE.acq_stretch is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 12,
                  "msb": 12,
                  "width": 1,
                  "bitmask": 4096,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "UNEXP_STOP",
                  "type": "field",
                  "type_name": "UNEXP_STOP",
                  "desc": "Enable interrupt when !!INTR_STATE.unexp_stop is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 13,
                  "msb": 13,
                  "width": 1,
                  "bitmask": 8192,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "HOST_TIMEOUT",
                  "type": "field",
                  "type_name": "HOST_TIMEOUT",
                  "desc": "Enable interrupt when !!INTR_STATE.host_timeout is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 14,
                  "msb": 14,
                  "width": 1,
                  "bitmask": 16384,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 14,
              "sw_write_en": false,
              "bitmask": 32767,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_TEST",
              "type": "reg",
              "type_name": "INTR_TEST",
              "desc": "Interrupt Test Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "FMT_THRESHOLD",
                  "type": "field",
                  "type_name": "FMT_THRESHOLD",
                  "desc": "Write 1 to force !!INTR_STATE.fmt_threshold to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_THRESHOLD",
                  "type": "field",
                  "type_name": "RX_THRESHOLD",
                  "desc": "Write 1 to force !!INTR_STATE.rx_threshold to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "ACQ_THRESHOLD",
                  "type": "field",
                  "type_name": "ACQ_THRESHOLD",
                  "desc": "Write 1 to force !!INTR_STATE.acq_threshold to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_OVERFLOW",
                  "type": "field",
                  "type_name": "RX_OVERFLOW",
                  "desc": "Write 1 to force !!INTR_STATE.rx_overflow to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "CONTROLLER_HALT",
                  "type": "field",
                  "type_name": "CONTROLLER_HALT",
                  "desc": "Write 1 to force !!INTR_STATE.controller_halt to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "SCL_INTERFERENCE",
                  "type": "field",
                  "type_name": "SCL_INTERFERENCE",
                  "desc": "Write 1 to force !!INTR_STATE.scl_interference to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "SDA_INTERFERENCE",
                  "type": "field",
                  "type_name": "SDA_INTERFERENCE",
                  "desc": "Write 1 to force !!INTR_STATE.sda_interference to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "STRETCH_TIMEOUT",
                  "type": "field",
                  "type_name": "STRETCH_TIMEOUT",
                  "desc": "Write 1 to force !!INTR_STATE.stretch_timeout to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "SDA_UNSTABLE",
                  "type": "field",
                  "type_name": "SDA_UNSTABLE",
                  "desc": "Write 1 to force !!INTR_STATE.sda_unstable to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "CMD_COMPLETE",
                  "type": "field",
                  "type_name": "CMD_COMPLETE",
                  "desc": "Write 1 to force !!INTR_STATE.cmd_complete to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 9,
                  "msb": 9,
                  "width": 1,
                  "bitmask": 512,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_STRETCH",
                  "type": "field",
                  "type_name": "TX_STRETCH",
                  "desc": "Write 1 to force !!INTR_STATE.tx_stretch to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 10,
                  "msb": 10,
                  "width": 1,
                  "bitmask": 1024,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_THRESHOLD",
                  "type": "field",
                  "type_name": "TX_THRESHOLD",
                  "desc": "Write 1 to force !!INTR_STATE.tx_threshold to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 11,
                  "msb": 11,
                  "width": 1,
                  "bitmask": 2048,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "ACQ_STRETCH",
                  "type": "field",
                  "type_name": "ACQ_STRETCH",
                  "desc": "Write 1 to force !!INTR_STATE.acq_stretch to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 12,
                  "msb": 12,
                  "width": 1,
                  "bitmask": 4096,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "UNEXP_STOP",
                  "type": "field",
                  "type_name": "UNEXP_STOP",
                  "desc": "Write 1 to force !!INTR_STATE.unexp_stop to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 13,
                  "msb": 13,
                  "width": 1,
                  "bitmask": 8192,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "HOST_TIMEOUT",
                  "type": "field",
                  "type_name": "HOST_TIMEOUT",
                  "desc": "Write 1 to force !!INTR_STATE.host_timeout to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 14,
                  "msb": 14,
                  "width": 1,
                  "bitmask": 16384,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 14,
              "sw_write_en": false,
              "bitmask": 32767,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CTRL",
              "type": "reg",
              "type_name": "CTRL",
              "desc": "I2C Control Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                16
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "ENABLEHOST",
                  "type": "field",
                  "type_name": "ENABLEHOST",
                  "desc": "Enable Host I2C functionality",
                  "parent_name": "CTRL",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "ENABLETARGET",
                  "type": "field",
                  "type_name": "ENABLETARGET",
                  "desc": "Enable Target I2C functionality",
                  "parent_name": "CTRL",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "LLPBK",
                  "type": "field",
                  "type_name": "LLPBK",
                  "desc": "Enable I2C line loopback testIf line loopback is enabled, the internal design sees ACQ and RX data as \"1\"",
                  "parent_name": "CTRL",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "NACK_ADDR_AFTER_TIMEOUT",
                  "type": "field",
                  "type_name": "NACK_ADDR_AFTER_TIMEOUT",
                  "desc": "Enable NACKing the address on a stretch timeout.This is a Target mode feature.If enabled (1), a stretch timeout will cause the device to NACK the address byte.If disabled (0), a stretch timeout will cause the device to ACK the address byte.SMBus requires that devices always ACK their address, even for read commands.However, non-SMBus protocols may have a different approach and can choose to NACK instead.Note that both cases handle data bytes the same way.For writes, the Target module will NACK all subsequent data bytes until it receives a Stop.For reads, the Target module will release SDA, causing 0xff to be returned for all data bytes until it receives a Stop.",
                  "parent_name": "CTRL",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "ACK_CTRL_EN",
                  "type": "field",
                  "type_name": "ACK_CTRL_EN",
                  "desc": "Enable I2C Target ACK Control Mode.ACK Control Mode works together with !!TARGET_ACK_CTRL.NBYTES to allow software to control upper-layer protocol (N)ACKing (e.g. as in SMBus).This bit enables the mode when 1, and !!TARGET_ACK_CTRL.NBYTES limits how many bytes may be automatically ACK'd while the ACQ FIFO has space.If it is 0, the decision to ACK or NACK is made only from stretching timeouts and !!CTRL.NACK_ADDR_AFTER_TIMEOUT.",
                  "parent_name": "CTRL",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "MULTI_CONTROLLER_MONITOR_EN",
                  "type": "field",
                  "type_name": "MULTI_CONTROLLER_MONITOR_EN",
                  "desc": "Enable the bus monitor in multi-controller mode.If a 0->1 transition happens while !!CTRL.ENABLEHOST and !!CTRL.ENABLETARGET are both 0, the bus monitor will enable and begin in the \"bus busy\" state.To transition to a bus free state, !!HOST_TIMEOUT_CTRL must be nonzero, so the bus monitor may count out idle cycles to confirm the freedom to transmit.In addition, the bus monitor will track whether the bus is free based on the enabled timeouts and detected Stop symbols.For multi-controller mode, ensure !!CTRL.MULTI_CONTROLLER_MONITOR_EN becomes 1 no later than !!CTRL.ENABLEHOST or !!CTRL.ENABLETARGET.This bit can be set at the same time as either or both of the other two, though.Note that if !!CTRL.MULTI_CONTROLLER_MONITOR_EN is set after !!CTRL.ENABLEHOST or !!CTRL.ENABLETARGET, the bus monitor will begin in the \"bus free\" state instead.This would violate the proper protocol for a controller to join a multi-controller environment.However, if this controller is known to be the first to join, this ordering will enable skipping the idle wait.When 0, the bus monitor will report that the bus is always free, so the controller FSM is never blocked from transmitting.",
                  "parent_name": "CTRL",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_STRETCH_CTRL_EN",
                  "type": "field",
                  "type_name": "TX_STRETCH_CTRL_EN",
                  "desc": "If set to 1, this bit causes a read transfer addressed to this target to set the corresponding bit in !!TARGET_EVENTS.While !!TARGET_EVENTS.TX_PENDING is 1, subsequent read transactions will stretch the clock, even if there is data in the TX FIFO.If enabled, this function allows software to confirm the data in the TX FIFO should be released for the current read.This may be useful for cases where the TX FIFO has data that does not apply to the current transfer.For example, the transaction could've targeted an alternate function via another address.",
                  "parent_name": "CTRL",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 6,
              "sw_write_en": false,
              "bitmask": 127,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "STATUS",
              "type": "reg",
              "type_name": "STATUS",
              "desc": "I2C Live Status Register for Host and Target modes",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                20
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "FMTFULL",
                  "type": "field",
                  "type_name": "FMTFULL",
                  "desc": "Host mode FMT FIFO is full",
                  "parent_name": "STATUS",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RXFULL",
                  "type": "field",
                  "type_name": "RXFULL",
                  "desc": "Host mode RX FIFO is full",
                  "parent_name": "STATUS",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "FMTEMPTY",
                  "type": "field",
                  "type_name": "FMTEMPTY",
                  "desc": "Host mode FMT FIFO is empty",
                  "parent_name": "STATUS",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 1,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "HOSTIDLE",
                  "type": "field",
                  "type_name": "HOSTIDLE",
                  "desc": "Host functionality is idle. No Host transaction is in progress",
                  "parent_name": "STATUS",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 1,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TARGETIDLE",
                  "type": "field",
                  "type_name": "TARGETIDLE",
                  "desc": "Target functionality is idle. No Target transaction is in progress",
                  "parent_name": "STATUS",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 1,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RXEMPTY",
                  "type": "field",
                  "type_name": "RXEMPTY",
                  "desc": "Host mode RX FIFO is empty",
                  "parent_name": "STATUS",
                  "lsb": 5,
                  "msb": 5,
                  "width": 1,
                  "bitmask": 32,
                  "reset": 1,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TXFULL",
                  "type": "field",
                  "type_name": "TXFULL",
                  "desc": "Target mode TX FIFO is full",
                  "parent_name": "STATUS",
                  "lsb": 6,
                  "msb": 6,
                  "width": 1,
                  "bitmask": 64,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "ACQFULL",
                  "type": "field",
                  "type_name": "ACQFULL",
                  "desc": "Target mode receive FIFO is full",
                  "parent_name": "STATUS",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TXEMPTY",
                  "type": "field",
                  "type_name": "TXEMPTY",
                  "desc": "Target mode TX FIFO is empty",
                  "parent_name": "STATUS",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 1,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "ACQEMPTY",
                  "type": "field",
                  "type_name": "ACQEMPTY",
                  "desc": "Target mode receive FIFO is empty",
                  "parent_name": "STATUS",
                  "lsb": 9,
                  "msb": 9,
                  "width": 1,
                  "bitmask": 512,
                  "reset": 1,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "ACK_CTRL_STRETCH",
                  "type": "field",
                  "type_name": "ACK_CTRL_STRETCH",
                  "desc": "Target mode stretching at (N)ACK phase due to zero count in !!TARGET_ACK_CTRL.NBYTES",
                  "parent_name": "STATUS",
                  "lsb": 10,
                  "msb": 10,
                  "width": 1,
                  "bitmask": 1024,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 10,
              "sw_write_en": false,
              "bitmask": 2047,
              "reset": 828,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 2047,
                "is_homogeneous": false
              }
            },
            {
              "name": "RDATA",
              "type": "reg",
              "type_name": "RDATA",
              "desc": "I2C Read Data",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": true,
              "offsets": [
                24
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RDATA",
                  "type": "field",
                  "type_name": "RDATA",
                  "desc": "",
                  "parent_name": "RDATA",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "FDATA",
              "type": "reg",
              "type_name": "FDATA",
              "desc": "I2C Host Format DataWrites to this register are used to define and drive Controller-Mode transactions.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                28
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "FBYTE",
                  "type": "field",
                  "type_name": "FBYTE",
                  "desc": "Format Byte.If no flags are set, hardware will transmit this byte directly.If READB is set, this field becomes the number of bytes hardware will automaticallyread from the bus.",
                  "parent_name": "FDATA",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "START",
                  "type": "field",
                  "type_name": "START",
                  "desc": "Issue a START condition before transmitting FBYTE.",
                  "parent_name": "FDATA",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "STOP",
                  "type": "field",
                  "type_name": "STOP",
                  "desc": "Issue a STOP condition after transmitting FBYTE.",
                  "parent_name": "FDATA",
                  "lsb": 9,
                  "msb": 9,
                  "width": 1,
                  "bitmask": 512,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "READB",
                  "type": "field",
                  "type_name": "READB",
                  "desc": "Transfer Direction Indicator.If unset, this write to FDATA defines a controller-transmitter operation (WRITE).A single byte of data (FBYTE) is written to the bus.If set, this write to FDATA defines a controller-receiver operation (READ).The value of FBYTE defines the number of bytes read from the bus. (256 if FBYTE==0)\"After this number of bytes are read, the final byte will be NACKed to end the transferunless RCONT is also set.",
                  "parent_name": "FDATA",
                  "lsb": 10,
                  "msb": 10,
                  "width": 1,
                  "bitmask": 1024,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RCONT",
                  "type": "field",
                  "type_name": "RCONT",
                  "desc": "Do not NACK the last byte read, let the read operation continue.",
                  "parent_name": "FDATA",
                  "lsb": 11,
                  "msb": 11,
                  "width": 1,
                  "bitmask": 2048,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "NAKOK",
                  "type": "field",
                  "type_name": "NAKOK",
                  "desc": "For the currrent controller-transmitter byte (WRITE), do not halt via CONTROLLER_EVENTSor assert the 'controller_halt' interrupt if the current byte is not ACK'd.",
                  "parent_name": "FDATA",
                  "lsb": 12,
                  "msb": 12,
                  "width": 1,
                  "bitmask": 4096,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 12,
              "sw_write_en": false,
              "bitmask": 8191,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "FIFO_CTRL",
              "type": "reg",
              "type_name": "FIFO_CTRL",
              "desc": "I2C FIFO control register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                32
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RXRST",
                  "type": "field",
                  "type_name": "RXRST",
                  "desc": "RX fifo reset. Write 1 to the register resets RX_FIFO. Read returns 0",
                  "parent_name": "FIFO_CTRL",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "FMTRST",
                  "type": "field",
                  "type_name": "FMTRST",
                  "desc": "FMT fifo reset. Write 1 to the register resets FMT_FIFO. Read returns 0",
                  "parent_name": "FIFO_CTRL",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "ACQRST",
                  "type": "field",
                  "type_name": "ACQRST",
                  "desc": "ACQ FIFO reset. Write 1 to the register resets it. Read returns 0",
                  "parent_name": "FIFO_CTRL",
                  "lsb": 7,
                  "msb": 7,
                  "width": 1,
                  "bitmask": 128,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TXRST",
                  "type": "field",
                  "type_name": "TXRST",
                  "desc": "TX FIFO reset. Write 1 to the register resets it. Read returns 0",
                  "parent_name": "FIFO_CTRL",
                  "lsb": 8,
                  "msb": 8,
                  "width": 1,
                  "bitmask": 256,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 8,
              "sw_write_en": false,
              "bitmask": 387,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "HOST_FIFO_CONFIG",
              "type": "reg",
              "type_name": "HOST_FIFO_CONFIG",
              "desc": "Host mode FIFO configuration",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                36
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_THRESH",
                  "type": "field",
                  "type_name": "RX_THRESH",
                  "desc": "Threshold level for RX interrupts. Whilst the level of data in the RX FIFOis above this setting, the rx_threshold interrupt will be asserted.",
                  "parent_name": "HOST_FIFO_CONFIG",
                  "lsb": 0,
                  "msb": 11,
                  "width": 12,
                  "bitmask": 4095,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "FMT_THRESH",
                  "type": "field",
                  "type_name": "FMT_THRESH",
                  "desc": "Threshold level for FMT interrupts. Whilst the number of used entries in theFMT FIFO is below this setting, the fmt_threshold interrupt will be asserted.",
                  "parent_name": "HOST_FIFO_CONFIG",
                  "lsb": 16,
                  "msb": 27,
                  "width": 12,
                  "bitmask": 268369920,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 27,
              "sw_write_en": false,
              "bitmask": 268374015,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TARGET_FIFO_CONFIG",
              "type": "reg",
              "type_name": "TARGET_FIFO_CONFIG",
              "desc": "Target mode FIFO configuration",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                40
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_THRESH",
                  "type": "field",
                  "type_name": "TX_THRESH",
                  "desc": "Threshold level for TX interrupts. Whilst the number of used entries in theTX FIFO is below this setting, the tx_threshold interrupt will be asserted.",
                  "parent_name": "TARGET_FIFO_CONFIG",
                  "lsb": 0,
                  "msb": 11,
                  "width": 12,
                  "bitmask": 4095,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "ACQ_THRESH",
                  "type": "field",
                  "type_name": "ACQ_THRESH",
                  "desc": "Threshold level for ACQ interrupts. Whilst the level of data in the ACQ FIFOis above this setting, the acq_threshold interrupt will be asserted.",
                  "parent_name": "TARGET_FIFO_CONFIG",
                  "lsb": 16,
                  "msb": 27,
                  "width": 12,
                  "bitmask": 268369920,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 27,
              "sw_write_en": false,
              "bitmask": 268374015,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "HOST_FIFO_STATUS",
              "type": "reg",
              "type_name": "HOST_FIFO_STATUS",
              "desc": "Host mode FIFO status register",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                44
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "FMTLVL",
                  "type": "field",
                  "type_name": "FMTLVL",
                  "desc": "Current fill level of FMT fifo",
                  "parent_name": "HOST_FIFO_STATUS",
                  "lsb": 0,
                  "msb": 11,
                  "width": 12,
                  "bitmask": 4095,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RXLVL",
                  "type": "field",
                  "type_name": "RXLVL",
                  "desc": "Current fill level of RX fifo",
                  "parent_name": "HOST_FIFO_STATUS",
                  "lsb": 16,
                  "msb": 27,
                  "width": 12,
                  "bitmask": 268369920,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 27,
              "sw_write_en": false,
              "bitmask": 268374015,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 3,
                "is_homogeneous": false
              }
            },
            {
              "name": "TARGET_FIFO_STATUS",
              "type": "reg",
              "type_name": "TARGET_FIFO_STATUS",
              "desc": "Target mode FIFO status register",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                48
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TXLVL",
                  "type": "field",
                  "type_name": "TXLVL",
                  "desc": "Current fill level of TX fifo",
                  "parent_name": "TARGET_FIFO_STATUS",
                  "lsb": 0,
                  "msb": 11,
                  "width": 12,
                  "bitmask": 4095,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "ACQLVL",
                  "type": "field",
                  "type_name": "ACQLVL",
                  "desc": "Current fill level of ACQ fifo",
                  "parent_name": "TARGET_FIFO_STATUS",
                  "lsb": 16,
                  "msb": 27,
                  "width": 12,
                  "bitmask": 268369920,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 27,
              "sw_write_en": false,
              "bitmask": 268374015,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 3,
                "is_homogeneous": false
              }
            },
            {
              "name": "OVRD",
              "type": "reg",
              "type_name": "OVRD",
              "desc": "I2C Override Control Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                52
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TXOVRDEN",
                  "type": "field",
                  "type_name": "TXOVRDEN",
                  "desc": "Override the SDA and SCL TX signals.",
                  "parent_name": "OVRD",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SCLVAL",
                  "type": "field",
                  "type_name": "SCLVAL",
                  "desc": "Value for SCL Override. Set to 0 to drive TX Low, and set to 1 for high-Z",
                  "parent_name": "OVRD",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SDAVAL",
                  "type": "field",
                  "type_name": "SDAVAL",
                  "desc": "Value for SDA Override. Set to 0 to drive TX Low, and set to 1 for high-Z",
                  "parent_name": "OVRD",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 2,
              "sw_write_en": false,
              "bitmask": 7,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "VAL",
              "type": "reg",
              "type_name": "VAL",
              "desc": "Oversampled RX values",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                56
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "SCL_RX",
                  "type": "field",
                  "type_name": "SCL_RX",
                  "desc": "Last 16 oversampled values of SCL. Most recent bit is bit 0, oldest 15.",
                  "parent_name": "VAL",
                  "lsb": 0,
                  "msb": 15,
                  "width": 16,
                  "bitmask": 65535,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "SDA_RX",
                  "type": "field",
                  "type_name": "SDA_RX",
                  "desc": "Last 16 oversampled values of SDA. Most recent bit is bit 16, oldest 31.",
                  "parent_name": "VAL",
                  "lsb": 16,
                  "msb": 31,
                  "width": 16,
                  "bitmask": 4294901760,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 3,
                "is_homogeneous": false
              }
            },
            {
              "name": "TIMING0",
              "type": "reg",
              "type_name": "TIMING0",
              "desc": "Detailed I2C Timings (directly corresponding to table 10 in the I2C Specification).All values are expressed in units of the input clock period.These must be greater than 2 in order for the change in SCL to propagate to the input of the FSM so that acknowledgements are detected correctly.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                60
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "THIGH",
                  "type": "field",
                  "type_name": "THIGH",
                  "desc": "The actual time to hold SCL high in a given pulse.This field is sized to have a range of at least Standard Mode's 4.0 us max with a core clock at 1 GHz.",
                  "parent_name": "TIMING0",
                  "lsb": 0,
                  "msb": 12,
                  "width": 13,
                  "bitmask": 8191,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TLOW",
                  "type": "field",
                  "type_name": "TLOW",
                  "desc": "The actual time to hold SCL low between any two SCL pulses.This field is sized to have a range of at least Standard Mode's 4.7 us max with a core clock at 1 GHz.",
                  "parent_name": "TIMING0",
                  "lsb": 16,
                  "msb": 28,
                  "width": 13,
                  "bitmask": 536805376,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 28,
              "sw_write_en": false,
              "bitmask": 536813567,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TIMING1",
              "type": "reg",
              "type_name": "TIMING1",
              "desc": "Detailed I2C Timings (directly corresponding to table 10 in the I2C Specification).All values are expressed in units of the input clock period.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                64
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "T_R",
                  "type": "field",
                  "type_name": "T_R",
                  "desc": "The nominal rise time to anticipate for the bus (depends on capacitance).This field is sized to have a range of at least Standard Mode's 1000 ns max with a core clock at 1 GHz.",
                  "parent_name": "TIMING1",
                  "lsb": 0,
                  "msb": 9,
                  "width": 10,
                  "bitmask": 1023,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "T_F",
                  "type": "field",
                  "type_name": "T_F",
                  "desc": "The nominal fall time to anticipate for the bus (influences SDA hold times).This field is sized to have a range of at least Standard Mode's 300 ns max with a core clock at 1 GHz.",
                  "parent_name": "TIMING1",
                  "lsb": 16,
                  "msb": 24,
                  "width": 9,
                  "bitmask": 33488896,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 24,
              "sw_write_en": false,
              "bitmask": 33489919,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TIMING2",
              "type": "reg",
              "type_name": "TIMING2",
              "desc": "Detailed I2C Timings (directly corresponding to table 10 in the I2C Specification).All values are expressed in units of the input clock period.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                68
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TSU_STA",
                  "type": "field",
                  "type_name": "TSU_STA",
                  "desc": "Actual setup time for repeated start signals.This field is sized to have a range of at least Standard Mode's 4.7 us max with a core clock at 1 GHz.",
                  "parent_name": "TIMING2",
                  "lsb": 0,
                  "msb": 12,
                  "width": 13,
                  "bitmask": 8191,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "THD_STA",
                  "type": "field",
                  "type_name": "THD_STA",
                  "desc": "Actual hold time for start signals.This field is sized to have a range of at least Standard Mode's 4.0 us max with a core clock at 1 GHz.",
                  "parent_name": "TIMING2",
                  "lsb": 16,
                  "msb": 28,
                  "width": 13,
                  "bitmask": 536805376,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 28,
              "sw_write_en": false,
              "bitmask": 536813567,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TIMING3",
              "type": "reg",
              "type_name": "TIMING3",
              "desc": "Detailed I2C Timings (directly corresponding to table 10, in the I2C Specification).All values are expressed in units of the input clock period.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                72
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TSU_DAT",
                  "type": "field",
                  "type_name": "TSU_DAT",
                  "desc": "Actual setup time for data (or ack) bits.This field is sized to have a range of at least Standard Mode's 250 ns max with a core clock at 1 GHz.",
                  "parent_name": "TIMING3",
                  "lsb": 0,
                  "msb": 8,
                  "width": 9,
                  "bitmask": 511,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "THD_DAT",
                  "type": "field",
                  "type_name": "THD_DAT",
                  "desc": "Actual hold time for data (or ack) bits.(Note, where required, the parameters TVD_DAT is taken to be THD_DAT+T_F)This field is sized to have a range that accommodates Standard Mode's 3.45 us max for TVD_DAT with a core clock at 1 GHz.However, this field is generally expected to represent a time substantially shorter than that.It should be long enough to cover the maximum round-trip latency from output pins, through pads and voltage transitions on the board, and back to the input pins, but it should not be substantially greater.",
                  "parent_name": "TIMING3",
                  "lsb": 16,
                  "msb": 28,
                  "width": 13,
                  "bitmask": 536805376,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 28,
              "sw_write_en": false,
              "bitmask": 536805887,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TIMING4",
              "type": "reg",
              "type_name": "TIMING4",
              "desc": "Detailed I2C Timings (directly corresponding to table 10, in the I2C Specification).All values are expressed in units of the input clock period.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                76
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TSU_STO",
                  "type": "field",
                  "type_name": "TSU_STO",
                  "desc": "Actual setup time for stop signals.This field is sized to have a range of at least Standard Mode's 4.0 us max with a core clock at 1 GHz.",
                  "parent_name": "TIMING4",
                  "lsb": 0,
                  "msb": 12,
                  "width": 13,
                  "bitmask": 8191,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "T_BUF",
                  "type": "field",
                  "type_name": "T_BUF",
                  "desc": "Actual time between each STOP signal and the following START signal.This field is sized to have a range of at least Standard Mode's 4.7 us max with a core clock at 1 GHz.",
                  "parent_name": "TIMING4",
                  "lsb": 16,
                  "msb": 28,
                  "width": 13,
                  "bitmask": 536805376,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 28,
              "sw_write_en": false,
              "bitmask": 536813567,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TIMEOUT_CTRL",
              "type": "reg",
              "type_name": "TIMEOUT_CTRL",
              "desc": "I2C clock stretching and bus timeout control.This timeout must be enabled by setting !!TIMEOUT_CTRL.EN to 1, and the behavior of this feature depends on the value of !!TIMEOUT_CTRL.MODE.If the mode is \"STRETCH_TIMEOUT\", this is used in I2C controller mode to detect whether a connected target is stretching a single low time beyond the timeout value.Configured as such, this timeout is more informative and doesn't do more than assert the \"stretch_timeout\" interrupt.If the mode is \"BUS_TIMEOUT\", it is used to detect whether the clock has been held low for too long instead, inclusive of the controller's clock low time.This is useful for an SMBus context, where the VAL programmed should be tTIMEOUT:MIN.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                80
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "VAL",
                  "type": "field",
                  "type_name": "VAL",
                  "desc": "Clock stretching timeout value (in units of input clock frequency)",
                  "parent_name": "TIMEOUT_CTRL",
                  "lsb": 0,
                  "msb": 29,
                  "width": 30,
                  "bitmask": 1073741823,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "MODE",
                  "type": "field",
                  "type_name": "MODE",
                  "desc": "Selects the timeout mode, between a stretch timeout and a bus timeout.Between the two modes, the primary difference is how much of the clock low period is counted.For a stretch timeout, only the time that another device holds the clock low will be counted.For a bus timeout, the entire clock low time is counted, consistent with the SMBus tTIMEOUT type.!!TIMEOUT_CTRL.EN must be 1 for either of these features to be enabled.",
                  "parent_name": "TIMEOUT_CTRL",
                  "lsb": 30,
                  "msb": 30,
                  "width": 1,
                  "bitmask": 1073741824,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "EN",
                  "type": "field",
                  "type_name": "EN",
                  "desc": "Enable stretch timeout or bus timeout feature",
                  "parent_name": "TIMEOUT_CTRL",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TARGET_ID",
              "type": "reg",
              "type_name": "TARGET_ID",
              "desc": "I2C target address and mask pairs",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                84
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "ADDRESS0",
                  "type": "field",
                  "type_name": "ADDRESS0",
                  "desc": "I2C target address number 0",
                  "parent_name": "TARGET_ID",
                  "lsb": 0,
                  "msb": 6,
                  "width": 7,
                  "bitmask": 127,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "MASK0",
                  "type": "field",
                  "type_name": "MASK0",
                  "desc": "I2C target mask number 0.At least one bit in MASK0 must be set to 1 for ADDRESS0 to be used.",
                  "parent_name": "TARGET_ID",
                  "lsb": 7,
                  "msb": 13,
                  "width": 7,
                  "bitmask": 16256,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "ADDRESS1",
                  "type": "field",
                  "type_name": "ADDRESS1",
                  "desc": "I2C target address number 1",
                  "parent_name": "TARGET_ID",
                  "lsb": 14,
                  "msb": 20,
                  "width": 7,
                  "bitmask": 2080768,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "MASK1",
                  "type": "field",
                  "type_name": "MASK1",
                  "desc": "I2C target mask number 1.At least one bit in MASK1 must be set to 1 for ADDRESS1 to be used.",
                  "parent_name": "TARGET_ID",
                  "lsb": 21,
                  "msb": 27,
                  "width": 7,
                  "bitmask": 266338304,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 27,
              "sw_write_en": false,
              "bitmask": 268435455,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "ACQDATA",
              "type": "reg",
              "type_name": "ACQDATA",
              "desc": "I2C target acquired data",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": true,
              "offsets": [
                88
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "ABYTE",
                  "type": "field",
                  "type_name": "ABYTE",
                  "desc": "Address for accepted transaction or acquired byte",
                  "parent_name": "ACQDATA",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "SIGNAL",
                  "type": "field",
                  "type_name": "SIGNAL",
                  "desc": "Indicates any control symbols associated with the ABYTE.For the STOP symbol, a stretch timeout or other unexpected events will cause a NACK_STOP to appear in the ACQ FIFO.If the ACQ FIFO doesn't have enough space to record a START and a STOP, the transaction will be dropped entirely on a stretch timeout.In that case, the START byte will not appear (neither as START nor NACK_START), but a standalone NACK_STOP may, if there was space.Software can discard any standalone NACK_STOP that appears.See the associated values for more information about the contents.",
                  "parent_name": "ACQDATA",
                  "lsb": 8,
                  "msb": 10,
                  "width": 3,
                  "bitmask": 1792,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 10,
              "sw_write_en": false,
              "bitmask": 2047,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 3,
                "is_homogeneous": false
              }
            },
            {
              "name": "TXDATA",
              "type": "reg",
              "type_name": "TXDATA",
              "desc": "I2C target transmit data",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                92
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TXDATA",
                  "type": "field",
                  "type_name": "TXDATA",
                  "desc": "",
                  "parent_name": "TXDATA",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "HOST_TIMEOUT_CTRL",
              "type": "reg",
              "type_name": "HOST_TIMEOUT_CTRL",
              "desc": "I2C host clock generation timeout value (in units of input clock frequency).In an active transaction in Target-Mode, if the Controller ceases to send SCL pulsesfor this number of cycles then the \"host_timeout\" interrupt will be asserted.In multi-controller monitoring mode, !!HOST_TIMEOUT_CTRL is required to be nonzero to transition out of the initial busy state.Set this CSR to 0 to disable this behaviour.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                96
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "HOST_TIMEOUT_CTRL",
                  "type": "field",
                  "type_name": "HOST_TIMEOUT_CTRL",
                  "desc": "",
                  "parent_name": "HOST_TIMEOUT_CTRL",
                  "lsb": 0,
                  "msb": 19,
                  "width": 20,
                  "bitmask": 1048575,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 19,
              "sw_write_en": false,
              "bitmask": 1048575,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 7,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "TARGET_TIMEOUT_CTRL",
              "type": "reg",
              "type_name": "TARGET_TIMEOUT_CTRL",
              "desc": "I2C target internal stretching timeout control.When the target has stretched beyond this time it will send a NACK for incoming data bytes or release SDA for outgoing data bytes.The behavior for the address byte is configurable via !!CTRL.ACK_ADDR_AFTER_TIMEOUT.Note that the count accumulates stretching time over the course of a transaction.In other words, this is equivalent to the SMBus cumulative target clock extension time.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                100
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "VAL",
                  "type": "field",
                  "type_name": "VAL",
                  "desc": "Clock stretching timeout value (in units of input clock frequency)",
                  "parent_name": "TARGET_TIMEOUT_CTRL",
                  "lsb": 0,
                  "msb": 30,
                  "width": 31,
                  "bitmask": 2147483647,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "EN",
                  "type": "field",
                  "type_name": "EN",
                  "desc": "Enable timeout feature and send NACK once the timeout has been reached",
                  "parent_name": "TARGET_TIMEOUT_CTRL",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TARGET_NACK_COUNT",
              "type": "reg",
              "type_name": "TARGET_NACK_COUNT",
              "desc": "Number of times the I2C target has NACK'ed a new transaction since the last read of this register.Reading this register clears it.This is useful because when the ACQ FIFO is full the software know that a NACK has occurred, but without this register would not know how many transactions it missed.When it reaches its maximum value it will stay at that value.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                104
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TARGET_NACK_COUNT",
                  "type": "field",
                  "type_name": "TARGET_NACK_COUNT",
                  "desc": "",
                  "parent_name": "TARGET_NACK_COUNT",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": true,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RC"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "TARGET_ACK_CTRL",
              "type": "reg",
              "type_name": "TARGET_ACK_CTRL",
              "desc": "Controls for mid-transfer (N)ACK phase handling",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                108
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "NBYTES",
                  "type": "field",
                  "type_name": "NBYTES",
                  "desc": "Remaining number of bytes the Target module may ACK automatically.If !!CTRL.ACK_CTRL_EN is set to 1, the Target module will stretch the clock at the (N)ACK phase of a byte if this CSR is 0, awaiting software's instructions.At the beginning of each Write transfer, this byte count is reset to 0.Writes to this CSR also are only accepted while the Target module is stretching the clock.The Target module will always ACK its address if the ACQ FIFO has space.For data bytes afterwards, it will stop at the (N)ACK phase and stretch the clock when this CSR is 0.For each data byte that is ACK'd in a transaction, the byte count will decrease by 1.Note that a full ACQ FIFO can still cause the Target module to halt at the beginning of a new byte.The ACK Control Mode provides an additional synchronization point, during the (N)ACK phase instead of after.For both cases, !!TARGET_TIMEOUT_CTRL applies, and stretching past the timeout will produce an automatic NACK.This mode can be used to implement the mid-transfer (N)ACK responses required by various SMBus protocols.",
                  "parent_name": "TARGET_ACK_CTRL",
                  "lsb": 0,
                  "msb": 8,
                  "width": 9,
                  "bitmask": 511,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "NACK",
                  "type": "field",
                  "type_name": "NACK",
                  "desc": "When the Target module stretches on the (N)ACK phase of a Write due to !!TARGET_ACK_CTRL.NBYTES being 0, writing a 1 here will cause it to send a NACK.If software chooses to NACK, note that the NACKing behavior is the same as if a stretch timeout occurred.The rest of the transaction will be NACK'd, including subsequent transfers.For the address byte, the (N)ACK phase of subsequent transfers will follow the behavior specified by !!CTRL.NACK_ADDR_AFTER_TIMEOUT.Automatically clears to 0.",
                  "parent_name": "TARGET_ACK_CTRL",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 2147484159,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": true,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "ACQ_FIFO_NEXT_DATA",
              "type": "reg",
              "type_name": "ACQ_FIFO_NEXT_DATA",
              "desc": "The data byte pending to be written to the ACQ FIFO.This CSR is only valid while the Target module is stretching in the (N)ACK phase, indicated by !!STATUS.ACK_CTRL_STRETCH .It is intended to be used with ACK Control Mode, so software may check the current byte.",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                112
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "ACQ_FIFO_NEXT_DATA",
                  "type": "field",
                  "type_name": "ACQ_FIFO_NEXT_DATA",
                  "desc": "",
                  "parent_name": "ACQ_FIFO_NEXT_DATA",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "HOST_NACK_HANDLER_TIMEOUT",
              "type": "reg",
              "type_name": "HOST_NACK_HANDLER_TIMEOUT",
              "desc": "Timeout in Host-Mode for an unhandled NACK before hardware automatically ends the transaction.(in units of input clock frequency)If an active Controller-Transmitter transfer receives a NACK from the Target, the !!CONTROLLER_EVENTS.NACK bit is set.In turn, this causes the Controller FSM to halt awaiting software intervention, and the 'controller_halt' interrupt may assert.Software must clear the !!CONTROLLER_EVENTS.NACK bit to allow the state machine to continue, typically after clearing out the FMTFIFO to start a new transfer.While halted, the active transaction is not ended (no STOP (P) condition is created), and the block asserts SCL and leaves SDA released.This timeout can be used to automatically produce a STOP condition, whether as a backstop for slow software responses (longer timeout) or as a convenience (short timeout).If the timeout expires, the Controller FSM will issue a STOP (P) condition on the bus to end the active transaction.Additionally, the !!CONTROLLER_EVENTS.UNHANDLED_NACK_TIMEOUT bit is set to alert software, and the FSM will return to the idle state and halt until the bit is cleared.The enable bit must be set for this feature to operate.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                116
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "VAL",
                  "type": "field",
                  "type_name": "VAL",
                  "desc": "Unhandled NAK timeout value (in units of input clock frequency)",
                  "parent_name": "HOST_NACK_HANDLER_TIMEOUT",
                  "lsb": 0,
                  "msb": 30,
                  "width": 31,
                  "bitmask": 2147483647,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "EN",
                  "type": "field",
                  "type_name": "EN",
                  "desc": "Timeout enable",
                  "parent_name": "HOST_NACK_HANDLER_TIMEOUT",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4294967295,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CONTROLLER_EVENTS",
              "type": "reg",
              "type_name": "CONTROLLER_EVENTS",
              "desc": "Latched events that explain why the controller halted.Any bits that are set must be written (with a 1) to clear the CONTROLLER_HALT interrupt.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                120
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "NACK",
                  "type": "field",
                  "type_name": "NACK",
                  "desc": "Received an unexpected NACK",
                  "parent_name": "CONTROLLER_EVENTS",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "UNHANDLED_NACK_TIMEOUT",
                  "type": "field",
                  "type_name": "UNHANDLED_NACK_TIMEOUT",
                  "desc": "A Host-Mode active transaction has been ended by the !!HOST_NACK_HANDLER_TIMEOUT mechanism.",
                  "parent_name": "CONTROLLER_EVENTS",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "BUS_TIMEOUT",
                  "type": "field",
                  "type_name": "BUS_TIMEOUT",
                  "desc": "A Host-Mode active transaction has terminated due to a bus timeout activated by !!TIMEOUT_CTRL.",
                  "parent_name": "CONTROLLER_EVENTS",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "ARBITRATION_LOST",
                  "type": "field",
                  "type_name": "ARBITRATION_LOST",
                  "desc": "A Host-Mode active transaction has terminated due to lost arbitration.",
                  "parent_name": "CONTROLLER_EVENTS",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                }
              ],
              "msb": 3,
              "sw_write_en": false,
              "bitmask": 15,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "TARGET_EVENTS",
              "type": "reg",
              "type_name": "TARGET_EVENTS",
              "desc": "Latched events that can cause the target module to stretch the clock at the beginning of a read transfer.These events cause TX FIFO-related stretching even when the TX FIFO has data available.Any bits that are set must be written (with a 1) to clear the tx_stretch interrupt.This CSR serves as a gate to prevent the Target module from responding to a read command with unrelated, leftover data.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                124
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_PENDING",
                  "type": "field",
                  "type_name": "TX_PENDING",
                  "desc": "A new Target-Mode read transfer has arrived that addressed this target.This bit is used by software to confirm the release of the contents in the TX FIFO.If the contents do not apply, software should first reset the TX FIFO, then load it with the correct data, then clear this bit.Optionally enabled by !!CTRL.TX_STRETCH_CTRL_EN.",
                  "parent_name": "TARGET_EVENTS",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "BUS_TIMEOUT",
                  "type": "field",
                  "type_name": "BUS_TIMEOUT",
                  "desc": "A Target-Mode read transfer has terminated due to a bus timeout activated by !!TIMEOUT_CTRL.",
                  "parent_name": "TARGET_EVENTS",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                },
                {
                  "name": "ARBITRATION_LOST",
                  "type": "field",
                  "type_name": "ARBITRATION_LOST",
                  "desc": "A Target-Mode read transfer has terminated due to lost arbitration.",
                  "parent_name": "TARGET_EVENTS",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                }
              ],
              "msb": 2,
              "sw_write_en": false,
              "bitmask": 7,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            }
          ],
          "windows": [],
          "addr_width": 7,
          "num_regs": 32,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": [
            "FATAL_FAULT"
          ]
        }
      ],
      "alerts": [
        "FATAL_FAULT"
      ],
      "pads": [
        {
          "name": "scl",
          "type": "PadInOut",
          "width": 1,
          "combine": "And"
        },
        {
          "name": "sda",
          "type": "PadInOut",
          "width": 1,
          "combine": "And"
        }
      ],
      "interrupts": [
        {
          "name": "format_fifo_threshold",
          "type": "Interrupt"
        },
        {
          "name": "receive_fifo_threshold",
          "type": "Interrupt"
        },
        {
          "name": "acquire_fifo_threshold",
          "type": "Interrupt"
        },
        {
          "name": "receive_fifo_overflow",
          "type": "Interrupt"
        },
        {
          "name": "received_nack",
          "type": "Interrupt"
        },
        {
          "name": "scl_interference",
          "type": "Interrupt"
        },
        {
          "name": "sda_interference",
          "type": "Interrupt"
        },
        {
          "name": "stretch_timeout",
          "type": "Interrupt"
        },
        {
          "name": "sda_unstable",
          "type": "Interrupt"
        },
        {
          "name": "command_complete",
          "type": "Interrupt"
        },
        {
          "name": "transmit_stretch",
          "type": "Interrupt"
        },
        {
          "name": "transmit_threshold",
          "type": "Interrupt"
        },
        {
          "name": "acquire_fifo_full",
          "type": "Interrupt"
        },
        {
          "name": "unexpected_stop",
          "type": "Interrupt"
        },
        {
          "name": "host_timeout",
          "type": "Interrupt"
        }
      ]
    },
    {
      "name": "SPI_LCD",
      "type": "device",
      "type_name": "spi",
      "parameters": [
        {
          "name": "MaxPeripherals",
          "type": "int",
          "value": 4
        }
      ],
      "offsets": [
        2150629376
      ],
      "size": 44,
      "interfaces": [
        {
          "regs": [
            {
              "name": "INTR_STATE",
              "type": "reg",
              "type_name": "INTR_STATE",
              "desc": "Interrupt State Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Receive FIFO is full",
                  "parent_name": "INTR_STATE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Receive FIFO level is at or above watermark",
                  "parent_name": "INTR_STATE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Transmit FIFO is empty",
                  "parent_name": "INTR_STATE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Transmit FIFO level is at or below watermark",
                  "parent_name": "INTR_STATE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "On-going SPI operation has completed and the block is now idle",
                  "parent_name": "INTR_STATE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 15,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_ENABLE",
              "type": "reg",
              "type_name": "INTR_ENABLE",
              "desc": "Interrupt Enable Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_full is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_watermark is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_empty is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_watermark is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "Enable interrupt when !!INTR_STATE.complete is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_TEST",
              "type": "reg",
              "type_name": "INTR_TEST",
              "desc": "Interrupt Test Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Write 1 to force !!INTR_STATE.rx_full to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Write 1 to force !!INTR_STATE.rx_watermark to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Write 1 to force !!INTR_STATE.tx_empty to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Write 1 to force !!INTR_STATE.tx_watermark to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "Write 1 to force !!INTR_STATE.complete to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CFG",
              "type": "reg",
              "type_name": "CFG",
              "desc": "Configuration register. Controls how the SPI block transmits   and receives data. This register can only be modified   whilst the SPI block is idle.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "HALF_CLK_PERIOD",
                  "type": "field",
                  "type_name": "HALF_CLK_PERIOD",
                  "desc": "The length of a half period (i.e. positive edge to negative   edge) of the SPI clock, measured in system clock cycles   reduced by 1. At the standard Sonata 50 MHz system clock a   value of 0 gives a 25 MHz SPI clock, a value of 1 gives a   12.5 MHz SPI clock, a value of 2 gives a 8.33 MHz SPI clock   and so on.",
                  "parent_name": "CFG",
                  "lsb": 0,
                  "msb": 15,
                  "width": 16,
                  "bitmask": 65535,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "COPI_IDLE",
                  "type": "field",
                  "type_name": "COPI_IDLE",
                  "desc": "State of the controller output line (COPI) when not transmitting.",
                  "parent_name": "CFG",
                  "lsb": 28,
                  "msb": 28,
                  "width": 1,
                  "bitmask": 268435456,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "MSB_FIRST",
                  "type": "field",
                  "type_name": "MSB_FIRST",
                  "desc": "When set the most significant bit (MSB) is the first bit   sent and received with each byte",
                  "parent_name": "CFG",
                  "lsb": 29,
                  "msb": 29,
                  "width": 1,
                  "bitmask": 536870912,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CPHA",
                  "type": "field",
                  "type_name": "CPHA",
                  "desc": "The phase of the spi_clk signal. When CPHA is 0 data is   sampled on the leading edge and changes on the trailing   edge. The first data bit is immediately available before   the first leading edge of the clock when transmission   begins. When CPHA is 1 data is sampled on the trailing edge   and change on the leading edge.",
                  "parent_name": "CFG",
                  "lsb": 30,
                  "msb": 30,
                  "width": 1,
                  "bitmask": 1073741824,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CPOL",
                  "type": "field",
                  "type_name": "CPOL",
                  "desc": "The polarity of the spi_clk signal. When CPOL is 0 clock is   low when idle and the leading edge is positive. When CPOL   is 1 clock is high when idle and the leading edge is   negative",
                  "parent_name": "CFG",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4026597375,
              "reset": 536870912,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CONTROL",
              "type": "reg",
              "type_name": "CONTROL",
              "desc": "Controls the operation of the SPI block. This register can   only be modified whilst the SPI block is idle.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                16
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_CLEAR",
                  "type": "field",
                  "type_name": "TX_CLEAR",
                  "desc": "Write 1 to clear the transmit FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_CLEAR",
                  "type": "field",
                  "type_name": "RX_CLEAR",
                  "desc": "Write 1 to clear the receive FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_ENABLE",
                  "type": "field",
                  "type_name": "TX_ENABLE",
                  "desc": "When set bytes from the transmit FIFO are sent. When clear   the state of the outgoing spi_copi is undefined whilst the   SPI clock is running.",
                  "parent_name": "CONTROL",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_ENABLE",
                  "type": "field",
                  "type_name": "RX_ENABLE",
                  "desc": "When set incoming bits are written to the receive FIFO.   When clear incoming bits are ignored.",
                  "parent_name": "CONTROL",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "The watermark level for the transmit FIFO, depending on the   value the interrupt will trigger at different points:    * 0 - 1 or fewer items in the FIFO    * 1 - 2 or fewer items in the FIFO    * 2 - 4 or fewer items in the FIFO    * 3 - 8 or fewer items in the FIFO    * 4 - 16 or fewer items in the FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 4,
                  "msb": 7,
                  "width": 4,
                  "bitmask": 240,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "The watermark level for the receive FIFO, depending on the   value the interrupt will trigger at different points:    * 0 - 1 or more items in the FIFO    * 1 - 2 or more items in the FIFO    * 2 - 4 or more items in the FIFO    * 3 - 8 or more items in the FIFO    * 4 - 16 or more items in the FIFO    * 5 - 32 or more items in the FIFO    * 6 - 56 or more items in the FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 8,
                  "msb": 11,
                  "width": 4,
                  "bitmask": 3840,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "INT_LOOPBACK",
                  "type": "field",
                  "type_name": "INT_LOOPBACK",
                  "desc": "When set the CIPO line is internally connected to the COPI line,   providing loopback functionality which may be useful in testing.   Note that the COPI line is unaffected and still carries data so   test software should normally leave the CS lines deasserted.   This bit shall be changed only when the SPI core is idle.",
                  "parent_name": "CONTROL",
                  "lsb": 30,
                  "msb": 30,
                  "width": 1,
                  "bitmask": 1073741824,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SW_RESET",
                  "type": "field",
                  "type_name": "SW_RESET",
                  "desc": "When a 1 is written to this field a reset of the controller logic   is performed.   This shall be used only to recover from error conditions.   The TX FIFO shall be cleared before resetting the controller logic;   then clear the RX FIFO after the controller reset.   The bit self-clears and always reads as zero.",
                  "parent_name": "CONTROL",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 3221229567,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "STATUS",
              "type": "reg",
              "type_name": "STATUS",
              "desc": "Status information about the SPI block",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                20
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_FIFO_LEVEL",
                  "type": "field",
                  "type_name": "TX_FIFO_LEVEL",
                  "desc": "Number of items in the transmit FIFO",
                  "parent_name": "STATUS",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_LEVEL",
                  "type": "field",
                  "type_name": "RX_FIFO_LEVEL",
                  "desc": "Number of items in the receive FIFO",
                  "parent_name": "STATUS",
                  "lsb": 8,
                  "msb": 15,
                  "width": 8,
                  "bitmask": 65280,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_FIFO_FULL",
                  "type": "field",
                  "type_name": "TX_FIFO_FULL",
                  "desc": "When set the transmit FIFO is full and any data written to it   will be ignored.",
                  "parent_name": "STATUS",
                  "lsb": 16,
                  "msb": 16,
                  "width": 1,
                  "bitmask": 65536,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_EMPTY",
                  "type": "field",
                  "type_name": "RX_FIFO_EMPTY",
                  "desc": "When set the receive FIFO is empty and any data read from it   will be undefined.",
                  "parent_name": "STATUS",
                  "lsb": 17,
                  "msb": 17,
                  "width": 1,
                  "bitmask": 131072,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "IDLE",
                  "type": "field",
                  "type_name": "IDLE",
                  "desc": "When set the SPI block is idle and can accept a new start   command.",
                  "parent_name": "STATUS",
                  "lsb": 18,
                  "msb": 18,
                  "width": 1,
                  "bitmask": 262144,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 18,
              "sw_write_en": false,
              "bitmask": 524287,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 7,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 31,
                "is_homogeneous": false
              }
            },
            {
              "name": "START",
              "type": "reg",
              "type_name": "START",
              "desc": "When written begins an SPI operation. Writes are ignored when the   SPI block is active.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                24
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "BYTE_COUNT",
                  "type": "field",
                  "type_name": "BYTE_COUNT",
                  "desc": "Number of bytes to receive/transmit in the SPI operation",
                  "parent_name": "START",
                  "lsb": 0,
                  "msb": 10,
                  "width": 11,
                  "bitmask": 2047,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 10,
              "sw_write_en": false,
              "bitmask": 2047,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "RX_FIFO",
              "type": "reg",
              "type_name": "RX_FIFO",
              "desc": "Data from the receive FIFO. When read the data is popped from the   FIFO. If the FIFO is empty data read is undefined.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": true,
              "offsets": [
                28
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "DATA",
                  "type": "field",
                  "type_name": "DATA",
                  "desc": "Byte popped from the FIFO",
                  "parent_name": "RX_FIFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "TX_FIFO",
              "type": "reg",
              "type_name": "TX_FIFO",
              "desc": "Bytes written here are pushed to the transmit FIFO. If the FIFO   is full writes are ignored.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                32
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "DATA",
                  "type": "field",
                  "type_name": "DATA",
                  "desc": "Byte to push to the FIFO",
                  "parent_name": "TX_FIFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "INFO",
              "type": "reg",
              "type_name": "INFO",
              "desc": "Returns information on the SPI controller.",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                36
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_FIFO_DEPTH",
                  "type": "field",
                  "type_name": "TX_FIFO_DEPTH",
                  "desc": "Maximum number of items in the transmit FIFO.",
                  "parent_name": "INFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_DEPTH",
                  "type": "field",
                  "type_name": "RX_FIFO_DEPTH",
                  "desc": "Maximum number of items in the receive FIFO.",
                  "parent_name": "INFO",
                  "lsb": 8,
                  "msb": 15,
                  "width": 8,
                  "bitmask": 65280,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 15,
              "sw_write_en": false,
              "bitmask": 65535,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 3,
                "is_homogeneous": false
              }
            },
            {
              "name": "CS",
              "type": "reg",
              "type_name": "CS",
              "desc": "Specifies which peripherals are selected for transmit/receive operations.   An operation may select multiple peripherals simultaneously but this functionality   shall be used only for transmit operations.   This register shall be changed only when the SPI controller is idle, not whilst   a transmit/receive operation may be in progress.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                40
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "CS_0",
                  "type": "field",
                  "type_name": "CS_0",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_1",
                  "type": "field",
                  "type_name": "CS_1",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_2",
                  "type": "field",
                  "type_name": "CS_2",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_3",
                  "type": "field",
                  "type_name": "CS_3",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 3,
              "sw_write_en": false,
              "bitmask": 15,
              "reset": 15,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            }
          ],
          "windows": [],
          "addr_width": 6,
          "num_regs": 11,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        }
      ],
      "alerts": [],
      "pads": [
        {
          "name": "cipo",
          "type": "PadInput",
          "width": 1
        },
        {
          "name": "copi",
          "type": "PadOutput",
          "width": 1
        },
        {
          "name": "sclk",
          "type": "PadOutput",
          "width": 1
        },
        {
          "name": "cs",
          "type": "PadOutput",
          "width": 4
        }
      ],
      "interrupts": []
    },
    {
      "name": "SPI_ETHMAC",
      "type": "device",
      "type_name": "spi",
      "parameters": [
        {
          "name": "MaxPeripherals",
          "type": "int",
          "value": 4
        }
      ],
      "offsets": [
        2150633472
      ],
      "size": 44,
      "interfaces": [
        {
          "regs": [
            {
              "name": "INTR_STATE",
              "type": "reg",
              "type_name": "INTR_STATE",
              "desc": "Interrupt State Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Receive FIFO is full",
                  "parent_name": "INTR_STATE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Receive FIFO level is at or above watermark",
                  "parent_name": "INTR_STATE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Transmit FIFO is empty",
                  "parent_name": "INTR_STATE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Transmit FIFO level is at or below watermark",
                  "parent_name": "INTR_STATE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "On-going SPI operation has completed and the block is now idle",
                  "parent_name": "INTR_STATE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 15,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_ENABLE",
              "type": "reg",
              "type_name": "INTR_ENABLE",
              "desc": "Interrupt Enable Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_full is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_watermark is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_empty is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_watermark is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "Enable interrupt when !!INTR_STATE.complete is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_TEST",
              "type": "reg",
              "type_name": "INTR_TEST",
              "desc": "Interrupt Test Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Write 1 to force !!INTR_STATE.rx_full to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Write 1 to force !!INTR_STATE.rx_watermark to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Write 1 to force !!INTR_STATE.tx_empty to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Write 1 to force !!INTR_STATE.tx_watermark to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "Write 1 to force !!INTR_STATE.complete to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CFG",
              "type": "reg",
              "type_name": "CFG",
              "desc": "Configuration register. Controls how the SPI block transmits   and receives data. This register can only be modified   whilst the SPI block is idle.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "HALF_CLK_PERIOD",
                  "type": "field",
                  "type_name": "HALF_CLK_PERIOD",
                  "desc": "The length of a half period (i.e. positive edge to negative   edge) of the SPI clock, measured in system clock cycles   reduced by 1. At the standard Sonata 50 MHz system clock a   value of 0 gives a 25 MHz SPI clock, a value of 1 gives a   12.5 MHz SPI clock, a value of 2 gives a 8.33 MHz SPI clock   and so on.",
                  "parent_name": "CFG",
                  "lsb": 0,
                  "msb": 15,
                  "width": 16,
                  "bitmask": 65535,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "COPI_IDLE",
                  "type": "field",
                  "type_name": "COPI_IDLE",
                  "desc": "State of the controller output line (COPI) when not transmitting.",
                  "parent_name": "CFG",
                  "lsb": 28,
                  "msb": 28,
                  "width": 1,
                  "bitmask": 268435456,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "MSB_FIRST",
                  "type": "field",
                  "type_name": "MSB_FIRST",
                  "desc": "When set the most significant bit (MSB) is the first bit   sent and received with each byte",
                  "parent_name": "CFG",
                  "lsb": 29,
                  "msb": 29,
                  "width": 1,
                  "bitmask": 536870912,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CPHA",
                  "type": "field",
                  "type_name": "CPHA",
                  "desc": "The phase of the spi_clk signal. When CPHA is 0 data is   sampled on the leading edge and changes on the trailing   edge. The first data bit is immediately available before   the first leading edge of the clock when transmission   begins. When CPHA is 1 data is sampled on the trailing edge   and change on the leading edge.",
                  "parent_name": "CFG",
                  "lsb": 30,
                  "msb": 30,
                  "width": 1,
                  "bitmask": 1073741824,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CPOL",
                  "type": "field",
                  "type_name": "CPOL",
                  "desc": "The polarity of the spi_clk signal. When CPOL is 0 clock is   low when idle and the leading edge is positive. When CPOL   is 1 clock is high when idle and the leading edge is   negative",
                  "parent_name": "CFG",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4026597375,
              "reset": 536870912,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CONTROL",
              "type": "reg",
              "type_name": "CONTROL",
              "desc": "Controls the operation of the SPI block. This register can   only be modified whilst the SPI block is idle.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                16
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_CLEAR",
                  "type": "field",
                  "type_name": "TX_CLEAR",
                  "desc": "Write 1 to clear the transmit FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_CLEAR",
                  "type": "field",
                  "type_name": "RX_CLEAR",
                  "desc": "Write 1 to clear the receive FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_ENABLE",
                  "type": "field",
                  "type_name": "TX_ENABLE",
                  "desc": "When set bytes from the transmit FIFO are sent. When clear   the state of the outgoing spi_copi is undefined whilst the   SPI clock is running.",
                  "parent_name": "CONTROL",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_ENABLE",
                  "type": "field",
                  "type_name": "RX_ENABLE",
                  "desc": "When set incoming bits are written to the receive FIFO.   When clear incoming bits are ignored.",
                  "parent_name": "CONTROL",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "The watermark level for the transmit FIFO, depending on the   value the interrupt will trigger at different points:    * 0 - 1 or fewer items in the FIFO    * 1 - 2 or fewer items in the FIFO    * 2 - 4 or fewer items in the FIFO    * 3 - 8 or fewer items in the FIFO    * 4 - 16 or fewer items in the FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 4,
                  "msb": 7,
                  "width": 4,
                  "bitmask": 240,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "The watermark level for the receive FIFO, depending on the   value the interrupt will trigger at different points:    * 0 - 1 or more items in the FIFO    * 1 - 2 or more items in the FIFO    * 2 - 4 or more items in the FIFO    * 3 - 8 or more items in the FIFO    * 4 - 16 or more items in the FIFO    * 5 - 32 or more items in the FIFO    * 6 - 56 or more items in the FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 8,
                  "msb": 11,
                  "width": 4,
                  "bitmask": 3840,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "INT_LOOPBACK",
                  "type": "field",
                  "type_name": "INT_LOOPBACK",
                  "desc": "When set the CIPO line is internally connected to the COPI line,   providing loopback functionality which may be useful in testing.   Note that the COPI line is unaffected and still carries data so   test software should normally leave the CS lines deasserted.   This bit shall be changed only when the SPI core is idle.",
                  "parent_name": "CONTROL",
                  "lsb": 30,
                  "msb": 30,
                  "width": 1,
                  "bitmask": 1073741824,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SW_RESET",
                  "type": "field",
                  "type_name": "SW_RESET",
                  "desc": "When a 1 is written to this field a reset of the controller logic   is performed.   This shall be used only to recover from error conditions.   The TX FIFO shall be cleared before resetting the controller logic;   then clear the RX FIFO after the controller reset.   The bit self-clears and always reads as zero.",
                  "parent_name": "CONTROL",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 3221229567,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "STATUS",
              "type": "reg",
              "type_name": "STATUS",
              "desc": "Status information about the SPI block",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                20
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_FIFO_LEVEL",
                  "type": "field",
                  "type_name": "TX_FIFO_LEVEL",
                  "desc": "Number of items in the transmit FIFO",
                  "parent_name": "STATUS",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_LEVEL",
                  "type": "field",
                  "type_name": "RX_FIFO_LEVEL",
                  "desc": "Number of items in the receive FIFO",
                  "parent_name": "STATUS",
                  "lsb": 8,
                  "msb": 15,
                  "width": 8,
                  "bitmask": 65280,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_FIFO_FULL",
                  "type": "field",
                  "type_name": "TX_FIFO_FULL",
                  "desc": "When set the transmit FIFO is full and any data written to it   will be ignored.",
                  "parent_name": "STATUS",
                  "lsb": 16,
                  "msb": 16,
                  "width": 1,
                  "bitmask": 65536,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_EMPTY",
                  "type": "field",
                  "type_name": "RX_FIFO_EMPTY",
                  "desc": "When set the receive FIFO is empty and any data read from it   will be undefined.",
                  "parent_name": "STATUS",
                  "lsb": 17,
                  "msb": 17,
                  "width": 1,
                  "bitmask": 131072,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "IDLE",
                  "type": "field",
                  "type_name": "IDLE",
                  "desc": "When set the SPI block is idle and can accept a new start   command.",
                  "parent_name": "STATUS",
                  "lsb": 18,
                  "msb": 18,
                  "width": 1,
                  "bitmask": 262144,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 18,
              "sw_write_en": false,
              "bitmask": 524287,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 7,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 31,
                "is_homogeneous": false
              }
            },
            {
              "name": "START",
              "type": "reg",
              "type_name": "START",
              "desc": "When written begins an SPI operation. Writes are ignored when the   SPI block is active.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                24
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "BYTE_COUNT",
                  "type": "field",
                  "type_name": "BYTE_COUNT",
                  "desc": "Number of bytes to receive/transmit in the SPI operation",
                  "parent_name": "START",
                  "lsb": 0,
                  "msb": 10,
                  "width": 11,
                  "bitmask": 2047,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 10,
              "sw_write_en": false,
              "bitmask": 2047,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "RX_FIFO",
              "type": "reg",
              "type_name": "RX_FIFO",
              "desc": "Data from the receive FIFO. When read the data is popped from the   FIFO. If the FIFO is empty data read is undefined.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": true,
              "offsets": [
                28
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "DATA",
                  "type": "field",
                  "type_name": "DATA",
                  "desc": "Byte popped from the FIFO",
                  "parent_name": "RX_FIFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "TX_FIFO",
              "type": "reg",
              "type_name": "TX_FIFO",
              "desc": "Bytes written here are pushed to the transmit FIFO. If the FIFO   is full writes are ignored.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                32
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "DATA",
                  "type": "field",
                  "type_name": "DATA",
                  "desc": "Byte to push to the FIFO",
                  "parent_name": "TX_FIFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "INFO",
              "type": "reg",
              "type_name": "INFO",
              "desc": "Returns information on the SPI controller.",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                36
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_FIFO_DEPTH",
                  "type": "field",
                  "type_name": "TX_FIFO_DEPTH",
                  "desc": "Maximum number of items in the transmit FIFO.",
                  "parent_name": "INFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_DEPTH",
                  "type": "field",
                  "type_name": "RX_FIFO_DEPTH",
                  "desc": "Maximum number of items in the receive FIFO.",
                  "parent_name": "INFO",
                  "lsb": 8,
                  "msb": 15,
                  "width": 8,
                  "bitmask": 65280,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 15,
              "sw_write_en": false,
              "bitmask": 65535,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 3,
                "is_homogeneous": false
              }
            },
            {
              "name": "CS",
              "type": "reg",
              "type_name": "CS",
              "desc": "Specifies which peripherals are selected for transmit/receive operations.   An operation may select multiple peripherals simultaneously but this functionality   shall be used only for transmit operations.   This register shall be changed only when the SPI controller is idle, not whilst   a transmit/receive operation may be in progress.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                40
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "CS_0",
                  "type": "field",
                  "type_name": "CS_0",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_1",
                  "type": "field",
                  "type_name": "CS_1",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_2",
                  "type": "field",
                  "type_name": "CS_2",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_3",
                  "type": "field",
                  "type_name": "CS_3",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 3,
              "sw_write_en": false,
              "bitmask": 15,
              "reset": 15,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            }
          ],
          "windows": [],
          "addr_width": 6,
          "num_regs": 11,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        }
      ],
      "alerts": [],
      "pads": [
        {
          "name": "cipo",
          "type": "PadInput",
          "width": 1
        },
        {
          "name": "copi",
          "type": "PadOutput",
          "width": 1
        },
        {
          "name": "sclk",
          "type": "PadOutput",
          "width": 1
        },
        {
          "name": "cs",
          "type": "PadOutput",
          "width": 4
        }
      ],
      "interrupts": []
    },
    {
      "name": "SPI",
      "type": "device",
      "type_name": "spi",
      "parameters": [
        {
          "name": "MaxPeripherals",
          "type": "int",
          "value": 4
        }
      ],
      "offsets": [
        2150637568,
        2150641664,
        2150645760
      ],
      "size": 4096,
      "interfaces": [
        {
          "regs": [
            {
              "name": "INTR_STATE",
              "type": "reg",
              "type_name": "INTR_STATE",
              "desc": "Interrupt State Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                0
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Receive FIFO is full",
                  "parent_name": "INTR_STATE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Receive FIFO level is at or above watermark",
                  "parent_name": "INTR_STATE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Transmit FIFO is empty",
                  "parent_name": "INTR_STATE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Transmit FIFO level is at or below watermark",
                  "parent_name": "INTR_STATE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "On-going SPI operation has completed and the block is now idle",
                  "parent_name": "INTR_STATE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "W1C"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 15,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_ENABLE",
              "type": "reg",
              "type_name": "INTR_ENABLE",
              "desc": "Interrupt Enable Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                4
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_full is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Enable interrupt when !!INTR_STATE.rx_watermark is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_empty is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Enable interrupt when !!INTR_STATE.tx_watermark is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "Enable interrupt when !!INTR_STATE.complete is set.",
                  "parent_name": "INTR_ENABLE",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "INTR_TEST",
              "type": "reg",
              "type_name": "INTR_TEST",
              "desc": "Interrupt Test Register",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                8
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "RX_FULL",
                  "type": "field",
                  "type_name": "RX_FULL",
                  "desc": "Write 1 to force !!INTR_STATE.rx_full to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "Write 1 to force !!INTR_STATE.rx_watermark to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_EMPTY",
                  "type": "field",
                  "type_name": "TX_EMPTY",
                  "desc": "Write 1 to force !!INTR_STATE.tx_empty to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "Write 1 to force !!INTR_STATE.tx_watermark to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "COMPLETE",
                  "type": "field",
                  "type_name": "COMPLETE",
                  "desc": "Write 1 to force !!INTR_STATE.complete to 1.",
                  "parent_name": "INTR_TEST",
                  "lsb": 4,
                  "msb": 4,
                  "width": 1,
                  "bitmask": 16,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 4,
              "sw_write_en": false,
              "bitmask": 31,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CFG",
              "type": "reg",
              "type_name": "CFG",
              "desc": "Configuration register. Controls how the SPI block transmits   and receives data. This register can only be modified   whilst the SPI block is idle.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                12
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "HALF_CLK_PERIOD",
                  "type": "field",
                  "type_name": "HALF_CLK_PERIOD",
                  "desc": "The length of a half period (i.e. positive edge to negative   edge) of the SPI clock, measured in system clock cycles   reduced by 1. At the standard Sonata 50 MHz system clock a   value of 0 gives a 25 MHz SPI clock, a value of 1 gives a   12.5 MHz SPI clock, a value of 2 gives a 8.33 MHz SPI clock   and so on.",
                  "parent_name": "CFG",
                  "lsb": 0,
                  "msb": 15,
                  "width": 16,
                  "bitmask": 65535,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "COPI_IDLE",
                  "type": "field",
                  "type_name": "COPI_IDLE",
                  "desc": "State of the controller output line (COPI) when not transmitting.",
                  "parent_name": "CFG",
                  "lsb": 28,
                  "msb": 28,
                  "width": 1,
                  "bitmask": 268435456,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "MSB_FIRST",
                  "type": "field",
                  "type_name": "MSB_FIRST",
                  "desc": "When set the most significant bit (MSB) is the first bit   sent and received with each byte",
                  "parent_name": "CFG",
                  "lsb": 29,
                  "msb": 29,
                  "width": 1,
                  "bitmask": 536870912,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CPHA",
                  "type": "field",
                  "type_name": "CPHA",
                  "desc": "The phase of the spi_clk signal. When CPHA is 0 data is   sampled on the leading edge and changes on the trailing   edge. The first data bit is immediately available before   the first leading edge of the clock when transmission   begins. When CPHA is 1 data is sampled on the trailing edge   and change on the leading edge.",
                  "parent_name": "CFG",
                  "lsb": 30,
                  "msb": 30,
                  "width": 1,
                  "bitmask": 1073741824,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CPOL",
                  "type": "field",
                  "type_name": "CPOL",
                  "desc": "The polarity of the spi_clk signal. When CPOL is 0 clock is   low when idle and the leading edge is positive. When CPOL   is 1 clock is high when idle and the leading edge is   negative",
                  "parent_name": "CFG",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 4026597375,
              "reset": 536870912,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "CONTROL",
              "type": "reg",
              "type_name": "CONTROL",
              "desc": "Controls the operation of the SPI block. This register can   only be modified whilst the SPI block is idle.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                16
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_CLEAR",
                  "type": "field",
                  "type_name": "TX_CLEAR",
                  "desc": "Write 1 to clear the transmit FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "RX_CLEAR",
                  "type": "field",
                  "type_name": "RX_CLEAR",
                  "desc": "Write 1 to clear the receive FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                },
                {
                  "name": "TX_ENABLE",
                  "type": "field",
                  "type_name": "TX_ENABLE",
                  "desc": "When set bytes from the transmit FIFO are sent. When clear   the state of the outgoing spi_copi is undefined whilst the   SPI clock is running.",
                  "parent_name": "CONTROL",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_ENABLE",
                  "type": "field",
                  "type_name": "RX_ENABLE",
                  "desc": "When set incoming bits are written to the receive FIFO.   When clear incoming bits are ignored.",
                  "parent_name": "CONTROL",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "TX_WATERMARK",
                  "type": "field",
                  "type_name": "TX_WATERMARK",
                  "desc": "The watermark level for the transmit FIFO, depending on the   value the interrupt will trigger at different points:    * 0 - 1 or fewer items in the FIFO    * 1 - 2 or fewer items in the FIFO    * 2 - 4 or fewer items in the FIFO    * 3 - 8 or fewer items in the FIFO    * 4 - 16 or fewer items in the FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 4,
                  "msb": 7,
                  "width": 4,
                  "bitmask": 240,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "RX_WATERMARK",
                  "type": "field",
                  "type_name": "RX_WATERMARK",
                  "desc": "The watermark level for the receive FIFO, depending on the   value the interrupt will trigger at different points:    * 0 - 1 or more items in the FIFO    * 1 - 2 or more items in the FIFO    * 2 - 4 or more items in the FIFO    * 3 - 8 or more items in the FIFO    * 4 - 16 or more items in the FIFO    * 5 - 32 or more items in the FIFO    * 6 - 56 or more items in the FIFO",
                  "parent_name": "CONTROL",
                  "lsb": 8,
                  "msb": 11,
                  "width": 4,
                  "bitmask": 3840,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "INT_LOOPBACK",
                  "type": "field",
                  "type_name": "INT_LOOPBACK",
                  "desc": "When set the CIPO line is internally connected to the COPI line,   providing loopback functionality which may be useful in testing.   Note that the COPI line is unaffected and still carries data so   test software should normally leave the CS lines deasserted.   This bit shall be changed only when the SPI core is idle.",
                  "parent_name": "CONTROL",
                  "lsb": 30,
                  "msb": 30,
                  "width": 1,
                  "bitmask": 1073741824,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "SW_RESET",
                  "type": "field",
                  "type_name": "SW_RESET",
                  "desc": "When a 1 is written to this field a reset of the controller logic   is performed.   This shall be used only to recover from error conditions.   The TX FIFO shall be cleared before resetting the controller logic;   then clear the RX FIFO after the controller reset.   The bit self-clears and always reads as zero.",
                  "parent_name": "CONTROL",
                  "lsb": 31,
                  "msb": 31,
                  "width": 1,
                  "bitmask": 2147483648,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 31,
              "sw_write_en": false,
              "bitmask": 3221229567,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 15,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            },
            {
              "name": "STATUS",
              "type": "reg",
              "type_name": "STATUS",
              "desc": "Status information about the SPI block",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                20
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_FIFO_LEVEL",
                  "type": "field",
                  "type_name": "TX_FIFO_LEVEL",
                  "desc": "Number of items in the transmit FIFO",
                  "parent_name": "STATUS",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_LEVEL",
                  "type": "field",
                  "type_name": "RX_FIFO_LEVEL",
                  "desc": "Number of items in the receive FIFO",
                  "parent_name": "STATUS",
                  "lsb": 8,
                  "msb": 15,
                  "width": 8,
                  "bitmask": 65280,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "TX_FIFO_FULL",
                  "type": "field",
                  "type_name": "TX_FIFO_FULL",
                  "desc": "When set the transmit FIFO is full and any data written to it   will be ignored.",
                  "parent_name": "STATUS",
                  "lsb": 16,
                  "msb": 16,
                  "width": 1,
                  "bitmask": 65536,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_EMPTY",
                  "type": "field",
                  "type_name": "RX_FIFO_EMPTY",
                  "desc": "When set the receive FIFO is empty and any data read from it   will be undefined.",
                  "parent_name": "STATUS",
                  "lsb": 17,
                  "msb": 17,
                  "width": 1,
                  "bitmask": 131072,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "IDLE",
                  "type": "field",
                  "type_name": "IDLE",
                  "desc": "When set the SPI block is idle and can accept a new start   command.",
                  "parent_name": "STATUS",
                  "lsb": 18,
                  "msb": 18,
                  "width": 1,
                  "bitmask": 262144,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 18,
              "sw_write_en": false,
              "bitmask": 524287,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 7,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 31,
                "is_homogeneous": false
              }
            },
            {
              "name": "START",
              "type": "reg",
              "type_name": "START",
              "desc": "When written begins an SPI operation. Writes are ignored when the   SPI block is active.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                24
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "BYTE_COUNT",
                  "type": "field",
                  "type_name": "BYTE_COUNT",
                  "desc": "Number of bytes to receive/transmit in the SPI operation",
                  "parent_name": "START",
                  "lsb": 0,
                  "msb": 10,
                  "width": 11,
                  "bitmask": 2047,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 10,
              "sw_write_en": false,
              "bitmask": 2047,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 3,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "RX_FIFO",
              "type": "reg",
              "type_name": "RX_FIFO",
              "desc": "Data from the receive FIFO. When read the data is popped from the   FIFO. If the FIFO is empty data read is undefined.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": true,
              "offsets": [
                28
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "DATA",
                  "type": "field",
                  "type_name": "DATA",
                  "desc": "Byte popped from the FIFO",
                  "parent_name": "RX_FIFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": true,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 1,
                "is_homogeneous": true
              }
            },
            {
              "name": "TX_FIFO",
              "type": "reg",
              "type_name": "TX_FIFO",
              "desc": "Bytes written here are pushed to the transmit FIFO. If the FIFO   is full writes are ignored.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": false,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                32
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "DATA",
                  "type": "field",
                  "type_name": "DATA",
                  "desc": "Byte to push to the FIFO",
                  "parent_name": "TX_FIFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "reset": 0,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": false,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": true,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "WO"
                  }
                }
              ],
              "msb": 7,
              "sw_write_en": false,
              "bitmask": 255,
              "reset": 0,
              "async": false,
              "is_multifields": false,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": true,
                "needs_int_qe": true,
                "fields_no_write_en": 0,
                "is_homogeneous": true
              }
            },
            {
              "name": "INFO",
              "type": "reg",
              "type_name": "INFO",
              "desc": "Returns information on the SPI controller.",
              "width": 32,
              "hw_readable": false,
              "hw_writable": true,
              "sw_readable": true,
              "sw_writable": false,
              "swmod": null,
              "async_clk": null,
              "external": true,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                36
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "TX_FIFO_DEPTH",
                  "type": "field",
                  "type_name": "TX_FIFO_DEPTH",
                  "desc": "Maximum number of items in the transmit FIFO.",
                  "parent_name": "INFO",
                  "lsb": 0,
                  "msb": 7,
                  "width": 8,
                  "bitmask": 255,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                },
                {
                  "name": "RX_FIFO_DEPTH",
                  "type": "field",
                  "type_name": "RX_FIFO_DEPTH",
                  "desc": "Maximum number of items in the receive FIFO.",
                  "parent_name": "INFO",
                  "lsb": 8,
                  "msb": 15,
                  "width": 8,
                  "bitmask": 65280,
                  "hw_readable": false,
                  "hw_writable": true,
                  "sw_readable": true,
                  "sw_writable": false,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RO"
                  }
                }
              ],
              "msb": 15,
              "sw_write_en": false,
              "bitmask": 65535,
              "reset": 0,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 3,
                "needs_write_en": false,
                "needs_read_en": true,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 3,
                "is_homogeneous": false
              }
            },
            {
              "name": "CS",
              "type": "reg",
              "type_name": "CS",
              "desc": "Specifies which peripherals are selected for transmit/receive operations.   An operation may select multiple peripherals simultaneously but this functionality   shall be used only for transmit operations.   This register shall be changed only when the SPI controller is idle, not whilst   a transmit/receive operation may be in progress.",
              "width": 32,
              "hw_readable": true,
              "hw_writable": false,
              "sw_readable": true,
              "sw_writable": true,
              "swmod": null,
              "async_clk": null,
              "external": false,
              "shadowed": false,
              "hwre": false,
              "offsets": [
                40
              ],
              "is_multireg": false,
              "fields": [
                {
                  "name": "CS_0",
                  "type": "field",
                  "type_name": "CS_0",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 0,
                  "msb": 0,
                  "width": 1,
                  "bitmask": 1,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_1",
                  "type": "field",
                  "type_name": "CS_1",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 1,
                  "msb": 1,
                  "width": 1,
                  "bitmask": 2,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_2",
                  "type": "field",
                  "type_name": "CS_2",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 2,
                  "msb": 2,
                  "width": 1,
                  "bitmask": 4,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                },
                {
                  "name": "CS_3",
                  "type": "field",
                  "type_name": "CS_3",
                  "desc": "If this bit is clear the peripheral is selected for transmit/receive operations.",
                  "parent_name": "CS",
                  "lsb": 3,
                  "msb": 3,
                  "width": 1,
                  "bitmask": 8,
                  "reset": 1,
                  "hw_readable": true,
                  "hw_writable": false,
                  "sw_readable": true,
                  "sw_writable": true,
                  "sw_write_en": false,
                  "write_en_signal": null,
                  "hw_write_en": false,
                  "swmod": false,
                  "clear_onread": false,
                  "set_onread": false,
                  "async": null,
                  "sync": null,
                  "opentitan": {
                    "reggen_sw_access": "RW"
                  }
                }
              ],
              "msb": 3,
              "sw_write_en": false,
              "bitmask": 15,
              "reset": 15,
              "async": false,
              "is_multifields": true,
              "opentitan": {
                "permit": 1,
                "needs_write_en": true,
                "needs_read_en": false,
                "needs_qe": false,
                "needs_int_qe": false,
                "fields_no_write_en": 0,
                "is_homogeneous": false
              }
            }
          ],
          "windows": [],
          "addr_width": 6,
          "num_regs": 11,
          "num_windows": 0,
          "async_registers": [],
          "needs_aw": true,
          "any_async_clk": false,
          "all_async_clk": false,
          "any_shadowed_reg": false,
          "any_integrity_bypass": false,
          "alerts": []
        }
      ],
      "alerts": [],
      "pads": [
        {
          "name": "cipo",
          "type": "PadInput",
          "width": 1
        },
        {
          "name": "copi",
          "type": "PadOutput",
          "width": 1
        },
        {
          "name": "sclk",
          "type": "PadOutput",
          "width": 1
        },
        {
          "name": "cs",
          "type": "PadOutput",
          "width": 4
        }
      ],
      "interrupts": []
    }
  ],
  "interrupts": [
    "uart_0",
    "uart_1",
    "uart_2",
    "I2C_0",
    "I2C_1"
  ]
}
