{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616665245916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616665245926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 15:10:45 2021 " "Processing started: Thu Mar 25 15:10:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616665245926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665245926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC -c top " "Command: quartus_sta ADC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665245927 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1616665246016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665246861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665246861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665246908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665246908 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665247424 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665247441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665247441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665247441 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665247441 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665247948 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1616665249932 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616665249944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1616665250005 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665250005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.761 " "Worst-case setup slack is -1.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761              -1.761 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.761              -1.761 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665250012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.506 " "Worst-case hold slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.506               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665250030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.264 " "Worst-case recovery slack is 16.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.264               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   16.264               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665250040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.553 " "Worst-case removal slack is 3.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.553               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.553               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665250050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.562               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clk  " "    9.949               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.432               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   11.432               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665250066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665250066 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616665250078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665250116 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665253979 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665254130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665254130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665254130 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665254130 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665254649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1616665256698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665256698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.390 " "Worst-case setup slack is -1.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.390              -1.390 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   -1.390              -1.390 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665256704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.478 " "Worst-case hold slack is 0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.478               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665256721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.031 " "Worst-case recovery slack is 13.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.031               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   13.031               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665256736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.672 " "Worst-case removal slack is 6.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.672               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    6.672               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665256751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.562               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clk  " "    9.980               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.488               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   11.488               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665256758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665256758 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616665256770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665257206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665259145 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665259230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665259230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665259230 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665259230 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665259738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.196 " "Worst-case setup slack is 4.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.196               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.196               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665261888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.155               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665261906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.651 " "Worst-case recovery slack is 15.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.651               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   15.651               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665261917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.972 " "Worst-case removal slack is 4.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.972               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.972               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665261927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.562               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk  " "    9.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.850               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   11.850               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665261935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665261935 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616665261944 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665262178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665262178 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_adc_inst\|pll_adc_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616665262178 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665262178 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665262681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.709 " "Worst-case setup slack is 4.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.709               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    4.709               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665264691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    0.142               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665264707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.126 " "Worst-case recovery slack is 18.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.126               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   18.126               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665264718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.092 " "Worst-case removal slack is 3.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.092               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "    3.092               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665264731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0  " "    1.562               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clk  " "    9.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.888               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]  " "   11.888               0.000 pll_adc:pll_adc_inst\|pll_adc_0002:pll_adc_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616665264738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665264738 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665266296 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665266296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5404 " "Peak virtual memory: 5404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616665266441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 15:11:06 2021 " "Processing ended: Thu Mar 25 15:11:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616665266441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616665266441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616665266441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616665266441 ""}
