

================================================================
== Vitis HLS Report for 'evalPos'
================================================================
* Date:           Sun Jun 23 03:47:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        evalPos
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.647 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      423|      423|  2.115 us|  2.115 us|  424|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%centralityValue_loc = alloca i64 1"   --->   Operation 9 'alloca' 'centralityValue_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%profile_s = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %profile" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:10]   --->   Operation 10 'read' 'profile_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idxprom7 = zext i32 %profile_s" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:10]   --->   Operation 11 'zext' 'idxprom7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pm_2_addr = getelementptr i32 %pm_2, i64 0, i64 %idxprom7" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 12 'getelementptr' 'pm_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.73ns)   --->   "%pm_2_load = load i1 %pm_2_addr" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 13 'load' 'pm_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 14 [1/2] (0.73ns)   --->   "%pm_2_load = load i1 %pm_2_addr" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 14 'load' 'pm_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 15 [4/4] (2.91ns)   --->   "%conv16_i = sitofp i32 %pm_2_load" [HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 15 'sitofp' 'conv16_i' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 16 [3/4] (2.91ns)   --->   "%conv16_i = sitofp i32 %pm_2_load" [HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 16 'sitofp' 'conv16_i' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 17 [2/4] (2.91ns)   --->   "%conv16_i = sitofp i32 %pm_2_load" [HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 17 'sitofp' 'conv16_i' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 18 [1/4] (2.91ns)   --->   "%conv16_i = sitofp i32 %pm_2_load" [HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21]   --->   Operation 18 'sitofp' 'conv16_i' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%color_s = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %color" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:9]   --->   Operation 19 'read' 'color_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %color_s" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:16]   --->   Operation 20 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln16 = call void @evalPos_Pipeline_VITIS_LOOP_12_1, i32 %board, i31 %trunc_ln16, i32 %conv16_i, i32 %centralityValue_loc" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:16]   --->   Operation 21 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln16 = call void @evalPos_Pipeline_VITIS_LOOP_12_1, i32 %board, i31 %trunc_ln16, i32 %conv16_i, i32 %centralityValue_loc" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:16]   --->   Operation 22 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:4]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %board, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %board"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %color"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %color, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %profile"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %profile, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rawMoveCount, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rawMoveCount"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pm_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pm_2"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%centralityValue_loc_load = load i32 %centralityValue_loc"   --->   Operation 36 'load' 'centralityValue_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %centralityValue_loc_load" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:26]   --->   Operation 37 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %res, i32 %bitcast_ln26" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:26]   --->   Operation 38 'write' 'write_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln27 = ret" [HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:27]   --->   Operation 39 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.730ns
The critical path consists of the following:
	wire read operation ('profile_', HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:10) on port 'profile' (HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:10) [22]  (0.000 ns)
	'getelementptr' operation 1 bit ('pm_2_addr', HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21) [24]  (0.000 ns)
	'load' operation 32 bit ('pm_2_load', HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21) on array 'pm_2' [25]  (0.730 ns)

 <State 2>: 3.647ns
The critical path consists of the following:
	'load' operation 32 bit ('pm_2_load', HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21) on array 'pm_2' [25]  (0.730 ns)
	'sitofp' operation 32 bit ('conv16_i', HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21) [26]  (2.917 ns)

 <State 3>: 2.917ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv16_i', HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21) [26]  (2.917 ns)

 <State 4>: 2.917ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv16_i', HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21) [26]  (2.917 ns)

 <State 5>: 2.917ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv16_i', HLS-benchmarks/PNAnalyser/evalPos/src/g.cpp:10->HLS-benchmarks/PNAnalyser/evalPos/src/evalPos.cpp:21) [26]  (2.917 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
