[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_memwr",
    "sources":[
      "~ContrGen|ContrGen>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_immop",
    "sources":[
      "~ContrGen|ContrGen>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_regwr",
    "sources":[
      "~ContrGen|ContrGen>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_alua",
    "sources":[
      "~ContrGen|ContrGen>io_opcode",
      "~ContrGen|ContrGen>io_func3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_memop",
    "sources":[
      "~ContrGen|ContrGen>io_opcode",
      "~ContrGen|ContrGen>io_func3"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_aluctr",
    "sources":[
      "~ContrGen|ContrGen>io_opcode",
      "~ContrGen|ContrGen>io_func3",
      "~ContrGen|ContrGen>io_func7"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_memreg",
    "sources":[
      "~ContrGen|ContrGen>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_alub",
    "sources":[
      "~ContrGen|ContrGen>io_opcode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ContrGen|ContrGen>io_branch",
    "sources":[
      "~ContrGen|ContrGen>io_opcode",
      "~ContrGen|ContrGen>io_func3"
    ]
  }
]