;redcode
;assert 1
	SPL -9, #-12
	MOV -1, <-26
	MOV -507, <-20
	ADD 3, 0
	SLT 300, 90
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP <20, 571
	JMP <20, 571
	SUB #0, 1
	SUB #0, 1
	SUB 210, 0
	SLT 0, 10
	SPL -9, #-12
	SLT 0, 10
	SLT 0, 10
	SLT 0, 10
	SLT 0, 10
	ADD #119, 109
	SPL 0, <-54
	SPL 0, <-54
	SLT #119, 109
	CMP 0, 100
	SPL 0, <-54
	JMZ -130, 9
	SPL 80, <-394
	JMZ <130, 9
	SPL 80, <-394
	SLT 0, 10
	CMP 0, 100
	SLT 0, 10
	CMP 0, 100
	SUB #0, 1
	JMZ <130, 9
	ADD #119, 109
	SUB #0, 1
	SUB #0, 1
	ADD 3, 0
	JMZ <130, 9
	MOV -507, <-20
	JMZ <130, 9
	MOV -507, <-20
	SPL 80, <-394
	SPL -9, #-12
	CMP 190, 90
	SUB -0, 0
	MOV -507, <-20
	ADD 3, 0
