# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../final_project4.srcs/sources_1/new/GCD.v" \
"../../../../final_project4.srcs/sources_1/new/RAM.v" \
"../../../../final_project4.srcs/sources_1/new/sorting.v" \
"../../../../final_project4.srcs/sources_1/new/sorting_imp_top.v" \
"../../../../final_project4.srcs/sim_1/new/project_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
