# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/sim_loadreg/Lab2_BUCUR_S_sim_loadreg.mpf
# Loading project Lab2_BUCUR_S_sim_loadreg
# Compile of loadreg.v was successful.
# Compile of loadreg_tb.v was successful.
# 2 compiles, 0 failed with no errors.
