
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSM.
* Version: 
* DO NOT EDIT.
*
*  v (64-bit)
SW Build (by ) on 
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xtmrctr.h"

/*
* The configuration table for devices
*/

XTmrCtr_Config XTmrCtr_ConfigTable[] =
{
	{
		XPAR_TIMERS_AXI_TIMER_0_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_0_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_1_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_1_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_10_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_10_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_11_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_11_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_12_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_12_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_13_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_13_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_14_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_14_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_15_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_15_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_2_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_2_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_3_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_3_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_4_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_4_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_5_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_5_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_6_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_6_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_7_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_7_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_8_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_8_BASEADDR
	},
	{
		XPAR_TIMERS_AXI_TIMER_9_DEVICE_ID,
		XPAR_TIMERS_AXI_TIMER_9_BASEADDR
	}
};


