Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module ctrl_sim.ctrl.rom.inst.native_mem_mapped_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation started.
instruction: 32'h00000000, memtoreg: 0, memwrite: 0, pcsrc: 0, alusrc: 0, regdst: 1, regwrite: 1, jump: 0, branch: 0.
instruction: 32'h20020005, memtoreg: 0, memwrite: 0, pcsrc: 0, alusrc: 1, regdst: 0, regwrite: 1, jump: 0, branch: 0.
instruction: 32'h00a42820, memtoreg: 0, memwrite: 0, pcsrc: 0, alusrc: 0, regdst: 1, regwrite: 1, jump: 0, branch: 0.
instruction: 32'h8c020050, memtoreg: 1, memwrite: 0, pcsrc: 0, alusrc: 1, regdst: 0, regwrite: 1, jump: 0, branch: 0.
instruction: 32'hac020054, memtoreg: 1, memwrite: 1, pcsrc: 0, alusrc: 1, regdst: 0, regwrite: 0, jump: 0, branch: 0.
instruction: 32'h10a7000c, memtoreg: 1, memwrite: 0, pcsrc: x, alusrc: 0, regdst: 1, regwrite: 0, jump: 0, branch: 1.
instruction: 32'h08000013, memtoreg: 0, memwrite: 0, pcsrc: 0, alusrc: 0, regdst: 0, regwrite: 0, jump: 1, branch: 0.
Simulation ended.
$stop called at time : 150 ns : File "E:/lab/lab2/lab2.srcs/sim_1/new/ctrl_sim.v" Line 62
