<?xml version="1.0"?>
<!-- Created with Liquid Technologies Online Tools 1.0 (https://www.liquid-technologies.com) -->
<FPGA>
  <PUFInstance>
    <type>1</type>
    <description>
      The IP core implements an arbiter puf presented in the paper: 
      https://ieeexplore.ieee.org/document/8416917. 
      Each switch block has 4 inputs and 4 outputs, whose paths are 
      chosen based on 5 challenge bits. 
      The final arbiter returns a 6-bit response, as it compares all possible 
      combinations of signals coming out of the last switch block.
    </description>
    <phyAddress>A0080000</phyAddress>
    <ipSize>10000</ipSize>
    <ctrlRegOff>0</ctrlRegOff>
    <ctrlValue>0</ctrlValue> 
    <readyRegOff>8</readyRegOff>
    <chalSize>30</chalSize> 
    <chalRegOff>
      <regOff>4</regOff>
    </chalRegOff>
    <respSize>6</respSize>
    <respRegOff>
      <regOff>C</regOff>
    </respRegOff>
    <countSize>0</countSize>
    <count1RegOff>
    </count1RegOff>
    <count2RegOff>
    </count2RegOff>
  </PUFInstance>
</FPGA>