_svd: ../svd/stm32f446.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C3
  USART1: USART6

_modify:
  # The SVD calls this C_ADC in some devices and ADC_Common in others,
  # we'll prefer the more sensible (and better for sorting) ADC_Common
  C_ADC:
    name: ADC_Common
  # Remove underscore to be consistent with other parts and RM
  SPDIF_RX:
    name: SPDIFRX

"SPI*":
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0390
      TIFRFE:
        name: "FRE"

CRC:
  # The SVD calls the RESET field "CR", fix per RM0390
  CR:
    _modify:
      CR:
        name: RESET

# Merge the thousands of individal bit fields into a single field for each
# CAN filter register. This is not only much easier to use but also saves
# a huge amount of filespace and compilation time etc -- as much as 30% of all
# fields in many devices are just these CAN filter bank fields.
"CAN*":
  "F?R?":
    _merge:
      - "FB*"
  "F??R?":
    _merge:
      - "FB*"

FLASH:
  ACR:
    _modify:
      LATENCY:
        bitWidth: 4

# Fix misnamed RCC enable bits, add PLLSAI clock
RCC:
  CR:
    _add:
      PLLSAIRDY:
        description: PLLSAI clock ready flag
        bitOffset: 29
        bitWidth: 1
        access: read-only
      PLLSAION:
        description: PLLSAI enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
  APB1ENR:
    _modify:
      CEC:
        name: CECEN
  APB2ENR:
    _modify:
      SPI4ENR:
        name: SPI4EN
  DCKCFGR2:
    _modify:
      SPDIFSEL:
        name: SPDIFRXSEL
  PLLCFGR:
    _add:
      PLLR:
        description: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
        bitOffset: 28
        bitWidth: 3


SYSCFG:
  _add:
    # Add missing SYSCFG CFGR
    CFGR:
      displayName: CFGR
      description: Configuration register
      addressOffset: 0x2C
      size: 0x20
      resetValue: 0x00000000
      access: read-write
      fields:
        FMPI2C1_SCL:
          description: Forces FM+ drive capability on I2CFMP1_SCL pin
          bitOffset: 0
          bitWidth: 1
        FMPI2C1_SDA:
          description: Forces FM+ drive capability on I2CFMP1_SCL pin
          bitOffset: 1
          bitWidth: 1

# Add missing FMPI2C1 peripheral
_add:
  FMPI2C1:
    description: fast-mode Inter-integrated circuit
    groupName: I2C
    baseAddress: 0x40006000
    addressBlock:
      offset: 0x0
      size: 0x400
      usage: registers
    registers:
      CR1:
        description: Control register 1
        addressOffset: 0x0
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          PE:
            description: Peripheral enable
            bitOffset: 0
            bitWidth: 1
          TXIE:
            description: TX Interrupt enable
            bitOffset: 1
            bitWidth: 1
          RXIE:
            description: RX Interrupt enable
            bitOffset: 2
            bitWidth: 1
          ADDRIE:
            description: Address match interrupt enable (slave only)
            bitOffset: 3
            bitWidth: 1
          NACKIE:
            description: Not acknowledge received interrupt enable
            bitOffset: 4
            bitWidth: 1
          STOPIE:
            description: STOP detection Interrupt enable
            bitOffset: 5
            bitWidth: 1
          TCIE:
            description: Transfer Complete interrupt enable
            bitOffset: 6
            bitWidth: 1
          ERRIE:
            description: Error interrupt enable
            bitOffset: 7
            bitWidth: 1
          DNF:
            description: Digital noise filter
            bitOffset: 8
            bitWidth: 4
          ANFOFF:
            description: Analog noise filter OFF
            bitOffset: 12
            bitWidth: 1
          TXDMAEN:
            description: DMA transmission requests enable
            bitOffset: 14
            bitWidth: 1
          RXDMAEN:
            description: DMA reception requests enable
            bitOffset: 15
            bitWidth: 1
          SBC:
            description: Slave byte control
            bitOffset: 16
            bitWidth: 1
          NOSTRETCH:
            description: Clock stretching disable
            bitOffset: 17
            bitWidth: 1
          WUPEN:
            description: Wakeup from STOP enable
            bitOffset: 18
            bitWidth: 1
          GCEN:
            description: General call enable
            bitOffset: 19
            bitWidth: 1
          SMBHEN:
            description: SMBus Host address enable
            bitOffset: 20
            bitWidth: 1
          SMBDEN:
            description: SMBus Device Default address enable
            bitOffset: 21
            bitWidth: 1
          ALERTEN:
            description: SMBus alert enable
            bitOffset: 22
            bitWidth: 1
          PECEN:
            description: PEC enable
            bitOffset: 23
            bitWidth: 1
      CR2:
        description: Control register 2
        addressOffset: 0x4
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          SADD:
            description: Slave address bit (master mode)
            bitOffset: 0
            bitWidth: 10
          RD_WRN:
            description: Transfer direction (master mode)
            bitOffset: 10
            bitWidth: 1
          ADD10:
            description: 10-bit addressing mode (master mode)
            bitOffset: 11
            bitWidth: 1
          HEAD10R:
            description: 10-bit address header only read direction (master receiver mode)
            bitOffset: 12
            bitWidth: 1
          START:
            description: Start generation
            bitOffset: 13
            bitWidth: 1
          STOP:
            description: Stop generation (master mode)
            bitOffset: 14
            bitWidth: 1
          NACK:
            description: NACK generation (slave mode)
            bitOffset: 15
            bitWidth: 1
          NBYTES:
            description: Number of bytes
            bitOffset: 16
            bitWidth: 8
          RELOAD:
            description: NBYTES reload mode
            bitOffset: 24
            bitWidth: 1
          AUTOEND:
            description: Automatic end mode (master mode)
            bitOffset: 25
            bitWidth: 1
          PECBYTE:
            description: Packet error checking byte
            bitOffset: 26
            bitWidth: 1
      OAR1:
        description: Own address register 1
        addressOffset: 0x8
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          OA1:
            description: Interface address
            bitOffset: 0
            bitWidth: 10
          OA1MODE:
            description: Own Address 1 10-bit mode
            bitOffset: 10
            bitWidth: 1
          OA1EN:
            description: Own Address 1 enable
            bitOffset: 15
            bitWidth: 1
      OAR2:
        description: Own address register 2
        addressOffset: 0xC
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          OA2:
            description: Interface address
            bitOffset: 1
            bitWidth: 7
          OA2MSK:
            description: Own Address 2 masks
            bitOffset: 8
            bitWidth: 3
          OA2EN:
            description: Own Address 2 enable
            bitOffset: 15
            bitWidth: 1
      TIMINGR:
        description: Timing register
        addressOffset: 0x10
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          SCLL:
            description: SCL low period (master mode)
            bitOffset: 0
            bitWidth: 8
          SCLH:
            description: SCL high period (master mode)
            bitOffset: 8
            bitWidth: 8
          SDADEL:
            description: Data hold time
            bitOffset: 16
            bitWidth: 4
          SCLDEL:
            description: Data setup time
            bitOffset: 20
            bitWidth: 4
          PRESC:
            description: Timing prescaler
            bitOffset: 28
            bitWidth: 4
      TIMEOUTR:
        description: Timeout register
        addressOffset: 0x14
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          TIMEOUTA:
            description: Bus timeout A
            bitOffset: 0
            bitWidth: 12
          TIDLE:
            description: Idle clock timeout detection
            bitOffset: 12
            bitWidth: 1
          TIMOUTEN:
            description: Clock timeout enable
            bitOffset: 15
            bitWidth: 1
          TIMEOUTB:
            description: Bus timeout B
            bitOffset: 16
            bitWidth: 12
          TEXTEN:
            description: Extended clock timeout enable
            bitOffset: 31
            bitWidth: 1
      ISR:
        description: Interrupt and Status register
        addressOffset: 0x18
        size: 0x20
        resetValue: 0x00000001
        fields:
          TXE:
            description: Transmit data register empty (transmitters)
            bitOffset: 0
            bitWidth: 1
            access: read-write
          TXIS:
            description: Transmit interrupt status (transmitters)
            bitOffset: 1
            bitWidth: 1
            access: read-write
          RXNE:
            description: Receive data register not empty (receivers)
            bitOffset: 2
            bitWidth: 1
            access: read-only
          ADDR:
            description: Address matched (slave mode)
            bitOffset: 3
            bitWidth: 1
            access: read-only
          NACKF:
            description: Not acknowledge received flag
            bitOffset: 4
            bitWidth: 1
            access: read-only
          STOPF:
            description: Stop detection flag
            bitOffset: 5
            bitWidth: 1
            access: read-only
          TC:
            description: Transfer Complete (master mode)
            bitOffset: 6
            bitWidth: 1
            access: read-only
          TCR:
            description: Transfer Complete Reload
            bitOffset: 7
            bitWidth: 1
            access: read-only
          BERR:
            description: Bus error
            bitOffset: 8
            bitWidth: 1
            access: read-only
          ARLO:
            description: Arbitration lost
            bitOffset: 9
            bitWidth: 1
            access: read-only
          OVR:
            description: Overrun/Underrun (slave mode)
            bitOffset: 10
            bitWidth: 1
            access: read-only
          PECERR:
            description: PEC Error in reception
            bitOffset: 11
            bitWidth: 1
            access: read-only
          TIMEOUT:
            description: Timeout or t_low detection flag
            bitOffset: 12
            bitWidth: 1
            access: read-only
          ALERT:
            description: SMBus alert
            bitOffset: 13
            bitWidth: 1
            access: read-only
          BUSY:
            description: Bus busy
            bitOffset: 15
            bitWidth: 1
            access: read-only
          DIR:
            description: Transfer direction (Slave mode)
            bitOffset: 16
            bitWidth: 1
            access: read-only
          ADDCODE:
            description: Address match code (Slave mode)
            bitOffset: 17
            bitWidth: 7
            access: read-only
      ICR:
        description: Interrupt clear register
        addressOffset: 0x1C
        size: 0x20
        access: write-only
        resetValue: 0x00000000
        fields:
          ADDRCF:
            description: Address Matched flag clear
            bitOffset: 3
            bitWidth: 1
          NACKCF:
            description: Not Acknowledge flag clear
            bitOffset: 4
            bitWidth: 1
          STOPCF:
            description: Stop detection flag clear
            bitOffset: 5
            bitWidth: 1
          BERRCF:
            description: Bus error flag clear
            bitOffset: 8
            bitWidth: 1
          ARLOCF:
            description: Arbitration lost flag clear
            bitOffset: 9
            bitWidth: 1
          OVRCF:
            description: Overrun/Underrun flag clear
            bitOffset: 10
            bitWidth: 1
          PECCF:
            description: PEC Error flag clear
            bitOffset: 11
            bitWidth: 1
          TIMOUTCF:
            description: Timeout detection flag clear
            bitOffset: 12
            bitWidth: 1
          ALERTCF:
            description: Alert flag clear
            bitOffset: 13
            bitWidth: 1
      PECR:
        description: PEC register
        addressOffset: 0x20
        size: 0x20
        access: read-only
        resetValue: 0x00000000
        fields:
          PEC:
            description: Packet error checking register
            bitOffset: 0
            bitWidth: 8
      RXDR:
        description: Receive data register
        addressOffset: 0x24
        size: 0x20
        access: read-only
        resetValue: 0x00000000
        fields:
          RXDATA:
            description: 8-bit receive data
            bitOffset: 0
            bitWidth: 8
      TXDR:
        description: Transmit data register
        addressOffset: 0x28
        size: 0x20
        access: read-write
        resetValue: 0x00000000
        fields:
          TXDATA:
            description: 8-bit transmit data
            bitOffset: 0
            bitWidth: 8

MPU:
  _strip:
    - "MPU_"

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - common_patches/merge_I2C_OAR1_ADDx_fields.yaml
 - common_patches/dma_fcr_wo.yaml
 - common_patches/can/can.yaml
 - common_patches/can/can_filter_bank.yaml
 - ../peripherals/can/can.yaml
 - common_patches/sai/sai_v1.yaml
 - common_patches/f4_rcc_fmpi2c.yaml
 - ../peripherals/dac/dac_wavegen.yaml
 - ../peripherals/dac/dac_common_2ch.yaml
 - ../peripherals/dac/dac_dmaudr.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/rcc/rcc_merge_sw_sws.yaml
 - ../peripherals/rcc/rcc_v2.yaml
 - ../peripherals/rcc/rcc_v2_i2s.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pll.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllp.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllq.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllm.yaml
 - ../peripherals/rcc/rcc_v2_sai_pllp.yaml
 - ../peripherals/rcc/rcc_v2_bdcr_lsemod.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_timpre.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_i2s_sai_f446.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_i2s12src.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_48m_sd.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_cecsel.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_i2csel.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr2_spdifrxsel.yaml
 - ../peripherals/rcc/rcc_v2_ckgatenr.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/crc/crc_idr_8bit.yaml
 - ../peripherals/adc/adc_v2_smpr.yaml
 - ../peripherals/adc/adc_v2_multi.yaml
 - common_patches/dma/dma_v2.yaml
 - ../peripherals/dma/dma_v2.yaml
 - ../peripherals/spi/spi_v1.yaml
 - common_patches/tim/tim_o24ce.yaml
 - common_patches/tim/common.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/tim/tim_advanced.yaml
 - common_patches/tim/tim_ccr.yaml
 - ../peripherals/tim/v1/ccm.yaml
 - ../peripherals/usart/uart_common.yaml
 - ../peripherals/usart/uart_sample.yaml
 - ../peripherals/usart/uart_uart.yaml
 - ../peripherals/usart/uart_usart.yaml
 - ../peripherals/i2c/i2c_v1.yaml
 - ../peripherals/i2c/i2c_v2_fmp.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/iwdg/iwdg.yaml
 - ../peripherals/exti/exti.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/usb_otg/otg_hs_remove_prefix.yaml
 - common_patches/usb_otg/otg_fs_remove_prefix.yaml
 - common_patches/usb_otg/otg_fs_fixes_v1_446_469.yaml
 - common_patches/usb_otg/otg_hs_fixes_v1.yaml
 - common_patches/dbgmcu.yaml
 - common_patches/fpu_interrupt.yaml
 - common_patches/fsmc/fsmc_sram.yaml
 - common_patches/fsmc/fsmc_sramfix.yaml
 - common_patches/fsmc/fsmc_nand_v1.yaml
 - common_patches/fsmc/fsmc_sd.yaml
 - ../peripherals/fsmc/fsmc_sram.yaml
 - ../peripherals/fsmc/fsmc_wfdis.yaml
 - ../peripherals/fsmc/fsmc_nand.yaml
 - ../peripherals/fsmc/fsmc_sd.yaml
 - ../peripherals/sai/sai.yaml
 - common_patches/f4_rtc_cr.yaml
 - common_patches/rtc/rtc_cr.yaml
 - ../peripherals/rtc/rtc_common.yaml
 - common_patches/sdio_f446.yaml
 - ../peripherals/sdio/sdio.yaml
 - ../peripherals/sdio/sdio_f4_common.yaml
 - ../peripherals/flash/flash_v1.yaml
 - ../peripherals/flash/flash_latency16.yaml
 - ../peripherals/rcc/rcc_v2_pllcfgr_pllr.yaml
 - ../peripherals/i2c/i2c_v1_fltr.yaml
