// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

// DATE "11/26/2023 18:20:49"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Bitblaster_10Bit_Processor (
	Raw_Data_From_Switches,
	Clock_50MHz,
	Peek_Button,
	Clock_Button,
	LED_B_Data_Bus,
	DHEX0,
	DHEX1,
	DHEX2,
	THEX_Current_Timestep,
	LED_D_Done);
input 	[9:0] Raw_Data_From_Switches;
input 	Clock_50MHz;
input 	Peek_Button;
input 	Clock_Button;
output 	[9:0] LED_B_Data_Bus;
output 	[6:0] DHEX0;
output 	[6:0] DHEX1;
output 	[6:0] DHEX2;
output 	[6:0] THEX_Current_Timestep;
output 	LED_D_Done;

// Design Ports Information
// LED_B_Data_Bus[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_B_Data_Bus[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DHEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// THEX_Current_Timestep[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_D_Done	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Raw_Data_From_Switches[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Peek_Button	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock_50MHz	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock_Button	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LED_B_Data_Bus[0]~output_o ;
wire \LED_B_Data_Bus[1]~output_o ;
wire \LED_B_Data_Bus[2]~output_o ;
wire \LED_B_Data_Bus[3]~output_o ;
wire \LED_B_Data_Bus[4]~output_o ;
wire \LED_B_Data_Bus[5]~output_o ;
wire \LED_B_Data_Bus[6]~output_o ;
wire \LED_B_Data_Bus[7]~output_o ;
wire \LED_B_Data_Bus[8]~output_o ;
wire \LED_B_Data_Bus[9]~output_o ;
wire \DHEX0[0]~output_o ;
wire \DHEX0[1]~output_o ;
wire \DHEX0[2]~output_o ;
wire \DHEX0[3]~output_o ;
wire \DHEX0[4]~output_o ;
wire \DHEX0[5]~output_o ;
wire \DHEX0[6]~output_o ;
wire \DHEX1[0]~output_o ;
wire \DHEX1[1]~output_o ;
wire \DHEX1[2]~output_o ;
wire \DHEX1[3]~output_o ;
wire \DHEX1[4]~output_o ;
wire \DHEX1[5]~output_o ;
wire \DHEX1[6]~output_o ;
wire \DHEX2[0]~output_o ;
wire \DHEX2[1]~output_o ;
wire \DHEX2[2]~output_o ;
wire \DHEX2[3]~output_o ;
wire \DHEX2[4]~output_o ;
wire \DHEX2[5]~output_o ;
wire \DHEX2[6]~output_o ;
wire \THEX_Current_Timestep[0]~output_o ;
wire \THEX_Current_Timestep[1]~output_o ;
wire \THEX_Current_Timestep[2]~output_o ;
wire \THEX_Current_Timestep[3]~output_o ;
wire \THEX_Current_Timestep[4]~output_o ;
wire \THEX_Current_Timestep[5]~output_o ;
wire \THEX_Current_Timestep[6]~output_o ;
wire \LED_D_Done~output_o ;
wire \Clock_50MHz~input_o ;
wire \Clock_50MHz~inputclkctrl_outclk ;
wire \inputLogicModule|clk_debouncer|COUNT[0]~16_combout ;
wire \Clock_Button~input_o ;
wire \inputLogicModule|clk_debouncer|LessThan0~1_combout ;
wire \inputLogicModule|clk_debouncer|LessThan0~0_combout ;
wire \inputLogicModule|clk_debouncer|LessThan0~2_combout ;
wire \inputLogicModule|clk_debouncer|t_r~combout ;
wire \inputLogicModule|clk_debouncer|COUNT[0]~17 ;
wire \inputLogicModule|clk_debouncer|COUNT[1]~18_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[1]~19 ;
wire \inputLogicModule|clk_debouncer|COUNT[2]~20_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[2]~21 ;
wire \inputLogicModule|clk_debouncer|COUNT[3]~22_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[3]~23 ;
wire \inputLogicModule|clk_debouncer|COUNT[4]~24_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[4]~25 ;
wire \inputLogicModule|clk_debouncer|COUNT[5]~26_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[5]~27 ;
wire \inputLogicModule|clk_debouncer|COUNT[6]~28_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[6]~29 ;
wire \inputLogicModule|clk_debouncer|COUNT[7]~30_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[7]~31 ;
wire \inputLogicModule|clk_debouncer|COUNT[8]~32_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[8]~33 ;
wire \inputLogicModule|clk_debouncer|COUNT[9]~34_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[9]~35 ;
wire \inputLogicModule|clk_debouncer|COUNT[10]~36_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[10]~37 ;
wire \inputLogicModule|clk_debouncer|COUNT[11]~38_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[11]~39 ;
wire \inputLogicModule|clk_debouncer|COUNT[12]~40_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[12]~41 ;
wire \inputLogicModule|clk_debouncer|COUNT[13]~42_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[13]~43 ;
wire \inputLogicModule|clk_debouncer|COUNT[14]~44_combout ;
wire \inputLogicModule|clk_debouncer|COUNT[14]~45 ;
wire \inputLogicModule|clk_debouncer|COUNT[15]~46_combout ;
wire \inputLogicModule|clk_debouncer|LessThan0~3_combout ;
wire \inputLogicModule|clk_debouncer|A~0_combout ;
wire \inputLogicModule|clk_debouncer|A~feeder_combout ;
wire \inputLogicModule|clk_debouncer|A~q ;
wire \inputLogicModule|clk_debouncer|A~clkctrl_outclk ;
wire \countermodule|CNT[0]~1_combout ;
wire \Raw_Data_From_Switches[8]~input_o ;
wire \inputLogicModule|databus[0]~40_combout ;
wire \outputLogicModule|Decoder0~2_combout ;
wire \outputLogicModule|Decoder0~0_combout ;
wire \Raw_Data_From_Switches[3]~input_o ;
wire \inputLogicModule|databus[3]~30_combout ;
wire \controllerModule|ALUcont[3]~1_combout ;
wire \controllerModule|Equal4~0_combout ;
wire \controllerModule|Ain~2_combout ;
wire \inputLogicModule|databus[0]~19_combout ;
wire \multistageALU|ShiftLeft0~6_combout ;
wire \multistageALU|ShiftLeft0~20_combout ;
wire \multistageALU|G[1]~14_combout ;
wire \multistageALU|G[1]~15_combout ;
wire \Raw_Data_From_Switches[4]~input_o ;
wire \inputLogicModule|databus[4]~26_combout ;
wire \inputLogicModule|databus[4]~29_combout ;
wire \controllerModule|ALUcont[0]~0_combout ;
wire \multistageALU|Add0~13_combout ;
wire \multistageALU|Add0~14_combout ;
wire \multistageALU|Add0~15_combout ;
wire \multistageALU|Add0~5_combout ;
wire \multistageALU|Add0~0_combout ;
wire \multistageALU|G[2]~13_combout ;
wire \multistageALU|Add0~2_cout ;
wire \multistageALU|Add0~4 ;
wire \multistageALU|Add0~7 ;
wire \multistageALU|Add0~17 ;
wire \multistageALU|Add0~19 ;
wire \multistageALU|Add0~20_combout ;
wire \multistageALU|G[5]~37_combout ;
wire \multistageALU|G[1]~25_combout ;
wire \multistageALU|G[5]~34_combout ;
wire \multistageALU|G[5]~35_combout ;
wire \multistageALU|G[5]~36_combout ;
wire \multistageALU|G[5]~38_combout ;
wire \multistageALU|ShiftRight0~10_combout ;
wire \multistageALU|ShiftRight0~15_combout ;
wire \multistageALU|G[1]~21_combout ;
wire \multistageALU|G[1]~20_combout ;
wire \multistageALU|Mux5~2_combout ;
wire \multistageALU|Mux5~3_combout ;
wire \multistageALU|ShiftLeft0~19_combout ;
wire \multistageALU|G[1]~23_combout ;
wire \multistageALU|ShiftLeft0~12_combout ;
wire \multistageALU|ShiftLeft0~11_combout ;
wire \multistageALU|ShiftLeft0~13_combout ;
wire \multistageALU|G[5]~33_combout ;
wire \multistageALU|Add0~12_combout ;
wire \multistageALU|Add0~21 ;
wire \multistageALU|Add0~22_combout ;
wire \multistageALU|ShiftRight0~14_combout ;
wire \multistageALU|Mux4~2_combout ;
wire \multistageALU|Mux4~3_combout ;
wire \multistageALU|ShiftLeft0~18_combout ;
wire \multistageALU|ShiftLeft0~8_combout ;
wire \multistageALU|ShiftLeft0~9_combout ;
wire \multistageALU|ShiftLeft0~10_combout ;
wire \multistageALU|Result_from_ALU~5_combout ;
wire \Raw_Data_From_Switches[6]~input_o ;
wire \controllerModule|IMM[6]~20_combout ;
wire \multistageALU|Add0~11_combout ;
wire \multistageALU|Add0~23 ;
wire \multistageALU|Add0~24_combout ;
wire \Raw_Data_From_Switches[7]~input_o ;
wire \controllerModule|IMM[7]~17_combout ;
wire \multistageALU|ShiftRight0~11_combout ;
wire \multistageALU|ShiftRight0~12_combout ;
wire \multistageALU|G[6]~31_combout ;
wire \multistageALU|Mux2~2_combout ;
wire \multistageALU|Mux2~3_combout ;
wire \multistageALU|G[6]~32_combout ;
wire \multistageALU|ShiftLeft0~7_combout ;
wire \multistageALU|G[6]~29_combout ;
wire \multistageALU|G[6]~45_combout ;
wire \multistageALU|Result_from_ALU~3_combout ;
wire \multistageALU|ShiftLeft0~15_combout ;
wire \multistageALU|G[6]~30_combout ;
wire \multistageALU|Mux2~0_combout ;
wire \multistageALU|Mux2~1_combout ;
wire \multistageALU|Mux2~4_combout ;
wire \multistageALU|Add0~10_combout ;
wire \multistageALU|Add0~25 ;
wire \multistageALU|Add0~26_combout ;
wire \multistageALU|Add0~33_combout ;
wire \outputLogicModule|Decoder0~1_combout ;
wire \controllerModule|IMM[7]~18_combout ;
wire \controllerModule|ENW~0_combout ;
wire \controllerModule|Rin[1]~0_combout ;
wire \registerFileModule|registers~81_combout ;
wire \registerFileModule|registers~17_q ;
wire \controllerModule|Rout[0]~1_combout ;
wire \controllerModule|Rout[0]~3_combout ;
wire \controllerModule|Rout[0]~4_combout ;
wire \registerFileModule|registers~83_combout ;
wire \registerFileModule|registers~37_q ;
wire \registerFileModule|registers~80_combout ;
wire \registerFileModule|registers~27_q ;
wire \controllerModule|Rout[1]~0_combout ;
wire \controllerModule|Rout[1]~2_combout ;
wire \registerFileModule|registers~82_combout ;
wire \registerFileModule|registers~7_q ;
wire \registerFileModule|registers~56_combout ;
wire \registerFileModule|registers~57_combout ;
wire \controllerModule|IMM[7]~19_combout ;
wire \controllerModule|IMM[7]~23_combout ;
wire \multistageALU|ShiftRight0~0_combout ;
wire \multistageALU|ShiftRight0~13_combout ;
wire \multistageALU|Mux3~2_combout ;
wire \multistageALU|Mux3~3_combout ;
wire \multistageALU|ShiftLeft0~14_combout ;
wire \multistageALU|ShiftLeft0~16_combout ;
wire \multistageALU|ShiftLeft0~17_combout ;
wire \multistageALU|Result_from_ALU~4_combout ;
wire \multistageALU|Mux3~0_combout ;
wire \multistageALU|Mux3~1_combout ;
wire \multistageALU|Mux3~4_combout ;
wire \multistageALU|Add0~34_combout ;
wire \controllerModule|IMM[6]~21_combout ;
wire \registerFileModule|registers~26_q ;
wire \registerFileModule|registers~36_q ;
wire \registerFileModule|registers~16_q ;
wire \registerFileModule|registers~6_q ;
wire \registerFileModule|registers~60_combout ;
wire \registerFileModule|registers~61_combout ;
wire \controllerModule|IMM[6]~22_combout ;
wire \controllerModule|IMM[6]~26_combout ;
wire \multistageALU|ShiftRight0~8_combout ;
wire \multistageALU|ShiftRight0~7_combout ;
wire \multistageALU|ShiftRight0~9_combout ;
wire \multistageALU|G[5]~44_combout ;
wire \multistageALU|Mux4~0_combout ;
wire \multistageALU|Mux4~1_combout ;
wire \multistageALU|Mux4~4_combout ;
wire \multistageALU|Add0~35_combout ;
wire \inputLogicModule|databus[5]~24_combout ;
wire \Raw_Data_From_Switches[5]~input_o ;
wire \inputLogicModule|databus[5]~23_combout ;
wire \registerFileModule|registers~15_q ;
wire \registerFileModule|registers~35_q ;
wire \registerFileModule|registers~25_q ;
wire \registerFileModule|registers~5_q ;
wire \registerFileModule|registers~64_combout ;
wire \registerFileModule|registers~65_combout ;
wire \inputLogicModule|databus[5]~25_combout ;
wire \inputLogicModule|databus[5]~41_combout ;
wire \multistageALU|ShiftRight0~1_combout ;
wire \multistageALU|ShiftRight0~2_combout ;
wire \multistageALU|Result_from_ALU~6_combout ;
wire \multistageALU|Mux5~0_combout ;
wire \multistageALU|Mux5~1_combout ;
wire \multistageALU|Mux5~4_combout ;
wire \multistageALU|Add0~36_combout ;
wire \inputLogicModule|databus[4]~27_combout ;
wire \registerFileModule|registers~24_q ;
wire \registerFileModule|registers~34_q ;
wire \registerFileModule|registers~14_q ;
wire \registerFileModule|registers~4_q ;
wire \registerFileModule|registers~68_combout ;
wire \registerFileModule|registers~69_combout ;
wire \inputLogicModule|databus[4]~28_combout ;
wire \multistageALU|ShiftLeft0~3_combout ;
wire \multistageALU|ShiftLeft0~4_combout ;
wire \multistageALU|ShiftLeft0~5_combout ;
wire \multistageALU|G[1]~16_combout ;
wire \multistageALU|Result_from_ALU~1_combout ;
wire \multistageALU|Mux8~5_combout ;
wire \multistageALU|G[1]~18_combout ;
wire \multistageALU|G[1]~17_combout ;
wire \multistageALU|Mux8~0_combout ;
wire \multistageALU|Mux8~2_combout ;
wire \multistageALU|ShiftRight0~6_combout ;
wire \multistageALU|Mux8~1_combout ;
wire \multistageALU|Mux8~3_combout ;
wire \multistageALU|Mux8~4_combout ;
wire \multistageALU|Mux8~6_combout ;
wire \multistageALU|Mux8~7_combout ;
wire \multistageALU|Add0~6_combout ;
wire \multistageALU|Mux8~8_combout ;
wire \multistageALU|G[1]~24_combout ;
wire \multistageALU|ShiftRight0~4_combout ;
wire \multistageALU|G[1]~26_combout ;
wire \multistageALU|G[1]~27_combout ;
wire \multistageALU|Mux8~9_combout ;
wire \inputLogicModule|databus[1]~21_combout ;
wire \Raw_Data_From_Switches[1]~input_o ;
wire \inputLogicModule|databus[1]~20_combout ;
wire \registerFileModule|registers~11_q ;
wire \registerFileModule|registers~31_q ;
wire \registerFileModule|registers~21_q ;
wire \registerFileModule|registers~1_q ;
wire \registerFileModule|registers~44_combout ;
wire \registerFileModule|registers~45_combout ;
wire \inputLogicModule|databus[1]~22_combout ;
wire \inputLogicModule|databus[1]~39_combout ;
wire \controllerModule|ALUcont[1]~2_combout ;
wire \multistageALU|Add0~32_combout ;
wire \multistageALU|Add0~16_combout ;
wire \multistageALU|G[2]~41_combout ;
wire \multistageALU|G[2]~42_combout ;
wire \multistageALU|Mux7~2_combout ;
wire \multistageALU|Mux7~3_combout ;
wire \multistageALU|ShiftRight0~3_combout ;
wire \multistageALU|G[2]~39_combout ;
wire \multistageALU|Result_from_ALU~8_combout ;
wire \multistageALU|G[2]~46_combout ;
wire \multistageALU|G[2]~40_combout ;
wire \multistageALU|Mux7~0_combout ;
wire \multistageALU|Mux7~1_combout ;
wire \multistageALU|Mux7~4_combout ;
wire \multistageALU|Add0~38_combout ;
wire \inputLogicModule|databus[2]~34_combout ;
wire \Raw_Data_From_Switches[2]~input_o ;
wire \inputLogicModule|databus[2]~33_combout ;
wire \registerFileModule|registers~22_q ;
wire \registerFileModule|registers~32_q ;
wire \registerFileModule|registers~12_q ;
wire \registerFileModule|registers~2_q ;
wire \registerFileModule|registers~76_combout ;
wire \registerFileModule|registers~77_combout ;
wire \inputLogicModule|databus[2]~35_combout ;
wire \inputLogicModule|databus[2]~38_combout ;
wire \multistageALU|G[1]~19_combout ;
wire \multistageALU|G[1]~22_combout ;
wire \multistageALU|Add0~18_combout ;
wire \multistageALU|Mux6~2_combout ;
wire \multistageALU|Mux6~3_combout ;
wire \multistageALU|Result_from_ALU~7_combout ;
wire \multistageALU|Mux6~0_combout ;
wire \multistageALU|Mux6~1_combout ;
wire \multistageALU|Mux6~4_combout ;
wire \multistageALU|Add0~37_combout ;
wire \inputLogicModule|databus[3]~31_combout ;
wire \registerFileModule|registers~13_q ;
wire \registerFileModule|registers~33feeder_combout ;
wire \registerFileModule|registers~33_q ;
wire \registerFileModule|registers~23_q ;
wire \registerFileModule|registers~3_q ;
wire \registerFileModule|registers~72_combout ;
wire \registerFileModule|registers~73_combout ;
wire \inputLogicModule|databus[3]~32_combout ;
wire \inputLogicModule|databus[3]~37_combout ;
wire \controllerModule|Ext~0_combout ;
wire \controllerModule|IMM[8]~14_combout ;
wire \multistageALU|Mux1~4_combout ;
wire \multistageALU|G[8]~43_combout ;
wire \multistageALU|ShiftLeft0~2_combout ;
wire \multistageALU|Mux1~2_combout ;
wire \multistageALU|Mux1~3_combout ;
wire \multistageALU|Mux1~5_combout ;
wire \multistageALU|Mux1~10_combout ;
wire \multistageALU|Mux0~3_combout ;
wire \multistageALU|Mux1~6_combout ;
wire \multistageALU|Mux1~7_combout ;
wire \multistageALU|G[8]~28_combout ;
wire \multistageALU|Mux1~8_combout ;
wire \multistageALU|Add0~9_combout ;
wire \multistageALU|Add0~27 ;
wire \multistageALU|Add0~28_combout ;
wire \multistageALU|Mux1~9_combout ;
wire \controllerModule|IMM[8]~15_combout ;
wire \registerFileModule|registers~28_q ;
wire \registerFileModule|registers~38_q ;
wire \registerFileModule|registers~18_q ;
wire \registerFileModule|registers~8_q ;
wire \registerFileModule|registers~52_combout ;
wire \registerFileModule|registers~53_combout ;
wire \controllerModule|IMM[8]~16_combout ;
wire \controllerModule|IMM[8]~24_combout ;
wire \controllerModule|IMM[9]~10_combout ;
wire \multistageALU|Add0~8_combout ;
wire \multistageALU|Add0~29 ;
wire \multistageALU|Add0~30_combout ;
wire \multistageALU|Mux0~0_combout ;
wire \multistageALU|Mux0~1_combout ;
wire \multistageALU|Result_from_ALU~2_combout ;
wire \multistageALU|Mux0~2_combout ;
wire \multistageALU|Mux0~4_combout ;
wire \multistageALU|Mux0~5_combout ;
wire \multistageALU|Mux0~6_combout ;
wire \multistageALU|Mux0~7_combout ;
wire \multistageALU|Mux0~8_combout ;
wire \controllerModule|IMM[9]~12_combout ;
wire \Raw_Data_From_Switches[9]~input_o ;
wire \controllerModule|IMM[9]~11_combout ;
wire \registerFileModule|registers~19_q ;
wire \registerFileModule|registers~39_q ;
wire \registerFileModule|registers~29_q ;
wire \registerFileModule|registers~9_q ;
wire \registerFileModule|registers~48_combout ;
wire \registerFileModule|registers~49_combout ;
wire \controllerModule|IMM[9]~13_combout ;
wire \controllerModule|IMM[9]~25_combout ;
wire \multistageALU|G[1]~12_combout ;
wire \countermodule|CNT~0_combout ;
wire \controllerModule|ENR~0_combout ;
wire \controllerModule|ENR~1_combout ;
wire \multistageALU|Add0~3_combout ;
wire \multistageALU|Result_from_ALU~0_combout ;
wire \multistageALU|Mux9~3_combout ;
wire \multistageALU|ShiftRight0~5_combout ;
wire \multistageALU|Mux9~0_combout ;
wire \multistageALU|Mux9~1_combout ;
wire \multistageALU|Mux9~2_combout ;
wire \multistageALU|Mux9~4_combout ;
wire \multistageALU|Mux9~5_combout ;
wire \multistageALU|Mux9~6_combout ;
wire \multistageALU|Mux9~7_combout ;
wire \inputLogicModule|databus[0]~17_combout ;
wire \Raw_Data_From_Switches[0]~input_o ;
wire \inputLogicModule|databus[0]~16_combout ;
wire \registerFileModule|registers~20_q ;
wire \registerFileModule|registers~30_q ;
wire \registerFileModule|registers~10_q ;
wire \registerFileModule|registers~0_q ;
wire \registerFileModule|registers~40_combout ;
wire \registerFileModule|registers~41_combout ;
wire \inputLogicModule|databus[0]~18_combout ;
wire \inputLogicModule|databus[4]~36_combout ;
wire \Peek_Button~input_o ;
wire \inputLogicModule|peek_debouncer|COUNT[0]~16_combout ;
wire \inputLogicModule|peek_debouncer|t_r~combout ;
wire \inputLogicModule|peek_debouncer|COUNT[0]~17 ;
wire \inputLogicModule|peek_debouncer|COUNT[1]~18_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[1]~19 ;
wire \inputLogicModule|peek_debouncer|COUNT[2]~20_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[2]~21 ;
wire \inputLogicModule|peek_debouncer|COUNT[3]~22_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[3]~23 ;
wire \inputLogicModule|peek_debouncer|COUNT[4]~24_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[4]~25 ;
wire \inputLogicModule|peek_debouncer|COUNT[5]~26_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[5]~27 ;
wire \inputLogicModule|peek_debouncer|COUNT[6]~28_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[6]~29 ;
wire \inputLogicModule|peek_debouncer|COUNT[7]~30_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[7]~31 ;
wire \inputLogicModule|peek_debouncer|COUNT[8]~32_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[8]~33 ;
wire \inputLogicModule|peek_debouncer|COUNT[9]~34_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[9]~35 ;
wire \inputLogicModule|peek_debouncer|COUNT[10]~36_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[10]~37 ;
wire \inputLogicModule|peek_debouncer|COUNT[11]~38_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[11]~39 ;
wire \inputLogicModule|peek_debouncer|COUNT[12]~40_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[12]~41 ;
wire \inputLogicModule|peek_debouncer|COUNT[13]~42_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[13]~43 ;
wire \inputLogicModule|peek_debouncer|COUNT[14]~44_combout ;
wire \inputLogicModule|peek_debouncer|COUNT[14]~45 ;
wire \inputLogicModule|peek_debouncer|COUNT[15]~46_combout ;
wire \inputLogicModule|peek_debouncer|LessThan0~1_combout ;
wire \inputLogicModule|peek_debouncer|LessThan0~0_combout ;
wire \inputLogicModule|peek_debouncer|LessThan0~2_combout ;
wire \inputLogicModule|peek_debouncer|LessThan0~3_combout ;
wire \inputLogicModule|peek_debouncer|A~0_combout ;
wire \inputLogicModule|peek_debouncer|A~q ;
wire \registerFileModule|registers~50_combout ;
wire \registerFileModule|registers~51_combout ;
wire \outputLogicModule|hex_value~2_combout ;
wire \registerFileModule|registers~54_combout ;
wire \registerFileModule|registers~55_combout ;
wire \outputLogicModule|hex_value~3_combout ;
wire \registerFileModule|registers~58_combout ;
wire \registerFileModule|registers~59_combout ;
wire \outputLogicModule|hex_value~4_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49_combout ;
wire \registerFileModule|registers~62_combout ;
wire \registerFileModule|registers~63_combout ;
wire \outputLogicModule|hex_value~5_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~45_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~44_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55_combout ;
wire \registerFileModule|registers~66_combout ;
wire \registerFileModule|registers~67_combout ;
wire \outputLogicModule|hex_value~6_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~91_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~52_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~58_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~85_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60_combout ;
wire \registerFileModule|registers~70_combout ;
wire \registerFileModule|registers~71_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~64_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67_combout ;
wire \registerFileModule|registers~74_combout ;
wire \registerFileModule|registers~75_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~87_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~70_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout ;
wire \registerFileModule|registers~78_combout ;
wire \registerFileModule|registers~79_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~89_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~78_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout ;
wire \registerFileModule|registers~46_combout ;
wire \registerFileModule|registers~47_combout ;
wire \outputLogicModule|hex_value~1_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ;
wire \registerFileModule|registers~42_combout ;
wire \registerFileModule|registers~43_combout ;
wire \outputLogicModule|hex_value~0_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ;
wire \outputLogicModule|WideOr20~0_combout ;
wire \outputLogicModule|WideOr19~0_combout ;
wire \outputLogicModule|WideOr18~0_combout ;
wire \outputLogicModule|WideOr17~0_combout ;
wire \outputLogicModule|WideOr16~0_combout ;
wire \outputLogicModule|WideOr15~0_combout ;
wire \outputLogicModule|WideOr14~0_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~45_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~44_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~52_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~88_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~82_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~58_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~36_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~37_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~44_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~60_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~64_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~83_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~70_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~84_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~58_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~49_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~76_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~86_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~77_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~87_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~78_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~79_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~81_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~80_combout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ;
wire \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ;
wire \outputLogicModule|WideOr13~0_combout ;
wire \outputLogicModule|WideOr12~0_combout ;
wire \outputLogicModule|WideOr11~0_combout ;
wire \outputLogicModule|WideOr10~0_combout ;
wire \outputLogicModule|WideOr9~0_combout ;
wire \outputLogicModule|WideOr8~0_combout ;
wire \outputLogicModule|WideOr7~0_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~42_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~43_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~54_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~78_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~62_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~61_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~64_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~73_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~65_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~74_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~66_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~75_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~76_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~67_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~77_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~68_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~69_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~70_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~71_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~72_combout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ;
wire \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ;
wire \outputLogicModule|WideOr6~0_combout ;
wire \outputLogicModule|WideOr5~0_combout ;
wire \outputLogicModule|WideOr4~0_combout ;
wire \outputLogicModule|WideOr3~0_combout ;
wire \outputLogicModule|WideOr2~0_combout ;
wire \outputLogicModule|WideOr1~0_combout ;
wire \outputLogicModule|WideOr0~0_combout ;
wire [15:0] \inputLogicModule|peek_debouncer|COUNT ;
wire [9:0] \multistageALU|G ;
wire [15:0] \inputLogicModule|clk_debouncer|COUNT ;
wire [1:0] \countermodule|CNT ;
wire [9:0] \multistageALU|A ;
wire [9:0] \instructionRegister|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LED_B_Data_Bus[0]~output (
	.i(\inputLogicModule|databus[0]~18_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[0]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LED_B_Data_Bus[1]~output (
	.i(\inputLogicModule|databus[1]~22_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[1]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LED_B_Data_Bus[2]~output (
	.i(\inputLogicModule|databus[2]~35_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[2]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LED_B_Data_Bus[3]~output (
	.i(\inputLogicModule|databus[3]~32_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[3]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LED_B_Data_Bus[4]~output (
	.i(\inputLogicModule|databus[4]~36_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[4]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED_B_Data_Bus[5]~output (
	.i(\inputLogicModule|databus[5]~25_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[5]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LED_B_Data_Bus[6]~output (
	.i(\controllerModule|IMM[6]~22_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[6]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED_B_Data_Bus[7]~output (
	.i(\controllerModule|IMM[7]~19_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[7]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LED_B_Data_Bus[8]~output (
	.i(\controllerModule|IMM[8]~16_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[8]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LED_B_Data_Bus[9]~output (
	.i(\controllerModule|IMM[9]~13_combout ),
	.oe(\inputLogicModule|databus[0]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_B_Data_Bus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_B_Data_Bus[9]~output .bus_hold = "false";
defparam \LED_B_Data_Bus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \DHEX0[0]~output (
	.i(\outputLogicModule|WideOr20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[0]~output .bus_hold = "false";
defparam \DHEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \DHEX0[1]~output (
	.i(\outputLogicModule|WideOr19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[1]~output .bus_hold = "false";
defparam \DHEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \DHEX0[2]~output (
	.i(\outputLogicModule|WideOr18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[2]~output .bus_hold = "false";
defparam \DHEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \DHEX0[3]~output (
	.i(\outputLogicModule|WideOr17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[3]~output .bus_hold = "false";
defparam \DHEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \DHEX0[4]~output (
	.i(\outputLogicModule|WideOr16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[4]~output .bus_hold = "false";
defparam \DHEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \DHEX0[5]~output (
	.i(\outputLogicModule|WideOr15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[5]~output .bus_hold = "false";
defparam \DHEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \DHEX0[6]~output (
	.i(!\outputLogicModule|WideOr14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX0[6]~output .bus_hold = "false";
defparam \DHEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \DHEX1[0]~output (
	.i(\outputLogicModule|WideOr13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[0]~output .bus_hold = "false";
defparam \DHEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \DHEX1[1]~output (
	.i(\outputLogicModule|WideOr12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[1]~output .bus_hold = "false";
defparam \DHEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \DHEX1[2]~output (
	.i(\outputLogicModule|WideOr11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[2]~output .bus_hold = "false";
defparam \DHEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \DHEX1[3]~output (
	.i(\outputLogicModule|WideOr10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[3]~output .bus_hold = "false";
defparam \DHEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \DHEX1[4]~output (
	.i(\outputLogicModule|WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[4]~output .bus_hold = "false";
defparam \DHEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \DHEX1[5]~output (
	.i(\outputLogicModule|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[5]~output .bus_hold = "false";
defparam \DHEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \DHEX1[6]~output (
	.i(!\outputLogicModule|WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX1[6]~output .bus_hold = "false";
defparam \DHEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \DHEX2[0]~output (
	.i(\outputLogicModule|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[0]~output .bus_hold = "false";
defparam \DHEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \DHEX2[1]~output (
	.i(\outputLogicModule|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[1]~output .bus_hold = "false";
defparam \DHEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \DHEX2[2]~output (
	.i(\outputLogicModule|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[2]~output .bus_hold = "false";
defparam \DHEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \DHEX2[3]~output (
	.i(\outputLogicModule|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[3]~output .bus_hold = "false";
defparam \DHEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \DHEX2[4]~output (
	.i(\outputLogicModule|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[4]~output .bus_hold = "false";
defparam \DHEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \DHEX2[5]~output (
	.i(\outputLogicModule|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[5]~output .bus_hold = "false";
defparam \DHEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \DHEX2[6]~output (
	.i(!\outputLogicModule|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DHEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DHEX2[6]~output .bus_hold = "false";
defparam \DHEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \THEX_Current_Timestep[0]~output (
	.i(\outputLogicModule|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[0]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \THEX_Current_Timestep[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[1]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \THEX_Current_Timestep[2]~output (
	.i(\outputLogicModule|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[2]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \THEX_Current_Timestep[3]~output (
	.i(\outputLogicModule|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[3]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \THEX_Current_Timestep[4]~output (
	.i(\countermodule|CNT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[4]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \THEX_Current_Timestep[5]~output (
	.i(\outputLogicModule|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[5]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \THEX_Current_Timestep[6]~output (
	.i(!\countermodule|CNT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\THEX_Current_Timestep[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \THEX_Current_Timestep[6]~output .bus_hold = "false";
defparam \THEX_Current_Timestep[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \LED_D_Done~output (
	.i(!\controllerModule|ENW~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_D_Done~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_D_Done~output .bus_hold = "false";
defparam \LED_D_Done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clock_50MHz~input (
	.i(Clock_50MHz),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clock_50MHz~input_o ));
// synopsys translate_off
defparam \Clock_50MHz~input .bus_hold = "false";
defparam \Clock_50MHz~input .listen_to_nsleep_signal = "false";
defparam \Clock_50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clock_50MHz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock_50MHz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock_50MHz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock_50MHz~inputclkctrl .clock_type = "global clock";
defparam \Clock_50MHz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N0
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[0]~16 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[0]~16_combout  = \inputLogicModule|clk_debouncer|COUNT [0] $ (VCC)
// \inputLogicModule|clk_debouncer|COUNT[0]~17  = CARRY(\inputLogicModule|clk_debouncer|COUNT [0])

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|COUNT[0]~16_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[0]~17 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[0]~16 .lut_mask = 16'h33CC;
defparam \inputLogicModule|clk_debouncer|COUNT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Clock_Button~input (
	.i(Clock_Button),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clock_Button~input_o ));
// synopsys translate_off
defparam \Clock_Button~input .bus_hold = "false";
defparam \Clock_Button~input .listen_to_nsleep_signal = "false";
defparam \Clock_Button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N22
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|LessThan0~1 (
// Equation(s):
// \inputLogicModule|clk_debouncer|LessThan0~1_combout  = (!\inputLogicModule|clk_debouncer|COUNT [7] & (((!\inputLogicModule|clk_debouncer|COUNT [4] & !\inputLogicModule|clk_debouncer|COUNT [5])) # (!\inputLogicModule|clk_debouncer|COUNT [6])))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [6]),
	.datab(\inputLogicModule|clk_debouncer|COUNT [4]),
	.datac(\inputLogicModule|clk_debouncer|COUNT [5]),
	.datad(\inputLogicModule|clk_debouncer|COUNT [7]),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|LessThan0~1 .lut_mask = 16'h0057;
defparam \inputLogicModule|clk_debouncer|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N20
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|LessThan0~0 (
// Equation(s):
// \inputLogicModule|clk_debouncer|LessThan0~0_combout  = (!\inputLogicModule|clk_debouncer|COUNT [11] & (!\inputLogicModule|clk_debouncer|COUNT [10] & (!\inputLogicModule|clk_debouncer|COUNT [13] & !\inputLogicModule|clk_debouncer|COUNT [12])))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [11]),
	.datab(\inputLogicModule|clk_debouncer|COUNT [10]),
	.datac(\inputLogicModule|clk_debouncer|COUNT [13]),
	.datad(\inputLogicModule|clk_debouncer|COUNT [12]),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|LessThan0~0 .lut_mask = 16'h0001;
defparam \inputLogicModule|clk_debouncer|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N24
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|LessThan0~2 (
// Equation(s):
// \inputLogicModule|clk_debouncer|LessThan0~2_combout  = (\inputLogicModule|clk_debouncer|LessThan0~0_combout  & (((\inputLogicModule|clk_debouncer|LessThan0~1_combout ) # (!\inputLogicModule|clk_debouncer|COUNT [9])) # 
// (!\inputLogicModule|clk_debouncer|COUNT [8])))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [8]),
	.datab(\inputLogicModule|clk_debouncer|COUNT [9]),
	.datac(\inputLogicModule|clk_debouncer|LessThan0~1_combout ),
	.datad(\inputLogicModule|clk_debouncer|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|LessThan0~2 .lut_mask = 16'hF700;
defparam \inputLogicModule|clk_debouncer|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N30
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|t_r (
// Equation(s):
// \inputLogicModule|clk_debouncer|t_r~combout  = (\inputLogicModule|clk_debouncer|LessThan0~3_combout  & (\Clock_Button~input_o  $ ((!\inputLogicModule|clk_debouncer|A~q )))) # (!\inputLogicModule|clk_debouncer|LessThan0~3_combout  & ((\Clock_Button~input_o 
//  $ (!\inputLogicModule|clk_debouncer|A~q )) # (!\inputLogicModule|clk_debouncer|LessThan0~2_combout )))

	.dataa(\inputLogicModule|clk_debouncer|LessThan0~3_combout ),
	.datab(\Clock_Button~input_o ),
	.datac(\inputLogicModule|clk_debouncer|A~q ),
	.datad(\inputLogicModule|clk_debouncer|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|t_r~combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|t_r .lut_mask = 16'hC3D7;
defparam \inputLogicModule|clk_debouncer|t_r .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N1
dffeas \inputLogicModule|clk_debouncer|COUNT[0] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[0] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N2
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[1]~18 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[1]~18_combout  = (\inputLogicModule|clk_debouncer|COUNT [1] & (!\inputLogicModule|clk_debouncer|COUNT[0]~17 )) # (!\inputLogicModule|clk_debouncer|COUNT [1] & ((\inputLogicModule|clk_debouncer|COUNT[0]~17 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[1]~19  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[0]~17 ) # (!\inputLogicModule|clk_debouncer|COUNT [1]))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[0]~17 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[1]~18_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[1]~19 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[1]~18 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|clk_debouncer|COUNT[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N3
dffeas \inputLogicModule|clk_debouncer|COUNT[1] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[1] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N4
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[2]~20 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[2]~20_combout  = (\inputLogicModule|clk_debouncer|COUNT [2] & (\inputLogicModule|clk_debouncer|COUNT[1]~19  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [2] & (!\inputLogicModule|clk_debouncer|COUNT[1]~19  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[2]~21  = CARRY((\inputLogicModule|clk_debouncer|COUNT [2] & !\inputLogicModule|clk_debouncer|COUNT[1]~19 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[1]~19 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[2]~20_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[2]~21 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[2]~20 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N5
dffeas \inputLogicModule|clk_debouncer|COUNT[2] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[2] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N6
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[3]~22 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[3]~22_combout  = (\inputLogicModule|clk_debouncer|COUNT [3] & (!\inputLogicModule|clk_debouncer|COUNT[2]~21 )) # (!\inputLogicModule|clk_debouncer|COUNT [3] & ((\inputLogicModule|clk_debouncer|COUNT[2]~21 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[3]~23  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[2]~21 ) # (!\inputLogicModule|clk_debouncer|COUNT [3]))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[2]~21 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[3]~22_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[3]~23 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[3]~22 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|clk_debouncer|COUNT[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N7
dffeas \inputLogicModule|clk_debouncer|COUNT[3] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[3] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N8
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[4]~24 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[4]~24_combout  = (\inputLogicModule|clk_debouncer|COUNT [4] & (\inputLogicModule|clk_debouncer|COUNT[3]~23  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [4] & (!\inputLogicModule|clk_debouncer|COUNT[3]~23  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[4]~25  = CARRY((\inputLogicModule|clk_debouncer|COUNT [4] & !\inputLogicModule|clk_debouncer|COUNT[3]~23 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[3]~23 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[4]~24_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[4]~25 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[4]~24 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N9
dffeas \inputLogicModule|clk_debouncer|COUNT[4] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[4] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N10
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[5]~26 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[5]~26_combout  = (\inputLogicModule|clk_debouncer|COUNT [5] & (!\inputLogicModule|clk_debouncer|COUNT[4]~25 )) # (!\inputLogicModule|clk_debouncer|COUNT [5] & ((\inputLogicModule|clk_debouncer|COUNT[4]~25 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[5]~27  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[4]~25 ) # (!\inputLogicModule|clk_debouncer|COUNT [5]))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[4]~25 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[5]~26_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[5]~27 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[5]~26 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|clk_debouncer|COUNT[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N11
dffeas \inputLogicModule|clk_debouncer|COUNT[5] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[5] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N12
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[6]~28 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[6]~28_combout  = (\inputLogicModule|clk_debouncer|COUNT [6] & (\inputLogicModule|clk_debouncer|COUNT[5]~27  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [6] & (!\inputLogicModule|clk_debouncer|COUNT[5]~27  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[6]~29  = CARRY((\inputLogicModule|clk_debouncer|COUNT [6] & !\inputLogicModule|clk_debouncer|COUNT[5]~27 ))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[5]~27 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[6]~28_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[6]~29 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[6]~28 .lut_mask = 16'hA50A;
defparam \inputLogicModule|clk_debouncer|COUNT[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N13
dffeas \inputLogicModule|clk_debouncer|COUNT[6] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[6] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N14
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[7]~30 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[7]~30_combout  = (\inputLogicModule|clk_debouncer|COUNT [7] & (!\inputLogicModule|clk_debouncer|COUNT[6]~29 )) # (!\inputLogicModule|clk_debouncer|COUNT [7] & ((\inputLogicModule|clk_debouncer|COUNT[6]~29 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[7]~31  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[6]~29 ) # (!\inputLogicModule|clk_debouncer|COUNT [7]))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[6]~29 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[7]~30_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[7]~31 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[7]~30 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|clk_debouncer|COUNT[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N15
dffeas \inputLogicModule|clk_debouncer|COUNT[7] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[7] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N16
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[8]~32 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[8]~32_combout  = (\inputLogicModule|clk_debouncer|COUNT [8] & (\inputLogicModule|clk_debouncer|COUNT[7]~31  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [8] & (!\inputLogicModule|clk_debouncer|COUNT[7]~31  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[8]~33  = CARRY((\inputLogicModule|clk_debouncer|COUNT [8] & !\inputLogicModule|clk_debouncer|COUNT[7]~31 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[7]~31 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[8]~32_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[8]~33 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[8]~32 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N17
dffeas \inputLogicModule|clk_debouncer|COUNT[8] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[8] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N18
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[9]~34 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[9]~34_combout  = (\inputLogicModule|clk_debouncer|COUNT [9] & (!\inputLogicModule|clk_debouncer|COUNT[8]~33 )) # (!\inputLogicModule|clk_debouncer|COUNT [9] & ((\inputLogicModule|clk_debouncer|COUNT[8]~33 ) # (GND)))
// \inputLogicModule|clk_debouncer|COUNT[9]~35  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[8]~33 ) # (!\inputLogicModule|clk_debouncer|COUNT [9]))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[8]~33 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[9]~34_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[9]~35 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[9]~34 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|clk_debouncer|COUNT[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N19
dffeas \inputLogicModule|clk_debouncer|COUNT[9] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[9] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N20
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[10]~36 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[10]~36_combout  = (\inputLogicModule|clk_debouncer|COUNT [10] & (\inputLogicModule|clk_debouncer|COUNT[9]~35  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [10] & (!\inputLogicModule|clk_debouncer|COUNT[9]~35  & 
// VCC))
// \inputLogicModule|clk_debouncer|COUNT[10]~37  = CARRY((\inputLogicModule|clk_debouncer|COUNT [10] & !\inputLogicModule|clk_debouncer|COUNT[9]~35 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[9]~35 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[10]~36_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[10]~37 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[10]~36 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N21
dffeas \inputLogicModule|clk_debouncer|COUNT[10] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[10] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N22
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[11]~38 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[11]~38_combout  = (\inputLogicModule|clk_debouncer|COUNT [11] & (!\inputLogicModule|clk_debouncer|COUNT[10]~37 )) # (!\inputLogicModule|clk_debouncer|COUNT [11] & ((\inputLogicModule|clk_debouncer|COUNT[10]~37 ) # 
// (GND)))
// \inputLogicModule|clk_debouncer|COUNT[11]~39  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[10]~37 ) # (!\inputLogicModule|clk_debouncer|COUNT [11]))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[10]~37 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[11]~38_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[11]~39 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[11]~38 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|clk_debouncer|COUNT[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N23
dffeas \inputLogicModule|clk_debouncer|COUNT[11] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[11] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N24
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[12]~40 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[12]~40_combout  = (\inputLogicModule|clk_debouncer|COUNT [12] & (\inputLogicModule|clk_debouncer|COUNT[11]~39  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [12] & (!\inputLogicModule|clk_debouncer|COUNT[11]~39  
// & VCC))
// \inputLogicModule|clk_debouncer|COUNT[12]~41  = CARRY((\inputLogicModule|clk_debouncer|COUNT [12] & !\inputLogicModule|clk_debouncer|COUNT[11]~39 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[11]~39 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[12]~40_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[12]~41 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[12]~40 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N25
dffeas \inputLogicModule|clk_debouncer|COUNT[12] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[12] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N26
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[13]~42 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[13]~42_combout  = (\inputLogicModule|clk_debouncer|COUNT [13] & (!\inputLogicModule|clk_debouncer|COUNT[12]~41 )) # (!\inputLogicModule|clk_debouncer|COUNT [13] & ((\inputLogicModule|clk_debouncer|COUNT[12]~41 ) # 
// (GND)))
// \inputLogicModule|clk_debouncer|COUNT[13]~43  = CARRY((!\inputLogicModule|clk_debouncer|COUNT[12]~41 ) # (!\inputLogicModule|clk_debouncer|COUNT [13]))

	.dataa(\inputLogicModule|clk_debouncer|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[12]~41 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[13]~42_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[13]~43 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[13]~42 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|clk_debouncer|COUNT[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N27
dffeas \inputLogicModule|clk_debouncer|COUNT[13] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[13] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N28
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[14]~44 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[14]~44_combout  = (\inputLogicModule|clk_debouncer|COUNT [14] & (\inputLogicModule|clk_debouncer|COUNT[13]~43  $ (GND))) # (!\inputLogicModule|clk_debouncer|COUNT [14] & (!\inputLogicModule|clk_debouncer|COUNT[13]~43  
// & VCC))
// \inputLogicModule|clk_debouncer|COUNT[14]~45  = CARRY((\inputLogicModule|clk_debouncer|COUNT [14] & !\inputLogicModule|clk_debouncer|COUNT[13]~43 ))

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|clk_debouncer|COUNT[13]~43 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[14]~44_combout ),
	.cout(\inputLogicModule|clk_debouncer|COUNT[14]~45 ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[14]~44 .lut_mask = 16'hC30C;
defparam \inputLogicModule|clk_debouncer|COUNT[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N29
dffeas \inputLogicModule|clk_debouncer|COUNT[14] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[14] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N30
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|COUNT[15]~46 (
// Equation(s):
// \inputLogicModule|clk_debouncer|COUNT[15]~46_combout  = \inputLogicModule|clk_debouncer|COUNT [15] $ (\inputLogicModule|clk_debouncer|COUNT[14]~45 )

	.dataa(\inputLogicModule|clk_debouncer|COUNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inputLogicModule|clk_debouncer|COUNT[14]~45 ),
	.combout(\inputLogicModule|clk_debouncer|COUNT[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[15]~46 .lut_mask = 16'h5A5A;
defparam \inputLogicModule|clk_debouncer|COUNT[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y3_N31
dffeas \inputLogicModule|clk_debouncer|COUNT[15] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|COUNT[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|clk_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|COUNT[15] .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N26
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|LessThan0~3 (
// Equation(s):
// \inputLogicModule|clk_debouncer|LessThan0~3_combout  = (!\inputLogicModule|clk_debouncer|COUNT [14]) # (!\inputLogicModule|clk_debouncer|COUNT [15])

	.dataa(gnd),
	.datab(\inputLogicModule|clk_debouncer|COUNT [15]),
	.datac(gnd),
	.datad(\inputLogicModule|clk_debouncer|COUNT [14]),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|LessThan0~3 .lut_mask = 16'h33FF;
defparam \inputLogicModule|clk_debouncer|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N28
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|A~0 (
// Equation(s):
// \inputLogicModule|clk_debouncer|A~0_combout  = (\inputLogicModule|clk_debouncer|LessThan0~3_combout  & (((\inputLogicModule|clk_debouncer|A~q )))) # (!\inputLogicModule|clk_debouncer|LessThan0~3_combout  & 
// ((\inputLogicModule|clk_debouncer|LessThan0~2_combout  & ((\inputLogicModule|clk_debouncer|A~q ))) # (!\inputLogicModule|clk_debouncer|LessThan0~2_combout  & (\Clock_Button~input_o ))))

	.dataa(\inputLogicModule|clk_debouncer|LessThan0~3_combout ),
	.datab(\Clock_Button~input_o ),
	.datac(\inputLogicModule|clk_debouncer|A~q ),
	.datad(\inputLogicModule|clk_debouncer|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|A~0 .lut_mask = 16'hF0E4;
defparam \inputLogicModule|clk_debouncer|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N0
fiftyfivenm_lcell_comb \inputLogicModule|clk_debouncer|A~feeder (
// Equation(s):
// \inputLogicModule|clk_debouncer|A~feeder_combout  = \inputLogicModule|clk_debouncer|A~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|clk_debouncer|A~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inputLogicModule|clk_debouncer|A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|A~feeder .lut_mask = 16'hF0F0;
defparam \inputLogicModule|clk_debouncer|A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N1
dffeas \inputLogicModule|clk_debouncer|A (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|clk_debouncer|A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|clk_debouncer|A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|A .is_wysiwyg = "true";
defparam \inputLogicModule|clk_debouncer|A .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \inputLogicModule|clk_debouncer|A~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inputLogicModule|clk_debouncer|A~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inputLogicModule|clk_debouncer|A~clkctrl_outclk ));
// synopsys translate_off
defparam \inputLogicModule|clk_debouncer|A~clkctrl .clock_type = "global clock";
defparam \inputLogicModule|clk_debouncer|A~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
fiftyfivenm_lcell_comb \countermodule|CNT[0]~1 (
// Equation(s):
// \countermodule|CNT[0]~1_combout  = !\countermodule|CNT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\countermodule|CNT[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \countermodule|CNT[0]~1 .lut_mask = 16'h00FF;
defparam \countermodule|CNT[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N13
dffeas \countermodule|CNT[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\countermodule|CNT[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\countermodule|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \countermodule|CNT[0] .is_wysiwyg = "true";
defparam \countermodule|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[8]~input (
	.i(Raw_Data_From_Switches[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[8]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[8]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[8]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~40 (
// Equation(s):
// \inputLogicModule|databus[0]~40_combout  = (\inputLogicModule|databus[0]~18_combout ) # ((!\countermodule|CNT [0] & (\instructionRegister|Q [8] & \countermodule|CNT [1])))

	.dataa(\countermodule|CNT [0]),
	.datab(\instructionRegister|Q [8]),
	.datac(\inputLogicModule|databus[0]~18_combout ),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~40 .lut_mask = 16'hF4F0;
defparam \inputLogicModule|databus[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y45_N4
fiftyfivenm_lcell_comb \outputLogicModule|Decoder0~2 (
// Equation(s):
// \outputLogicModule|Decoder0~2_combout  = (\countermodule|CNT [1]) # (\countermodule|CNT [0])

	.dataa(\countermodule|CNT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder0~2 .lut_mask = 16'hFFAA;
defparam \outputLogicModule|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N5
dffeas \instructionRegister|Q[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[0] .is_wysiwyg = "true";
defparam \instructionRegister|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
fiftyfivenm_lcell_comb \outputLogicModule|Decoder0~0 (
// Equation(s):
// \outputLogicModule|Decoder0~0_combout  = (!\countermodule|CNT [1] & \countermodule|CNT [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\countermodule|CNT [1]),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder0~0 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[3]~input (
	.i(Raw_Data_From_Switches[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[3]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[3]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[3]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
fiftyfivenm_lcell_comb \inputLogicModule|databus[3]~30 (
// Equation(s):
// \inputLogicModule|databus[3]~30_combout  = (\Raw_Data_From_Switches[3]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [0]) # (\countermodule|CNT [1]))))

	.dataa(\Raw_Data_From_Switches[3]~input_o ),
	.datab(\countermodule|CNT [0]),
	.datac(\countermodule|CNT [1]),
	.datad(\controllerModule|Ext~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[3]~30 .lut_mask = 16'hAAFE;
defparam \inputLogicModule|databus[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
fiftyfivenm_lcell_comb \controllerModule|ALUcont[3]~1 (
// Equation(s):
// \controllerModule|ALUcont[3]~1_combout  = (\instructionRegister|Q [3] & (!\instructionRegister|Q [8] & !\instructionRegister|Q [9]))

	.dataa(gnd),
	.datab(\instructionRegister|Q [3]),
	.datac(\instructionRegister|Q [8]),
	.datad(\instructionRegister|Q [9]),
	.cin(gnd),
	.combout(\controllerModule|ALUcont[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ALUcont[3]~1 .lut_mask = 16'h000C;
defparam \controllerModule|ALUcont[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
fiftyfivenm_lcell_comb \controllerModule|Equal4~0 (
// Equation(s):
// \controllerModule|Equal4~0_combout  = (\countermodule|CNT [0] & \countermodule|CNT [1])

	.dataa(\countermodule|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Equal4~0 .lut_mask = 16'hAA00;
defparam \controllerModule|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
fiftyfivenm_lcell_comb \controllerModule|Ain~2 (
// Equation(s):
// \controllerModule|Ain~2_combout  = (\countermodule|CNT [0] & (!\countermodule|CNT [1] & ((\instructionRegister|Q [3]) # (!\multistageALU|G[1]~12_combout ))))

	.dataa(\multistageALU|G[1]~12_combout ),
	.datab(\countermodule|CNT [0]),
	.datac(\instructionRegister|Q [3]),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|Ain~2_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Ain~2 .lut_mask = 16'h00C4;
defparam \controllerModule|Ain~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \multistageALU|A[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[1]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[1] .is_wysiwyg = "true";
defparam \multistageALU|A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~19 (
// Equation(s):
// \inputLogicModule|databus[0]~19_combout  = ((\countermodule|CNT [0]) # (!\countermodule|CNT [1])) # (!\instructionRegister|Q [8])

	.dataa(\instructionRegister|Q [8]),
	.datab(\countermodule|CNT [0]),
	.datac(gnd),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~19 .lut_mask = 16'hDDFF;
defparam \inputLogicModule|databus[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \multistageALU|A[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[0]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[0] .is_wysiwyg = "true";
defparam \multistageALU|A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~6 (
// Equation(s):
// \multistageALU|ShiftLeft0~6_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [0])) # (!\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [1]))))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (\multistageALU|A [0]))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\multistageALU|A [0]),
	.datac(\inputLogicModule|databus[0]~18_combout ),
	.datad(\multistageALU|A [1]),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~6 .lut_mask = 16'hCEC4;
defparam \multistageALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~20 (
// Equation(s):
// \multistageALU|ShiftLeft0~20_combout  = (\inputLogicModule|databus[0]~19_combout  & (!\inputLogicModule|databus[2]~35_combout  & (\multistageALU|ShiftLeft0~6_combout  & !\inputLogicModule|databus[1]~22_combout )))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\inputLogicModule|databus[2]~35_combout ),
	.datac(\multistageALU|ShiftLeft0~6_combout ),
	.datad(\inputLogicModule|databus[1]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~20 .lut_mask = 16'h0020;
defparam \multistageALU|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
fiftyfivenm_lcell_comb \multistageALU|G[1]~14 (
// Equation(s):
// \multistageALU|G[1]~14_combout  = (\multistageALU|G[1]~12_combout  & \instructionRegister|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multistageALU|G[1]~12_combout ),
	.datad(\instructionRegister|Q [3]),
	.cin(gnd),
	.combout(\multistageALU|G[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~14 .lut_mask = 16'hF000;
defparam \multistageALU|G[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
fiftyfivenm_lcell_comb \multistageALU|G[1]~15 (
// Equation(s):
// \multistageALU|G[1]~15_combout  = (\controllerModule|ALUcont[3]~1_combout  & ((\instructionRegister|Q [2]) # ((\instructionRegister|Q [1]) # (\instructionRegister|Q [0]))))

	.dataa(\instructionRegister|Q [2]),
	.datab(\instructionRegister|Q [1]),
	.datac(\controllerModule|ALUcont[3]~1_combout ),
	.datad(\instructionRegister|Q [0]),
	.cin(gnd),
	.combout(\multistageALU|G[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~15 .lut_mask = 16'hF0E0;
defparam \multistageALU|G[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[4]~input (
	.i(Raw_Data_From_Switches[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[4]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[4]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[4]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~26 (
// Equation(s):
// \inputLogicModule|databus[4]~26_combout  = (\Raw_Data_From_Switches[4]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [0]) # (\countermodule|CNT [1]))))

	.dataa(\countermodule|CNT [0]),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(\countermodule|CNT [1]),
	.datad(\Raw_Data_From_Switches[4]~input_o ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~26 .lut_mask = 16'hFF32;
defparam \inputLogicModule|databus[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~29 (
// Equation(s):
// \inputLogicModule|databus[4]~29_combout  = ((\inputLogicModule|databus[4]~28_combout  & \inputLogicModule|databus[4]~26_combout )) # (!\inputLogicModule|databus[0]~19_combout )

	.dataa(gnd),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\inputLogicModule|databus[4]~28_combout ),
	.datad(\inputLogicModule|databus[4]~26_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~29 .lut_mask = 16'hF333;
defparam \inputLogicModule|databus[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N17
dffeas \multistageALU|A[4] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[4] .is_wysiwyg = "true";
defparam \multistageALU|A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
fiftyfivenm_lcell_comb \controllerModule|ALUcont[0]~0 (
// Equation(s):
// \controllerModule|ALUcont[0]~0_combout  = (!\instructionRegister|Q [8] & (!\instructionRegister|Q [9] & \instructionRegister|Q [0]))

	.dataa(\instructionRegister|Q [8]),
	.datab(\instructionRegister|Q [9]),
	.datac(gnd),
	.datad(\instructionRegister|Q [0]),
	.cin(gnd),
	.combout(\controllerModule|ALUcont[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ALUcont[0]~0 .lut_mask = 16'h1100;
defparam \controllerModule|ALUcont[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
fiftyfivenm_lcell_comb \multistageALU|Add0~13 (
// Equation(s):
// \multistageALU|Add0~13_combout  = \controllerModule|ALUcont[0]~0_combout  $ ((((\inputLogicModule|databus[4]~26_combout  & \inputLogicModule|databus[4]~28_combout )) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\inputLogicModule|databus[4]~26_combout ),
	.datad(\inputLogicModule|databus[4]~28_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~13 .lut_mask = 16'h5999;
defparam \multistageALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N7
dffeas \multistageALU|A[3] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[3] .is_wysiwyg = "true";
defparam \multistageALU|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
fiftyfivenm_lcell_comb \multistageALU|Add0~14 (
// Equation(s):
// \multistageALU|Add0~14_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\inputLogicModule|databus[3]~32_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\inputLogicModule|databus[3]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multistageALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~14 .lut_mask = 16'h5959;
defparam \multistageALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
fiftyfivenm_lcell_comb \multistageALU|Add0~15 (
// Equation(s):
// \multistageALU|Add0~15_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\inputLogicModule|databus[2]~35_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|databus[2]~35_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~15 .lut_mask = 16'h5599;
defparam \multistageALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N1
dffeas \multistageALU|A[2] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[2] .is_wysiwyg = "true";
defparam \multistageALU|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
fiftyfivenm_lcell_comb \multistageALU|Add0~5 (
// Equation(s):
// \multistageALU|Add0~5_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\inputLogicModule|databus[1]~22_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|databus[1]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~5 .lut_mask = 16'h33C3;
defparam \multistageALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
fiftyfivenm_lcell_comb \multistageALU|Add0~0 (
// Equation(s):
// \multistageALU|Add0~0_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\inputLogicModule|databus[0]~18_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~0 .lut_mask = 16'h5599;
defparam \multistageALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
fiftyfivenm_lcell_comb \multistageALU|G[2]~13 (
// Equation(s):
// \multistageALU|G[2]~13_combout  = (!\instructionRegister|Q [9] & !\instructionRegister|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionRegister|Q [9]),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\multistageALU|G[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[2]~13 .lut_mask = 16'h000F;
defparam \multistageALU|G[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
fiftyfivenm_lcell_comb \multistageALU|Add0~2 (
// Equation(s):
// \multistageALU|Add0~2_cout  = CARRY((\instructionRegister|Q [0] & \multistageALU|G[2]~13_combout ))

	.dataa(\instructionRegister|Q [0]),
	.datab(\multistageALU|G[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\multistageALU|Add0~2_cout ));
// synopsys translate_off
defparam \multistageALU|Add0~2 .lut_mask = 16'h0088;
defparam \multistageALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
fiftyfivenm_lcell_comb \multistageALU|Add0~3 (
// Equation(s):
// \multistageALU|Add0~3_combout  = (\multistageALU|Add0~0_combout  & ((\multistageALU|A [0] & (\multistageALU|Add0~2_cout  & VCC)) # (!\multistageALU|A [0] & (!\multistageALU|Add0~2_cout )))) # (!\multistageALU|Add0~0_combout  & ((\multistageALU|A [0] & 
// (!\multistageALU|Add0~2_cout )) # (!\multistageALU|A [0] & ((\multistageALU|Add0~2_cout ) # (GND)))))
// \multistageALU|Add0~4  = CARRY((\multistageALU|Add0~0_combout  & (!\multistageALU|A [0] & !\multistageALU|Add0~2_cout )) # (!\multistageALU|Add0~0_combout  & ((!\multistageALU|Add0~2_cout ) # (!\multistageALU|A [0]))))

	.dataa(\multistageALU|Add0~0_combout ),
	.datab(\multistageALU|A [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~2_cout ),
	.combout(\multistageALU|Add0~3_combout ),
	.cout(\multistageALU|Add0~4 ));
// synopsys translate_off
defparam \multistageALU|Add0~3 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
fiftyfivenm_lcell_comb \multistageALU|Add0~6 (
// Equation(s):
// \multistageALU|Add0~6_combout  = ((\multistageALU|Add0~5_combout  $ (\multistageALU|A [1] $ (!\multistageALU|Add0~4 )))) # (GND)
// \multistageALU|Add0~7  = CARRY((\multistageALU|Add0~5_combout  & ((\multistageALU|A [1]) # (!\multistageALU|Add0~4 ))) # (!\multistageALU|Add0~5_combout  & (\multistageALU|A [1] & !\multistageALU|Add0~4 )))

	.dataa(\multistageALU|Add0~5_combout ),
	.datab(\multistageALU|A [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~4 ),
	.combout(\multistageALU|Add0~6_combout ),
	.cout(\multistageALU|Add0~7 ));
// synopsys translate_off
defparam \multistageALU|Add0~6 .lut_mask = 16'h698E;
defparam \multistageALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
fiftyfivenm_lcell_comb \multistageALU|Add0~16 (
// Equation(s):
// \multistageALU|Add0~16_combout  = (\multistageALU|Add0~15_combout  & ((\multistageALU|A [2] & (\multistageALU|Add0~7  & VCC)) # (!\multistageALU|A [2] & (!\multistageALU|Add0~7 )))) # (!\multistageALU|Add0~15_combout  & ((\multistageALU|A [2] & 
// (!\multistageALU|Add0~7 )) # (!\multistageALU|A [2] & ((\multistageALU|Add0~7 ) # (GND)))))
// \multistageALU|Add0~17  = CARRY((\multistageALU|Add0~15_combout  & (!\multistageALU|A [2] & !\multistageALU|Add0~7 )) # (!\multistageALU|Add0~15_combout  & ((!\multistageALU|Add0~7 ) # (!\multistageALU|A [2]))))

	.dataa(\multistageALU|Add0~15_combout ),
	.datab(\multistageALU|A [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~7 ),
	.combout(\multistageALU|Add0~16_combout ),
	.cout(\multistageALU|Add0~17 ));
// synopsys translate_off
defparam \multistageALU|Add0~16 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
fiftyfivenm_lcell_comb \multistageALU|Add0~18 (
// Equation(s):
// \multistageALU|Add0~18_combout  = ((\multistageALU|A [3] $ (\multistageALU|Add0~14_combout  $ (!\multistageALU|Add0~17 )))) # (GND)
// \multistageALU|Add0~19  = CARRY((\multistageALU|A [3] & ((\multistageALU|Add0~14_combout ) # (!\multistageALU|Add0~17 ))) # (!\multistageALU|A [3] & (\multistageALU|Add0~14_combout  & !\multistageALU|Add0~17 )))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~17 ),
	.combout(\multistageALU|Add0~18_combout ),
	.cout(\multistageALU|Add0~19 ));
// synopsys translate_off
defparam \multistageALU|Add0~18 .lut_mask = 16'h698E;
defparam \multistageALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
fiftyfivenm_lcell_comb \multistageALU|Add0~20 (
// Equation(s):
// \multistageALU|Add0~20_combout  = (\multistageALU|A [4] & ((\multistageALU|Add0~13_combout  & (\multistageALU|Add0~19  & VCC)) # (!\multistageALU|Add0~13_combout  & (!\multistageALU|Add0~19 )))) # (!\multistageALU|A [4] & ((\multistageALU|Add0~13_combout  
// & (!\multistageALU|Add0~19 )) # (!\multistageALU|Add0~13_combout  & ((\multistageALU|Add0~19 ) # (GND)))))
// \multistageALU|Add0~21  = CARRY((\multistageALU|A [4] & (!\multistageALU|Add0~13_combout  & !\multistageALU|Add0~19 )) # (!\multistageALU|A [4] & ((!\multistageALU|Add0~19 ) # (!\multistageALU|Add0~13_combout ))))

	.dataa(\multistageALU|A [4]),
	.datab(\multistageALU|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~19 ),
	.combout(\multistageALU|Add0~20_combout ),
	.cout(\multistageALU|Add0~21 ));
// synopsys translate_off
defparam \multistageALU|Add0~20 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
fiftyfivenm_lcell_comb \multistageALU|G[5]~37 (
// Equation(s):
// \multistageALU|G[5]~37_combout  = (\instructionRegister|Q [1]) # (!\instructionRegister|Q [0])

	.dataa(gnd),
	.datab(\instructionRegister|Q [0]),
	.datac(gnd),
	.datad(\instructionRegister|Q [1]),
	.cin(gnd),
	.combout(\multistageALU|G[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[5]~37 .lut_mask = 16'hFF33;
defparam \multistageALU|G[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
fiftyfivenm_lcell_comb \multistageALU|G[1]~25 (
// Equation(s):
// \multistageALU|G[1]~25_combout  = (!\inputLogicModule|databus[3]~37_combout  & \multistageALU|ShiftLeft0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inputLogicModule|databus[3]~37_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~25 .lut_mask = 16'h0F00;
defparam \multistageALU|G[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
fiftyfivenm_lcell_comb \multistageALU|G[5]~34 (
// Equation(s):
// \multistageALU|G[5]~34_combout  = (\instructionRegister|Q [0] & (!\instructionRegister|Q [3] & !\instructionRegister|Q [2]))

	.dataa(gnd),
	.datab(\instructionRegister|Q [0]),
	.datac(\instructionRegister|Q [3]),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|G[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[5]~34 .lut_mask = 16'h000C;
defparam \multistageALU|G[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
fiftyfivenm_lcell_comb \multistageALU|G[5]~35 (
// Equation(s):
// \multistageALU|G[5]~35_combout  = (\instructionRegister|Q [3] & (\instructionRegister|Q [1] & ((\inputLogicModule|databus[2]~35_combout ) # (!\inputLogicModule|databus[0]~19_combout ))))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\instructionRegister|Q [3]),
	.datac(\instructionRegister|Q [1]),
	.datad(\inputLogicModule|databus[2]~35_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[5]~35 .lut_mask = 16'hC040;
defparam \multistageALU|G[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
fiftyfivenm_lcell_comb \multistageALU|G[5]~36 (
// Equation(s):
// \multistageALU|G[5]~36_combout  = (\multistageALU|G[2]~13_combout  & ((\multistageALU|G[5]~34_combout ) # ((\multistageALU|G[1]~25_combout  & \multistageALU|G[5]~35_combout ))))

	.dataa(\multistageALU|G[2]~13_combout ),
	.datab(\multistageALU|G[5]~34_combout ),
	.datac(\multistageALU|G[1]~25_combout ),
	.datad(\multistageALU|G[5]~35_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[5]~36 .lut_mask = 16'hA888;
defparam \multistageALU|G[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
fiftyfivenm_lcell_comb \multistageALU|G[5]~38 (
// Equation(s):
// \multistageALU|G[5]~38_combout  = (\controllerModule|ALUcont[3]~1_combout  & ((\multistageALU|G[5]~37_combout ) # ((\multistageALU|G[1]~25_combout ) # (\multistageALU|G[5]~36_combout ))))

	.dataa(\multistageALU|G[5]~37_combout ),
	.datab(\controllerModule|ALUcont[3]~1_combout ),
	.datac(\multistageALU|G[1]~25_combout ),
	.datad(\multistageALU|G[5]~36_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[5]~38 .lut_mask = 16'hCCC8;
defparam \multistageALU|G[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N31
dffeas \multistageALU|A[9] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\controllerModule|IMM[9]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[9] .is_wysiwyg = "true";
defparam \multistageALU|A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N29
dffeas \multistageALU|A[8] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[8] .is_wysiwyg = "true";
defparam \multistageALU|A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~10 (
// Equation(s):
// \multistageALU|ShiftRight0~10_combout  = (\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [9])) # (!\inputLogicModule|databus[0]~18_combout  & ((\inputLogicModule|databus[0]~19_combout  & ((\multistageALU|A [8]))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (\multistageALU|A [9]))))

	.dataa(\multistageALU|A [9]),
	.datab(\multistageALU|A [8]),
	.datac(\inputLogicModule|databus[0]~18_combout ),
	.datad(\inputLogicModule|databus[0]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~10 .lut_mask = 16'hACAA;
defparam \multistageALU|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~15 (
// Equation(s):
// \multistageALU|ShiftRight0~15_combout  = (!\inputLogicModule|databus[1]~39_combout  & \multistageALU|ShiftRight0~10_combout )

	.dataa(gnd),
	.datab(\inputLogicModule|databus[1]~39_combout ),
	.datac(gnd),
	.datad(\multistageALU|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~15 .lut_mask = 16'h3300;
defparam \multistageALU|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
fiftyfivenm_lcell_comb \multistageALU|G[1]~21 (
// Equation(s):
// \multistageALU|G[1]~21_combout  = (\instructionRegister|Q [2] & (\multistageALU|G[2]~13_combout  & ((\instructionRegister|Q [0]) # (!\instructionRegister|Q [1]))))

	.dataa(\instructionRegister|Q [0]),
	.datab(\instructionRegister|Q [2]),
	.datac(\multistageALU|G[2]~13_combout ),
	.datad(\instructionRegister|Q [1]),
	.cin(gnd),
	.combout(\multistageALU|G[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~21 .lut_mask = 16'h80C0;
defparam \multistageALU|G[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
fiftyfivenm_lcell_comb \multistageALU|G[1]~20 (
// Equation(s):
// \multistageALU|G[1]~20_combout  = (((\instructionRegister|Q [8]) # (\instructionRegister|Q [9])) # (!\instructionRegister|Q [2])) # (!\instructionRegister|Q [1])

	.dataa(\instructionRegister|Q [1]),
	.datab(\instructionRegister|Q [2]),
	.datac(\instructionRegister|Q [8]),
	.datad(\instructionRegister|Q [9]),
	.cin(gnd),
	.combout(\multistageALU|G[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~20 .lut_mask = 16'hFFF7;
defparam \multistageALU|G[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
fiftyfivenm_lcell_comb \multistageALU|Mux5~2 (
// Equation(s):
// \multistageALU|Mux5~2_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|A [4] & (!\multistageALU|G[1]~20_combout )) # (!\multistageALU|A [4] & ((\multistageALU|G[1]~20_combout ) # (\inputLogicModule|databus[4]~29_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\inputLogicModule|databus[4]~29_combout  & ((\multistageALU|A [4]) # (\multistageALU|G[1]~20_combout ))))

	.dataa(\multistageALU|G[1]~21_combout ),
	.datab(\multistageALU|A [4]),
	.datac(\multistageALU|G[1]~20_combout ),
	.datad(\inputLogicModule|databus[4]~29_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~2 .lut_mask = 16'h7E28;
defparam \multistageALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
fiftyfivenm_lcell_comb \multistageALU|Mux5~3 (
// Equation(s):
// \multistageALU|Mux5~3_combout  = (\controllerModule|ALUcont[3]~1_combout  & (((\multistageALU|G[5]~36_combout )))) # (!\controllerModule|ALUcont[3]~1_combout  & ((\multistageALU|G[5]~36_combout  & (\multistageALU|A [4])) # (!\multistageALU|G[5]~36_combout 
//  & ((\multistageALU|Mux5~2_combout )))))

	.dataa(\controllerModule|ALUcont[3]~1_combout ),
	.datab(\multistageALU|A [4]),
	.datac(\multistageALU|Mux5~2_combout ),
	.datad(\multistageALU|G[5]~36_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~3 .lut_mask = 16'hEE50;
defparam \multistageALU|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~19 (
// Equation(s):
// \multistageALU|ShiftLeft0~19_combout  = (\multistageALU|A [0] & (\inputLogicModule|databus[0]~19_combout  & (!\inputLogicModule|databus[1]~22_combout  & !\inputLogicModule|databus[0]~18_combout )))

	.dataa(\multistageALU|A [0]),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\inputLogicModule|databus[1]~22_combout ),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~19 .lut_mask = 16'h0008;
defparam \multistageALU|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
fiftyfivenm_lcell_comb \multistageALU|G[1]~23 (
// Equation(s):
// \multistageALU|G[1]~23_combout  = (!\instructionRegister|Q [8] & (!\instructionRegister|Q [1] & (!\instructionRegister|Q [9] & \instructionRegister|Q [0])))

	.dataa(\instructionRegister|Q [8]),
	.datab(\instructionRegister|Q [1]),
	.datac(\instructionRegister|Q [9]),
	.datad(\instructionRegister|Q [0]),
	.cin(gnd),
	.combout(\multistageALU|G[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~23 .lut_mask = 16'h0100;
defparam \multistageALU|G[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~12 (
// Equation(s):
// \multistageALU|ShiftLeft0~12_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [3])) # (!\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [4]))))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (\multistageALU|A [3]))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|A [4]),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~12 .lut_mask = 16'hAACA;
defparam \multistageALU|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~11 (
// Equation(s):
// \multistageALU|ShiftLeft0~11_combout  = (\inputLogicModule|databus[1]~39_combout  & ((\inputLogicModule|databus[0]~40_combout  & (\multistageALU|A [1])) # (!\inputLogicModule|databus[0]~40_combout  & ((\multistageALU|A [2])))))

	.dataa(\multistageALU|A [1]),
	.datab(\multistageALU|A [2]),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\inputLogicModule|databus[0]~40_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~11 .lut_mask = 16'hA0C0;
defparam \multistageALU|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~13 (
// Equation(s):
// \multistageALU|ShiftLeft0~13_combout  = (\multistageALU|ShiftLeft0~11_combout ) # ((\multistageALU|ShiftLeft0~12_combout  & !\inputLogicModule|databus[1]~39_combout ))

	.dataa(\multistageALU|ShiftLeft0~12_combout ),
	.datab(gnd),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\multistageALU|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~13 .lut_mask = 16'hFF0A;
defparam \multistageALU|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
fiftyfivenm_lcell_comb \multistageALU|G[5]~33 (
// Equation(s):
// \multistageALU|G[5]~33_combout  = ((\controllerModule|ALUcont[0]~0_combout  & ((\inputLogicModule|databus[2]~35_combout ) # (!\inputLogicModule|databus[0]~19_combout )))) # (!\controllerModule|ALUcont[1]~2_combout )

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\inputLogicModule|databus[2]~35_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[5]~33 .lut_mask = 16'hD0FF;
defparam \multistageALU|G[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
fiftyfivenm_lcell_comb \multistageALU|Add0~12 (
// Equation(s):
// \multistageALU|Add0~12_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\inputLogicModule|databus[5]~25_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|databus[5]~25_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~12 .lut_mask = 16'h33C3;
defparam \multistageALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
fiftyfivenm_lcell_comb \multistageALU|Add0~22 (
// Equation(s):
// \multistageALU|Add0~22_combout  = ((\multistageALU|Add0~12_combout  $ (\multistageALU|A [5] $ (!\multistageALU|Add0~21 )))) # (GND)
// \multistageALU|Add0~23  = CARRY((\multistageALU|Add0~12_combout  & ((\multistageALU|A [5]) # (!\multistageALU|Add0~21 ))) # (!\multistageALU|Add0~12_combout  & (\multistageALU|A [5] & !\multistageALU|Add0~21 )))

	.dataa(\multistageALU|Add0~12_combout ),
	.datab(\multistageALU|A [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~21 ),
	.combout(\multistageALU|Add0~22_combout ),
	.cout(\multistageALU|Add0~23 ));
// synopsys translate_off
defparam \multistageALU|Add0~22 .lut_mask = 16'h698E;
defparam \multistageALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~14 (
// Equation(s):
// \multistageALU|ShiftRight0~14_combout  = (!\inputLogicModule|databus[1]~22_combout  & (!\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [9] & \inputLogicModule|databus[0]~19_combout )))

	.dataa(\inputLogicModule|databus[1]~22_combout ),
	.datab(\inputLogicModule|databus[0]~18_combout ),
	.datac(\multistageALU|A [9]),
	.datad(\inputLogicModule|databus[0]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~14 .lut_mask = 16'h1000;
defparam \multistageALU|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
fiftyfivenm_lcell_comb \multistageALU|Mux4~2 (
// Equation(s):
// \multistageALU|Mux4~2_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|G[1]~20_combout  & (!\multistageALU|A [5])) # (!\multistageALU|G[1]~20_combout  & ((\multistageALU|A [5]) # (\inputLogicModule|databus[5]~41_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\inputLogicModule|databus[5]~41_combout  & ((\multistageALU|G[1]~20_combout ) # (\multistageALU|A [5]))))

	.dataa(\multistageALU|G[1]~21_combout ),
	.datab(\multistageALU|G[1]~20_combout ),
	.datac(\multistageALU|A [5]),
	.datad(\inputLogicModule|databus[5]~41_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~2 .lut_mask = 16'h7E28;
defparam \multistageALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
fiftyfivenm_lcell_comb \multistageALU|Mux4~3 (
// Equation(s):
// \multistageALU|Mux4~3_combout  = (\controllerModule|ALUcont[3]~1_combout  & (((\multistageALU|G[5]~36_combout )))) # (!\controllerModule|ALUcont[3]~1_combout  & ((\multistageALU|G[5]~36_combout  & (\multistageALU|A [5])) # (!\multistageALU|G[5]~36_combout 
//  & ((\multistageALU|Mux4~2_combout )))))

	.dataa(\multistageALU|A [5]),
	.datab(\controllerModule|ALUcont[3]~1_combout ),
	.datac(\multistageALU|Mux4~2_combout ),
	.datad(\multistageALU|G[5]~36_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~3 .lut_mask = 16'hEE30;
defparam \multistageALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~18 (
// Equation(s):
// \multistageALU|ShiftLeft0~18_combout  = (\multistageALU|ShiftLeft0~6_combout  & !\inputLogicModule|databus[1]~39_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multistageALU|ShiftLeft0~6_combout ),
	.datad(\inputLogicModule|databus[1]~39_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~18 .lut_mask = 16'h00F0;
defparam \multistageALU|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~8 (
// Equation(s):
// \multistageALU|ShiftLeft0~8_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [2])) # (!\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [3]))))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (\multistageALU|A [2]))

	.dataa(\multistageALU|A [2]),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\multistageALU|A [3]),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~8 .lut_mask = 16'hAAE2;
defparam \multistageALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~9 (
// Equation(s):
// \multistageALU|ShiftLeft0~9_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [4]))) # (!\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [5])))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (((\multistageALU|A [4]))))

	.dataa(\multistageALU|A [5]),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\multistageALU|A [4]),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~9 .lut_mask = 16'hF0B8;
defparam \multistageALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~10 (
// Equation(s):
// \multistageALU|ShiftLeft0~10_combout  = (\inputLogicModule|databus[1]~39_combout  & (\multistageALU|ShiftLeft0~8_combout )) # (!\inputLogicModule|databus[1]~39_combout  & ((\multistageALU|ShiftLeft0~9_combout )))

	.dataa(\multistageALU|ShiftLeft0~8_combout ),
	.datab(gnd),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\multistageALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~10 .lut_mask = 16'hAFA0;
defparam \multistageALU|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~5 (
// Equation(s):
// \multistageALU|Result_from_ALU~5_combout  = \multistageALU|A [5] $ (((\inputLogicModule|databus[5]~25_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(gnd),
	.datac(\multistageALU|A [5]),
	.datad(\inputLogicModule|databus[5]~25_combout ),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~5 .lut_mask = 16'h0FA5;
defparam \multistageALU|Result_from_ALU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[6]~input (
	.i(Raw_Data_From_Switches[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[6]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[6]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[6]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
fiftyfivenm_lcell_comb \controllerModule|IMM[6]~20 (
// Equation(s):
// \controllerModule|IMM[6]~20_combout  = (\Raw_Data_From_Switches[6]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [1]) # (\countermodule|CNT [0]))))

	.dataa(\Raw_Data_From_Switches[6]~input_o ),
	.datab(\countermodule|CNT [1]),
	.datac(\countermodule|CNT [0]),
	.datad(\controllerModule|Ext~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[6]~20 .lut_mask = 16'hAAFE;
defparam \controllerModule|IMM[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
fiftyfivenm_lcell_comb \multistageALU|Add0~11 (
// Equation(s):
// \multistageALU|Add0~11_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\controllerModule|IMM[6]~22_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\controllerModule|IMM[6]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~11 .lut_mask = 16'h33C3;
defparam \multistageALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
fiftyfivenm_lcell_comb \multistageALU|Add0~24 (
// Equation(s):
// \multistageALU|Add0~24_combout  = (\multistageALU|A [6] & ((\multistageALU|Add0~11_combout  & (\multistageALU|Add0~23  & VCC)) # (!\multistageALU|Add0~11_combout  & (!\multistageALU|Add0~23 )))) # (!\multistageALU|A [6] & ((\multistageALU|Add0~11_combout  
// & (!\multistageALU|Add0~23 )) # (!\multistageALU|Add0~11_combout  & ((\multistageALU|Add0~23 ) # (GND)))))
// \multistageALU|Add0~25  = CARRY((\multistageALU|A [6] & (!\multistageALU|Add0~11_combout  & !\multistageALU|Add0~23 )) # (!\multistageALU|A [6] & ((!\multistageALU|Add0~23 ) # (!\multistageALU|Add0~11_combout ))))

	.dataa(\multistageALU|A [6]),
	.datab(\multistageALU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~23 ),
	.combout(\multistageALU|Add0~24_combout ),
	.cout(\multistageALU|Add0~25 ));
// synopsys translate_off
defparam \multistageALU|Add0~24 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[7]~input (
	.i(Raw_Data_From_Switches[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[7]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[7]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[7]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
fiftyfivenm_lcell_comb \controllerModule|IMM[7]~17 (
// Equation(s):
// \controllerModule|IMM[7]~17_combout  = (\Raw_Data_From_Switches[7]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [0]) # (\countermodule|CNT [1]))))

	.dataa(\Raw_Data_From_Switches[7]~input_o ),
	.datab(\countermodule|CNT [0]),
	.datac(\countermodule|CNT [1]),
	.datad(\controllerModule|Ext~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[7]~17 .lut_mask = 16'hAAFE;
defparam \controllerModule|IMM[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~11 (
// Equation(s):
// \multistageALU|ShiftRight0~11_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[1]~22_combout  & ((\multistageALU|A [9]))) # (!\inputLogicModule|databus[1]~22_combout  & (\multistageALU|A [7])))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (((\multistageALU|A [9]))))

	.dataa(\multistageALU|A [7]),
	.datab(\multistageALU|A [9]),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|databus[1]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~11 .lut_mask = 16'hCCAC;
defparam \multistageALU|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~12 (
// Equation(s):
// \multistageALU|ShiftRight0~12_combout  = (\inputLogicModule|databus[0]~40_combout  & (\multistageALU|A [8] & (!\inputLogicModule|databus[1]~39_combout ))) # (!\inputLogicModule|databus[0]~40_combout  & (((\multistageALU|ShiftRight0~11_combout ))))

	.dataa(\inputLogicModule|databus[0]~40_combout ),
	.datab(\multistageALU|A [8]),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\multistageALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~12 .lut_mask = 16'h5D08;
defparam \multistageALU|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
fiftyfivenm_lcell_comb \multistageALU|G[6]~31 (
// Equation(s):
// \multistageALU|G[6]~31_combout  = (\controllerModule|ALUcont[3]~1_combout  & (!\controllerModule|ALUcont[1]~2_combout )) # (!\controllerModule|ALUcont[3]~1_combout  & (((!\instructionRegister|Q [2] & \controllerModule|ALUcont[0]~0_combout ))))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\instructionRegister|Q [2]),
	.datac(\controllerModule|ALUcont[3]~1_combout ),
	.datad(\controllerModule|ALUcont[0]~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[6]~31 .lut_mask = 16'h5350;
defparam \multistageALU|G[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
fiftyfivenm_lcell_comb \multistageALU|Mux2~2 (
// Equation(s):
// \multistageALU|Mux2~2_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|G[1]~20_combout  & (!\multistageALU|A [7])) # (!\multistageALU|G[1]~20_combout  & ((\multistageALU|A [7]) # (\controllerModule|IMM[7]~23_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\controllerModule|IMM[7]~23_combout  & ((\multistageALU|G[1]~20_combout ) # (\multistageALU|A [7]))))

	.dataa(\multistageALU|G[1]~21_combout ),
	.datab(\multistageALU|G[1]~20_combout ),
	.datac(\multistageALU|A [7]),
	.datad(\controllerModule|IMM[7]~23_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~2 .lut_mask = 16'h7E28;
defparam \multistageALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
fiftyfivenm_lcell_comb \multistageALU|Mux2~3 (
// Equation(s):
// \multistageALU|Mux2~3_combout  = (\multistageALU|G[6]~31_combout  & (!\controllerModule|ALUcont[3]~1_combout  & (\multistageALU|A [7]))) # (!\multistageALU|G[6]~31_combout  & ((\controllerModule|ALUcont[3]~1_combout ) # ((\multistageALU|Mux2~2_combout 
// ))))

	.dataa(\multistageALU|G[6]~31_combout ),
	.datab(\controllerModule|ALUcont[3]~1_combout ),
	.datac(\multistageALU|A [7]),
	.datad(\multistageALU|Mux2~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~3 .lut_mask = 16'h7564;
defparam \multistageALU|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
fiftyfivenm_lcell_comb \multistageALU|G[6]~32 (
// Equation(s):
// \multistageALU|G[6]~32_combout  = (\controllerModule|ALUcont[3]~1_combout  & (((!\inputLogicModule|databus[2]~38_combout  & \multistageALU|G[1]~25_combout )) # (!\multistageALU|G[6]~31_combout )))

	.dataa(\multistageALU|G[6]~31_combout ),
	.datab(\inputLogicModule|databus[2]~38_combout ),
	.datac(\controllerModule|ALUcont[3]~1_combout ),
	.datad(\multistageALU|G[1]~25_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[6]~32 .lut_mask = 16'h7050;
defparam \multistageALU|G[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~7 (
// Equation(s):
// \multistageALU|ShiftLeft0~7_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [6]))) # (!\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [7])))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (((\multistageALU|A [6]))))

	.dataa(\multistageALU|A [7]),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\multistageALU|A [6]),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~7 .lut_mask = 16'hF0B8;
defparam \multistageALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
fiftyfivenm_lcell_comb \multistageALU|G[6]~29 (
// Equation(s):
// \multistageALU|G[6]~29_combout  = ((\inputLogicModule|databus[2]~38_combout ) # ((\inputLogicModule|databus[3]~37_combout ) # (!\multistageALU|ShiftLeft0~5_combout ))) # (!\controllerModule|ALUcont[0]~0_combout )

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[2]~38_combout ),
	.datac(\inputLogicModule|databus[3]~37_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[6]~29 .lut_mask = 16'hFDFF;
defparam \multistageALU|G[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
fiftyfivenm_lcell_comb \multistageALU|G[6]~45 (
// Equation(s):
// \multistageALU|G[6]~45_combout  = ((\inputLogicModule|databus[2]~38_combout  & (!\inputLogicModule|databus[3]~37_combout  & \multistageALU|ShiftLeft0~5_combout ))) # (!\controllerModule|ALUcont[0]~0_combout )

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[2]~38_combout ),
	.datac(\inputLogicModule|databus[3]~37_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[6]~45 .lut_mask = 16'h5D55;
defparam \multistageALU|G[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~3 (
// Equation(s):
// \multistageALU|Result_from_ALU~3_combout  = \multistageALU|A [7] $ (((\controllerModule|IMM[7]~19_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\multistageALU|A [7]),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\controllerModule|IMM[7]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~3 .lut_mask = 16'h33C3;
defparam \multistageALU|Result_from_ALU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~15 (
// Equation(s):
// \multistageALU|ShiftLeft0~15_combout  = (\inputLogicModule|databus[1]~39_combout  & ((\multistageALU|ShiftLeft0~6_combout ))) # (!\inputLogicModule|databus[1]~39_combout  & (\multistageALU|ShiftLeft0~8_combout ))

	.dataa(\multistageALU|ShiftLeft0~8_combout ),
	.datab(gnd),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\multistageALU|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~15 .lut_mask = 16'hFA0A;
defparam \multistageALU|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
fiftyfivenm_lcell_comb \multistageALU|G[6]~30 (
// Equation(s):
// \multistageALU|G[6]~30_combout  = (\multistageALU|G[6]~29_combout  & (\controllerModule|ALUcont[0]~0_combout )) # (!\multistageALU|G[6]~29_combout  & ((\inputLogicModule|databus[1]~39_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(gnd),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\multistageALU|G[6]~29_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[6]~30 .lut_mask = 16'hAAF0;
defparam \multistageALU|G[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
fiftyfivenm_lcell_comb \multistageALU|Mux2~0 (
// Equation(s):
// \multistageALU|Mux2~0_combout  = (\multistageALU|G[6]~45_combout  & ((\multistageALU|G[6]~30_combout  & ((\multistageALU|ShiftLeft0~15_combout ))) # (!\multistageALU|G[6]~30_combout  & (\multistageALU|Result_from_ALU~3_combout )))) # 
// (!\multistageALU|G[6]~45_combout  & (((!\multistageALU|G[6]~30_combout ))))

	.dataa(\multistageALU|G[6]~45_combout ),
	.datab(\multistageALU|Result_from_ALU~3_combout ),
	.datac(\multistageALU|ShiftLeft0~15_combout ),
	.datad(\multistageALU|G[6]~30_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~0 .lut_mask = 16'hA0DD;
defparam \multistageALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
fiftyfivenm_lcell_comb \multistageALU|Mux2~1 (
// Equation(s):
// \multistageALU|Mux2~1_combout  = (\multistageALU|G[6]~29_combout  & (((\multistageALU|Mux2~0_combout )))) # (!\multistageALU|G[6]~29_combout  & ((\multistageALU|Mux2~0_combout  & (\multistageALU|ShiftLeft0~7_combout )) # (!\multistageALU|Mux2~0_combout  & 
// ((\multistageALU|ShiftLeft0~9_combout )))))

	.dataa(\multistageALU|ShiftLeft0~7_combout ),
	.datab(\multistageALU|G[6]~29_combout ),
	.datac(\multistageALU|ShiftLeft0~9_combout ),
	.datad(\multistageALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~1 .lut_mask = 16'hEE30;
defparam \multistageALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
fiftyfivenm_lcell_comb \multistageALU|Mux2~4 (
// Equation(s):
// \multistageALU|Mux2~4_combout  = (\multistageALU|Mux2~3_combout  & (((\multistageALU|Mux2~1_combout ) # (!\multistageALU|G[6]~32_combout )))) # (!\multistageALU|Mux2~3_combout  & (\multistageALU|ShiftRight0~12_combout  & (\multistageALU|G[6]~32_combout 
// )))

	.dataa(\multistageALU|ShiftRight0~12_combout ),
	.datab(\multistageALU|Mux2~3_combout ),
	.datac(\multistageALU|G[6]~32_combout ),
	.datad(\multistageALU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux2~4 .lut_mask = 16'hEC2C;
defparam \multistageALU|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
fiftyfivenm_lcell_comb \multistageALU|Add0~10 (
// Equation(s):
// \multistageALU|Add0~10_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\controllerModule|IMM[7]~19_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\controllerModule|IMM[7]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~10 .lut_mask = 16'h33C3;
defparam \multistageALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
fiftyfivenm_lcell_comb \multistageALU|Add0~26 (
// Equation(s):
// \multistageALU|Add0~26_combout  = ((\multistageALU|Add0~10_combout  $ (\multistageALU|A [7] $ (!\multistageALU|Add0~25 )))) # (GND)
// \multistageALU|Add0~27  = CARRY((\multistageALU|Add0~10_combout  & ((\multistageALU|A [7]) # (!\multistageALU|Add0~25 ))) # (!\multistageALU|Add0~10_combout  & (\multistageALU|A [7] & !\multistageALU|Add0~25 )))

	.dataa(\multistageALU|Add0~10_combout ),
	.datab(\multistageALU|A [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~25 ),
	.combout(\multistageALU|Add0~26_combout ),
	.cout(\multistageALU|Add0~27 ));
// synopsys translate_off
defparam \multistageALU|Add0~26 .lut_mask = 16'h698E;
defparam \multistageALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
fiftyfivenm_lcell_comb \multistageALU|Add0~33 (
// Equation(s):
// \multistageALU|Add0~33_combout  = (\multistageALU|Add0~32_combout  & ((\multistageALU|Mux2~4_combout ) # ((\multistageALU|G[1]~22_combout  & \multistageALU|Add0~26_combout )))) # (!\multistageALU|Add0~32_combout  & (\multistageALU|G[1]~22_combout  & 
// ((\multistageALU|Add0~26_combout ))))

	.dataa(\multistageALU|Add0~32_combout ),
	.datab(\multistageALU|G[1]~22_combout ),
	.datac(\multistageALU|Mux2~4_combout ),
	.datad(\multistageALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~33 .lut_mask = 16'hECA0;
defparam \multistageALU|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N12
fiftyfivenm_lcell_comb \outputLogicModule|Decoder0~1 (
// Equation(s):
// \outputLogicModule|Decoder0~1_combout  = (\countermodule|CNT [1] & !\countermodule|CNT [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\countermodule|CNT [1]),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\outputLogicModule|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Decoder0~1 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \multistageALU|G[7] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Add0~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[7] .is_wysiwyg = "true";
defparam \multistageALU|G[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
fiftyfivenm_lcell_comb \controllerModule|IMM[7]~18 (
// Equation(s):
// \controllerModule|IMM[7]~18_combout  = (!\controllerModule|IMM[9]~10_combout  & ((\multistageALU|G [7]) # ((!\countermodule|CNT [1]) # (!\countermodule|CNT [0]))))

	.dataa(\multistageALU|G [7]),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|IMM[9]~10_combout ),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|IMM[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[7]~18 .lut_mask = 16'h0B0F;
defparam \controllerModule|IMM[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N23
dffeas \instructionRegister|Q[6] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[6] .is_wysiwyg = "true";
defparam \instructionRegister|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
fiftyfivenm_lcell_comb \controllerModule|ENW~0 (
// Equation(s):
// \controllerModule|ENW~0_combout  = (\outputLogicModule|Decoder0~0_combout  & (!\instructionRegister|Q [3] & (\multistageALU|G[1]~12_combout ))) # (!\outputLogicModule|Decoder0~0_combout  & (((\controllerModule|Equal4~0_combout ))))

	.dataa(\instructionRegister|Q [3]),
	.datab(\outputLogicModule|Decoder0~0_combout ),
	.datac(\multistageALU|G[1]~12_combout ),
	.datad(\controllerModule|Equal4~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|ENW~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENW~0 .lut_mask = 16'h7340;
defparam \controllerModule|ENW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N17
dffeas \instructionRegister|Q[7] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[7] .is_wysiwyg = "true";
defparam \instructionRegister|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
fiftyfivenm_lcell_comb \controllerModule|Rin[1]~0 (
// Equation(s):
// \controllerModule|Rin[1]~0_combout  = (\countermodule|CNT [0] & ((\countermodule|CNT [1]) # ((\multistageALU|G[1]~12_combout  & !\instructionRegister|Q [3]))))

	.dataa(\multistageALU|G[1]~12_combout ),
	.datab(\countermodule|CNT [0]),
	.datac(\instructionRegister|Q [3]),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|Rin[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rin[1]~0 .lut_mask = 16'hCC08;
defparam \controllerModule|Rin[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
fiftyfivenm_lcell_comb \registerFileModule|registers~81 (
// Equation(s):
// \registerFileModule|registers~81_combout  = (\instructionRegister|Q [6] & (\controllerModule|ENW~0_combout  & (!\instructionRegister|Q [7] & \controllerModule|Rin[1]~0_combout )))

	.dataa(\instructionRegister|Q [6]),
	.datab(\controllerModule|ENW~0_combout ),
	.datac(\instructionRegister|Q [7]),
	.datad(\controllerModule|Rin[1]~0_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~81_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~81 .lut_mask = 16'h0800;
defparam \registerFileModule|registers~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N31
dffeas \registerFileModule|registers~17 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~17 .is_wysiwyg = "true";
defparam \registerFileModule|registers~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N25
dffeas \instructionRegister|Q[4] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[4] .is_wysiwyg = "true";
defparam \instructionRegister|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
fiftyfivenm_lcell_comb \controllerModule|Rout[0]~1 (
// Equation(s):
// \controllerModule|Rout[0]~1_combout  = (\outputLogicModule|Decoder0~0_combout  & (((\instructionRegister|Q [3]) # (!\multistageALU|G[1]~12_combout )) # (!\instructionRegister|Q [0])))

	.dataa(\instructionRegister|Q [0]),
	.datab(\outputLogicModule|Decoder0~0_combout ),
	.datac(\instructionRegister|Q [3]),
	.datad(\multistageALU|G[1]~12_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[0]~1 .lut_mask = 16'hC4CC;
defparam \controllerModule|Rout[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
fiftyfivenm_lcell_comb \controllerModule|Rout[0]~3 (
// Equation(s):
// \controllerModule|Rout[0]~3_combout  = (!\controllerModule|Ext~0_combout  & ((\controllerModule|Rout[0]~1_combout  & (\instructionRegister|Q [6])) # (!\controllerModule|Rout[0]~1_combout  & ((\instructionRegister|Q [4])))))

	.dataa(\controllerModule|Ext~0_combout ),
	.datab(\instructionRegister|Q [6]),
	.datac(\instructionRegister|Q [4]),
	.datad(\controllerModule|Rout[0]~1_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[0]~3 .lut_mask = 16'h4450;
defparam \controllerModule|Rout[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
fiftyfivenm_lcell_comb \controllerModule|Rout[0]~4 (
// Equation(s):
// \controllerModule|Rout[0]~4_combout  = (\controllerModule|Rout[0]~3_combout  & ((\countermodule|CNT [1] & (\multistageALU|G[2]~13_combout  & !\countermodule|CNT [0])) # (!\countermodule|CNT [1] & ((\countermodule|CNT [0])))))

	.dataa(\countermodule|CNT [1]),
	.datab(\multistageALU|G[2]~13_combout ),
	.datac(\countermodule|CNT [0]),
	.datad(\controllerModule|Rout[0]~3_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[0]~4 .lut_mask = 16'h5800;
defparam \controllerModule|Rout[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
fiftyfivenm_lcell_comb \registerFileModule|registers~83 (
// Equation(s):
// \registerFileModule|registers~83_combout  = (\controllerModule|Rin[1]~0_combout  & (\controllerModule|ENW~0_combout  & (\instructionRegister|Q [6] & \instructionRegister|Q [7])))

	.dataa(\controllerModule|Rin[1]~0_combout ),
	.datab(\controllerModule|ENW~0_combout ),
	.datac(\instructionRegister|Q [6]),
	.datad(\instructionRegister|Q [7]),
	.cin(gnd),
	.combout(\registerFileModule|registers~83_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~83 .lut_mask = 16'h8000;
defparam \registerFileModule|registers~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N27
dffeas \registerFileModule|registers~37 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~37 .is_wysiwyg = "true";
defparam \registerFileModule|registers~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
fiftyfivenm_lcell_comb \registerFileModule|registers~80 (
// Equation(s):
// \registerFileModule|registers~80_combout  = (\instructionRegister|Q [7] & (!\instructionRegister|Q [6] & (\controllerModule|ENW~0_combout  & \controllerModule|Rin[1]~0_combout )))

	.dataa(\instructionRegister|Q [7]),
	.datab(\instructionRegister|Q [6]),
	.datac(\controllerModule|ENW~0_combout ),
	.datad(\controllerModule|Rin[1]~0_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~80_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~80 .lut_mask = 16'h2000;
defparam \registerFileModule|registers~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N1
dffeas \registerFileModule|registers~27 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~27 .is_wysiwyg = "true";
defparam \registerFileModule|registers~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N3
dffeas \instructionRegister|Q[5] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[5] .is_wysiwyg = "true";
defparam \instructionRegister|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
fiftyfivenm_lcell_comb \controllerModule|Rout[1]~0 (
// Equation(s):
// \controllerModule|Rout[1]~0_combout  = (!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [0] & (!\countermodule|CNT [1])) # (!\countermodule|CNT [0] & (\countermodule|CNT [1] & \multistageALU|G[2]~13_combout ))))

	.dataa(\countermodule|CNT [0]),
	.datab(\countermodule|CNT [1]),
	.datac(\multistageALU|G[2]~13_combout ),
	.datad(\controllerModule|Ext~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[1]~0 .lut_mask = 16'h0062;
defparam \controllerModule|Rout[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
fiftyfivenm_lcell_comb \controllerModule|Rout[1]~2 (
// Equation(s):
// \controllerModule|Rout[1]~2_combout  = (\controllerModule|Rout[1]~0_combout  & ((\controllerModule|Rout[0]~1_combout  & (\instructionRegister|Q [7])) # (!\controllerModule|Rout[0]~1_combout  & ((\instructionRegister|Q [5])))))

	.dataa(\instructionRegister|Q [7]),
	.datab(\controllerModule|Rout[0]~1_combout ),
	.datac(\instructionRegister|Q [5]),
	.datad(\controllerModule|Rout[1]~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|Rout[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Rout[1]~2 .lut_mask = 16'hB800;
defparam \controllerModule|Rout[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
fiftyfivenm_lcell_comb \registerFileModule|registers~82 (
// Equation(s):
// \registerFileModule|registers~82_combout  = (\controllerModule|ENW~0_combout  & (((!\instructionRegister|Q [7] & !\instructionRegister|Q [6])) # (!\controllerModule|Rin[1]~0_combout )))

	.dataa(\instructionRegister|Q [7]),
	.datab(\instructionRegister|Q [6]),
	.datac(\controllerModule|ENW~0_combout ),
	.datad(\controllerModule|Rin[1]~0_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~82_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~82 .lut_mask = 16'h10F0;
defparam \registerFileModule|registers~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N15
dffeas \registerFileModule|registers~7 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[7]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~7 .is_wysiwyg = "true";
defparam \registerFileModule|registers~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
fiftyfivenm_lcell_comb \registerFileModule|registers~56 (
// Equation(s):
// \registerFileModule|registers~56_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~27_q ) # ((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~7_q  & 
// !\controllerModule|Rout[0]~4_combout ))))

	.dataa(\registerFileModule|registers~27_q ),
	.datab(\controllerModule|Rout[1]~2_combout ),
	.datac(\registerFileModule|registers~7_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~56_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~56 .lut_mask = 16'hCCB8;
defparam \registerFileModule|registers~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
fiftyfivenm_lcell_comb \registerFileModule|registers~57 (
// Equation(s):
// \registerFileModule|registers~57_combout  = (\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~56_combout  & ((\registerFileModule|registers~37_q ))) # (!\registerFileModule|registers~56_combout  & (\registerFileModule|registers~17_q 
// )))) # (!\controllerModule|Rout[0]~4_combout  & (((\registerFileModule|registers~56_combout ))))

	.dataa(\registerFileModule|registers~17_q ),
	.datab(\controllerModule|Rout[0]~4_combout ),
	.datac(\registerFileModule|registers~37_q ),
	.datad(\registerFileModule|registers~56_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~57_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~57 .lut_mask = 16'hF388;
defparam \registerFileModule|registers~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
fiftyfivenm_lcell_comb \controllerModule|IMM[7]~19 (
// Equation(s):
// \controllerModule|IMM[7]~19_combout  = (\controllerModule|IMM[7]~17_combout  & (\controllerModule|IMM[7]~18_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~57_combout ))))

	.dataa(\controllerModule|IMM[7]~17_combout ),
	.datab(\controllerModule|ENR~1_combout ),
	.datac(\controllerModule|IMM[7]~18_combout ),
	.datad(\registerFileModule|registers~57_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[7]~19 .lut_mask = 16'hA080;
defparam \controllerModule|IMM[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
fiftyfivenm_lcell_comb \controllerModule|IMM[7]~23 (
// Equation(s):
// \controllerModule|IMM[7]~23_combout  = (\controllerModule|IMM[7]~19_combout ) # ((!\countermodule|CNT [0] & (\countermodule|CNT [1] & \instructionRegister|Q [8])))

	.dataa(\countermodule|CNT [0]),
	.datab(\countermodule|CNT [1]),
	.datac(\instructionRegister|Q [8]),
	.datad(\controllerModule|IMM[7]~19_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[7]~23 .lut_mask = 16'hFF40;
defparam \controllerModule|IMM[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N19
dffeas \multistageALU|A[7] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\controllerModule|IMM[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[7] .is_wysiwyg = "true";
defparam \multistageALU|A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~0 (
// Equation(s):
// \multistageALU|ShiftRight0~0_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [7]))) # (!\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [6])))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (((\multistageALU|A [7]))))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\multistageALU|A [6]),
	.datac(\inputLogicModule|databus[0]~18_combout ),
	.datad(\multistageALU|A [7]),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~0 .lut_mask = 16'hFD08;
defparam \multistageALU|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~13 (
// Equation(s):
// \multistageALU|ShiftRight0~13_combout  = (\inputLogicModule|databus[1]~39_combout  & ((\multistageALU|ShiftRight0~10_combout ))) # (!\inputLogicModule|databus[1]~39_combout  & (\multistageALU|ShiftRight0~0_combout ))

	.dataa(gnd),
	.datab(\multistageALU|ShiftRight0~0_combout ),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\multistageALU|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~13 .lut_mask = 16'hFC0C;
defparam \multistageALU|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
fiftyfivenm_lcell_comb \multistageALU|Mux3~2 (
// Equation(s):
// \multistageALU|Mux3~2_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|G[1]~20_combout  & (!\multistageALU|A [6])) # (!\multistageALU|G[1]~20_combout  & ((\multistageALU|A [6]) # (\controllerModule|IMM[6]~26_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\controllerModule|IMM[6]~26_combout  & ((\multistageALU|G[1]~20_combout ) # (\multistageALU|A [6]))))

	.dataa(\multistageALU|G[1]~21_combout ),
	.datab(\multistageALU|G[1]~20_combout ),
	.datac(\multistageALU|A [6]),
	.datad(\controllerModule|IMM[6]~26_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~2 .lut_mask = 16'h7E28;
defparam \multistageALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
fiftyfivenm_lcell_comb \multistageALU|Mux3~3 (
// Equation(s):
// \multistageALU|Mux3~3_combout  = (\multistageALU|G[6]~31_combout  & (\multistageALU|A [6] & (!\controllerModule|ALUcont[3]~1_combout ))) # (!\multistageALU|G[6]~31_combout  & (((\controllerModule|ALUcont[3]~1_combout ) # (\multistageALU|Mux3~2_combout 
// ))))

	.dataa(\multistageALU|G[6]~31_combout ),
	.datab(\multistageALU|A [6]),
	.datac(\controllerModule|ALUcont[3]~1_combout ),
	.datad(\multistageALU|Mux3~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~3 .lut_mask = 16'h5D58;
defparam \multistageALU|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~14 (
// Equation(s):
// \multistageALU|ShiftLeft0~14_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [5])) # (!\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [6]))))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (\multistageALU|A [5]))

	.dataa(\multistageALU|A [5]),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\multistageALU|A [6]),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~14 .lut_mask = 16'hAAE2;
defparam \multistageALU|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~16 (
// Equation(s):
// \multistageALU|ShiftLeft0~16_combout  = (!\inputLogicModule|databus[0]~40_combout  & ((\inputLogicModule|databus[1]~39_combout  & ((\multistageALU|A [0]))) # (!\inputLogicModule|databus[1]~39_combout  & (\multistageALU|A [2]))))

	.dataa(\multistageALU|A [2]),
	.datab(\multistageALU|A [0]),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\inputLogicModule|databus[0]~40_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~16 .lut_mask = 16'h00CA;
defparam \multistageALU|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~17 (
// Equation(s):
// \multistageALU|ShiftLeft0~17_combout  = (\multistageALU|ShiftLeft0~16_combout ) # ((\multistageALU|A [1] & (\inputLogicModule|databus[0]~40_combout  & !\inputLogicModule|databus[1]~39_combout )))

	.dataa(\multistageALU|A [1]),
	.datab(\inputLogicModule|databus[0]~40_combout ),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\multistageALU|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~17 .lut_mask = 16'hFF08;
defparam \multistageALU|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~4 (
// Equation(s):
// \multistageALU|Result_from_ALU~4_combout  = \multistageALU|A [6] $ (((\controllerModule|IMM[6]~22_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\multistageALU|A [6]),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\controllerModule|IMM[6]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~4 .lut_mask = 16'h33C3;
defparam \multistageALU|Result_from_ALU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
fiftyfivenm_lcell_comb \multistageALU|Mux3~0 (
// Equation(s):
// \multistageALU|Mux3~0_combout  = (\multistageALU|G[6]~45_combout  & ((\multistageALU|G[6]~30_combout  & (\multistageALU|ShiftLeft0~17_combout )) # (!\multistageALU|G[6]~30_combout  & ((\multistageALU|Result_from_ALU~4_combout ))))) # 
// (!\multistageALU|G[6]~45_combout  & (((!\multistageALU|G[6]~30_combout ))))

	.dataa(\multistageALU|ShiftLeft0~17_combout ),
	.datab(\multistageALU|Result_from_ALU~4_combout ),
	.datac(\multistageALU|G[6]~45_combout ),
	.datad(\multistageALU|G[6]~30_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~0 .lut_mask = 16'hA0CF;
defparam \multistageALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
fiftyfivenm_lcell_comb \multistageALU|Mux3~1 (
// Equation(s):
// \multistageALU|Mux3~1_combout  = (\multistageALU|G[6]~29_combout  & (((\multistageALU|Mux3~0_combout )))) # (!\multistageALU|G[6]~29_combout  & ((\multistageALU|Mux3~0_combout  & ((\multistageALU|ShiftLeft0~14_combout ))) # (!\multistageALU|Mux3~0_combout 
//  & (\multistageALU|ShiftLeft0~12_combout ))))

	.dataa(\multistageALU|ShiftLeft0~12_combout ),
	.datab(\multistageALU|G[6]~29_combout ),
	.datac(\multistageALU|ShiftLeft0~14_combout ),
	.datad(\multistageALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~1 .lut_mask = 16'hFC22;
defparam \multistageALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
fiftyfivenm_lcell_comb \multistageALU|Mux3~4 (
// Equation(s):
// \multistageALU|Mux3~4_combout  = (\multistageALU|Mux3~3_combout  & (((\multistageALU|Mux3~1_combout ) # (!\multistageALU|G[6]~32_combout )))) # (!\multistageALU|Mux3~3_combout  & (\multistageALU|ShiftRight0~13_combout  & (\multistageALU|G[6]~32_combout 
// )))

	.dataa(\multistageALU|ShiftRight0~13_combout ),
	.datab(\multistageALU|Mux3~3_combout ),
	.datac(\multistageALU|G[6]~32_combout ),
	.datad(\multistageALU|Mux3~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux3~4 .lut_mask = 16'hEC2C;
defparam \multistageALU|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
fiftyfivenm_lcell_comb \multistageALU|Add0~34 (
// Equation(s):
// \multistageALU|Add0~34_combout  = (\multistageALU|Add0~32_combout  & ((\multistageALU|Mux3~4_combout ) # ((\multistageALU|G[1]~22_combout  & \multistageALU|Add0~24_combout )))) # (!\multistageALU|Add0~32_combout  & (\multistageALU|G[1]~22_combout  & 
// (\multistageALU|Add0~24_combout )))

	.dataa(\multistageALU|Add0~32_combout ),
	.datab(\multistageALU|G[1]~22_combout ),
	.datac(\multistageALU|Add0~24_combout ),
	.datad(\multistageALU|Mux3~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~34 .lut_mask = 16'hEAC0;
defparam \multistageALU|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N19
dffeas \multistageALU|G[6] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[6] .is_wysiwyg = "true";
defparam \multistageALU|G[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
fiftyfivenm_lcell_comb \controllerModule|IMM[6]~21 (
// Equation(s):
// \controllerModule|IMM[6]~21_combout  = (!\controllerModule|IMM[9]~10_combout  & (((\multistageALU|G [6]) # (!\countermodule|CNT [0])) # (!\countermodule|CNT [1])))

	.dataa(\controllerModule|IMM[9]~10_combout ),
	.datab(\countermodule|CNT [1]),
	.datac(\countermodule|CNT [0]),
	.datad(\multistageALU|G [6]),
	.cin(gnd),
	.combout(\controllerModule|IMM[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[6]~21 .lut_mask = 16'h5515;
defparam \controllerModule|IMM[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N13
dffeas \registerFileModule|registers~26 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~26 .is_wysiwyg = "true";
defparam \registerFileModule|registers~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N23
dffeas \registerFileModule|registers~36 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~36 .is_wysiwyg = "true";
defparam \registerFileModule|registers~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N7
dffeas \registerFileModule|registers~16 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~16 .is_wysiwyg = "true";
defparam \registerFileModule|registers~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N29
dffeas \registerFileModule|registers~6 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[6]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~6 .is_wysiwyg = "true";
defparam \registerFileModule|registers~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
fiftyfivenm_lcell_comb \registerFileModule|registers~60 (
// Equation(s):
// \registerFileModule|registers~60_combout  = (\controllerModule|Rout[1]~2_combout  & (((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & ((\controllerModule|Rout[0]~4_combout  & (\registerFileModule|registers~16_q )) # 
// (!\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~6_q )))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~16_q ),
	.datac(\registerFileModule|registers~6_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~60_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~60 .lut_mask = 16'hEE50;
defparam \registerFileModule|registers~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
fiftyfivenm_lcell_comb \registerFileModule|registers~61 (
// Equation(s):
// \registerFileModule|registers~61_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~60_combout  & ((\registerFileModule|registers~36_q ))) # (!\registerFileModule|registers~60_combout  & (\registerFileModule|registers~26_q 
// )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~60_combout ))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~26_q ),
	.datac(\registerFileModule|registers~36_q ),
	.datad(\registerFileModule|registers~60_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~61_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~61 .lut_mask = 16'hF588;
defparam \registerFileModule|registers~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
fiftyfivenm_lcell_comb \controllerModule|IMM[6]~22 (
// Equation(s):
// \controllerModule|IMM[6]~22_combout  = (\controllerModule|IMM[6]~20_combout  & (\controllerModule|IMM[6]~21_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~61_combout ))))

	.dataa(\controllerModule|IMM[6]~20_combout ),
	.datab(\controllerModule|ENR~1_combout ),
	.datac(\controllerModule|IMM[6]~21_combout ),
	.datad(\registerFileModule|registers~61_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[6]~22 .lut_mask = 16'hA080;
defparam \controllerModule|IMM[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
fiftyfivenm_lcell_comb \controllerModule|IMM[6]~26 (
// Equation(s):
// \controllerModule|IMM[6]~26_combout  = (\controllerModule|IMM[6]~22_combout ) # ((!\countermodule|CNT [0] & (\countermodule|CNT [1] & \instructionRegister|Q [8])))

	.dataa(\countermodule|CNT [0]),
	.datab(\countermodule|CNT [1]),
	.datac(\controllerModule|IMM[6]~22_combout ),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\controllerModule|IMM[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[6]~26 .lut_mask = 16'hF4F0;
defparam \controllerModule|IMM[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N1
dffeas \multistageALU|A[6] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\controllerModule|IMM[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[6] .is_wysiwyg = "true";
defparam \multistageALU|A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~8 (
// Equation(s):
// \multistageALU|ShiftRight0~8_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [6])) # (!\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [5]))))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (\multistageALU|A [6]))

	.dataa(\multistageALU|A [6]),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\multistageALU|A [5]),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~8 .lut_mask = 16'hAAE2;
defparam \multistageALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~7 (
// Equation(s):
// \multistageALU|ShiftRight0~7_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [8]))) # (!\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [7])))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (((\multistageALU|A [8]))))

	.dataa(\multistageALU|A [7]),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\multistageALU|A [8]),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~7 .lut_mask = 16'hF0B8;
defparam \multistageALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~9 (
// Equation(s):
// \multistageALU|ShiftRight0~9_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[1]~22_combout  & ((\multistageALU|ShiftRight0~7_combout ))) # (!\inputLogicModule|databus[1]~22_combout  & 
// (\multistageALU|ShiftRight0~8_combout )))) # (!\inputLogicModule|databus[0]~19_combout  & (((\multistageALU|ShiftRight0~7_combout ))))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\inputLogicModule|databus[1]~22_combout ),
	.datac(\multistageALU|ShiftRight0~8_combout ),
	.datad(\multistageALU|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~9 .lut_mask = 16'hFD20;
defparam \multistageALU|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
fiftyfivenm_lcell_comb \multistageALU|G[5]~44 (
// Equation(s):
// \multistageALU|G[5]~44_combout  = (\controllerModule|ALUcont[1]~2_combout  & (((!\controllerModule|ALUcont[0]~0_combout )))) # (!\controllerModule|ALUcont[1]~2_combout  & (!\inputLogicModule|databus[3]~37_combout  & ((\multistageALU|ShiftLeft0~5_combout 
// ))))

	.dataa(\controllerModule|ALUcont[1]~2_combout ),
	.datab(\inputLogicModule|databus[3]~37_combout ),
	.datac(\controllerModule|ALUcont[0]~0_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[5]~44 .lut_mask = 16'h1B0A;
defparam \multistageALU|G[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
fiftyfivenm_lcell_comb \multistageALU|Mux4~0 (
// Equation(s):
// \multistageALU|Mux4~0_combout  = (\multistageALU|G[5]~33_combout  & (((\multistageALU|ShiftRight0~9_combout  & \multistageALU|G[5]~44_combout )))) # (!\multistageALU|G[5]~33_combout  & ((\multistageALU|Result_from_ALU~5_combout ) # 
// ((!\multistageALU|G[5]~44_combout ))))

	.dataa(\multistageALU|G[5]~33_combout ),
	.datab(\multistageALU|Result_from_ALU~5_combout ),
	.datac(\multistageALU|ShiftRight0~9_combout ),
	.datad(\multistageALU|G[5]~44_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~0 .lut_mask = 16'hE455;
defparam \multistageALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
fiftyfivenm_lcell_comb \multistageALU|Mux4~1 (
// Equation(s):
// \multistageALU|Mux4~1_combout  = (\multistageALU|G[1]~23_combout  & ((\multistageALU|Mux4~0_combout  & ((\multistageALU|ShiftLeft0~10_combout ))) # (!\multistageALU|Mux4~0_combout  & (\multistageALU|ShiftLeft0~18_combout )))) # 
// (!\multistageALU|G[1]~23_combout  & (((\multistageALU|Mux4~0_combout ))))

	.dataa(\multistageALU|ShiftLeft0~18_combout ),
	.datab(\multistageALU|G[1]~23_combout ),
	.datac(\multistageALU|ShiftLeft0~10_combout ),
	.datad(\multistageALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~1 .lut_mask = 16'hF388;
defparam \multistageALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
fiftyfivenm_lcell_comb \multistageALU|Mux4~4 (
// Equation(s):
// \multistageALU|Mux4~4_combout  = (\multistageALU|G[5]~38_combout  & ((\multistageALU|Mux4~3_combout  & (\multistageALU|ShiftRight0~14_combout )) # (!\multistageALU|Mux4~3_combout  & ((\multistageALU|Mux4~1_combout ))))) # (!\multistageALU|G[5]~38_combout  
// & (((\multistageALU|Mux4~3_combout ))))

	.dataa(\multistageALU|G[5]~38_combout ),
	.datab(\multistageALU|ShiftRight0~14_combout ),
	.datac(\multistageALU|Mux4~3_combout ),
	.datad(\multistageALU|Mux4~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux4~4 .lut_mask = 16'hDAD0;
defparam \multistageALU|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
fiftyfivenm_lcell_comb \multistageALU|Add0~35 (
// Equation(s):
// \multistageALU|Add0~35_combout  = (\multistageALU|G[1]~22_combout  & ((\multistageALU|Add0~22_combout ) # ((\multistageALU|Add0~32_combout  & \multistageALU|Mux4~4_combout )))) # (!\multistageALU|G[1]~22_combout  & (\multistageALU|Add0~32_combout  & 
// ((\multistageALU|Mux4~4_combout ))))

	.dataa(\multistageALU|G[1]~22_combout ),
	.datab(\multistageALU|Add0~32_combout ),
	.datac(\multistageALU|Add0~22_combout ),
	.datad(\multistageALU|Mux4~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~35 .lut_mask = 16'hECA0;
defparam \multistageALU|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \multistageALU|G[5] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[5] .is_wysiwyg = "true";
defparam \multistageALU|G[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
fiftyfivenm_lcell_comb \inputLogicModule|databus[5]~24 (
// Equation(s):
// \inputLogicModule|databus[5]~24_combout  = (\multistageALU|G [5] & ((\instructionRegister|Q [5]) # ((!\controllerModule|IMM[9]~10_combout )))) # (!\multistageALU|G [5] & (!\controllerModule|Equal4~0_combout  & ((\instructionRegister|Q [5]) # 
// (!\controllerModule|IMM[9]~10_combout ))))

	.dataa(\multistageALU|G [5]),
	.datab(\instructionRegister|Q [5]),
	.datac(\controllerModule|IMM[9]~10_combout ),
	.datad(\controllerModule|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[5]~24 .lut_mask = 16'h8ACF;
defparam \inputLogicModule|databus[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[5]~input (
	.i(Raw_Data_From_Switches[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[5]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[5]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[5]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
fiftyfivenm_lcell_comb \inputLogicModule|databus[5]~23 (
// Equation(s):
// \inputLogicModule|databus[5]~23_combout  = (\Raw_Data_From_Switches[5]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [0]) # (\countermodule|CNT [1]))))

	.dataa(\Raw_Data_From_Switches[5]~input_o ),
	.datab(\countermodule|CNT [0]),
	.datac(\countermodule|CNT [1]),
	.datad(\controllerModule|Ext~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[5]~23 .lut_mask = 16'hAAFE;
defparam \inputLogicModule|databus[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N13
dffeas \registerFileModule|registers~15 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~15 .is_wysiwyg = "true";
defparam \registerFileModule|registers~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N17
dffeas \registerFileModule|registers~35 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~35 .is_wysiwyg = "true";
defparam \registerFileModule|registers~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N27
dffeas \registerFileModule|registers~25 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~25 .is_wysiwyg = "true";
defparam \registerFileModule|registers~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N9
dffeas \registerFileModule|registers~5 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[5]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~5 .is_wysiwyg = "true";
defparam \registerFileModule|registers~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
fiftyfivenm_lcell_comb \registerFileModule|registers~64 (
// Equation(s):
// \registerFileModule|registers~64_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~25_q ) # ((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~5_q  & 
// !\controllerModule|Rout[0]~4_combout ))))

	.dataa(\registerFileModule|registers~25_q ),
	.datab(\controllerModule|Rout[1]~2_combout ),
	.datac(\registerFileModule|registers~5_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~64_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~64 .lut_mask = 16'hCCB8;
defparam \registerFileModule|registers~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
fiftyfivenm_lcell_comb \registerFileModule|registers~65 (
// Equation(s):
// \registerFileModule|registers~65_combout  = (\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~64_combout  & ((\registerFileModule|registers~35_q ))) # (!\registerFileModule|registers~64_combout  & (\registerFileModule|registers~15_q 
// )))) # (!\controllerModule|Rout[0]~4_combout  & (((\registerFileModule|registers~64_combout ))))

	.dataa(\registerFileModule|registers~15_q ),
	.datab(\controllerModule|Rout[0]~4_combout ),
	.datac(\registerFileModule|registers~35_q ),
	.datad(\registerFileModule|registers~64_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~65_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~65 .lut_mask = 16'hF388;
defparam \registerFileModule|registers~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
fiftyfivenm_lcell_comb \inputLogicModule|databus[5]~25 (
// Equation(s):
// \inputLogicModule|databus[5]~25_combout  = (\inputLogicModule|databus[5]~24_combout  & (\inputLogicModule|databus[5]~23_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~65_combout ))))

	.dataa(\inputLogicModule|databus[5]~24_combout ),
	.datab(\controllerModule|ENR~1_combout ),
	.datac(\inputLogicModule|databus[5]~23_combout ),
	.datad(\registerFileModule|registers~65_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[5]~25 .lut_mask = 16'hA080;
defparam \inputLogicModule|databus[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
fiftyfivenm_lcell_comb \inputLogicModule|databus[5]~41 (
// Equation(s):
// \inputLogicModule|databus[5]~41_combout  = (\inputLogicModule|databus[5]~25_combout ) # ((\countermodule|CNT [1] & (!\countermodule|CNT [0] & \instructionRegister|Q [8])))

	.dataa(\countermodule|CNT [1]),
	.datab(\countermodule|CNT [0]),
	.datac(\instructionRegister|Q [8]),
	.datad(\inputLogicModule|databus[5]~25_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[5]~41 .lut_mask = 16'hFF20;
defparam \inputLogicModule|databus[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N25
dffeas \multistageALU|A[5] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\inputLogicModule|databus[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerModule|Ain~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|A[5] .is_wysiwyg = "true";
defparam \multistageALU|A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~1 (
// Equation(s):
// \multistageALU|ShiftRight0~1_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [5])) # (!\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [4]))))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (\multistageALU|A [5]))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\multistageALU|A [5]),
	.datac(\inputLogicModule|databus[0]~18_combout ),
	.datad(\multistageALU|A [4]),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~1 .lut_mask = 16'hCEC4;
defparam \multistageALU|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~2 (
// Equation(s):
// \multistageALU|ShiftRight0~2_combout  = (\inputLogicModule|databus[1]~39_combout  & ((\multistageALU|ShiftRight0~0_combout ))) # (!\inputLogicModule|databus[1]~39_combout  & (\multistageALU|ShiftRight0~1_combout ))

	.dataa(gnd),
	.datab(\multistageALU|ShiftRight0~1_combout ),
	.datac(\multistageALU|ShiftRight0~0_combout ),
	.datad(\inputLogicModule|databus[1]~39_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~2 .lut_mask = 16'hF0CC;
defparam \multistageALU|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~6 (
// Equation(s):
// \multistageALU|Result_from_ALU~6_combout  = \multistageALU|A [4] $ ((((\inputLogicModule|databus[4]~26_combout  & \inputLogicModule|databus[4]~28_combout )) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\inputLogicModule|databus[4]~26_combout ),
	.datac(\multistageALU|A [4]),
	.datad(\inputLogicModule|databus[4]~28_combout ),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~6 .lut_mask = 16'h2DA5;
defparam \multistageALU|Result_from_ALU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
fiftyfivenm_lcell_comb \multistageALU|Mux5~0 (
// Equation(s):
// \multistageALU|Mux5~0_combout  = (\multistageALU|G[5]~33_combout  & (\multistageALU|ShiftRight0~2_combout  & ((\multistageALU|G[5]~44_combout )))) # (!\multistageALU|G[5]~33_combout  & (((\multistageALU|Result_from_ALU~6_combout ) # 
// (!\multistageALU|G[5]~44_combout ))))

	.dataa(\multistageALU|G[5]~33_combout ),
	.datab(\multistageALU|ShiftRight0~2_combout ),
	.datac(\multistageALU|Result_from_ALU~6_combout ),
	.datad(\multistageALU|G[5]~44_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~0 .lut_mask = 16'hD855;
defparam \multistageALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
fiftyfivenm_lcell_comb \multistageALU|Mux5~1 (
// Equation(s):
// \multistageALU|Mux5~1_combout  = (\multistageALU|G[1]~23_combout  & ((\multistageALU|Mux5~0_combout  & ((\multistageALU|ShiftLeft0~13_combout ))) # (!\multistageALU|Mux5~0_combout  & (\multistageALU|ShiftLeft0~19_combout )))) # 
// (!\multistageALU|G[1]~23_combout  & (((\multistageALU|Mux5~0_combout ))))

	.dataa(\multistageALU|ShiftLeft0~19_combout ),
	.datab(\multistageALU|G[1]~23_combout ),
	.datac(\multistageALU|ShiftLeft0~13_combout ),
	.datad(\multistageALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~1 .lut_mask = 16'hF388;
defparam \multistageALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
fiftyfivenm_lcell_comb \multistageALU|Mux5~4 (
// Equation(s):
// \multistageALU|Mux5~4_combout  = (\multistageALU|G[5]~38_combout  & ((\multistageALU|Mux5~3_combout  & (\multistageALU|ShiftRight0~15_combout )) # (!\multistageALU|Mux5~3_combout  & ((\multistageALU|Mux5~1_combout ))))) # (!\multistageALU|G[5]~38_combout  
// & (((\multistageALU|Mux5~3_combout ))))

	.dataa(\multistageALU|G[5]~38_combout ),
	.datab(\multistageALU|ShiftRight0~15_combout ),
	.datac(\multistageALU|Mux5~3_combout ),
	.datad(\multistageALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux5~4 .lut_mask = 16'hDAD0;
defparam \multistageALU|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
fiftyfivenm_lcell_comb \multistageALU|Add0~36 (
// Equation(s):
// \multistageALU|Add0~36_combout  = (\multistageALU|Add0~20_combout  & ((\multistageALU|G[1]~22_combout ) # ((\multistageALU|Add0~32_combout  & \multistageALU|Mux5~4_combout )))) # (!\multistageALU|Add0~20_combout  & (\multistageALU|Add0~32_combout  & 
// ((\multistageALU|Mux5~4_combout ))))

	.dataa(\multistageALU|Add0~20_combout ),
	.datab(\multistageALU|Add0~32_combout ),
	.datac(\multistageALU|G[1]~22_combout ),
	.datad(\multistageALU|Mux5~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~36 .lut_mask = 16'hECA0;
defparam \multistageALU|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \multistageALU|G[4] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[4] .is_wysiwyg = "true";
defparam \multistageALU|G[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~27 (
// Equation(s):
// \inputLogicModule|databus[4]~27_combout  = (\multistageALU|G [4] & ((\instructionRegister|Q [4]) # ((!\controllerModule|IMM[9]~10_combout )))) # (!\multistageALU|G [4] & (!\controllerModule|Equal4~0_combout  & ((\instructionRegister|Q [4]) # 
// (!\controllerModule|IMM[9]~10_combout ))))

	.dataa(\multistageALU|G [4]),
	.datab(\instructionRegister|Q [4]),
	.datac(\controllerModule|IMM[9]~10_combout ),
	.datad(\controllerModule|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~27 .lut_mask = 16'h8ACF;
defparam \inputLogicModule|databus[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \registerFileModule|registers~24 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~24 .is_wysiwyg = "true";
defparam \registerFileModule|registers~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N1
dffeas \registerFileModule|registers~34 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~34 .is_wysiwyg = "true";
defparam \registerFileModule|registers~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N3
dffeas \registerFileModule|registers~14 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~14 .is_wysiwyg = "true";
defparam \registerFileModule|registers~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N11
dffeas \registerFileModule|registers~4 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[4]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~4 .is_wysiwyg = "true";
defparam \registerFileModule|registers~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~68 (
// Equation(s):
// \registerFileModule|registers~68_combout  = (\controllerModule|Rout[1]~2_combout  & (((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & ((\controllerModule|Rout[0]~4_combout  & (\registerFileModule|registers~14_q )) # 
// (!\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~4_q )))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~14_q ),
	.datac(\registerFileModule|registers~4_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~68_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~68 .lut_mask = 16'hEE50;
defparam \registerFileModule|registers~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
fiftyfivenm_lcell_comb \registerFileModule|registers~69 (
// Equation(s):
// \registerFileModule|registers~69_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~68_combout  & ((\registerFileModule|registers~34_q ))) # (!\registerFileModule|registers~68_combout  & (\registerFileModule|registers~24_q 
// )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~68_combout ))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~24_q ),
	.datac(\registerFileModule|registers~34_q ),
	.datad(\registerFileModule|registers~68_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~69_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~69 .lut_mask = 16'hF588;
defparam \registerFileModule|registers~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~28 (
// Equation(s):
// \inputLogicModule|databus[4]~28_combout  = (\inputLogicModule|databus[4]~27_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~69_combout )))

	.dataa(\inputLogicModule|databus[4]~27_combout ),
	.datab(\controllerModule|ENR~1_combout ),
	.datac(gnd),
	.datad(\registerFileModule|registers~69_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~28 .lut_mask = 16'hAA88;
defparam \inputLogicModule|databus[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~3 (
// Equation(s):
// \multistageALU|ShiftLeft0~3_combout  = (\inputLogicModule|databus[0]~19_combout  & (!\inputLogicModule|databus[5]~25_combout  & ((!\inputLogicModule|databus[4]~28_combout ) # (!\inputLogicModule|databus[4]~26_combout ))))

	.dataa(\inputLogicModule|databus[4]~26_combout ),
	.datab(\inputLogicModule|databus[4]~28_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|databus[5]~25_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~3 .lut_mask = 16'h0070;
defparam \multistageALU|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~4 (
// Equation(s):
// \multistageALU|ShiftLeft0~4_combout  = (\inputLogicModule|databus[0]~19_combout  & (!\controllerModule|IMM[6]~22_combout  & !\controllerModule|IMM[7]~19_combout ))

	.dataa(gnd),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\controllerModule|IMM[6]~22_combout ),
	.datad(\controllerModule|IMM[7]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~4 .lut_mask = 16'h000C;
defparam \multistageALU|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~5 (
// Equation(s):
// \multistageALU|ShiftLeft0~5_combout  = (!\controllerModule|IMM[8]~24_combout  & (\multistageALU|ShiftLeft0~3_combout  & (!\controllerModule|IMM[9]~25_combout  & \multistageALU|ShiftLeft0~4_combout )))

	.dataa(\controllerModule|IMM[8]~24_combout ),
	.datab(\multistageALU|ShiftLeft0~3_combout ),
	.datac(\controllerModule|IMM[9]~25_combout ),
	.datad(\multistageALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~5 .lut_mask = 16'h0400;
defparam \multistageALU|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
fiftyfivenm_lcell_comb \multistageALU|G[1]~16 (
// Equation(s):
// \multistageALU|G[1]~16_combout  = (\multistageALU|G[1]~14_combout  & (((!\inputLogicModule|databus[3]~37_combout  & \multistageALU|ShiftLeft0~5_combout )) # (!\multistageALU|G[1]~15_combout )))

	.dataa(\multistageALU|G[1]~14_combout ),
	.datab(\multistageALU|G[1]~15_combout ),
	.datac(\inputLogicModule|databus[3]~37_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~16 .lut_mask = 16'h2A22;
defparam \multistageALU|G[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~1 (
// Equation(s):
// \multistageALU|Result_from_ALU~1_combout  = \multistageALU|A [1] $ (((\inputLogicModule|databus[1]~22_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\multistageALU|A [1]),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|databus[1]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~1 .lut_mask = 16'h33C3;
defparam \multistageALU|Result_from_ALU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
fiftyfivenm_lcell_comb \multistageALU|Mux8~5 (
// Equation(s):
// \multistageALU|Mux8~5_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|G[1]~20_combout  & (!\multistageALU|A [1])) # (!\multistageALU|G[1]~20_combout  & ((\multistageALU|A [1]) # (\inputLogicModule|databus[1]~39_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\inputLogicModule|databus[1]~39_combout  & ((\multistageALU|G[1]~20_combout ) # (\multistageALU|A [1]))))

	.dataa(\multistageALU|G[1]~20_combout ),
	.datab(\multistageALU|A [1]),
	.datac(\multistageALU|G[1]~21_combout ),
	.datad(\inputLogicModule|databus[1]~39_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~5 .lut_mask = 16'h7E60;
defparam \multistageALU|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
fiftyfivenm_lcell_comb \multistageALU|G[1]~18 (
// Equation(s):
// \multistageALU|G[1]~18_combout  = ((\inputLogicModule|databus[3]~32_combout ) # ((\inputLogicModule|databus[1]~22_combout  & !\inputLogicModule|databus[2]~35_combout ))) # (!\inputLogicModule|databus[0]~19_combout )

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\inputLogicModule|databus[1]~22_combout ),
	.datac(\inputLogicModule|databus[2]~35_combout ),
	.datad(\inputLogicModule|databus[3]~32_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~18 .lut_mask = 16'hFF5D;
defparam \multistageALU|G[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
fiftyfivenm_lcell_comb \multistageALU|G[1]~17 (
// Equation(s):
// \multistageALU|G[1]~17_combout  = ((\inputLogicModule|databus[2]~35_combout ) # (\inputLogicModule|databus[3]~32_combout )) # (!\inputLogicModule|databus[0]~19_combout )

	.dataa(gnd),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\inputLogicModule|databus[2]~35_combout ),
	.datad(\inputLogicModule|databus[3]~32_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~17 .lut_mask = 16'hFFF3;
defparam \multistageALU|G[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
fiftyfivenm_lcell_comb \multistageALU|Mux8~0 (
// Equation(s):
// \multistageALU|Mux8~0_combout  = ((!\inputLogicModule|databus[0]~40_combout  & (!\inputLogicModule|databus[2]~38_combout  & !\inputLogicModule|databus[1]~39_combout ))) # (!\multistageALU|G[1]~17_combout )

	.dataa(\multistageALU|G[1]~17_combout ),
	.datab(\inputLogicModule|databus[0]~40_combout ),
	.datac(\inputLogicModule|databus[2]~38_combout ),
	.datad(\inputLogicModule|databus[1]~39_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~0 .lut_mask = 16'h5557;
defparam \multistageALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
fiftyfivenm_lcell_comb \multistageALU|Mux8~2 (
// Equation(s):
// \multistageALU|Mux8~2_combout  = (\multistageALU|G[1]~17_combout  & ((\multistageALU|ShiftRight0~9_combout ))) # (!\multistageALU|G[1]~17_combout  & (\multistageALU|A [2]))

	.dataa(\multistageALU|G[1]~17_combout ),
	.datab(gnd),
	.datac(\multistageALU|A [2]),
	.datad(\multistageALU|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~2 .lut_mask = 16'hFA50;
defparam \multistageALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~6 (
// Equation(s):
// \multistageALU|ShiftRight0~6_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [4]))) # (!\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [3])))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (((\multistageALU|A [4]))))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|A [4]),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~6 .lut_mask = 16'hCCAC;
defparam \multistageALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
fiftyfivenm_lcell_comb \multistageALU|Mux8~1 (
// Equation(s):
// \multistageALU|Mux8~1_combout  = (\multistageALU|G[1]~17_combout  & (\multistageALU|A [9])) # (!\multistageALU|G[1]~17_combout  & ((\multistageALU|ShiftRight0~6_combout )))

	.dataa(\multistageALU|A [9]),
	.datab(\multistageALU|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\multistageALU|G[1]~17_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~1 .lut_mask = 16'hAACC;
defparam \multistageALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
fiftyfivenm_lcell_comb \multistageALU|Mux8~3 (
// Equation(s):
// \multistageALU|Mux8~3_combout  = (\multistageALU|G[1]~18_combout  & (\multistageALU|Mux8~0_combout  & ((\multistageALU|Mux8~1_combout )))) # (!\multistageALU|G[1]~18_combout  & (((\multistageALU|Mux8~2_combout ))))

	.dataa(\multistageALU|G[1]~18_combout ),
	.datab(\multistageALU|Mux8~0_combout ),
	.datac(\multistageALU|Mux8~2_combout ),
	.datad(\multistageALU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~3 .lut_mask = 16'hD850;
defparam \multistageALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
fiftyfivenm_lcell_comb \multistageALU|Mux8~4 (
// Equation(s):
// \multistageALU|Mux8~4_combout  = (!\multistageALU|G[1]~19_combout  & (\multistageALU|ShiftLeft0~5_combout  & \multistageALU|Mux8~3_combout ))

	.dataa(\multistageALU|G[1]~19_combout ),
	.datab(gnd),
	.datac(\multistageALU|ShiftLeft0~5_combout ),
	.datad(\multistageALU|Mux8~3_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~4 .lut_mask = 16'h5000;
defparam \multistageALU|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
fiftyfivenm_lcell_comb \multistageALU|Mux8~6 (
// Equation(s):
// \multistageALU|Mux8~6_combout  = (\multistageALU|G[1]~14_combout  & (!\multistageALU|G[1]~15_combout )) # (!\multistageALU|G[1]~14_combout  & ((\multistageALU|G[1]~15_combout  & ((\multistageALU|Mux8~4_combout ))) # (!\multistageALU|G[1]~15_combout  & 
// (\multistageALU|Mux8~5_combout ))))

	.dataa(\multistageALU|G[1]~14_combout ),
	.datab(\multistageALU|G[1]~15_combout ),
	.datac(\multistageALU|Mux8~5_combout ),
	.datad(\multistageALU|Mux8~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~6 .lut_mask = 16'h7632;
defparam \multistageALU|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
fiftyfivenm_lcell_comb \multistageALU|Mux8~7 (
// Equation(s):
// \multistageALU|Mux8~7_combout  = (\multistageALU|G[1]~16_combout  & ((\multistageALU|Mux8~6_combout  & ((\multistageALU|Result_from_ALU~1_combout ))) # (!\multistageALU|Mux8~6_combout  & (\multistageALU|ShiftLeft0~20_combout )))) # 
// (!\multistageALU|G[1]~16_combout  & (((\multistageALU|Mux8~6_combout ))))

	.dataa(\multistageALU|ShiftLeft0~20_combout ),
	.datab(\multistageALU|G[1]~16_combout ),
	.datac(\multistageALU|Result_from_ALU~1_combout ),
	.datad(\multistageALU|Mux8~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~7 .lut_mask = 16'hF388;
defparam \multistageALU|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
fiftyfivenm_lcell_comb \multistageALU|Mux8~8 (
// Equation(s):
// \multistageALU|Mux8~8_combout  = (\multistageALU|G[1]~22_combout  & ((\multistageALU|Add0~6_combout ))) # (!\multistageALU|G[1]~22_combout  & (\multistageALU|Mux8~7_combout ))

	.dataa(\multistageALU|G[1]~22_combout ),
	.datab(gnd),
	.datac(\multistageALU|Mux8~7_combout ),
	.datad(\multistageALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~8 .lut_mask = 16'hFA50;
defparam \multistageALU|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
fiftyfivenm_lcell_comb \multistageALU|G[1]~24 (
// Equation(s):
// \multistageALU|G[1]~24_combout  = (\multistageALU|G[1]~23_combout  & (((\instructionRegister|Q [8]) # (\instructionRegister|Q [9])) # (!\instructionRegister|Q [3])))

	.dataa(\instructionRegister|Q [3]),
	.datab(\instructionRegister|Q [8]),
	.datac(\instructionRegister|Q [9]),
	.datad(\multistageALU|G[1]~23_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~24 .lut_mask = 16'hFD00;
defparam \multistageALU|G[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~4 (
// Equation(s):
// \multistageALU|ShiftRight0~4_combout  = (\inputLogicModule|databus[0]~19_combout  & (!\inputLogicModule|databus[2]~35_combout  & !\inputLogicModule|databus[1]~22_combout ))

	.dataa(gnd),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\inputLogicModule|databus[2]~35_combout ),
	.datad(\inputLogicModule|databus[1]~22_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~4 .lut_mask = 16'h000C;
defparam \multistageALU|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
fiftyfivenm_lcell_comb \multistageALU|G[1]~26 (
// Equation(s):
// \multistageALU|G[1]~26_combout  = (!\inputLogicModule|databus[0]~40_combout  & (\controllerModule|ALUcont[3]~1_combout  & (\multistageALU|ShiftRight0~4_combout  & \multistageALU|G[1]~25_combout )))

	.dataa(\inputLogicModule|databus[0]~40_combout ),
	.datab(\controllerModule|ALUcont[3]~1_combout ),
	.datac(\multistageALU|ShiftRight0~4_combout ),
	.datad(\multistageALU|G[1]~25_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~26 .lut_mask = 16'h4000;
defparam \multistageALU|G[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
fiftyfivenm_lcell_comb \multistageALU|G[1]~27 (
// Equation(s):
// \multistageALU|G[1]~27_combout  = (!\multistageALU|G[1]~19_combout  & ((\multistageALU|G[1]~24_combout ) # ((!\controllerModule|ALUcont[1]~2_combout  & \multistageALU|G[1]~26_combout ))))

	.dataa(\multistageALU|G[1]~19_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|G[1]~24_combout ),
	.datad(\multistageALU|G[1]~26_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~27 .lut_mask = 16'h5150;
defparam \multistageALU|G[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
fiftyfivenm_lcell_comb \multistageALU|Mux8~9 (
// Equation(s):
// \multistageALU|Mux8~9_combout  = (\multistageALU|G[1]~27_combout  & (\multistageALU|A [1])) # (!\multistageALU|G[1]~27_combout  & ((\multistageALU|Mux8~8_combout )))

	.dataa(gnd),
	.datab(\multistageALU|A [1]),
	.datac(\multistageALU|Mux8~8_combout ),
	.datad(\multistageALU|G[1]~27_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux8~9 .lut_mask = 16'hCCF0;
defparam \multistageALU|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N1
dffeas \multistageALU|G[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux8~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[1] .is_wysiwyg = "true";
defparam \multistageALU|G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
fiftyfivenm_lcell_comb \inputLogicModule|databus[1]~21 (
// Equation(s):
// \inputLogicModule|databus[1]~21_combout  = (\controllerModule|IMM[9]~10_combout  & (\instructionRegister|Q [1] & ((\multistageALU|G [1]) # (!\controllerModule|Equal4~0_combout )))) # (!\controllerModule|IMM[9]~10_combout  & (((\multistageALU|G [1])) # 
// (!\controllerModule|Equal4~0_combout )))

	.dataa(\controllerModule|IMM[9]~10_combout ),
	.datab(\controllerModule|Equal4~0_combout ),
	.datac(\instructionRegister|Q [1]),
	.datad(\multistageALU|G [1]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[1]~21 .lut_mask = 16'hF531;
defparam \inputLogicModule|databus[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[1]~input (
	.i(Raw_Data_From_Switches[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[1]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[1]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[1]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
fiftyfivenm_lcell_comb \inputLogicModule|databus[1]~20 (
// Equation(s):
// \inputLogicModule|databus[1]~20_combout  = (\Raw_Data_From_Switches[1]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [1]) # (\countermodule|CNT [0]))))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(\countermodule|CNT [1]),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[1]~20 .lut_mask = 16'hBBBA;
defparam \inputLogicModule|databus[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N11
dffeas \registerFileModule|registers~11 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~11 .is_wysiwyg = "true";
defparam \registerFileModule|registers~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \registerFileModule|registers~31 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~31 .is_wysiwyg = "true";
defparam \registerFileModule|registers~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N11
dffeas \registerFileModule|registers~21 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~21 .is_wysiwyg = "true";
defparam \registerFileModule|registers~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N5
dffeas \registerFileModule|registers~1 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~1 .is_wysiwyg = "true";
defparam \registerFileModule|registers~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
fiftyfivenm_lcell_comb \registerFileModule|registers~44 (
// Equation(s):
// \registerFileModule|registers~44_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~21_q ) # ((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~1_q  & 
// !\controllerModule|Rout[0]~4_combout ))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~21_q ),
	.datac(\registerFileModule|registers~1_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~44_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~44 .lut_mask = 16'hAAD8;
defparam \registerFileModule|registers~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
fiftyfivenm_lcell_comb \registerFileModule|registers~45 (
// Equation(s):
// \registerFileModule|registers~45_combout  = (\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~44_combout  & ((\registerFileModule|registers~31_q ))) # (!\registerFileModule|registers~44_combout  & (\registerFileModule|registers~11_q 
// )))) # (!\controllerModule|Rout[0]~4_combout  & (((\registerFileModule|registers~44_combout ))))

	.dataa(\registerFileModule|registers~11_q ),
	.datab(\controllerModule|Rout[0]~4_combout ),
	.datac(\registerFileModule|registers~31_q ),
	.datad(\registerFileModule|registers~44_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~45_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~45 .lut_mask = 16'hF388;
defparam \registerFileModule|registers~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
fiftyfivenm_lcell_comb \inputLogicModule|databus[1]~22 (
// Equation(s):
// \inputLogicModule|databus[1]~22_combout  = (\inputLogicModule|databus[1]~21_combout  & (\inputLogicModule|databus[1]~20_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~45_combout ))))

	.dataa(\controllerModule|ENR~1_combout ),
	.datab(\inputLogicModule|databus[1]~21_combout ),
	.datac(\inputLogicModule|databus[1]~20_combout ),
	.datad(\registerFileModule|registers~45_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[1]~22 .lut_mask = 16'hC080;
defparam \inputLogicModule|databus[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
fiftyfivenm_lcell_comb \inputLogicModule|databus[1]~39 (
// Equation(s):
// \inputLogicModule|databus[1]~39_combout  = (\inputLogicModule|databus[1]~22_combout ) # ((\countermodule|CNT [1] & (\instructionRegister|Q [8] & !\countermodule|CNT [0])))

	.dataa(\countermodule|CNT [1]),
	.datab(\instructionRegister|Q [8]),
	.datac(\countermodule|CNT [0]),
	.datad(\inputLogicModule|databus[1]~22_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[1]~39 .lut_mask = 16'hFF08;
defparam \inputLogicModule|databus[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N29
dffeas \instructionRegister|Q[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[1]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[1] .is_wysiwyg = "true";
defparam \instructionRegister|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
fiftyfivenm_lcell_comb \controllerModule|ALUcont[1]~2 (
// Equation(s):
// \controllerModule|ALUcont[1]~2_combout  = (!\instructionRegister|Q [9] & (!\instructionRegister|Q [1] & !\instructionRegister|Q [8]))

	.dataa(\instructionRegister|Q [9]),
	.datab(gnd),
	.datac(\instructionRegister|Q [1]),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\controllerModule|ALUcont[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ALUcont[1]~2 .lut_mask = 16'h0005;
defparam \controllerModule|ALUcont[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
fiftyfivenm_lcell_comb \multistageALU|Add0~32 (
// Equation(s):
// \multistageALU|Add0~32_combout  = (\controllerModule|ALUcont[3]~1_combout  & ((!\multistageALU|G[1]~19_combout ))) # (!\controllerModule|ALUcont[3]~1_combout  & ((\controllerModule|ALUcont[1]~2_combout ) # (\multistageALU|G[1]~19_combout )))

	.dataa(\controllerModule|ALUcont[3]~1_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(gnd),
	.datad(\multistageALU|G[1]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~32 .lut_mask = 16'h55EE;
defparam \multistageALU|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
fiftyfivenm_lcell_comb \multistageALU|G[2]~41 (
// Equation(s):
// \multistageALU|G[2]~41_combout  = (\controllerModule|ALUcont[0]~0_combout  & ((\instructionRegister|Q [3] & (!\instructionRegister|Q [1])) # (!\instructionRegister|Q [3] & ((!\instructionRegister|Q [2])))))

	.dataa(\instructionRegister|Q [1]),
	.datab(\instructionRegister|Q [2]),
	.datac(\instructionRegister|Q [3]),
	.datad(\controllerModule|ALUcont[0]~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[2]~41 .lut_mask = 16'h5300;
defparam \multistageALU|G[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
fiftyfivenm_lcell_comb \multistageALU|G[2]~42 (
// Equation(s):
// \multistageALU|G[2]~42_combout  = (\controllerModule|ALUcont[3]~1_combout  & (((!\inputLogicModule|databus[2]~38_combout  & \multistageALU|G[1]~25_combout )) # (!\multistageALU|G[2]~41_combout )))

	.dataa(\controllerModule|ALUcont[3]~1_combout ),
	.datab(\inputLogicModule|databus[2]~38_combout ),
	.datac(\multistageALU|G[2]~41_combout ),
	.datad(\multistageALU|G[1]~25_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[2]~42 .lut_mask = 16'h2A0A;
defparam \multistageALU|G[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
fiftyfivenm_lcell_comb \multistageALU|Mux7~2 (
// Equation(s):
// \multistageALU|Mux7~2_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|G[1]~20_combout  & (!\multistageALU|A [2])) # (!\multistageALU|G[1]~20_combout  & ((\multistageALU|A [2]) # (\inputLogicModule|databus[2]~38_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\inputLogicModule|databus[2]~38_combout  & ((\multistageALU|G[1]~20_combout ) # (\multistageALU|A [2]))))

	.dataa(\multistageALU|G[1]~20_combout ),
	.datab(\multistageALU|G[1]~21_combout ),
	.datac(\multistageALU|A [2]),
	.datad(\inputLogicModule|databus[2]~38_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~2 .lut_mask = 16'h7E48;
defparam \multistageALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
fiftyfivenm_lcell_comb \multistageALU|Mux7~3 (
// Equation(s):
// \multistageALU|Mux7~3_combout  = (\multistageALU|G[2]~41_combout  & (\multistageALU|A [2] & ((!\controllerModule|ALUcont[3]~1_combout )))) # (!\multistageALU|G[2]~41_combout  & (((\multistageALU|Mux7~2_combout ) # (\controllerModule|ALUcont[3]~1_combout 
// ))))

	.dataa(\multistageALU|A [2]),
	.datab(\multistageALU|Mux7~2_combout ),
	.datac(\multistageALU|G[2]~41_combout ),
	.datad(\controllerModule|ALUcont[3]~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~3 .lut_mask = 16'h0FAC;
defparam \multistageALU|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~3 (
// Equation(s):
// \multistageALU|ShiftRight0~3_combout  = (\inputLogicModule|databus[0]~19_combout  & ((\inputLogicModule|databus[0]~18_combout  & ((\multistageALU|A [3]))) # (!\inputLogicModule|databus[0]~18_combout  & (\multistageALU|A [2])))) # 
// (!\inputLogicModule|databus[0]~19_combout  & (((\multistageALU|A [3]))))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(\multistageALU|A [2]),
	.datac(\inputLogicModule|databus[0]~18_combout ),
	.datad(\multistageALU|A [3]),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~3 .lut_mask = 16'hFD08;
defparam \multistageALU|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
fiftyfivenm_lcell_comb \multistageALU|G[2]~39 (
// Equation(s):
// \multistageALU|G[2]~39_combout  = (\inputLogicModule|databus[2]~38_combout ) # ((\controllerModule|ALUcont[1]~2_combout ) # ((\inputLogicModule|databus[3]~37_combout ) # (!\multistageALU|ShiftLeft0~5_combout )))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\inputLogicModule|databus[3]~37_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[2]~39 .lut_mask = 16'hFEFF;
defparam \multistageALU|G[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~8 (
// Equation(s):
// \multistageALU|Result_from_ALU~8_combout  = \multistageALU|A [2] $ (((\inputLogicModule|databus[2]~35_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\inputLogicModule|databus[0]~19_combout ),
	.datab(gnd),
	.datac(\multistageALU|A [2]),
	.datad(\inputLogicModule|databus[2]~35_combout ),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~8 .lut_mask = 16'h0FA5;
defparam \multistageALU|Result_from_ALU~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
fiftyfivenm_lcell_comb \multistageALU|G[2]~46 (
// Equation(s):
// \multistageALU|G[2]~46_combout  = (\controllerModule|ALUcont[1]~2_combout ) # ((!\inputLogicModule|databus[3]~37_combout  & (\multistageALU|ShiftLeft0~5_combout  & \inputLogicModule|databus[2]~38_combout )))

	.dataa(\inputLogicModule|databus[3]~37_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(\multistageALU|ShiftLeft0~5_combout ),
	.datad(\inputLogicModule|databus[2]~38_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[2]~46 .lut_mask = 16'hDCCC;
defparam \multistageALU|G[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
fiftyfivenm_lcell_comb \multistageALU|G[2]~40 (
// Equation(s):
// \multistageALU|G[2]~40_combout  = (\multistageALU|G[2]~39_combout  & ((!\controllerModule|ALUcont[1]~2_combout ))) # (!\multistageALU|G[2]~39_combout  & (\inputLogicModule|databus[1]~39_combout ))

	.dataa(\inputLogicModule|databus[1]~39_combout ),
	.datab(\controllerModule|ALUcont[1]~2_combout ),
	.datac(gnd),
	.datad(\multistageALU|G[2]~39_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[2]~40 .lut_mask = 16'h33AA;
defparam \multistageALU|G[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
fiftyfivenm_lcell_comb \multistageALU|Mux7~0 (
// Equation(s):
// \multistageALU|Mux7~0_combout  = (\multistageALU|G[2]~46_combout  & ((\multistageALU|G[2]~40_combout  & ((\multistageALU|ShiftRight0~13_combout ))) # (!\multistageALU|G[2]~40_combout  & (\multistageALU|Result_from_ALU~8_combout )))) # 
// (!\multistageALU|G[2]~46_combout  & (((!\multistageALU|G[2]~40_combout ))))

	.dataa(\multistageALU|Result_from_ALU~8_combout ),
	.datab(\multistageALU|G[2]~46_combout ),
	.datac(\multistageALU|ShiftRight0~13_combout ),
	.datad(\multistageALU|G[2]~40_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~0 .lut_mask = 16'hC0BB;
defparam \multistageALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
fiftyfivenm_lcell_comb \multistageALU|Mux7~1 (
// Equation(s):
// \multistageALU|Mux7~1_combout  = (\multistageALU|G[2]~39_combout  & (((\multistageALU|Mux7~0_combout )))) # (!\multistageALU|G[2]~39_combout  & ((\multistageALU|Mux7~0_combout  & (\multistageALU|ShiftRight0~3_combout )) # (!\multistageALU|Mux7~0_combout  
// & ((\multistageALU|ShiftRight0~1_combout )))))

	.dataa(\multistageALU|ShiftRight0~3_combout ),
	.datab(\multistageALU|G[2]~39_combout ),
	.datac(\multistageALU|ShiftRight0~1_combout ),
	.datad(\multistageALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~1 .lut_mask = 16'hEE30;
defparam \multistageALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
fiftyfivenm_lcell_comb \multistageALU|Mux7~4 (
// Equation(s):
// \multistageALU|Mux7~4_combout  = (\multistageALU|G[2]~42_combout  & ((\multistageALU|Mux7~3_combout  & ((\multistageALU|Mux7~1_combout ))) # (!\multistageALU|Mux7~3_combout  & (\multistageALU|ShiftLeft0~17_combout )))) # (!\multistageALU|G[2]~42_combout  
// & (((\multistageALU|Mux7~3_combout ))))

	.dataa(\multistageALU|ShiftLeft0~17_combout ),
	.datab(\multistageALU|G[2]~42_combout ),
	.datac(\multistageALU|Mux7~3_combout ),
	.datad(\multistageALU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux7~4 .lut_mask = 16'hF838;
defparam \multistageALU|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
fiftyfivenm_lcell_comb \multistageALU|Add0~38 (
// Equation(s):
// \multistageALU|Add0~38_combout  = (\multistageALU|G[1]~22_combout  & ((\multistageALU|Add0~16_combout ) # ((\multistageALU|Add0~32_combout  & \multistageALU|Mux7~4_combout )))) # (!\multistageALU|G[1]~22_combout  & (\multistageALU|Add0~32_combout  & 
// ((\multistageALU|Mux7~4_combout ))))

	.dataa(\multistageALU|G[1]~22_combout ),
	.datab(\multistageALU|Add0~32_combout ),
	.datac(\multistageALU|Add0~16_combout ),
	.datad(\multistageALU|Mux7~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~38 .lut_mask = 16'hECA0;
defparam \multistageALU|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \multistageALU|G[2] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[2] .is_wysiwyg = "true";
defparam \multistageALU|G[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
fiftyfivenm_lcell_comb \inputLogicModule|databus[2]~34 (
// Equation(s):
// \inputLogicModule|databus[2]~34_combout  = (\instructionRegister|Q [2] & (((\multistageALU|G [2]) # (!\controllerModule|Equal4~0_combout )))) # (!\instructionRegister|Q [2] & (!\controllerModule|IMM[9]~10_combout  & ((\multistageALU|G [2]) # 
// (!\controllerModule|Equal4~0_combout ))))

	.dataa(\instructionRegister|Q [2]),
	.datab(\controllerModule|IMM[9]~10_combout ),
	.datac(\multistageALU|G [2]),
	.datad(\controllerModule|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[2]~34 .lut_mask = 16'hB0BB;
defparam \inputLogicModule|databus[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[2]~input (
	.i(Raw_Data_From_Switches[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[2]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[2]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[2]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
fiftyfivenm_lcell_comb \inputLogicModule|databus[2]~33 (
// Equation(s):
// \inputLogicModule|databus[2]~33_combout  = (\Raw_Data_From_Switches[2]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [0]) # (\countermodule|CNT [1]))))

	.dataa(\controllerModule|Ext~0_combout ),
	.datab(\Raw_Data_From_Switches[2]~input_o ),
	.datac(\countermodule|CNT [0]),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[2]~33 .lut_mask = 16'hDDDC;
defparam \inputLogicModule|databus[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N19
dffeas \registerFileModule|registers~22 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~22 .is_wysiwyg = "true";
defparam \registerFileModule|registers~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \registerFileModule|registers~32 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~32 .is_wysiwyg = "true";
defparam \registerFileModule|registers~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N5
dffeas \registerFileModule|registers~12 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~12 .is_wysiwyg = "true";
defparam \registerFileModule|registers~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N15
dffeas \registerFileModule|registers~2 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~2 .is_wysiwyg = "true";
defparam \registerFileModule|registers~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
fiftyfivenm_lcell_comb \registerFileModule|registers~76 (
// Equation(s):
// \registerFileModule|registers~76_combout  = (\controllerModule|Rout[1]~2_combout  & (((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & ((\controllerModule|Rout[0]~4_combout  & (\registerFileModule|registers~12_q )) # 
// (!\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~2_q )))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~12_q ),
	.datac(\registerFileModule|registers~2_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~76_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~76 .lut_mask = 16'hEE50;
defparam \registerFileModule|registers~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
fiftyfivenm_lcell_comb \registerFileModule|registers~77 (
// Equation(s):
// \registerFileModule|registers~77_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~76_combout  & ((\registerFileModule|registers~32_q ))) # (!\registerFileModule|registers~76_combout  & (\registerFileModule|registers~22_q 
// )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~76_combout ))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~22_q ),
	.datac(\registerFileModule|registers~32_q ),
	.datad(\registerFileModule|registers~76_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~77_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~77 .lut_mask = 16'hF588;
defparam \registerFileModule|registers~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
fiftyfivenm_lcell_comb \inputLogicModule|databus[2]~35 (
// Equation(s):
// \inputLogicModule|databus[2]~35_combout  = (\inputLogicModule|databus[2]~34_combout  & (\inputLogicModule|databus[2]~33_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~77_combout ))))

	.dataa(\controllerModule|ENR~1_combout ),
	.datab(\inputLogicModule|databus[2]~34_combout ),
	.datac(\inputLogicModule|databus[2]~33_combout ),
	.datad(\registerFileModule|registers~77_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[2]~35 .lut_mask = 16'hC080;
defparam \inputLogicModule|databus[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
fiftyfivenm_lcell_comb \inputLogicModule|databus[2]~38 (
// Equation(s):
// \inputLogicModule|databus[2]~38_combout  = (\inputLogicModule|databus[2]~35_combout ) # ((!\countermodule|CNT [0] & (\instructionRegister|Q [8] & \countermodule|CNT [1])))

	.dataa(\countermodule|CNT [0]),
	.datab(\instructionRegister|Q [8]),
	.datac(\inputLogicModule|databus[2]~35_combout ),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[2]~38 .lut_mask = 16'hF4F0;
defparam \inputLogicModule|databus[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N7
dffeas \instructionRegister|Q[2] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[2]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[2] .is_wysiwyg = "true";
defparam \instructionRegister|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
fiftyfivenm_lcell_comb \multistageALU|G[1]~19 (
// Equation(s):
// \multistageALU|G[1]~19_combout  = (!\instructionRegister|Q [8] & (!\instructionRegister|Q [9] & \instructionRegister|Q [2]))

	.dataa(gnd),
	.datab(\instructionRegister|Q [8]),
	.datac(\instructionRegister|Q [9]),
	.datad(\instructionRegister|Q [2]),
	.cin(gnd),
	.combout(\multistageALU|G[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~19 .lut_mask = 16'h0300;
defparam \multistageALU|G[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
fiftyfivenm_lcell_comb \multistageALU|G[1]~22 (
// Equation(s):
// \multistageALU|G[1]~22_combout  = (\multistageALU|G[1]~19_combout  & (\controllerModule|ALUcont[3]~1_combout  & \controllerModule|ALUcont[1]~2_combout )) # (!\multistageALU|G[1]~19_combout  & (!\controllerModule|ALUcont[3]~1_combout  & 
// !\controllerModule|ALUcont[1]~2_combout ))

	.dataa(\multistageALU|G[1]~19_combout ),
	.datab(gnd),
	.datac(\controllerModule|ALUcont[3]~1_combout ),
	.datad(\controllerModule|ALUcont[1]~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~22 .lut_mask = 16'hA005;
defparam \multistageALU|G[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
fiftyfivenm_lcell_comb \multistageALU|Mux6~2 (
// Equation(s):
// \multistageALU|Mux6~2_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|A [3] & (!\multistageALU|G[1]~20_combout )) # (!\multistageALU|A [3] & ((\multistageALU|G[1]~20_combout ) # (\inputLogicModule|databus[3]~37_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\inputLogicModule|databus[3]~37_combout  & ((\multistageALU|A [3]) # (\multistageALU|G[1]~20_combout ))))

	.dataa(\multistageALU|A [3]),
	.datab(\multistageALU|G[1]~21_combout ),
	.datac(\multistageALU|G[1]~20_combout ),
	.datad(\inputLogicModule|databus[3]~37_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~2 .lut_mask = 16'h7E48;
defparam \multistageALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
fiftyfivenm_lcell_comb \multistageALU|Mux6~3 (
// Equation(s):
// \multistageALU|Mux6~3_combout  = (\controllerModule|ALUcont[3]~1_combout  & (((!\multistageALU|G[2]~41_combout )))) # (!\controllerModule|ALUcont[3]~1_combout  & ((\multistageALU|G[2]~41_combout  & (\multistageALU|A [3])) # 
// (!\multistageALU|G[2]~41_combout  & ((\multistageALU|Mux6~2_combout )))))

	.dataa(\multistageALU|A [3]),
	.datab(\controllerModule|ALUcont[3]~1_combout ),
	.datac(\multistageALU|G[2]~41_combout ),
	.datad(\multistageALU|Mux6~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~3 .lut_mask = 16'h2F2C;
defparam \multistageALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~7 (
// Equation(s):
// \multistageALU|Result_from_ALU~7_combout  = \multistageALU|A [3] $ (((\inputLogicModule|databus[3]~32_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\multistageALU|A [3]),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(gnd),
	.datad(\inputLogicModule|databus[3]~32_combout ),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~7 .lut_mask = 16'h5599;
defparam \multistageALU|Result_from_ALU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
fiftyfivenm_lcell_comb \multistageALU|Mux6~0 (
// Equation(s):
// \multistageALU|Mux6~0_combout  = (\multistageALU|G[2]~46_combout  & ((\multistageALU|G[2]~40_combout  & ((\multistageALU|ShiftRight0~12_combout ))) # (!\multistageALU|G[2]~40_combout  & (\multistageALU|Result_from_ALU~7_combout )))) # 
// (!\multistageALU|G[2]~46_combout  & (((!\multistageALU|G[2]~40_combout ))))

	.dataa(\multistageALU|Result_from_ALU~7_combout ),
	.datab(\multistageALU|G[2]~46_combout ),
	.datac(\multistageALU|ShiftRight0~12_combout ),
	.datad(\multistageALU|G[2]~40_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~0 .lut_mask = 16'hC0BB;
defparam \multistageALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
fiftyfivenm_lcell_comb \multistageALU|Mux6~1 (
// Equation(s):
// \multistageALU|Mux6~1_combout  = (\multistageALU|G[2]~39_combout  & (((\multistageALU|Mux6~0_combout )))) # (!\multistageALU|G[2]~39_combout  & ((\multistageALU|Mux6~0_combout  & (\multistageALU|ShiftRight0~6_combout )) # (!\multistageALU|Mux6~0_combout  
// & ((\multistageALU|ShiftRight0~8_combout )))))

	.dataa(\multistageALU|ShiftRight0~6_combout ),
	.datab(\multistageALU|G[2]~39_combout ),
	.datac(\multistageALU|ShiftRight0~8_combout ),
	.datad(\multistageALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~1 .lut_mask = 16'hEE30;
defparam \multistageALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
fiftyfivenm_lcell_comb \multistageALU|Mux6~4 (
// Equation(s):
// \multistageALU|Mux6~4_combout  = (\multistageALU|Mux6~3_combout  & (((\multistageALU|Mux6~1_combout )) # (!\multistageALU|G[2]~42_combout ))) # (!\multistageALU|Mux6~3_combout  & (\multistageALU|G[2]~42_combout  & ((\multistageALU|ShiftLeft0~15_combout 
// ))))

	.dataa(\multistageALU|Mux6~3_combout ),
	.datab(\multistageALU|G[2]~42_combout ),
	.datac(\multistageALU|Mux6~1_combout ),
	.datad(\multistageALU|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux6~4 .lut_mask = 16'hE6A2;
defparam \multistageALU|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
fiftyfivenm_lcell_comb \multistageALU|Add0~37 (
// Equation(s):
// \multistageALU|Add0~37_combout  = (\multistageALU|G[1]~22_combout  & ((\multistageALU|Add0~18_combout ) # ((\multistageALU|Add0~32_combout  & \multistageALU|Mux6~4_combout )))) # (!\multistageALU|G[1]~22_combout  & (\multistageALU|Add0~32_combout  & 
// ((\multistageALU|Mux6~4_combout ))))

	.dataa(\multistageALU|G[1]~22_combout ),
	.datab(\multistageALU|Add0~32_combout ),
	.datac(\multistageALU|Add0~18_combout ),
	.datad(\multistageALU|Mux6~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~37 .lut_mask = 16'hECA0;
defparam \multistageALU|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N1
dffeas \multistageALU|G[3] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Add0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[3] .is_wysiwyg = "true";
defparam \multistageALU|G[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
fiftyfivenm_lcell_comb \inputLogicModule|databus[3]~31 (
// Equation(s):
// \inputLogicModule|databus[3]~31_combout  = (\multistageALU|G [3] & (((\instructionRegister|Q [3])) # (!\controllerModule|IMM[9]~10_combout ))) # (!\multistageALU|G [3] & (!\controllerModule|Equal4~0_combout  & ((\instructionRegister|Q [3]) # 
// (!\controllerModule|IMM[9]~10_combout ))))

	.dataa(\multistageALU|G [3]),
	.datab(\controllerModule|IMM[9]~10_combout ),
	.datac(\instructionRegister|Q [3]),
	.datad(\controllerModule|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[3]~31 .lut_mask = 16'hA2F3;
defparam \inputLogicModule|databus[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N23
dffeas \registerFileModule|registers~13 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~13 .is_wysiwyg = "true";
defparam \registerFileModule|registers~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
fiftyfivenm_lcell_comb \registerFileModule|registers~33feeder (
// Equation(s):
// \registerFileModule|registers~33feeder_combout  = \inputLogicModule|databus[3]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inputLogicModule|databus[3]~37_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~33feeder .lut_mask = 16'hFF00;
defparam \registerFileModule|registers~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N29
dffeas \registerFileModule|registers~33 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\registerFileModule|registers~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~33 .is_wysiwyg = "true";
defparam \registerFileModule|registers~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N7
dffeas \registerFileModule|registers~23 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~23 .is_wysiwyg = "true";
defparam \registerFileModule|registers~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \registerFileModule|registers~3 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~3 .is_wysiwyg = "true";
defparam \registerFileModule|registers~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
fiftyfivenm_lcell_comb \registerFileModule|registers~72 (
// Equation(s):
// \registerFileModule|registers~72_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~23_q ) # ((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~3_q  & 
// !\controllerModule|Rout[0]~4_combout ))))

	.dataa(\registerFileModule|registers~23_q ),
	.datab(\controllerModule|Rout[1]~2_combout ),
	.datac(\registerFileModule|registers~3_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~72_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~72 .lut_mask = 16'hCCB8;
defparam \registerFileModule|registers~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~73 (
// Equation(s):
// \registerFileModule|registers~73_combout  = (\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~72_combout  & ((\registerFileModule|registers~33_q ))) # (!\registerFileModule|registers~72_combout  & (\registerFileModule|registers~13_q 
// )))) # (!\controllerModule|Rout[0]~4_combout  & (((\registerFileModule|registers~72_combout ))))

	.dataa(\registerFileModule|registers~13_q ),
	.datab(\registerFileModule|registers~33_q ),
	.datac(\controllerModule|Rout[0]~4_combout ),
	.datad(\registerFileModule|registers~72_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~73_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~73 .lut_mask = 16'hCFA0;
defparam \registerFileModule|registers~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
fiftyfivenm_lcell_comb \inputLogicModule|databus[3]~32 (
// Equation(s):
// \inputLogicModule|databus[3]~32_combout  = (\inputLogicModule|databus[3]~30_combout  & (\inputLogicModule|databus[3]~31_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~73_combout ))))

	.dataa(\inputLogicModule|databus[3]~30_combout ),
	.datab(\controllerModule|ENR~1_combout ),
	.datac(\inputLogicModule|databus[3]~31_combout ),
	.datad(\registerFileModule|registers~73_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[3]~32 .lut_mask = 16'hA080;
defparam \inputLogicModule|databus[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
fiftyfivenm_lcell_comb \inputLogicModule|databus[3]~37 (
// Equation(s):
// \inputLogicModule|databus[3]~37_combout  = (\inputLogicModule|databus[3]~32_combout ) # ((\countermodule|CNT [1] & (!\countermodule|CNT [0] & \instructionRegister|Q [8])))

	.dataa(\countermodule|CNT [1]),
	.datab(\countermodule|CNT [0]),
	.datac(\instructionRegister|Q [8]),
	.datad(\inputLogicModule|databus[3]~32_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[3]~37 .lut_mask = 16'hFF20;
defparam \inputLogicModule|databus[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N11
dffeas \instructionRegister|Q[3] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[3]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[3] .is_wysiwyg = "true";
defparam \instructionRegister|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
fiftyfivenm_lcell_comb \controllerModule|Ext~0 (
// Equation(s):
// \controllerModule|Ext~0_combout  = (!\instructionRegister|Q [0] & (\outputLogicModule|Decoder0~0_combout  & (!\instructionRegister|Q [3] & \multistageALU|G[1]~12_combout )))

	.dataa(\instructionRegister|Q [0]),
	.datab(\outputLogicModule|Decoder0~0_combout ),
	.datac(\instructionRegister|Q [3]),
	.datad(\multistageALU|G[1]~12_combout ),
	.cin(gnd),
	.combout(\controllerModule|Ext~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|Ext~0 .lut_mask = 16'h0400;
defparam \controllerModule|Ext~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
fiftyfivenm_lcell_comb \controllerModule|IMM[8]~14 (
// Equation(s):
// \controllerModule|IMM[8]~14_combout  = (\Raw_Data_From_Switches[8]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [0]) # (\countermodule|CNT [1]))))

	.dataa(\Raw_Data_From_Switches[8]~input_o ),
	.datab(\countermodule|CNT [0]),
	.datac(\countermodule|CNT [1]),
	.datad(\controllerModule|Ext~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[8]~14 .lut_mask = 16'hAAFE;
defparam \controllerModule|IMM[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
fiftyfivenm_lcell_comb \multistageALU|Mux1~4 (
// Equation(s):
// \multistageALU|Mux1~4_combout  = \multistageALU|A [8] $ (((\inputLogicModule|databus[0]~19_combout  & !\controllerModule|IMM[8]~16_combout )))

	.dataa(\multistageALU|A [8]),
	.datab(gnd),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\controllerModule|IMM[8]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~4 .lut_mask = 16'hAA5A;
defparam \multistageALU|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
fiftyfivenm_lcell_comb \multistageALU|G[8]~43 (
// Equation(s):
// \multistageALU|G[8]~43_combout  = (\multistageALU|G[1]~12_combout  & (\instructionRegister|Q [3] & ((\multistageALU|ShiftLeft0~5_combout ) # (!\multistageALU|G[1]~15_combout ))))

	.dataa(\multistageALU|G[1]~12_combout ),
	.datab(\instructionRegister|Q [3]),
	.datac(\multistageALU|G[1]~15_combout ),
	.datad(\multistageALU|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[8]~43 .lut_mask = 16'h8808;
defparam \multistageALU|G[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
fiftyfivenm_lcell_comb \multistageALU|ShiftLeft0~2 (
// Equation(s):
// \multistageALU|ShiftLeft0~2_combout  = (!\inputLogicModule|databus[0]~40_combout  & (\multistageALU|A [0] & (!\inputLogicModule|databus[1]~39_combout  & !\inputLogicModule|databus[2]~38_combout )))

	.dataa(\inputLogicModule|databus[0]~40_combout ),
	.datab(\multistageALU|A [0]),
	.datac(\inputLogicModule|databus[1]~39_combout ),
	.datad(\inputLogicModule|databus[2]~38_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftLeft0~2 .lut_mask = 16'h0004;
defparam \multistageALU|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
fiftyfivenm_lcell_comb \multistageALU|Mux1~2 (
// Equation(s):
// \multistageALU|Mux1~2_combout  = (\multistageALU|G[1]~17_combout  & (((\multistageALU|G[1]~18_combout )))) # (!\multistageALU|G[1]~17_combout  & ((\multistageALU|G[1]~18_combout  & ((\multistageALU|ShiftLeft0~14_combout ))) # 
// (!\multistageALU|G[1]~18_combout  & (\multistageALU|A [7]))))

	.dataa(\multistageALU|G[1]~17_combout ),
	.datab(\multistageALU|A [7]),
	.datac(\multistageALU|ShiftLeft0~14_combout ),
	.datad(\multistageALU|G[1]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~2 .lut_mask = 16'hFA44;
defparam \multistageALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
fiftyfivenm_lcell_comb \multistageALU|Mux1~3 (
// Equation(s):
// \multistageALU|Mux1~3_combout  = (\multistageALU|G[1]~17_combout  & ((\multistageALU|Mux1~2_combout  & (\multistageALU|ShiftLeft0~2_combout )) # (!\multistageALU|Mux1~2_combout  & ((\multistageALU|ShiftLeft0~13_combout ))))) # 
// (!\multistageALU|G[1]~17_combout  & (((\multistageALU|Mux1~2_combout ))))

	.dataa(\multistageALU|G[1]~17_combout ),
	.datab(\multistageALU|ShiftLeft0~2_combout ),
	.datac(\multistageALU|Mux1~2_combout ),
	.datad(\multistageALU|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~3 .lut_mask = 16'hDAD0;
defparam \multistageALU|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
fiftyfivenm_lcell_comb \multistageALU|Mux1~5 (
// Equation(s):
// \multistageALU|Mux1~5_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|A [8] & (!\multistageALU|G[1]~20_combout )) # (!\multistageALU|A [8] & ((\multistageALU|G[1]~20_combout ) # (\controllerModule|IMM[8]~24_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\controllerModule|IMM[8]~24_combout  & ((\multistageALU|A [8]) # (\multistageALU|G[1]~20_combout ))))

	.dataa(\multistageALU|A [8]),
	.datab(\multistageALU|G[1]~20_combout ),
	.datac(\controllerModule|IMM[8]~24_combout ),
	.datad(\multistageALU|G[1]~21_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~5 .lut_mask = 16'h76E0;
defparam \multistageALU|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
fiftyfivenm_lcell_comb \multistageALU|Mux1~10 (
// Equation(s):
// \multistageALU|Mux1~10_combout  = (\multistageALU|G[1]~15_combout  & (\multistageALU|ShiftRight0~10_combout  & ((!\instructionRegister|Q [3]) # (!\multistageALU|G[1]~12_combout )))) # (!\multistageALU|G[1]~15_combout  & (\multistageALU|G[1]~12_combout  & 
// (\instructionRegister|Q [3])))

	.dataa(\multistageALU|G[1]~12_combout ),
	.datab(\instructionRegister|Q [3]),
	.datac(\multistageALU|G[1]~15_combout ),
	.datad(\multistageALU|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~10 .lut_mask = 16'h7808;
defparam \multistageALU|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
fiftyfivenm_lcell_comb \multistageALU|Mux0~3 (
// Equation(s):
// \multistageALU|Mux0~3_combout  = (\multistageALU|ShiftLeft0~5_combout  & (!\inputLogicModule|databus[3]~37_combout  & (\multistageALU|ShiftRight0~4_combout  & !\multistageALU|G[1]~19_combout )))

	.dataa(\multistageALU|ShiftLeft0~5_combout ),
	.datab(\inputLogicModule|databus[3]~37_combout ),
	.datac(\multistageALU|ShiftRight0~4_combout ),
	.datad(\multistageALU|G[1]~19_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~3 .lut_mask = 16'h0020;
defparam \multistageALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
fiftyfivenm_lcell_comb \multistageALU|Mux1~6 (
// Equation(s):
// \multistageALU|Mux1~6_combout  = (\multistageALU|G[1]~15_combout  & (((\multistageALU|Mux1~10_combout  & \multistageALU|Mux0~3_combout )))) # (!\multistageALU|G[1]~15_combout  & ((\multistageALU|Mux1~5_combout ) # ((\multistageALU|Mux1~10_combout ))))

	.dataa(\multistageALU|G[1]~15_combout ),
	.datab(\multistageALU|Mux1~5_combout ),
	.datac(\multistageALU|Mux1~10_combout ),
	.datad(\multistageALU|Mux0~3_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~6 .lut_mask = 16'hF454;
defparam \multistageALU|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
fiftyfivenm_lcell_comb \multistageALU|Mux1~7 (
// Equation(s):
// \multistageALU|Mux1~7_combout  = (\multistageALU|G[8]~43_combout  & ((\multistageALU|Mux1~6_combout  & (!\multistageALU|Mux1~4_combout )) # (!\multistageALU|Mux1~6_combout  & ((\multistageALU|Mux1~3_combout ))))) # (!\multistageALU|G[8]~43_combout  & 
// (((\multistageALU|Mux1~6_combout ))))

	.dataa(\multistageALU|Mux1~4_combout ),
	.datab(\multistageALU|G[8]~43_combout ),
	.datac(\multistageALU|Mux1~3_combout ),
	.datad(\multistageALU|Mux1~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~7 .lut_mask = 16'h77C0;
defparam \multistageALU|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
fiftyfivenm_lcell_comb \multistageALU|G[8]~28 (
// Equation(s):
// \multistageALU|G[8]~28_combout  = (\multistageALU|G[1]~23_combout  & (!\multistageALU|G[1]~19_combout  & ((\multistageALU|G[1]~26_combout ) # (!\controllerModule|ALUcont[3]~1_combout ))))

	.dataa(\multistageALU|G[1]~23_combout ),
	.datab(\multistageALU|G[1]~19_combout ),
	.datac(\controllerModule|ALUcont[3]~1_combout ),
	.datad(\multistageALU|G[1]~26_combout ),
	.cin(gnd),
	.combout(\multistageALU|G[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[8]~28 .lut_mask = 16'h2202;
defparam \multistageALU|G[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
fiftyfivenm_lcell_comb \multistageALU|Mux1~8 (
// Equation(s):
// \multistageALU|Mux1~8_combout  = (\multistageALU|G[8]~28_combout  & ((\multistageALU|A [8]))) # (!\multistageALU|G[8]~28_combout  & (\multistageALU|G[1]~22_combout ))

	.dataa(gnd),
	.datab(\multistageALU|G[1]~22_combout ),
	.datac(\multistageALU|A [8]),
	.datad(\multistageALU|G[8]~28_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~8 .lut_mask = 16'hF0CC;
defparam \multistageALU|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
fiftyfivenm_lcell_comb \multistageALU|Add0~9 (
// Equation(s):
// \multistageALU|Add0~9_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\controllerModule|IMM[8]~16_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\controllerModule|ALUcont[0]~0_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\controllerModule|IMM[8]~16_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~9 .lut_mask = 16'h33C3;
defparam \multistageALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
fiftyfivenm_lcell_comb \multistageALU|Add0~28 (
// Equation(s):
// \multistageALU|Add0~28_combout  = (\multistageALU|A [8] & ((\multistageALU|Add0~9_combout  & (\multistageALU|Add0~27  & VCC)) # (!\multistageALU|Add0~9_combout  & (!\multistageALU|Add0~27 )))) # (!\multistageALU|A [8] & ((\multistageALU|Add0~9_combout  & 
// (!\multistageALU|Add0~27 )) # (!\multistageALU|Add0~9_combout  & ((\multistageALU|Add0~27 ) # (GND)))))
// \multistageALU|Add0~29  = CARRY((\multistageALU|A [8] & (!\multistageALU|Add0~9_combout  & !\multistageALU|Add0~27 )) # (!\multistageALU|A [8] & ((!\multistageALU|Add0~27 ) # (!\multistageALU|Add0~9_combout ))))

	.dataa(\multistageALU|A [8]),
	.datab(\multistageALU|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\multistageALU|Add0~27 ),
	.combout(\multistageALU|Add0~28_combout ),
	.cout(\multistageALU|Add0~29 ));
// synopsys translate_off
defparam \multistageALU|Add0~28 .lut_mask = 16'h9617;
defparam \multistageALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
fiftyfivenm_lcell_comb \multistageALU|Mux1~9 (
// Equation(s):
// \multistageALU|Mux1~9_combout  = (\multistageALU|G[8]~28_combout  & (((\multistageALU|Mux1~8_combout )))) # (!\multistageALU|G[8]~28_combout  & ((\multistageALU|Mux1~8_combout  & ((\multistageALU|Add0~28_combout ))) # (!\multistageALU|Mux1~8_combout  & 
// (\multistageALU|Mux1~7_combout ))))

	.dataa(\multistageALU|Mux1~7_combout ),
	.datab(\multistageALU|G[8]~28_combout ),
	.datac(\multistageALU|Mux1~8_combout ),
	.datad(\multistageALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux1~9 .lut_mask = 16'hF2C2;
defparam \multistageALU|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N27
dffeas \multistageALU|G[8] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[8] .is_wysiwyg = "true";
defparam \multistageALU|G[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
fiftyfivenm_lcell_comb \controllerModule|IMM[8]~15 (
// Equation(s):
// \controllerModule|IMM[8]~15_combout  = (!\controllerModule|IMM[9]~10_combout  & ((\multistageALU|G [8]) # ((!\countermodule|CNT [1]) # (!\countermodule|CNT [0]))))

	.dataa(\multistageALU|G [8]),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|IMM[9]~10_combout ),
	.datad(\countermodule|CNT [1]),
	.cin(gnd),
	.combout(\controllerModule|IMM[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[8]~15 .lut_mask = 16'h0B0F;
defparam \controllerModule|IMM[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N31
dffeas \registerFileModule|registers~28 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~28 .is_wysiwyg = "true";
defparam \registerFileModule|registers~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N9
dffeas \registerFileModule|registers~38 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~38 .is_wysiwyg = "true";
defparam \registerFileModule|registers~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N21
dffeas \registerFileModule|registers~18 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~18 .is_wysiwyg = "true";
defparam \registerFileModule|registers~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N7
dffeas \registerFileModule|registers~8 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~8 .is_wysiwyg = "true";
defparam \registerFileModule|registers~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
fiftyfivenm_lcell_comb \registerFileModule|registers~52 (
// Equation(s):
// \registerFileModule|registers~52_combout  = (\controllerModule|Rout[1]~2_combout  & (((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & ((\controllerModule|Rout[0]~4_combout  & (\registerFileModule|registers~18_q )) # 
// (!\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~8_q )))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~18_q ),
	.datac(\registerFileModule|registers~8_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~52 .lut_mask = 16'hEE50;
defparam \registerFileModule|registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
fiftyfivenm_lcell_comb \registerFileModule|registers~53 (
// Equation(s):
// \registerFileModule|registers~53_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~52_combout  & ((\registerFileModule|registers~38_q ))) # (!\registerFileModule|registers~52_combout  & (\registerFileModule|registers~28_q 
// )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~52_combout ))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~28_q ),
	.datac(\registerFileModule|registers~38_q ),
	.datad(\registerFileModule|registers~52_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~53 .lut_mask = 16'hF588;
defparam \registerFileModule|registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
fiftyfivenm_lcell_comb \controllerModule|IMM[8]~16 (
// Equation(s):
// \controllerModule|IMM[8]~16_combout  = (\controllerModule|IMM[8]~14_combout  & (\controllerModule|IMM[8]~15_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~53_combout ))))

	.dataa(\controllerModule|IMM[8]~14_combout ),
	.datab(\controllerModule|ENR~1_combout ),
	.datac(\controllerModule|IMM[8]~15_combout ),
	.datad(\registerFileModule|registers~53_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[8]~16 .lut_mask = 16'hA080;
defparam \controllerModule|IMM[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
fiftyfivenm_lcell_comb \controllerModule|IMM[8]~24 (
// Equation(s):
// \controllerModule|IMM[8]~24_combout  = (\controllerModule|IMM[8]~16_combout ) # ((\instructionRegister|Q [8] & (\countermodule|CNT [1] & !\countermodule|CNT [0])))

	.dataa(\instructionRegister|Q [8]),
	.datab(\countermodule|CNT [1]),
	.datac(\countermodule|CNT [0]),
	.datad(\controllerModule|IMM[8]~16_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[8]~24 .lut_mask = 16'hFF08;
defparam \controllerModule|IMM[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N17
dffeas \instructionRegister|Q[8] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[8]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[8] .is_wysiwyg = "true";
defparam \instructionRegister|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~10 (
// Equation(s):
// \controllerModule|IMM[9]~10_combout  = (!\instructionRegister|Q [8] & (!\countermodule|CNT [0] & (\countermodule|CNT [1] & \instructionRegister|Q [9])))

	.dataa(\instructionRegister|Q [8]),
	.datab(\countermodule|CNT [0]),
	.datac(\countermodule|CNT [1]),
	.datad(\instructionRegister|Q [9]),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~10 .lut_mask = 16'h1000;
defparam \controllerModule|IMM[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
fiftyfivenm_lcell_comb \multistageALU|Add0~8 (
// Equation(s):
// \multistageALU|Add0~8_combout  = \controllerModule|ALUcont[0]~0_combout  $ (((\controllerModule|IMM[9]~13_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(\controllerModule|ALUcont[0]~0_combout ),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(gnd),
	.datad(\controllerModule|IMM[9]~13_combout ),
	.cin(gnd),
	.combout(\multistageALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~8 .lut_mask = 16'h5599;
defparam \multistageALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
fiftyfivenm_lcell_comb \multistageALU|Add0~30 (
// Equation(s):
// \multistageALU|Add0~30_combout  = \multistageALU|A [9] $ (\multistageALU|Add0~29  $ (!\multistageALU|Add0~8_combout ))

	.dataa(\multistageALU|A [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\multistageALU|Add0~8_combout ),
	.cin(\multistageALU|Add0~29 ),
	.combout(\multistageALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Add0~30 .lut_mask = 16'h5AA5;
defparam \multistageALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
fiftyfivenm_lcell_comb \multistageALU|Mux0~0 (
// Equation(s):
// \multistageALU|Mux0~0_combout  = (\multistageALU|G[1]~17_combout  & (((\multistageALU|ShiftLeft0~10_combout ) # (\multistageALU|G[1]~18_combout )))) # (!\multistageALU|G[1]~17_combout  & (\multistageALU|A [8] & ((!\multistageALU|G[1]~18_combout ))))

	.dataa(\multistageALU|G[1]~17_combout ),
	.datab(\multistageALU|A [8]),
	.datac(\multistageALU|ShiftLeft0~10_combout ),
	.datad(\multistageALU|G[1]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~0 .lut_mask = 16'hAAE4;
defparam \multistageALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
fiftyfivenm_lcell_comb \multistageALU|Mux0~1 (
// Equation(s):
// \multistageALU|Mux0~1_combout  = (\multistageALU|G[1]~18_combout  & ((\multistageALU|Mux0~0_combout  & ((\multistageALU|ShiftLeft0~20_combout ))) # (!\multistageALU|Mux0~0_combout  & (\multistageALU|ShiftLeft0~7_combout )))) # 
// (!\multistageALU|G[1]~18_combout  & (((\multistageALU|Mux0~0_combout ))))

	.dataa(\multistageALU|ShiftLeft0~7_combout ),
	.datab(\multistageALU|G[1]~18_combout ),
	.datac(\multistageALU|ShiftLeft0~20_combout ),
	.datad(\multistageALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~1 .lut_mask = 16'hF388;
defparam \multistageALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~2 (
// Equation(s):
// \multistageALU|Result_from_ALU~2_combout  = \multistageALU|A [9] $ (((\controllerModule|IMM[9]~13_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\controllerModule|IMM[9]~13_combout ),
	.datad(\multistageALU|A [9]),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~2 .lut_mask = 16'h0CF3;
defparam \multistageALU|Result_from_ALU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
fiftyfivenm_lcell_comb \multistageALU|Mux0~2 (
// Equation(s):
// \multistageALU|Mux0~2_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|G[1]~20_combout  & (!\multistageALU|A [9])) # (!\multistageALU|G[1]~20_combout  & ((\multistageALU|A [9]) # (\controllerModule|IMM[9]~25_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\controllerModule|IMM[9]~25_combout  & ((\multistageALU|G[1]~20_combout ) # (\multistageALU|A [9]))))

	.dataa(\multistageALU|G[1]~20_combout ),
	.datab(\multistageALU|A [9]),
	.datac(\controllerModule|IMM[9]~25_combout ),
	.datad(\multistageALU|G[1]~21_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~2 .lut_mask = 16'h76E0;
defparam \multistageALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
fiftyfivenm_lcell_comb \multistageALU|Mux0~4 (
// Equation(s):
// \multistageALU|Mux0~4_combout  = (\multistageALU|A [9] & ((\multistageALU|G[8]~28_combout ) # ((!\inputLogicModule|databus[0]~40_combout  & \multistageALU|Mux0~3_combout ))))

	.dataa(\multistageALU|A [9]),
	.datab(\inputLogicModule|databus[0]~40_combout ),
	.datac(\multistageALU|Mux0~3_combout ),
	.datad(\multistageALU|G[8]~28_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~4 .lut_mask = 16'hAA20;
defparam \multistageALU|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
fiftyfivenm_lcell_comb \multistageALU|Mux0~5 (
// Equation(s):
// \multistageALU|Mux0~5_combout  = (\multistageALU|G[1]~14_combout  & (!\multistageALU|G[1]~15_combout )) # (!\multistageALU|G[1]~14_combout  & ((\multistageALU|G[1]~15_combout  & ((\multistageALU|Mux0~4_combout ))) # (!\multistageALU|G[1]~15_combout  & 
// (\multistageALU|Mux0~2_combout ))))

	.dataa(\multistageALU|G[1]~14_combout ),
	.datab(\multistageALU|G[1]~15_combout ),
	.datac(\multistageALU|Mux0~2_combout ),
	.datad(\multistageALU|Mux0~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~5 .lut_mask = 16'h7632;
defparam \multistageALU|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
fiftyfivenm_lcell_comb \multistageALU|Mux0~6 (
// Equation(s):
// \multistageALU|Mux0~6_combout  = (\multistageALU|G[8]~43_combout  & ((\multistageALU|Mux0~5_combout  & ((\multistageALU|Result_from_ALU~2_combout ))) # (!\multistageALU|Mux0~5_combout  & (\multistageALU|Mux0~1_combout )))) # 
// (!\multistageALU|G[8]~43_combout  & (((\multistageALU|Mux0~5_combout ))))

	.dataa(\multistageALU|Mux0~1_combout ),
	.datab(\multistageALU|Result_from_ALU~2_combout ),
	.datac(\multistageALU|G[8]~43_combout ),
	.datad(\multistageALU|Mux0~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~6 .lut_mask = 16'hCFA0;
defparam \multistageALU|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
fiftyfivenm_lcell_comb \multistageALU|Mux0~7 (
// Equation(s):
// \multistageALU|Mux0~7_combout  = (\multistageALU|G[1]~22_combout  & (\multistageALU|Add0~30_combout )) # (!\multistageALU|G[1]~22_combout  & ((\multistageALU|Mux0~6_combout )))

	.dataa(gnd),
	.datab(\multistageALU|Add0~30_combout ),
	.datac(\multistageALU|G[1]~22_combout ),
	.datad(\multistageALU|Mux0~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~7 .lut_mask = 16'hCFC0;
defparam \multistageALU|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
fiftyfivenm_lcell_comb \multistageALU|Mux0~8 (
// Equation(s):
// \multistageALU|Mux0~8_combout  = (\multistageALU|G[8]~28_combout  & (\multistageALU|A [9])) # (!\multistageALU|G[8]~28_combout  & ((\multistageALU|Mux0~7_combout )))

	.dataa(\multistageALU|A [9]),
	.datab(\multistageALU|G[8]~28_combout ),
	.datac(gnd),
	.datad(\multistageALU|Mux0~7_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux0~8 .lut_mask = 16'hBB88;
defparam \multistageALU|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N5
dffeas \multistageALU|G[9] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[9] .is_wysiwyg = "true";
defparam \multistageALU|G[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~12 (
// Equation(s):
// \controllerModule|IMM[9]~12_combout  = (!\controllerModule|IMM[9]~10_combout  & (((\multistageALU|G [9]) # (!\countermodule|CNT [0])) # (!\countermodule|CNT [1])))

	.dataa(\countermodule|CNT [1]),
	.datab(\countermodule|CNT [0]),
	.datac(\controllerModule|IMM[9]~10_combout ),
	.datad(\multistageALU|G [9]),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~12 .lut_mask = 16'h0F07;
defparam \controllerModule|IMM[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[9]~input (
	.i(Raw_Data_From_Switches[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[9]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[9]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[9]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~11 (
// Equation(s):
// \controllerModule|IMM[9]~11_combout  = (\Raw_Data_From_Switches[9]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [0]) # (\countermodule|CNT [1]))))

	.dataa(\Raw_Data_From_Switches[9]~input_o ),
	.datab(\countermodule|CNT [0]),
	.datac(\countermodule|CNT [1]),
	.datad(\controllerModule|Ext~0_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~11 .lut_mask = 16'hAAFE;
defparam \controllerModule|IMM[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N25
dffeas \registerFileModule|registers~19 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~19 .is_wysiwyg = "true";
defparam \registerFileModule|registers~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N13
dffeas \registerFileModule|registers~39 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~39 .is_wysiwyg = "true";
defparam \registerFileModule|registers~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N21
dffeas \registerFileModule|registers~29 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~29 .is_wysiwyg = "true";
defparam \registerFileModule|registers~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N19
dffeas \registerFileModule|registers~9 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~9 .is_wysiwyg = "true";
defparam \registerFileModule|registers~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
fiftyfivenm_lcell_comb \registerFileModule|registers~48 (
// Equation(s):
// \registerFileModule|registers~48_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~29_q ) # ((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~9_q  & 
// !\controllerModule|Rout[0]~4_combout ))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~29_q ),
	.datac(\registerFileModule|registers~9_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~48 .lut_mask = 16'hAAD8;
defparam \registerFileModule|registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
fiftyfivenm_lcell_comb \registerFileModule|registers~49 (
// Equation(s):
// \registerFileModule|registers~49_combout  = (\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~48_combout  & ((\registerFileModule|registers~39_q ))) # (!\registerFileModule|registers~48_combout  & (\registerFileModule|registers~19_q 
// )))) # (!\controllerModule|Rout[0]~4_combout  & (((\registerFileModule|registers~48_combout ))))

	.dataa(\registerFileModule|registers~19_q ),
	.datab(\controllerModule|Rout[0]~4_combout ),
	.datac(\registerFileModule|registers~39_q ),
	.datad(\registerFileModule|registers~48_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~49 .lut_mask = 16'hF388;
defparam \registerFileModule|registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~13 (
// Equation(s):
// \controllerModule|IMM[9]~13_combout  = (\controllerModule|IMM[9]~12_combout  & (\controllerModule|IMM[9]~11_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~49_combout ))))

	.dataa(\controllerModule|IMM[9]~12_combout ),
	.datab(\controllerModule|ENR~1_combout ),
	.datac(\controllerModule|IMM[9]~11_combout ),
	.datad(\registerFileModule|registers~49_combout ),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~13 .lut_mask = 16'hA080;
defparam \controllerModule|IMM[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
fiftyfivenm_lcell_comb \controllerModule|IMM[9]~25 (
// Equation(s):
// \controllerModule|IMM[9]~25_combout  = (\controllerModule|IMM[9]~13_combout ) # ((!\countermodule|CNT [0] & (\countermodule|CNT [1] & \instructionRegister|Q [8])))

	.dataa(\countermodule|CNT [0]),
	.datab(\countermodule|CNT [1]),
	.datac(\controllerModule|IMM[9]~13_combout ),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\controllerModule|IMM[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|IMM[9]~25 .lut_mask = 16'hF4F0;
defparam \controllerModule|IMM[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N27
dffeas \instructionRegister|Q[9] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controllerModule|IMM[9]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\outputLogicModule|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instructionRegister|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instructionRegister|Q[9] .is_wysiwyg = "true";
defparam \instructionRegister|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
fiftyfivenm_lcell_comb \multistageALU|G[1]~12 (
// Equation(s):
// \multistageALU|G[1]~12_combout  = (!\instructionRegister|Q [9] & (!\instructionRegister|Q [1] & (!\instructionRegister|Q [2] & !\instructionRegister|Q [8])))

	.dataa(\instructionRegister|Q [9]),
	.datab(\instructionRegister|Q [1]),
	.datac(\instructionRegister|Q [2]),
	.datad(\instructionRegister|Q [8]),
	.cin(gnd),
	.combout(\multistageALU|G[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|G[1]~12 .lut_mask = 16'h0001;
defparam \multistageALU|G[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
fiftyfivenm_lcell_comb \countermodule|CNT~0 (
// Equation(s):
// \countermodule|CNT~0_combout  = (\countermodule|CNT [1] & (((!\countermodule|CNT [0])))) # (!\countermodule|CNT [1] & (\countermodule|CNT [0] & ((\instructionRegister|Q [3]) # (!\multistageALU|G[1]~12_combout ))))

	.dataa(\multistageALU|G[1]~12_combout ),
	.datab(\instructionRegister|Q [3]),
	.datac(\countermodule|CNT [1]),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\countermodule|CNT~0_combout ),
	.cout());
// synopsys translate_off
defparam \countermodule|CNT~0 .lut_mask = 16'h0DF0;
defparam \countermodule|CNT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N15
dffeas \countermodule|CNT[1] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\countermodule|CNT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\countermodule|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \countermodule|CNT[1] .is_wysiwyg = "true";
defparam \countermodule|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
fiftyfivenm_lcell_comb \controllerModule|ENR~0 (
// Equation(s):
// \controllerModule|ENR~0_combout  = (!\countermodule|CNT [1] & (!\instructionRegister|Q [3] & (!\instructionRegister|Q [0] & \multistageALU|G[1]~12_combout )))

	.dataa(\countermodule|CNT [1]),
	.datab(\instructionRegister|Q [3]),
	.datac(\instructionRegister|Q [0]),
	.datad(\multistageALU|G[1]~12_combout ),
	.cin(gnd),
	.combout(\controllerModule|ENR~0_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENR~0 .lut_mask = 16'h0100;
defparam \controllerModule|ENR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
fiftyfivenm_lcell_comb \controllerModule|ENR~1 (
// Equation(s):
// \controllerModule|ENR~1_combout  = (\controllerModule|ENR~0_combout ) # ((\countermodule|CNT [0] & (\countermodule|CNT [1])) # (!\countermodule|CNT [0] & ((!\multistageALU|G[2]~13_combout ) # (!\countermodule|CNT [1]))))

	.dataa(\countermodule|CNT [0]),
	.datab(\countermodule|CNT [1]),
	.datac(\controllerModule|ENR~0_combout ),
	.datad(\multistageALU|G[2]~13_combout ),
	.cin(gnd),
	.combout(\controllerModule|ENR~1_combout ),
	.cout());
// synopsys translate_off
defparam \controllerModule|ENR~1 .lut_mask = 16'hF9FD;
defparam \controllerModule|ENR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
fiftyfivenm_lcell_comb \multistageALU|Result_from_ALU~0 (
// Equation(s):
// \multistageALU|Result_from_ALU~0_combout  = \multistageALU|A [0] $ (((\inputLogicModule|databus[0]~18_combout ) # (!\inputLogicModule|databus[0]~19_combout )))

	.dataa(gnd),
	.datab(\multistageALU|A [0]),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|databus[0]~18_combout ),
	.cin(gnd),
	.combout(\multistageALU|Result_from_ALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Result_from_ALU~0 .lut_mask = 16'h33C3;
defparam \multistageALU|Result_from_ALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
fiftyfivenm_lcell_comb \multistageALU|Mux9~3 (
// Equation(s):
// \multistageALU|Mux9~3_combout  = (\multistageALU|G[1]~21_combout  & ((\multistageALU|A [0] & (!\multistageALU|G[1]~20_combout )) # (!\multistageALU|A [0] & ((\multistageALU|G[1]~20_combout ) # (\inputLogicModule|databus[0]~40_combout ))))) # 
// (!\multistageALU|G[1]~21_combout  & (\inputLogicModule|databus[0]~40_combout  & ((\multistageALU|A [0]) # (\multistageALU|G[1]~20_combout ))))

	.dataa(\multistageALU|G[1]~21_combout ),
	.datab(\multistageALU|A [0]),
	.datac(\multistageALU|G[1]~20_combout ),
	.datad(\inputLogicModule|databus[0]~40_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~3 .lut_mask = 16'h7E28;
defparam \multistageALU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
fiftyfivenm_lcell_comb \multistageALU|ShiftRight0~5 (
// Equation(s):
// \multistageALU|ShiftRight0~5_combout  = (\multistageALU|ShiftRight0~4_combout  & ((\inputLogicModule|databus[0]~40_combout  & (\multistageALU|A [9])) # (!\inputLogicModule|databus[0]~40_combout  & ((\multistageALU|A [8])))))

	.dataa(\inputLogicModule|databus[0]~40_combout ),
	.datab(\multistageALU|A [9]),
	.datac(\multistageALU|A [8]),
	.datad(\multistageALU|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|ShiftRight0~5 .lut_mask = 16'hD800;
defparam \multistageALU|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
fiftyfivenm_lcell_comb \multistageALU|Mux9~0 (
// Equation(s):
// \multistageALU|Mux9~0_combout  = (\multistageALU|G[1]~18_combout  & (((\multistageALU|ShiftRight0~3_combout ) # (\multistageALU|G[1]~17_combout )))) # (!\multistageALU|G[1]~18_combout  & (\multistageALU|A [1] & ((!\multistageALU|G[1]~17_combout ))))

	.dataa(\multistageALU|A [1]),
	.datab(\multistageALU|G[1]~18_combout ),
	.datac(\multistageALU|ShiftRight0~3_combout ),
	.datad(\multistageALU|G[1]~17_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~0 .lut_mask = 16'hCCE2;
defparam \multistageALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
fiftyfivenm_lcell_comb \multistageALU|Mux9~1 (
// Equation(s):
// \multistageALU|Mux9~1_combout  = (\multistageALU|G[1]~17_combout  & ((\multistageALU|Mux9~0_combout  & (\multistageALU|ShiftRight0~5_combout )) # (!\multistageALU|Mux9~0_combout  & ((\multistageALU|ShiftRight0~2_combout ))))) # 
// (!\multistageALU|G[1]~17_combout  & (((\multistageALU|Mux9~0_combout ))))

	.dataa(\multistageALU|G[1]~17_combout ),
	.datab(\multistageALU|ShiftRight0~5_combout ),
	.datac(\multistageALU|Mux9~0_combout ),
	.datad(\multistageALU|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~1 .lut_mask = 16'hDAD0;
defparam \multistageALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
fiftyfivenm_lcell_comb \multistageALU|Mux9~2 (
// Equation(s):
// \multistageALU|Mux9~2_combout  = (!\multistageALU|G[1]~19_combout  & (\multistageALU|ShiftLeft0~5_combout  & \multistageALU|Mux9~1_combout ))

	.dataa(\multistageALU|G[1]~19_combout ),
	.datab(\multistageALU|ShiftLeft0~5_combout ),
	.datac(gnd),
	.datad(\multistageALU|Mux9~1_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~2 .lut_mask = 16'h4400;
defparam \multistageALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
fiftyfivenm_lcell_comb \multistageALU|Mux9~4 (
// Equation(s):
// \multistageALU|Mux9~4_combout  = (\multistageALU|G[1]~15_combout  & (!\multistageALU|G[1]~14_combout  & ((\multistageALU|Mux9~2_combout )))) # (!\multistageALU|G[1]~15_combout  & ((\multistageALU|G[1]~14_combout ) # ((\multistageALU|Mux9~3_combout ))))

	.dataa(\multistageALU|G[1]~15_combout ),
	.datab(\multistageALU|G[1]~14_combout ),
	.datac(\multistageALU|Mux9~3_combout ),
	.datad(\multistageALU|Mux9~2_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~4 .lut_mask = 16'h7654;
defparam \multistageALU|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
fiftyfivenm_lcell_comb \multistageALU|Mux9~5 (
// Equation(s):
// \multistageALU|Mux9~5_combout  = (\multistageALU|G[1]~16_combout  & ((\multistageALU|Mux9~4_combout  & (\multistageALU|Result_from_ALU~0_combout )) # (!\multistageALU|Mux9~4_combout  & ((\multistageALU|ShiftLeft0~2_combout ))))) # 
// (!\multistageALU|G[1]~16_combout  & (((\multistageALU|Mux9~4_combout ))))

	.dataa(\multistageALU|G[1]~16_combout ),
	.datab(\multistageALU|Result_from_ALU~0_combout ),
	.datac(\multistageALU|ShiftLeft0~2_combout ),
	.datad(\multistageALU|Mux9~4_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~5 .lut_mask = 16'hDDA0;
defparam \multistageALU|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
fiftyfivenm_lcell_comb \multistageALU|Mux9~6 (
// Equation(s):
// \multistageALU|Mux9~6_combout  = (\multistageALU|G[1]~22_combout  & (\multistageALU|Add0~3_combout )) # (!\multistageALU|G[1]~22_combout  & ((\multistageALU|Mux9~5_combout )))

	.dataa(gnd),
	.datab(\multistageALU|G[1]~22_combout ),
	.datac(\multistageALU|Add0~3_combout ),
	.datad(\multistageALU|Mux9~5_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~6 .lut_mask = 16'hF3C0;
defparam \multistageALU|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
fiftyfivenm_lcell_comb \multistageALU|Mux9~7 (
// Equation(s):
// \multistageALU|Mux9~7_combout  = (\multistageALU|G[1]~27_combout  & (\multistageALU|A [0])) # (!\multistageALU|G[1]~27_combout  & ((\multistageALU|Mux9~6_combout )))

	.dataa(\multistageALU|A [0]),
	.datab(gnd),
	.datac(\multistageALU|G[1]~27_combout ),
	.datad(\multistageALU|Mux9~6_combout ),
	.cin(gnd),
	.combout(\multistageALU|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \multistageALU|Mux9~7 .lut_mask = 16'hAFA0;
defparam \multistageALU|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \multistageALU|G[0] (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(\multistageALU|Mux9~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\outputLogicModule|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multistageALU|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multistageALU|G[0] .is_wysiwyg = "true";
defparam \multistageALU|G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~17 (
// Equation(s):
// \inputLogicModule|databus[0]~17_combout  = (\multistageALU|G [0] & ((\instructionRegister|Q [0]) # ((!\controllerModule|IMM[9]~10_combout )))) # (!\multistageALU|G [0] & (!\controllerModule|Equal4~0_combout  & ((\instructionRegister|Q [0]) # 
// (!\controllerModule|IMM[9]~10_combout ))))

	.dataa(\multistageALU|G [0]),
	.datab(\instructionRegister|Q [0]),
	.datac(\controllerModule|IMM[9]~10_combout ),
	.datad(\controllerModule|Equal4~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~17 .lut_mask = 16'h8ACF;
defparam \inputLogicModule|databus[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \Raw_Data_From_Switches[0]~input (
	.i(Raw_Data_From_Switches[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Raw_Data_From_Switches[0]~input_o ));
// synopsys translate_off
defparam \Raw_Data_From_Switches[0]~input .bus_hold = "false";
defparam \Raw_Data_From_Switches[0]~input .listen_to_nsleep_signal = "false";
defparam \Raw_Data_From_Switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~16 (
// Equation(s):
// \inputLogicModule|databus[0]~16_combout  = (\Raw_Data_From_Switches[0]~input_o ) # ((!\controllerModule|Ext~0_combout  & ((\countermodule|CNT [1]) # (\countermodule|CNT [0]))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\controllerModule|Ext~0_combout ),
	.datac(\countermodule|CNT [1]),
	.datad(\countermodule|CNT [0]),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~16 .lut_mask = 16'hBBBA;
defparam \inputLogicModule|databus[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N3
dffeas \registerFileModule|registers~20 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~20 .is_wysiwyg = "true";
defparam \registerFileModule|registers~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N21
dffeas \registerFileModule|registers~30 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~30 .is_wysiwyg = "true";
defparam \registerFileModule|registers~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N1
dffeas \registerFileModule|registers~10 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~10 .is_wysiwyg = "true";
defparam \registerFileModule|registers~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N3
dffeas \registerFileModule|registers~0 (
	.clk(!\inputLogicModule|clk_debouncer|A~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|databus[0]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registerFileModule|registers~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registerFileModule|registers~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registerFileModule|registers~0 .is_wysiwyg = "true";
defparam \registerFileModule|registers~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
fiftyfivenm_lcell_comb \registerFileModule|registers~40 (
// Equation(s):
// \registerFileModule|registers~40_combout  = (\controllerModule|Rout[1]~2_combout  & (((\controllerModule|Rout[0]~4_combout )))) # (!\controllerModule|Rout[1]~2_combout  & ((\controllerModule|Rout[0]~4_combout  & (\registerFileModule|registers~10_q )) # 
// (!\controllerModule|Rout[0]~4_combout  & ((\registerFileModule|registers~0_q )))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~10_q ),
	.datac(\registerFileModule|registers~0_q ),
	.datad(\controllerModule|Rout[0]~4_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~40_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~40 .lut_mask = 16'hEE50;
defparam \registerFileModule|registers~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
fiftyfivenm_lcell_comb \registerFileModule|registers~41 (
// Equation(s):
// \registerFileModule|registers~41_combout  = (\controllerModule|Rout[1]~2_combout  & ((\registerFileModule|registers~40_combout  & ((\registerFileModule|registers~30_q ))) # (!\registerFileModule|registers~40_combout  & (\registerFileModule|registers~20_q 
// )))) # (!\controllerModule|Rout[1]~2_combout  & (((\registerFileModule|registers~40_combout ))))

	.dataa(\controllerModule|Rout[1]~2_combout ),
	.datab(\registerFileModule|registers~20_q ),
	.datac(\registerFileModule|registers~30_q ),
	.datad(\registerFileModule|registers~40_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~41_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~41 .lut_mask = 16'hF588;
defparam \registerFileModule|registers~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
fiftyfivenm_lcell_comb \inputLogicModule|databus[0]~18 (
// Equation(s):
// \inputLogicModule|databus[0]~18_combout  = (\inputLogicModule|databus[0]~17_combout  & (\inputLogicModule|databus[0]~16_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~41_combout ))))

	.dataa(\controllerModule|ENR~1_combout ),
	.datab(\inputLogicModule|databus[0]~17_combout ),
	.datac(\inputLogicModule|databus[0]~16_combout ),
	.datad(\registerFileModule|registers~41_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[0]~18 .lut_mask = 16'hC080;
defparam \inputLogicModule|databus[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
fiftyfivenm_lcell_comb \inputLogicModule|databus[4]~36 (
// Equation(s):
// \inputLogicModule|databus[4]~36_combout  = (\inputLogicModule|databus[4]~26_combout  & (\inputLogicModule|databus[4]~27_combout  & ((\controllerModule|ENR~1_combout ) # (\registerFileModule|registers~69_combout ))))

	.dataa(\controllerModule|ENR~1_combout ),
	.datab(\inputLogicModule|databus[4]~26_combout ),
	.datac(\registerFileModule|registers~69_combout ),
	.datad(\inputLogicModule|databus[4]~27_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|databus[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|databus[4]~36 .lut_mask = 16'hC800;
defparam \inputLogicModule|databus[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Peek_Button~input (
	.i(Peek_Button),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Peek_Button~input_o ));
// synopsys translate_off
defparam \Peek_Button~input .bus_hold = "false";
defparam \Peek_Button~input .listen_to_nsleep_signal = "false";
defparam \Peek_Button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[0]~16 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[0]~16_combout  = \inputLogicModule|peek_debouncer|COUNT [0] $ (VCC)
// \inputLogicModule|peek_debouncer|COUNT[0]~17  = CARRY(\inputLogicModule|peek_debouncer|COUNT [0])

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|COUNT[0]~16_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[0]~17 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[0]~16 .lut_mask = 16'h33CC;
defparam \inputLogicModule|peek_debouncer|COUNT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|t_r (
// Equation(s):
// \inputLogicModule|peek_debouncer|t_r~combout  = (\Peek_Button~input_o  $ (!\inputLogicModule|peek_debouncer|A~q )) # (!\inputLogicModule|peek_debouncer|LessThan0~3_combout )

	.dataa(gnd),
	.datab(\Peek_Button~input_o ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\inputLogicModule|peek_debouncer|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|t_r~combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|t_r .lut_mask = 16'hC3FF;
defparam \inputLogicModule|peek_debouncer|t_r .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N1
dffeas \inputLogicModule|peek_debouncer|COUNT[0] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[0] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[1]~18 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[1]~18_combout  = (\inputLogicModule|peek_debouncer|COUNT [1] & (!\inputLogicModule|peek_debouncer|COUNT[0]~17 )) # (!\inputLogicModule|peek_debouncer|COUNT [1] & ((\inputLogicModule|peek_debouncer|COUNT[0]~17 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[1]~19  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[0]~17 ) # (!\inputLogicModule|peek_debouncer|COUNT [1]))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[0]~17 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[1]~18_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[1]~19 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[1]~18 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|peek_debouncer|COUNT[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N3
dffeas \inputLogicModule|peek_debouncer|COUNT[1] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[1] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[2]~20 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[2]~20_combout  = (\inputLogicModule|peek_debouncer|COUNT [2] & (\inputLogicModule|peek_debouncer|COUNT[1]~19  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [2] & (!\inputLogicModule|peek_debouncer|COUNT[1]~19  
// & VCC))
// \inputLogicModule|peek_debouncer|COUNT[2]~21  = CARRY((\inputLogicModule|peek_debouncer|COUNT [2] & !\inputLogicModule|peek_debouncer|COUNT[1]~19 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[1]~19 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[2]~20_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[2]~21 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[2]~20 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N5
dffeas \inputLogicModule|peek_debouncer|COUNT[2] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[2] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[3]~22 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[3]~22_combout  = (\inputLogicModule|peek_debouncer|COUNT [3] & (!\inputLogicModule|peek_debouncer|COUNT[2]~21 )) # (!\inputLogicModule|peek_debouncer|COUNT [3] & ((\inputLogicModule|peek_debouncer|COUNT[2]~21 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[3]~23  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[2]~21 ) # (!\inputLogicModule|peek_debouncer|COUNT [3]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[2]~21 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[3]~22_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[3]~23 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[3]~22 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \inputLogicModule|peek_debouncer|COUNT[3] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[3] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[4]~24 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[4]~24_combout  = (\inputLogicModule|peek_debouncer|COUNT [4] & (\inputLogicModule|peek_debouncer|COUNT[3]~23  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [4] & (!\inputLogicModule|peek_debouncer|COUNT[3]~23  
// & VCC))
// \inputLogicModule|peek_debouncer|COUNT[4]~25  = CARRY((\inputLogicModule|peek_debouncer|COUNT [4] & !\inputLogicModule|peek_debouncer|COUNT[3]~23 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[3]~23 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[4]~24_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[4]~25 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[4]~24 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N9
dffeas \inputLogicModule|peek_debouncer|COUNT[4] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[4] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[5]~26 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[5]~26_combout  = (\inputLogicModule|peek_debouncer|COUNT [5] & (!\inputLogicModule|peek_debouncer|COUNT[4]~25 )) # (!\inputLogicModule|peek_debouncer|COUNT [5] & ((\inputLogicModule|peek_debouncer|COUNT[4]~25 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[5]~27  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[4]~25 ) # (!\inputLogicModule|peek_debouncer|COUNT [5]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[4]~25 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[5]~26_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[5]~27 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[5]~26 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N11
dffeas \inputLogicModule|peek_debouncer|COUNT[5] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[5] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[6]~28 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[6]~28_combout  = (\inputLogicModule|peek_debouncer|COUNT [6] & (\inputLogicModule|peek_debouncer|COUNT[5]~27  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [6] & (!\inputLogicModule|peek_debouncer|COUNT[5]~27  
// & VCC))
// \inputLogicModule|peek_debouncer|COUNT[6]~29  = CARRY((\inputLogicModule|peek_debouncer|COUNT [6] & !\inputLogicModule|peek_debouncer|COUNT[5]~27 ))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[5]~27 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[6]~28_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[6]~29 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[6]~28 .lut_mask = 16'hA50A;
defparam \inputLogicModule|peek_debouncer|COUNT[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \inputLogicModule|peek_debouncer|COUNT[6] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[6]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[6] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[7]~30 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[7]~30_combout  = (\inputLogicModule|peek_debouncer|COUNT [7] & (!\inputLogicModule|peek_debouncer|COUNT[6]~29 )) # (!\inputLogicModule|peek_debouncer|COUNT [7] & ((\inputLogicModule|peek_debouncer|COUNT[6]~29 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[7]~31  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[6]~29 ) # (!\inputLogicModule|peek_debouncer|COUNT [7]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[6]~29 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[7]~30_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[7]~31 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[7]~30 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \inputLogicModule|peek_debouncer|COUNT[7] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[7]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[7] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[8]~32 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[8]~32_combout  = (\inputLogicModule|peek_debouncer|COUNT [8] & (\inputLogicModule|peek_debouncer|COUNT[7]~31  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [8] & (!\inputLogicModule|peek_debouncer|COUNT[7]~31  
// & VCC))
// \inputLogicModule|peek_debouncer|COUNT[8]~33  = CARRY((\inputLogicModule|peek_debouncer|COUNT [8] & !\inputLogicModule|peek_debouncer|COUNT[7]~31 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[7]~31 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[8]~32_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[8]~33 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[8]~32 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N23
dffeas \inputLogicModule|peek_debouncer|COUNT[8] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[8] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[9]~34 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[9]~34_combout  = (\inputLogicModule|peek_debouncer|COUNT [9] & (!\inputLogicModule|peek_debouncer|COUNT[8]~33 )) # (!\inputLogicModule|peek_debouncer|COUNT [9] & ((\inputLogicModule|peek_debouncer|COUNT[8]~33 ) # 
// (GND)))
// \inputLogicModule|peek_debouncer|COUNT[9]~35  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[8]~33 ) # (!\inputLogicModule|peek_debouncer|COUNT [9]))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[8]~33 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[9]~34_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[9]~35 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[9]~34 .lut_mask = 16'h3C3F;
defparam \inputLogicModule|peek_debouncer|COUNT[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N19
dffeas \inputLogicModule|peek_debouncer|COUNT[9] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[9] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[10]~36 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[10]~36_combout  = (\inputLogicModule|peek_debouncer|COUNT [10] & (\inputLogicModule|peek_debouncer|COUNT[9]~35  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [10] & 
// (!\inputLogicModule|peek_debouncer|COUNT[9]~35  & VCC))
// \inputLogicModule|peek_debouncer|COUNT[10]~37  = CARRY((\inputLogicModule|peek_debouncer|COUNT [10] & !\inputLogicModule|peek_debouncer|COUNT[9]~35 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[9]~35 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[10]~36_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[10]~37 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[10]~36 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N21
dffeas \inputLogicModule|peek_debouncer|COUNT[10] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[10] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[11]~38 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[11]~38_combout  = (\inputLogicModule|peek_debouncer|COUNT [11] & (!\inputLogicModule|peek_debouncer|COUNT[10]~37 )) # (!\inputLogicModule|peek_debouncer|COUNT [11] & ((\inputLogicModule|peek_debouncer|COUNT[10]~37 ) 
// # (GND)))
// \inputLogicModule|peek_debouncer|COUNT[11]~39  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[10]~37 ) # (!\inputLogicModule|peek_debouncer|COUNT [11]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[10]~37 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[11]~38_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[11]~39 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[11]~38 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N23
dffeas \inputLogicModule|peek_debouncer|COUNT[11] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[11] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[12]~40 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[12]~40_combout  = (\inputLogicModule|peek_debouncer|COUNT [12] & (\inputLogicModule|peek_debouncer|COUNT[11]~39  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [12] & 
// (!\inputLogicModule|peek_debouncer|COUNT[11]~39  & VCC))
// \inputLogicModule|peek_debouncer|COUNT[12]~41  = CARRY((\inputLogicModule|peek_debouncer|COUNT [12] & !\inputLogicModule|peek_debouncer|COUNT[11]~39 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[11]~39 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[12]~40_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[12]~41 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[12]~40 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \inputLogicModule|peek_debouncer|COUNT[12] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inputLogicModule|peek_debouncer|COUNT[12]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[12] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[13]~42 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[13]~42_combout  = (\inputLogicModule|peek_debouncer|COUNT [13] & (!\inputLogicModule|peek_debouncer|COUNT[12]~41 )) # (!\inputLogicModule|peek_debouncer|COUNT [13] & ((\inputLogicModule|peek_debouncer|COUNT[12]~41 ) 
// # (GND)))
// \inputLogicModule|peek_debouncer|COUNT[13]~43  = CARRY((!\inputLogicModule|peek_debouncer|COUNT[12]~41 ) # (!\inputLogicModule|peek_debouncer|COUNT [13]))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[12]~41 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[13]~42_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[13]~43 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[13]~42 .lut_mask = 16'h5A5F;
defparam \inputLogicModule|peek_debouncer|COUNT[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N27
dffeas \inputLogicModule|peek_debouncer|COUNT[13] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[13] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[14]~44 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[14]~44_combout  = (\inputLogicModule|peek_debouncer|COUNT [14] & (\inputLogicModule|peek_debouncer|COUNT[13]~43  $ (GND))) # (!\inputLogicModule|peek_debouncer|COUNT [14] & 
// (!\inputLogicModule|peek_debouncer|COUNT[13]~43  & VCC))
// \inputLogicModule|peek_debouncer|COUNT[14]~45  = CARRY((\inputLogicModule|peek_debouncer|COUNT [14] & !\inputLogicModule|peek_debouncer|COUNT[13]~43 ))

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inputLogicModule|peek_debouncer|COUNT[13]~43 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[14]~44_combout ),
	.cout(\inputLogicModule|peek_debouncer|COUNT[14]~45 ));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[14]~44 .lut_mask = 16'hC30C;
defparam \inputLogicModule|peek_debouncer|COUNT[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N29
dffeas \inputLogicModule|peek_debouncer|COUNT[14] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[14] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|COUNT[15]~46 (
// Equation(s):
// \inputLogicModule|peek_debouncer|COUNT[15]~46_combout  = \inputLogicModule|peek_debouncer|COUNT [15] $ (\inputLogicModule|peek_debouncer|COUNT[14]~45 )

	.dataa(\inputLogicModule|peek_debouncer|COUNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inputLogicModule|peek_debouncer|COUNT[14]~45 ),
	.combout(\inputLogicModule|peek_debouncer|COUNT[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[15]~46 .lut_mask = 16'h5A5A;
defparam \inputLogicModule|peek_debouncer|COUNT[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y36_N31
dffeas \inputLogicModule|peek_debouncer|COUNT[15] (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|COUNT[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inputLogicModule|peek_debouncer|t_r~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|COUNT[15] .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|LessThan0~1 (
// Equation(s):
// \inputLogicModule|peek_debouncer|LessThan0~1_combout  = (!\inputLogicModule|peek_debouncer|COUNT [7] & (((!\inputLogicModule|peek_debouncer|COUNT [4] & !\inputLogicModule|peek_debouncer|COUNT [5])) # (!\inputLogicModule|peek_debouncer|COUNT [6])))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [4]),
	.datab(\inputLogicModule|peek_debouncer|COUNT [7]),
	.datac(\inputLogicModule|peek_debouncer|COUNT [6]),
	.datad(\inputLogicModule|peek_debouncer|COUNT [5]),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|LessThan0~1 .lut_mask = 16'h0313;
defparam \inputLogicModule|peek_debouncer|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|LessThan0~0 (
// Equation(s):
// \inputLogicModule|peek_debouncer|LessThan0~0_combout  = (!\inputLogicModule|peek_debouncer|COUNT [12] & (!\inputLogicModule|peek_debouncer|COUNT [10] & (!\inputLogicModule|peek_debouncer|COUNT [13] & !\inputLogicModule|peek_debouncer|COUNT [11])))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [12]),
	.datab(\inputLogicModule|peek_debouncer|COUNT [10]),
	.datac(\inputLogicModule|peek_debouncer|COUNT [13]),
	.datad(\inputLogicModule|peek_debouncer|COUNT [11]),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|LessThan0~0 .lut_mask = 16'h0001;
defparam \inputLogicModule|peek_debouncer|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|LessThan0~2 (
// Equation(s):
// \inputLogicModule|peek_debouncer|LessThan0~2_combout  = (\inputLogicModule|peek_debouncer|LessThan0~0_combout  & (((\inputLogicModule|peek_debouncer|LessThan0~1_combout ) # (!\inputLogicModule|peek_debouncer|COUNT [9])) # 
// (!\inputLogicModule|peek_debouncer|COUNT [8])))

	.dataa(\inputLogicModule|peek_debouncer|COUNT [8]),
	.datab(\inputLogicModule|peek_debouncer|COUNT [9]),
	.datac(\inputLogicModule|peek_debouncer|LessThan0~1_combout ),
	.datad(\inputLogicModule|peek_debouncer|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|LessThan0~2 .lut_mask = 16'hF700;
defparam \inputLogicModule|peek_debouncer|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|LessThan0~3 (
// Equation(s):
// \inputLogicModule|peek_debouncer|LessThan0~3_combout  = ((\inputLogicModule|peek_debouncer|LessThan0~2_combout ) # (!\inputLogicModule|peek_debouncer|COUNT [14])) # (!\inputLogicModule|peek_debouncer|COUNT [15])

	.dataa(gnd),
	.datab(\inputLogicModule|peek_debouncer|COUNT [15]),
	.datac(\inputLogicModule|peek_debouncer|COUNT [14]),
	.datad(\inputLogicModule|peek_debouncer|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|LessThan0~3 .lut_mask = 16'hFF3F;
defparam \inputLogicModule|peek_debouncer|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
fiftyfivenm_lcell_comb \inputLogicModule|peek_debouncer|A~0 (
// Equation(s):
// \inputLogicModule|peek_debouncer|A~0_combout  = (\inputLogicModule|peek_debouncer|LessThan0~3_combout  & ((\inputLogicModule|peek_debouncer|A~q ))) # (!\inputLogicModule|peek_debouncer|LessThan0~3_combout  & (\Peek_Button~input_o ))

	.dataa(gnd),
	.datab(\Peek_Button~input_o ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\inputLogicModule|peek_debouncer|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inputLogicModule|peek_debouncer|A~0_combout ),
	.cout());
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|A~0 .lut_mask = 16'hF0CC;
defparam \inputLogicModule|peek_debouncer|A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \inputLogicModule|peek_debouncer|A (
	.clk(\Clock_50MHz~inputclkctrl_outclk ),
	.d(\inputLogicModule|peek_debouncer|A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputLogicModule|peek_debouncer|A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inputLogicModule|peek_debouncer|A .is_wysiwyg = "true";
defparam \inputLogicModule|peek_debouncer|A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
fiftyfivenm_lcell_comb \registerFileModule|registers~50 (
// Equation(s):
// \registerFileModule|registers~50_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o ) # ((\registerFileModule|registers~19_q )))) # (!\Raw_Data_From_Switches[0]~input_o  & (!\Raw_Data_From_Switches[1]~input_o  & 
// ((\registerFileModule|registers~9_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~19_q ),
	.datad(\registerFileModule|registers~9_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~50 .lut_mask = 16'hB9A8;
defparam \registerFileModule|registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
fiftyfivenm_lcell_comb \registerFileModule|registers~51 (
// Equation(s):
// \registerFileModule|registers~51_combout  = (\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~50_combout  & (\registerFileModule|registers~39_q )) # (!\registerFileModule|registers~50_combout  & ((\registerFileModule|registers~29_q 
// ))))) # (!\Raw_Data_From_Switches[1]~input_o  & (((\registerFileModule|registers~50_combout ))))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\registerFileModule|registers~39_q ),
	.datac(\registerFileModule|registers~29_q ),
	.datad(\registerFileModule|registers~50_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~51 .lut_mask = 16'hDDA0;
defparam \registerFileModule|registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~2 (
// Equation(s):
// \outputLogicModule|hex_value~2_combout  = (\inputLogicModule|peek_debouncer|A~q  & (((\controllerModule|IMM[9]~13_combout ) # (!\inputLogicModule|databus[0]~19_combout )))) # (!\inputLogicModule|peek_debouncer|A~q  & 
// (\registerFileModule|registers~51_combout ))

	.dataa(\inputLogicModule|peek_debouncer|A~q ),
	.datab(\registerFileModule|registers~51_combout ),
	.datac(\controllerModule|IMM[9]~13_combout ),
	.datad(\inputLogicModule|databus[0]~19_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~2_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~2 .lut_mask = 16'hE4EE;
defparam \outputLogicModule|hex_value~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
fiftyfivenm_lcell_comb \registerFileModule|registers~54 (
// Equation(s):
// \registerFileModule|registers~54_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~28_q ))) # 
// (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~8_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~8_q ),
	.datac(\registerFileModule|registers~28_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~54 .lut_mask = 16'hFA44;
defparam \registerFileModule|registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
fiftyfivenm_lcell_comb \registerFileModule|registers~55 (
// Equation(s):
// \registerFileModule|registers~55_combout  = (\registerFileModule|registers~54_combout  & (((\registerFileModule|registers~38_q )) # (!\Raw_Data_From_Switches[0]~input_o ))) # (!\registerFileModule|registers~54_combout  & 
// (\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~18_q ))))

	.dataa(\registerFileModule|registers~54_combout ),
	.datab(\Raw_Data_From_Switches[0]~input_o ),
	.datac(\registerFileModule|registers~38_q ),
	.datad(\registerFileModule|registers~18_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~55 .lut_mask = 16'hE6A2;
defparam \registerFileModule|registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~3 (
// Equation(s):
// \outputLogicModule|hex_value~3_combout  = (\inputLogicModule|peek_debouncer|A~q  & (((\controllerModule|IMM[8]~16_combout ) # (!\inputLogicModule|databus[0]~19_combout )))) # (!\inputLogicModule|peek_debouncer|A~q  & 
// (\registerFileModule|registers~55_combout ))

	.dataa(\registerFileModule|registers~55_combout ),
	.datab(\controllerModule|IMM[8]~16_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|peek_debouncer|A~q ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~3_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~3 .lut_mask = 16'hCFAA;
defparam \outputLogicModule|hex_value~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
fiftyfivenm_lcell_comb \registerFileModule|registers~58 (
// Equation(s):
// \registerFileModule|registers~58_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o ) # ((\registerFileModule|registers~17_q )))) # (!\Raw_Data_From_Switches[0]~input_o  & (!\Raw_Data_From_Switches[1]~input_o  & 
// ((\registerFileModule|registers~7_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~17_q ),
	.datad(\registerFileModule|registers~7_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~58_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~58 .lut_mask = 16'hB9A8;
defparam \registerFileModule|registers~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
fiftyfivenm_lcell_comb \registerFileModule|registers~59 (
// Equation(s):
// \registerFileModule|registers~59_combout  = (\registerFileModule|registers~58_combout  & ((\registerFileModule|registers~37_q ) # ((!\Raw_Data_From_Switches[1]~input_o )))) # (!\registerFileModule|registers~58_combout  & 
// (((\registerFileModule|registers~27_q  & \Raw_Data_From_Switches[1]~input_o ))))

	.dataa(\registerFileModule|registers~58_combout ),
	.datab(\registerFileModule|registers~37_q ),
	.datac(\registerFileModule|registers~27_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~59_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~59 .lut_mask = 16'hD8AA;
defparam \registerFileModule|registers~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~4 (
// Equation(s):
// \outputLogicModule|hex_value~4_combout  = (\inputLogicModule|peek_debouncer|A~q  & (((\controllerModule|IMM[7]~19_combout )) # (!\inputLogicModule|databus[0]~19_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & 
// (((\registerFileModule|registers~59_combout ))))

	.dataa(\inputLogicModule|peek_debouncer|A~q ),
	.datab(\inputLogicModule|databus[0]~19_combout ),
	.datac(\registerFileModule|registers~59_combout ),
	.datad(\controllerModule|IMM[7]~19_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~4_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~4 .lut_mask = 16'hFA72;
defparam \outputLogicModule|hex_value~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \outputLogicModule|hex_value~4_combout  $ (VCC)
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\outputLogicModule|hex_value~4_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\outputLogicModule|hex_value~3_combout  & (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # 
// (!\outputLogicModule|hex_value~3_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\outputLogicModule|hex_value~3_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\outputLogicModule|hex_value~2_combout  & (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\outputLogicModule|hex_value~2_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\outputLogicModule|hex_value~2_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \outputLogicModule|hex_value~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\outputLogicModule|hex_value~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48 .lut_mask = 16'hF000;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
fiftyfivenm_lcell_comb \registerFileModule|registers~62 (
// Equation(s):
// \registerFileModule|registers~62_combout  = (\Raw_Data_From_Switches[1]~input_o  & (((\registerFileModule|registers~26_q ) # (\Raw_Data_From_Switches[0]~input_o )))) # (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~6_q  & 
// ((!\Raw_Data_From_Switches[0]~input_o ))))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\registerFileModule|registers~6_q ),
	.datac(\registerFileModule|registers~26_q ),
	.datad(\Raw_Data_From_Switches[0]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~62_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~62 .lut_mask = 16'hAAE4;
defparam \registerFileModule|registers~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~63 (
// Equation(s):
// \registerFileModule|registers~63_combout  = (\registerFileModule|registers~62_combout  & (((\registerFileModule|registers~36_q )) # (!\Raw_Data_From_Switches[0]~input_o ))) # (!\registerFileModule|registers~62_combout  & 
// (\Raw_Data_From_Switches[0]~input_o  & (\registerFileModule|registers~16_q )))

	.dataa(\registerFileModule|registers~62_combout ),
	.datab(\Raw_Data_From_Switches[0]~input_o ),
	.datac(\registerFileModule|registers~16_q ),
	.datad(\registerFileModule|registers~36_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~63_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~63 .lut_mask = 16'hEA62;
defparam \registerFileModule|registers~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~5 (
// Equation(s):
// \outputLogicModule|hex_value~5_combout  = (\inputLogicModule|peek_debouncer|A~q  & ((\controllerModule|IMM[6]~22_combout ) # ((!\inputLogicModule|databus[0]~19_combout )))) # (!\inputLogicModule|peek_debouncer|A~q  & 
// (((\registerFileModule|registers~63_combout ))))

	.dataa(\controllerModule|IMM[6]~22_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\registerFileModule|registers~63_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~5_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~5 .lut_mask = 16'hBF8C;
defparam \outputLogicModule|hex_value~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \outputLogicModule|hex_value~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\outputLogicModule|hex_value~5_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50 .lut_mask = 16'hF000;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \outputLogicModule|hex_value~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\outputLogicModule|hex_value~5_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50_combout ) # 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51_combout 
// ))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~50_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[15]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49_combout  
// & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[16]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~45 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~45_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~45 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~44 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~44_combout  = (\outputLogicModule|hex_value~2_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~2_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~44 .lut_mask = 16'hF000;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout  = (\outputLogicModule|hex_value~3_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~3_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46 .lut_mask = 16'hF000;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout )))))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~46_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~45_combout  & 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~44_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~45_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[18]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\outputLogicModule|hex_value~4_combout ))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\outputLogicModule|hex_value~4_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92 .lut_mask = 16'hC088;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54_combout  = (\outputLogicModule|hex_value~5_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~5_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54 .lut_mask = 16'hF000;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
fiftyfivenm_lcell_comb \registerFileModule|registers~66 (
// Equation(s):
// \registerFileModule|registers~66_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o ) # ((\registerFileModule|registers~15_q )))) # (!\Raw_Data_From_Switches[0]~input_o  & (!\Raw_Data_From_Switches[1]~input_o  & 
// ((\registerFileModule|registers~5_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~15_q ),
	.datad(\registerFileModule|registers~5_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~66_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~66 .lut_mask = 16'hB9A8;
defparam \registerFileModule|registers~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
fiftyfivenm_lcell_comb \registerFileModule|registers~67 (
// Equation(s):
// \registerFileModule|registers~67_combout  = (\registerFileModule|registers~66_combout  & (((\registerFileModule|registers~35_q )) # (!\Raw_Data_From_Switches[1]~input_o ))) # (!\registerFileModule|registers~66_combout  & 
// (\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~25_q )))

	.dataa(\registerFileModule|registers~66_combout ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~25_q ),
	.datad(\registerFileModule|registers~35_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~67_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~67 .lut_mask = 16'hEA62;
defparam \registerFileModule|registers~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~6 (
// Equation(s):
// \outputLogicModule|hex_value~6_combout  = (\inputLogicModule|peek_debouncer|A~q  & (((\inputLogicModule|databus[5]~25_combout ) # (!\inputLogicModule|databus[0]~19_combout )))) # (!\inputLogicModule|peek_debouncer|A~q  & 
// (\registerFileModule|registers~67_combout ))

	.dataa(\inputLogicModule|peek_debouncer|A~q ),
	.datab(\registerFileModule|registers~67_combout ),
	.datac(\inputLogicModule|databus[5]~25_combout ),
	.datad(\inputLogicModule|databus[0]~19_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~6_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~6 .lut_mask = 16'hE4EE;
defparam \outputLogicModule|hex_value~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57_combout  = (\outputLogicModule|hex_value~6_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~6_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56_combout  = (\outputLogicModule|hex_value~6_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~6_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56 .lut_mask = 16'hF000;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57_combout ) # 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56_combout 
// ))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~57_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[20]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55_combout  
// & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~54_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 
//  & ((((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout )))))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~53_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~91 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~91_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\outputLogicModule|hex_value~3_combout ))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\outputLogicModule|hex_value~3_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~91_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~91 .lut_mask = 16'hC088;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~52 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~52_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~52 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~91_combout  & 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~52_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~91_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[23]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~58 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~58_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~58 .lut_mask = 16'h0C0C;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~85 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~85_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout 
// ) # ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[22]~92_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~85 .lut_mask = 16'hC0E0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\outputLogicModule|hex_value~5_combout )) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\outputLogicModule|hex_value~5_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93 .lut_mask = 16'h88A0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60_combout  = (\outputLogicModule|hex_value~6_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~6_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60 .lut_mask = 16'hF000;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
fiftyfivenm_lcell_comb \registerFileModule|registers~70 (
// Equation(s):
// \registerFileModule|registers~70_combout  = (\Raw_Data_From_Switches[1]~input_o  & (((\registerFileModule|registers~24_q ) # (\Raw_Data_From_Switches[0]~input_o )))) # (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~4_q  & 
// ((!\Raw_Data_From_Switches[0]~input_o ))))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\registerFileModule|registers~4_q ),
	.datac(\registerFileModule|registers~24_q ),
	.datad(\Raw_Data_From_Switches[0]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~70_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~70 .lut_mask = 16'hAAE4;
defparam \registerFileModule|registers~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
fiftyfivenm_lcell_comb \registerFileModule|registers~71 (
// Equation(s):
// \registerFileModule|registers~71_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~70_combout  & (\registerFileModule|registers~34_q )) # (!\registerFileModule|registers~70_combout  & ((\registerFileModule|registers~14_q 
// ))))) # (!\Raw_Data_From_Switches[0]~input_o  & (((\registerFileModule|registers~70_combout ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~34_q ),
	.datac(\registerFileModule|registers~14_q ),
	.datad(\registerFileModule|registers~70_combout ),
	.cin(gnd),
	.combout(\registerFileModule|registers~71_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~71 .lut_mask = 16'hDDA0;
defparam \registerFileModule|registers~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[4]~29_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~71_combout )))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\inputLogicModule|databus[4]~29_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\registerFileModule|registers~71_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62 .lut_mask = 16'h8A80;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[4]~29_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~71_combout )))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\inputLogicModule|databus[4]~29_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\registerFileModule|registers~71_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63 .lut_mask = 16'h4540;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62_combout ) # 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63_combout 
// ))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~62_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60_combout  
// & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[26]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & ((((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout )))))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~59_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~58_combout  & 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~85_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~58_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[28]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// ((\inputLogicModule|databus[4]~29_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~71_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\registerFileModule|registers~71_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\inputLogicModule|databus[4]~29_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66 .lut_mask = 16'hA808;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~86 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout 
// ) # ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[27]~93_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~86 .lut_mask = 16'hC0E0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~64 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~64_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~64_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~64 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\outputLogicModule|hex_value~6_combout ))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94 .lut_mask = 16'hC0A0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & 
// !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
fiftyfivenm_lcell_comb \registerFileModule|registers~74 (
// Equation(s):
// \registerFileModule|registers~74_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o ) # ((\registerFileModule|registers~13_q )))) # (!\Raw_Data_From_Switches[0]~input_o  & (!\Raw_Data_From_Switches[1]~input_o  & 
// ((\registerFileModule|registers~3_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~13_q ),
	.datad(\registerFileModule|registers~3_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~74_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~74 .lut_mask = 16'hB9A8;
defparam \registerFileModule|registers~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
fiftyfivenm_lcell_comb \registerFileModule|registers~75 (
// Equation(s):
// \registerFileModule|registers~75_combout  = (\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~74_combout  & ((\registerFileModule|registers~33_q ))) # (!\registerFileModule|registers~74_combout  & (\registerFileModule|registers~23_q 
// )))) # (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~74_combout ))

	.dataa(\Raw_Data_From_Switches[1]~input_o ),
	.datab(\registerFileModule|registers~74_combout ),
	.datac(\registerFileModule|registers~23_q ),
	.datad(\registerFileModule|registers~33_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~75_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~75 .lut_mask = 16'hEC64;
defparam \registerFileModule|registers~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[3]~37_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout )))))

	.dataa(\inputLogicModule|peek_debouncer|A~q ),
	.datab(\inputLogicModule|databus[3]~37_combout ),
	.datac(\registerFileModule|registers~75_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69 .lut_mask = 16'h00D8;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[3]~37_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout )))))

	.dataa(\inputLogicModule|peek_debouncer|A~q ),
	.datab(\inputLogicModule|databus[3]~37_combout ),
	.datac(\registerFileModule|registers~75_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68 .lut_mask = 16'hD800;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69_combout ) # 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68_combout 
// ))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~69_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[30]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout  
// & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~67_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 
//  & ((((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65_combout )))))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout  & 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~64_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~86_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[33]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout 
// ) # ((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[31]~66_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88 .lut_mask = 16'hDC00;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~87 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~87_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout 
// ) # ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[32]~94_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~87_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~87 .lut_mask = 16'hC0C8;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~70 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~70_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~70_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~70 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73 .lut_mask = 16'h3030;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[3]~37_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout )))))

	.dataa(\inputLogicModule|databus[3]~37_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\registerFileModule|registers~75_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72 .lut_mask = 16'hB080;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
fiftyfivenm_lcell_comb \registerFileModule|registers~78 (
// Equation(s):
// \registerFileModule|registers~78_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~22_q ))) # 
// (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~2_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~2_q ),
	.datac(\registerFileModule|registers~22_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~78_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~78 .lut_mask = 16'hFA44;
defparam \registerFileModule|registers~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
fiftyfivenm_lcell_comb \registerFileModule|registers~79 (
// Equation(s):
// \registerFileModule|registers~79_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~78_combout  & ((\registerFileModule|registers~32_q ))) # (!\registerFileModule|registers~78_combout  & (\registerFileModule|registers~12_q 
// )))) # (!\Raw_Data_From_Switches[0]~input_o  & (\registerFileModule|registers~78_combout ))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~78_combout ),
	.datac(\registerFileModule|registers~12_q ),
	.datad(\registerFileModule|registers~32_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~79_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~79 .lut_mask = 16'hEC64;
defparam \registerFileModule|registers~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[2]~38_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~79_combout )))))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\registerFileModule|registers~79_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75 .lut_mask = 16'h0B08;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[2]~38_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~79_combout )))))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\registerFileModule|registers~79_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74 .lut_mask = 16'hB080;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75_combout ) # 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74_combout 
// ))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~75_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[35]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout  
// & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~73_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 
//  & ((((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71_combout )))))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~87_combout  & 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~70_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~87_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[38]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~89 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~89_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout 
// ) # ((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[37]~88_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~89_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~89 .lut_mask = 16'hB0A0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~78 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~78_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~78_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~78 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout 
// ) # ((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[36]~72_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90 .lut_mask = 16'hAA20;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[2]~38_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~79_combout )))))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\registerFileModule|registers~79_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80 .lut_mask = 16'hB080;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~46 (
// Equation(s):
// \registerFileModule|registers~46_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o ) # ((\registerFileModule|registers~11_q )))) # (!\Raw_Data_From_Switches[0]~input_o  & (!\Raw_Data_From_Switches[1]~input_o  & 
// ((\registerFileModule|registers~1_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\Raw_Data_From_Switches[1]~input_o ),
	.datac(\registerFileModule|registers~11_q ),
	.datad(\registerFileModule|registers~1_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~46_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~46 .lut_mask = 16'hB9A8;
defparam \registerFileModule|registers~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
fiftyfivenm_lcell_comb \registerFileModule|registers~47 (
// Equation(s):
// \registerFileModule|registers~47_combout  = (\registerFileModule|registers~46_combout  & ((\registerFileModule|registers~31_q ) # ((!\Raw_Data_From_Switches[1]~input_o )))) # (!\registerFileModule|registers~46_combout  & 
// (((\registerFileModule|registers~21_q  & \Raw_Data_From_Switches[1]~input_o ))))

	.dataa(\registerFileModule|registers~31_q ),
	.datab(\registerFileModule|registers~46_combout ),
	.datac(\registerFileModule|registers~21_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~47_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~47 .lut_mask = 16'hB8CC;
defparam \registerFileModule|registers~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~1 (
// Equation(s):
// \outputLogicModule|hex_value~1_combout  = (\inputLogicModule|peek_debouncer|A~q  & ((\inputLogicModule|databus[1]~22_combout ) # ((!\inputLogicModule|databus[0]~19_combout )))) # (!\inputLogicModule|peek_debouncer|A~q  & 
// (((\registerFileModule|registers~47_combout ))))

	.dataa(\inputLogicModule|peek_debouncer|A~q ),
	.datab(\inputLogicModule|databus[1]~22_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\registerFileModule|registers~47_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~1_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~1 .lut_mask = 16'hDF8A;
defparam \outputLogicModule|hex_value~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \outputLogicModule|hex_value~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|hex_value~1_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76 .lut_mask = 16'hF000;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N2
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77_combout  = (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \outputLogicModule|hex_value~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|hex_value~1_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout ) # 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77_combout 
// ))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[40]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 
//  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout )))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout  
// & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 
//  & ((((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout )))))
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~89_combout  & 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~78_combout  & !\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~89_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[43]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout 
// ) # ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~80_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[41]~81_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83 .lut_mask = 16'hFDA8;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout 
// ) # ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[42]~79_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84 .lut_mask = 16'hFBC8;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
fiftyfivenm_lcell_comb \registerFileModule|registers~42 (
// Equation(s):
// \registerFileModule|registers~42_combout  = (\Raw_Data_From_Switches[0]~input_o  & (((\Raw_Data_From_Switches[1]~input_o )))) # (!\Raw_Data_From_Switches[0]~input_o  & ((\Raw_Data_From_Switches[1]~input_o  & ((\registerFileModule|registers~20_q ))) # 
// (!\Raw_Data_From_Switches[1]~input_o  & (\registerFileModule|registers~0_q ))))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~0_q ),
	.datac(\registerFileModule|registers~20_q ),
	.datad(\Raw_Data_From_Switches[1]~input_o ),
	.cin(gnd),
	.combout(\registerFileModule|registers~42_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~42 .lut_mask = 16'hFA44;
defparam \registerFileModule|registers~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
fiftyfivenm_lcell_comb \registerFileModule|registers~43 (
// Equation(s):
// \registerFileModule|registers~43_combout  = (\Raw_Data_From_Switches[0]~input_o  & ((\registerFileModule|registers~42_combout  & ((\registerFileModule|registers~30_q ))) # (!\registerFileModule|registers~42_combout  & (\registerFileModule|registers~10_q 
// )))) # (!\Raw_Data_From_Switches[0]~input_o  & (\registerFileModule|registers~42_combout ))

	.dataa(\Raw_Data_From_Switches[0]~input_o ),
	.datab(\registerFileModule|registers~42_combout ),
	.datac(\registerFileModule|registers~10_q ),
	.datad(\registerFileModule|registers~30_q ),
	.cin(gnd),
	.combout(\registerFileModule|registers~43_combout ),
	.cout());
// synopsys translate_off
defparam \registerFileModule|registers~43 .lut_mask = 16'hEC64;
defparam \registerFileModule|registers~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
fiftyfivenm_lcell_comb \outputLogicModule|hex_value~0 (
// Equation(s):
// \outputLogicModule|hex_value~0_combout  = (\inputLogicModule|peek_debouncer|A~q  & (((\inputLogicModule|databus[0]~18_combout ) # (!\inputLogicModule|databus[0]~19_combout )))) # (!\inputLogicModule|peek_debouncer|A~q  & 
// (\registerFileModule|registers~43_combout ))

	.dataa(\registerFileModule|registers~43_combout ),
	.datab(\inputLogicModule|databus[0]~18_combout ),
	.datac(\inputLogicModule|databus[0]~19_combout ),
	.datad(\inputLogicModule|peek_debouncer|A~q ),
	.cin(gnd),
	.combout(\outputLogicModule|hex_value~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|hex_value~0 .lut_mask = 16'hCFAA;
defparam \outputLogicModule|hex_value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N0
fiftyfivenm_lcell_comb \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82 (
// Equation(s):
// \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\outputLogicModule|hex_value~1_combout )) # 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )))

	.dataa(\outputLogicModule|hex_value~1_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82 .lut_mask = 16'hBB88;
defparam \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N24
fiftyfivenm_lcell_comb \outputLogicModule|WideOr20~0 (
// Equation(s):
// \outputLogicModule|WideOr20~0_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout  & 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  $ (!\outputLogicModule|hex_value~0_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & (\outputLogicModule|hex_value~0_combout  
// & (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  $ (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr20~0 .lut_mask = 16'h4092;
defparam \outputLogicModule|WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N6
fiftyfivenm_lcell_comb \outputLogicModule|WideOr19~0 (
// Equation(s):
// \outputLogicModule|WideOr19~0_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  & ((\outputLogicModule|hex_value~0_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ))) # 
// (!\outputLogicModule|hex_value~0_combout  & (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  & 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & (\outputLogicModule|hex_value~0_combout  $ (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr19~0 .lut_mask = 16'hCA28;
defparam \outputLogicModule|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N4
fiftyfivenm_lcell_comb \outputLogicModule|WideOr18~0 (
// Equation(s):
// \outputLogicModule|WideOr18~0_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  & 
// ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ) # (!\outputLogicModule|hex_value~0_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  & (!\outputLogicModule|hex_value~0_combout  & \outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout )))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr18~0 .lut_mask = 16'h8908;
defparam \outputLogicModule|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N10
fiftyfivenm_lcell_comb \outputLogicModule|WideOr17~0 (
// Equation(s):
// \outputLogicModule|WideOr17~0_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & ((\outputLogicModule|hex_value~0_combout ))) # 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  & !\outputLogicModule|hex_value~0_combout )))) # 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  & (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  $ 
// (\outputLogicModule|hex_value~0_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr17~0 .lut_mask = 16'hA412;
defparam \outputLogicModule|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N20
fiftyfivenm_lcell_comb \outputLogicModule|WideOr16~0 (
// Equation(s):
// \outputLogicModule|WideOr16~0_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout  & (((!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  & \outputLogicModule|hex_value~0_combout )))) # 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout )) # 
// (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & ((\outputLogicModule|hex_value~0_combout )))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr16~0 .lut_mask = 16'h3072;
defparam \outputLogicModule|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N26
fiftyfivenm_lcell_comb \outputLogicModule|WideOr15~0 (
// Equation(s):
// \outputLogicModule|WideOr15~0_combout  = (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & (\outputLogicModule|hex_value~0_combout  & (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  $ 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout )))) # (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  & (!\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout  & 
// ((\outputLogicModule|hex_value~0_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr15~0 .lut_mask = 16'h3190;
defparam \outputLogicModule|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N0
fiftyfivenm_lcell_comb \outputLogicModule|WideOr14~0 (
// Equation(s):
// \outputLogicModule|WideOr14~0_combout  = (\outputLogicModule|hex_value~0_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ) # (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  $ 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout )))) # (!\outputLogicModule|hex_value~0_combout  & ((\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ) # 
// (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout  $ (\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ))))

	.dataa(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[47]~83_combout ),
	.datab(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[48]~84_combout ),
	.datac(\outputLogicModule|hex_value~0_combout ),
	.datad(\outputLogicModule|Mod0|auto_generated|divider|divider|StageOut[46]~82_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr14~0 .lut_mask = 16'hDFE6;
defparam \outputLogicModule|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \outputLogicModule|hex_value~4_combout  $ (VCC)
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\outputLogicModule|hex_value~4_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\outputLogicModule|hex_value~3_combout  & (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # 
// (!\outputLogicModule|hex_value~3_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\outputLogicModule|hex_value~3_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\outputLogicModule|hex_value~2_combout  & (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\outputLogicModule|hex_value~2_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\outputLogicModule|hex_value~2_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~45 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~45_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~45 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~44 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~44_combout  = (\outputLogicModule|hex_value~2_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~2_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~44 .lut_mask = 16'hF000;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46_combout  = (\outputLogicModule|hex_value~3_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~3_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46 .lut_mask = 16'hF000;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  = (\outputLogicModule|hex_value~4_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\outputLogicModule|hex_value~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48 .lut_mask = 16'hAA00;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50_combout  = (\outputLogicModule|hex_value~5_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~5_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50 .lut_mask = 16'hF000;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51_combout  = (\outputLogicModule|hex_value~5_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~5_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50_combout ) # 
// (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51_combout 
// ))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~50_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[15]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49_combout  
// & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~48_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[16]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47_combout )))))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~46_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[17]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~45_combout  & 
// (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~44_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~45_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[18]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~52 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~52_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~52 .lut_mask = 16'h00CC;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~88 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~88_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\outputLogicModule|hex_value~3_combout )) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~88_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~88 .lut_mask = 16'h88C0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\outputLogicModule|hex_value~4_combout ))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\outputLogicModule|hex_value~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89 .lut_mask = 16'hC840;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54_combout  = (\outputLogicModule|hex_value~5_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~5_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54 .lut_mask = 16'hF000;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55 .lut_mask = 16'h3030;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56_combout  = (\outputLogicModule|hex_value~6_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~6_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56 .lut_mask = 16'hF000;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57_combout  = (\outputLogicModule|hex_value~6_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~6_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56_combout ) # 
// (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57_combout 
// ))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~56_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[20]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55_combout  
// & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~54_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[21]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 
//  & ((((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53_combout )))))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~52_combout  & 
// (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~88_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~52_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[23]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hAA55;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h3C0C;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38 .lut_mask = 16'h00CC;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~82 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~82_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout 
// ) # ((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[22]~89_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~82 .lut_mask = 16'hC0C8;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~58 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~58_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~58 .lut_mask = 16'h00CC;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\outputLogicModule|hex_value~5_combout ))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\outputLogicModule|hex_value~5_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90 .lut_mask = 16'hC088;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59 .lut_mask = 16'h3300;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60_combout  = (\outputLogicModule|hex_value~6_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~6_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60 .lut_mask = 16'hF000;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// ((\inputLogicModule|databus[4]~29_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~71_combout ))))

	.dataa(\registerFileModule|registers~71_combout ),
	.datab(\inputLogicModule|databus[4]~29_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62 .lut_mask = 16'hCA00;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// ((\inputLogicModule|databus[4]~29_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~71_combout ))))

	.dataa(\registerFileModule|registers~71_combout ),
	.datab(\inputLogicModule|databus[4]~29_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63 .lut_mask = 16'h00CA;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62_combout ) # 
// (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63_combout 
// ))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~62_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[25]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61_combout  
// & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~60_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[26]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & ((((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59_combout )))))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~82_combout  & 
// (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~58_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~82_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[28]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42 .lut_mask = 16'h5500;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42_combout ) # 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43_combout )))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43_combout 
// ))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~42_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[30]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout )))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout  
// & !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~40_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[31]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 
//  & ((((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout )))))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~39_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[32]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~36 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~36_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~36_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~36 .lut_mask = 16'h0C0C;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~37 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~37_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~37_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~37 .lut_mask = 16'h00CC;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~36_combout  & 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~37_combout  & !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~36_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[33]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~44 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~44_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~44_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~44 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~60 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~60_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))) # 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~60_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~60 .lut_mask = 16'h20E0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))) # 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61 .lut_mask = 16'h30A0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))) # 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'h20E0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~64 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~64_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~64_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~64 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~83 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~83_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout 
// ) # ((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[27]~90_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~83_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~83 .lut_mask = 16'hF020;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\outputLogicModule|hex_value~6_combout ))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91 .lut_mask = 16'hC0A0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67 .lut_mask = 16'h5050;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// ((\inputLogicModule|databus[4]~29_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~71_combout ))))

	.dataa(\registerFileModule|registers~71_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\inputLogicModule|databus[4]~29_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66 .lut_mask = 16'hE020;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// ((\inputLogicModule|databus[3]~37_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~75_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\registerFileModule|registers~75_combout ),
	.datad(\inputLogicModule|databus[3]~37_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68 .lut_mask = 16'hA820;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// ((\inputLogicModule|databus[3]~37_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~75_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\registerFileModule|registers~75_combout ),
	.datad(\inputLogicModule|databus[3]~37_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69 .lut_mask = 16'h5410;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68_combout ) # 
// (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69_combout 
// ))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~68_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[30]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout  
// & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~67_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 
//  & ((((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65_combout )))))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~64_combout  & 
// (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~83_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~64_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[33]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout  = !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48_combout  = (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout )

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48 .lut_mask = 16'h5500;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47 .lut_mask = 16'h3300;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48_combout ) # 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47_combout )))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47_combout 
// ))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~48_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[35]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout )))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout  
// & !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~46_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 
//  & ((((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45_combout )))))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~44_combout  & 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~60_combout  & !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~44_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[38]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~70 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~70_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~70_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~70 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~84 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~84_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout 
// ) # ((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[32]~91_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~84_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~84 .lut_mask = 16'hC4C0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout 
// ) # ((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[31]~66_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85 .lut_mask = 16'hCC40;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & 
// !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[3]~37_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout )))))

	.dataa(\inputLogicModule|databus[3]~37_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\registerFileModule|registers~75_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72 .lut_mask = 16'hB800;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[2]~38_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~79_combout )))))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\registerFileModule|registers~79_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74 .lut_mask = 16'hAC00;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[2]~38_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~79_combout )))))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\registerFileModule|registers~79_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75 .lut_mask = 16'h00AC;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74_combout ) # 
// (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75_combout 
// ))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~74_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[35]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout )))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73_combout  & (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout  
// & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~73_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71_combout )))) # (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 
//  & ((((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71_combout )))))
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~70_combout  & 
// (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~84_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~70_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[38]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout  = !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 .lut_mask = 16'h00FF;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout  = (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53 .lut_mask = 16'h3300;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52 .lut_mask = 16'h5500;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~2 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout  = (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout ) # 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52_combout )))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~3  = CARRY((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52_combout 
// ))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~58 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~58_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout 
// ) # ((!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[37]~61_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~58_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~58 .lut_mask = 16'hF400;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~49 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~49_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~49_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~49 .lut_mask = 16'h00CC;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50 .lut_mask = 16'h00CC;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout 
// ) # ((\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59 .lut_mask = 16'h88C8;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))) # 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63 .lut_mask = 16'h4E00;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~4 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~3  & 
// (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 
//  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout )))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~5  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout  
// & !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 )))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~3 ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .lut_mask = 16'hE101;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~6 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & 
// (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 
//  & ((((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout )))))
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~7  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~5  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~5 ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout  = CARRY((!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~58_combout  & 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~49_combout  & !\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 )))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~58_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[43]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~7 ),
	.combout(),
	.cout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout ));
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 .lut_mask = 16'h0001;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  = \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~9_cout ),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout ) # ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52_combout )))) # 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  & (((\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[40]~52_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~2_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55 .lut_mask = 16'hEEF0;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  & 
// (((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout )))) # 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~6_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~59_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[42]~50_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57 .lut_mask = 16'hFCAA;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~76 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~76_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~76_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~76 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~86 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~86_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout 
// ) # ((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[37]~85_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~86_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~86 .lut_mask = 16'hB0A0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~77 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~77_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~77_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~77 .lut_mask = 16'h3030;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~87 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~87_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout 
// ) # ((\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[36]~72_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~87 .lut_mask = 16'hC0E0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~78 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~78_combout  = (\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// ((\inputLogicModule|databus[2]~38_combout ))) # (!\inputLogicModule|peek_debouncer|A~q  & (\registerFileModule|registers~79_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\inputLogicModule|peek_debouncer|A~q ),
	.datac(\registerFileModule|registers~79_combout ),
	.datad(\inputLogicModule|databus[2]~38_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~78_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~78 .lut_mask = 16'hA820;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~79 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~79_combout  = (!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~79_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~79 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~81 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~81_combout  = (\outputLogicModule|hex_value~1_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~81_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~81 .lut_mask = 16'h00CC;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~80 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~80_combout  = (\outputLogicModule|hex_value~1_combout  & \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~1_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~80 .lut_mask = 16'hCC00;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout  = CARRY((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~81_combout ) # 
// (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~80_combout ))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~81_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[40]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~78_combout  & 
// (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~79_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~78_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[41]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  & 
// ((\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~77_combout ) # (\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~87_combout ))))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~77_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .lut_mask = 16'h000E;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~76_combout  & 
// (!\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~86_combout  & !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout )))

	.dataa(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~76_combout ),
	.datab(\outputLogicModule|Div0|auto_generated|divider|divider|StageOut[43]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ),
	.combout(),
	.cout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~0 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout  = !\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .lut_mask = 16'h0F0F;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  & 
// ((!\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  & 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ))

	.dataa(gnd),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~0_combout ),
	.datac(\outputLogicModule|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54 .lut_mask = 16'h0FCC;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
fiftyfivenm_lcell_comb \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56 (
// Equation(s):
// \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout ) # ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout )))) # 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout  & (((\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~51_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~10_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[41]~63_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56 .lut_mask = 16'hFBC8;
defparam \outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N16
fiftyfivenm_lcell_comb \outputLogicModule|WideOr13~0 (
// Equation(s):
// \outputLogicModule|WideOr13~0_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  $ (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  & 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  $ (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr13~0 .lut_mask = 16'h4190;
defparam \outputLogicModule|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N30
fiftyfivenm_lcell_comb \outputLogicModule|WideOr12~0 (
// Equation(s):
// \outputLogicModule|WideOr12~0_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout )) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ))))) 
// # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  $ 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr12~0 .lut_mask = 16'h9E80;
defparam \outputLogicModule|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N12
fiftyfivenm_lcell_comb \outputLogicModule|WideOr11~0 (
// Equation(s):
// \outputLogicModule|WideOr11~0_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  
// & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & !\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout )))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr11~0 .lut_mask = 16'h8C02;
defparam \outputLogicModule|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N26
fiftyfivenm_lcell_comb \outputLogicModule|WideOr10~0 (
// Equation(s):
// \outputLogicModule|WideOr10~0_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  & 
// !\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  & 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  $ (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr10~0 .lut_mask = 16'hA118;
defparam \outputLogicModule|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N28
fiftyfivenm_lcell_comb \outputLogicModule|WideOr9~0 (
// Equation(s):
// \outputLogicModule|WideOr9~0_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  & 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout  & 
// (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout )) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout  & ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout 
// )))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr9~0 .lut_mask = 16'h3170;
defparam \outputLogicModule|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N2
fiftyfivenm_lcell_comb \outputLogicModule|WideOr8~0 (
// Equation(s):
// \outputLogicModule|WideOr8~0_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  & (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  
// & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  $ (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr8~0 .lut_mask = 16'h6032;
defparam \outputLogicModule|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N0
fiftyfivenm_lcell_comb \outputLogicModule|WideOr7~0 (
// Equation(s):
// \outputLogicModule|WideOr7~0_combout  = (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ) # 
// (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout  $ (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout )))) # (!\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout  & 
// ((\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ) # (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout  $ (\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ))))

	.dataa(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[46]~55_combout ),
	.datab(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[48]~57_combout ),
	.datac(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[45]~54_combout ),
	.datad(\outputLogicModule|Mod1|auto_generated|divider|divider|StageOut[47]~56_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr7~0 .lut_mask = 16'hDBEE;
defparam \outputLogicModule|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \outputLogicModule|hex_value~6_combout  $ (VCC)
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\outputLogicModule|hex_value~6_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\outputLogicModule|hex_value~5_combout  & (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # 
// (!\outputLogicModule|hex_value~5_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\outputLogicModule|hex_value~5_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\outputLogicModule|hex_value~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\outputLogicModule|hex_value~4_combout  & ((GND) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\outputLogicModule|hex_value~4_combout  & (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\outputLogicModule|hex_value~4_combout ) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(\outputLogicModule|hex_value~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\outputLogicModule|hex_value~3_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # 
// (!\outputLogicModule|hex_value~3_combout  & ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\outputLogicModule|hex_value~3_combout ))

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\outputLogicModule|hex_value~2_combout  & (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\outputLogicModule|hex_value~2_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\outputLogicModule|hex_value~2_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(\outputLogicModule|hex_value~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y43_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~42 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~42_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \outputLogicModule|hex_value~2_combout )

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|hex_value~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~42_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~42 .lut_mask = 16'hAA00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~43 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~43_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~43_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~43 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44_combout  = (\outputLogicModule|hex_value~3_combout  & \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\outputLogicModule|hex_value~3_combout ),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44 .lut_mask = 16'hA0A0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \outputLogicModule|hex_value~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|hex_value~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46 .lut_mask = 16'hF000;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47 .lut_mask = 16'h0C0C;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48_combout  = (\outputLogicModule|hex_value~5_combout  & \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|hex_value~5_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48 .lut_mask = 16'hCC00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51 .lut_mask = 16'h00CC;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50_combout  = (\outputLogicModule|hex_value~6_combout  & \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|hex_value~6_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50 .lut_mask = 16'hF000;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[4]~29_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~71_combout )))))

	.dataa(\inputLogicModule|databus[4]~29_combout ),
	.datab(\registerFileModule|registers~71_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52 .lut_mask = 16'hAC00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[4]~29_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~71_combout )))))

	.dataa(\inputLogicModule|databus[4]~29_combout ),
	.datab(\registerFileModule|registers~71_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53 .lut_mask = 16'h00AC;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52_combout ) # 
// (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53_combout )))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53_combout 
// ))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~52_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[49]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & 
// (((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50_combout )))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 
//  & (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50_combout )))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50_combout  
// & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~51_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[50]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & 
// ((((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49_combout ))))) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48_combout ) # ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49_combout ) # 
// (GND))))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48_combout ) # ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49_combout 
// ) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~48_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[51]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46_combout  & 
// (((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47_combout 
// )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~46_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[52]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & 
// (((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45_combout )))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 
//  & ((((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45_combout )))))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~44_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[53]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~42_combout  & 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~43_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~42_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[54]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 ),
	.combout(),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N24
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~54 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~54_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~54_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~54 .lut_mask = 16'h0C0C;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~78 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~78_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\outputLogicModule|hex_value~3_combout )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datac(\outputLogicModule|hex_value~3_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~78_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~78 .lut_mask = 16'hC480;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55 .lut_mask = 16'h0C0C;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\outputLogicModule|hex_value~4_combout ))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|hex_value~4_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79 .lut_mask = 16'hA808;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\outputLogicModule|hex_value~5_combout )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|hex_value~5_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80 .lut_mask = 16'h88A0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56 .lut_mask = 16'h0A0A;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\outputLogicModule|hex_value~6_combout )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout )))))

	.dataa(\outputLogicModule|hex_value~6_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81 .lut_mask = 16'hA0C0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57 .lut_mask = 16'h0C0C;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[4]~29_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~71_combout )))))

	.dataa(\inputLogicModule|databus[4]~29_combout ),
	.datab(\registerFileModule|registers~71_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\inputLogicModule|peek_debouncer|A~q ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58 .lut_mask = 16'hA0C0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N0
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~62 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~62_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[3]~37_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout )))))

	.dataa(\inputLogicModule|databus[3]~37_combout ),
	.datab(\registerFileModule|registers~75_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~62_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~62 .lut_mask = 16'h00AC;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~61 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~61_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[3]~37_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout )))))

	.dataa(\inputLogicModule|databus[3]~37_combout ),
	.datab(\registerFileModule|registers~75_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~61_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~61 .lut_mask = 16'hAC00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~62_combout ) # 
// (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~61_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~62_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[48]~61_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[3]~37_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~75_combout )))))

	.dataa(\inputLogicModule|databus[3]~37_combout ),
	.datab(\registerFileModule|registers~75_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60 .lut_mask = 16'hAC00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = (((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63_combout ) # 
// (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60_combout )))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60_combout 
// ))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~63_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & 
// (((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59_combout )))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 
//  & (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59_combout )))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59_combout  
// & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'hE101;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & 
// ((((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57_combout ))))) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout ) # ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57_combout ) # 
// (GND))))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout ) # ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57_combout 
// ) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout  & 
// (((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY(((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56_combout 
// )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & 
// (((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout )))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 
//  & ((((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout )))))
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~55_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .lut_mask = 16'hE10E;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~54_combout  & 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~78_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~54_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[62]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9 ),
	.combout(),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N18
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  = \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~64 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~64_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~64_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~64 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~73 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~73_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout ) # ((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[61]~79_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~73_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~73 .lut_mask = 16'hCC40;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~65 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~65_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~65_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~65 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~74 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~74_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout ) # ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[60]~80_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~74_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~74 .lut_mask = 16'h88C8;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N30
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~66 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~66_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~66_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~66 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~75 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~75_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout ) # ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[59]~81_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~75_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~75 .lut_mask = 16'hAE00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~76 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~76_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout ) # ((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[58]~58_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~76_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~76 .lut_mask = 16'h8C88;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~67 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~67_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~67_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~67 .lut_mask = 16'h0F00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~77 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~77_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60_combout ) # ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[57]~60_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~77_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~77 .lut_mask = 16'h88C8;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y42_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~68 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~68_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~68_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~68 .lut_mask = 16'h00AA;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~69 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~69_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[2]~38_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~79_combout )))))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\registerFileModule|registers~79_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~69_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~69 .lut_mask = 16'hAC00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~70 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~70_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[2]~38_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~79_combout )))))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\registerFileModule|registers~79_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~70_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~70 .lut_mask = 16'hAC00;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~71 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~71_combout  = (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((\inputLogicModule|peek_debouncer|A~q  & 
// (\inputLogicModule|databus[2]~38_combout )) # (!\inputLogicModule|peek_debouncer|A~q  & ((\registerFileModule|registers~79_combout )))))

	.dataa(\inputLogicModule|databus[2]~38_combout ),
	.datab(\registerFileModule|registers~79_combout ),
	.datac(\inputLogicModule|peek_debouncer|A~q ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~71_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~71 .lut_mask = 16'h00AC;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~70_combout ) # 
// (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~71_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~70_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[56]~71_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~72 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~72_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~72_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~72 .lut_mask = 16'h00F0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout  = CARRY((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~69_combout ) # 
// (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~72_combout ))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~69_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[65]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~77_combout  & 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~68_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~77_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[66]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ),
	.combout(),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout  = CARRY((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~76_combout ) # 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~67_combout ) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~76_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[67]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ),
	.combout(),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  = CARRY(((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~66_combout  & 
// !\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~75_combout )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~66_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[68]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ),
	.combout(),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .lut_mask = 16'h001F;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~65_combout ) # (\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~74_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~65_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[69]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ),
	.combout(),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .lut_mask = 16'h000E;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout  = CARRY((!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~64_combout  & 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~73_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~64_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|StageOut[70]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ),
	.combout(),
	.cout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ));
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .lut_mask = 16'h0001;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
fiftyfivenm_lcell_comb \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 (
// Equation(s):
// \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  = \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout ),
	.combout(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
fiftyfivenm_lcell_comb \outputLogicModule|WideOr6~0 (
// Equation(s):
// \outputLogicModule|WideOr6~0_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  $ (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )))) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  $ (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr6~0 .lut_mask = 16'h4086;
defparam \outputLogicModule|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
fiftyfivenm_lcell_comb \outputLogicModule|WideOr5~0 (
// Equation(s):
// \outputLogicModule|WideOr5~0_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  $ (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )))) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// ((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr5~0 .lut_mask = 16'h1543;
defparam \outputLogicModule|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
fiftyfivenm_lcell_comb \outputLogicModule|WideOr4~0 (
// Equation(s):
// \outputLogicModule|WideOr4~0_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr4~0 .lut_mask = 16'h2501;
defparam \outputLogicModule|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
fiftyfivenm_lcell_comb \outputLogicModule|WideOr3~0 (
// Equation(s):
// \outputLogicModule|WideOr3~0_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  $ (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )))) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & ((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout )))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr3~0 .lut_mask = 16'h4291;
defparam \outputLogicModule|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
fiftyfivenm_lcell_comb \outputLogicModule|WideOr2~0 (
// Equation(s):
// \outputLogicModule|WideOr2~0_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// ((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )))) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  & 
// (((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & !\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr2~0 .lut_mask = 16'h40F8;
defparam \outputLogicModule|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
fiftyfivenm_lcell_comb \outputLogicModule|WideOr1~0 (
// Equation(s):
// \outputLogicModule|WideOr1~0_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & 
// ((!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )))) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  & (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout  $ (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ))))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr1~0 .lut_mask = 16'h20B4;
defparam \outputLogicModule|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
fiftyfivenm_lcell_comb \outputLogicModule|WideOr0~0 (
// Equation(s):
// \outputLogicModule|WideOr0~0_combout  = (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  $ 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ))) # 
// (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout  & ((\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  $ 
// (\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout )) # (!\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )))

	.dataa(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datab(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout ),
	.datac(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\outputLogicModule|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\outputLogicModule|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \outputLogicModule|WideOr0~0 .lut_mask = 16'h7B6F;
defparam \outputLogicModule|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED_B_Data_Bus[0] = \LED_B_Data_Bus[0]~output_o ;

assign LED_B_Data_Bus[1] = \LED_B_Data_Bus[1]~output_o ;

assign LED_B_Data_Bus[2] = \LED_B_Data_Bus[2]~output_o ;

assign LED_B_Data_Bus[3] = \LED_B_Data_Bus[3]~output_o ;

assign LED_B_Data_Bus[4] = \LED_B_Data_Bus[4]~output_o ;

assign LED_B_Data_Bus[5] = \LED_B_Data_Bus[5]~output_o ;

assign LED_B_Data_Bus[6] = \LED_B_Data_Bus[6]~output_o ;

assign LED_B_Data_Bus[7] = \LED_B_Data_Bus[7]~output_o ;

assign LED_B_Data_Bus[8] = \LED_B_Data_Bus[8]~output_o ;

assign LED_B_Data_Bus[9] = \LED_B_Data_Bus[9]~output_o ;

assign DHEX0[0] = \DHEX0[0]~output_o ;

assign DHEX0[1] = \DHEX0[1]~output_o ;

assign DHEX0[2] = \DHEX0[2]~output_o ;

assign DHEX0[3] = \DHEX0[3]~output_o ;

assign DHEX0[4] = \DHEX0[4]~output_o ;

assign DHEX0[5] = \DHEX0[5]~output_o ;

assign DHEX0[6] = \DHEX0[6]~output_o ;

assign DHEX1[0] = \DHEX1[0]~output_o ;

assign DHEX1[1] = \DHEX1[1]~output_o ;

assign DHEX1[2] = \DHEX1[2]~output_o ;

assign DHEX1[3] = \DHEX1[3]~output_o ;

assign DHEX1[4] = \DHEX1[4]~output_o ;

assign DHEX1[5] = \DHEX1[5]~output_o ;

assign DHEX1[6] = \DHEX1[6]~output_o ;

assign DHEX2[0] = \DHEX2[0]~output_o ;

assign DHEX2[1] = \DHEX2[1]~output_o ;

assign DHEX2[2] = \DHEX2[2]~output_o ;

assign DHEX2[3] = \DHEX2[3]~output_o ;

assign DHEX2[4] = \DHEX2[4]~output_o ;

assign DHEX2[5] = \DHEX2[5]~output_o ;

assign DHEX2[6] = \DHEX2[6]~output_o ;

assign THEX_Current_Timestep[0] = \THEX_Current_Timestep[0]~output_o ;

assign THEX_Current_Timestep[1] = \THEX_Current_Timestep[1]~output_o ;

assign THEX_Current_Timestep[2] = \THEX_Current_Timestep[2]~output_o ;

assign THEX_Current_Timestep[3] = \THEX_Current_Timestep[3]~output_o ;

assign THEX_Current_Timestep[4] = \THEX_Current_Timestep[4]~output_o ;

assign THEX_Current_Timestep[5] = \THEX_Current_Timestep[5]~output_o ;

assign THEX_Current_Timestep[6] = \THEX_Current_Timestep[6]~output_o ;

assign LED_D_Done = \LED_D_Done~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
