# ğŸ‘‹ Hi, I'm Greeshma!

ğŸ“ **ECE 2025 Graduate** | ğŸ’» **VLSI Design Verification Learner**

Iâ€™m passionate about **ASIC/SoC Verification**, enjoy automating flows with **TCL**, and Iâ€™m currently diving deep into **verilog** , **SystemVerilog** and **UVM**.  
This profile is where I share my learning journey and projects.

---

## ğŸ› ï¸ Skills & Tools

| **Domain**             | **Skills / Tools**                                    |
|------------------------|-------------------------------------------------------|
| **HDL & Verification** | Verilog, SystemVerilog, Assertions, Coverage          |
| **Scripting**          | **TCL** (Strong), Python (Beginner)                   |
| **Tools**              | Synopsys VCS (via VNC), QuestaSim, Git                |
| **Electronics**        | Digital Design, Basic Electronics, Fabrication Basics |

---

## ğŸŒ± Currently Learning

- UVM methodology & Testbench Architecture  
- Functional coverage and constrained random verification  
- Building regression flows & automation scripts  

---

## ğŸ“‚ Featured Repositories (Coming Soon)

- **TCL-Scripts** â†’ Useful TCL scripts for simulation & automation
- **Digital-Design-Using-Verilog** â†’ Collection of Verilog codes for logic gates, combinational and sequential circuits (Adder, Mux, Flip-Flops, Counters, FSMs) 
- **SV-Examples** â†’ SystemVerilog randomization, coverage, and assertion examples  
- **UVM-Env** â†’ My first UVM testbench environment  

---

## ğŸ“ˆ GitHub Stats

![Greeshma's GitHub stats](https://github-readme-stats.vercel.app/api?username=Greeshma-Siri&show_icons=true&theme=radical)

---

## ğŸŒ Connect With Me

- ğŸ“§ **Email:** [greeshmasreenarra@gmail.com](mailto:greeshmasreenarra@gmail.com)  
- ğŸ’¼ **LinkedIn:** [greeshma-siri-narra-1ba14025a](https://www.linkedin.com/in/greeshma-siri-narra-1ba14025a)  

---

âœ¨ *Learning in public â€” this profile reflects my journey into the world of VLSI Design Verification!*
