git clone --depth 1 --no-tags https://github.com/aw13422/Vending-machine-controller.git f:/verilog_sva_gh_scraper/data/full_repos/375894985
git clone --depth 1 --no-tags https://github.com/kymmt80/MIPS_Multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/376597921
git clone --depth 1 --no-tags https://github.com/harshit19980/NOC.git f:/verilog_sva_gh_scraper/data/full_repos/375480712
git clone --depth 1 --no-tags https://github.com/Fan-01/CPU16.git f:/verilog_sva_gh_scraper/data/full_repos/378298959
git clone --depth 1 --no-tags https://github.com/marwahmh/Digital-Alarm-Clock-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/377988831
git clone --depth 1 --no-tags https://github.com/KevinYoung23/Group19_MarsRover.git f:/verilog_sva_gh_scraper/data/full_repos/378125448
git clone --depth 1 --no-tags https://github.com/arka84/Morse_translate.git f:/verilog_sva_gh_scraper/data/full_repos/378028002
git clone --depth 1 --no-tags https://github.com/manncodes/native-core.git f:/verilog_sva_gh_scraper/data/full_repos/377376769
git clone --depth 1 --no-tags https://github.com/PAN-YI-HSUAN/2021_EDAC_analysis.git f:/verilog_sva_gh_scraper/data/full_repos/380705330
git clone --depth 1 --no-tags https://github.com/zzfd97/h265enc_v1.0.git f:/verilog_sva_gh_scraper/data/full_repos/375326622
git clone --depth 1 --no-tags https://github.com/zzfd97/sdram_ov5640_an430_lcd.git f:/verilog_sva_gh_scraper/data/full_repos/375326755
git clone --depth 1 --no-tags https://github.com/ismailcemunver-old/VerySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/377179194
git clone --depth 1 --no-tags https://github.com/chmousset/wrapped_newmot.git f:/verilog_sva_gh_scraper/data/full_repos/375692572
git clone --depth 1 --no-tags https://github.com/dsanchezlo/Planti-Inador.git f:/verilog_sva_gh_scraper/data/full_repos/376135929
git clone --depth 1 --no-tags https://github.com/h20200177/RISCV_ResearchPractice.git f:/verilog_sva_gh_scraper/data/full_repos/376607975
git clone --depth 1 --no-tags https://github.com/karentp/StateMachine.git f:/verilog_sva_gh_scraper/data/full_repos/377365203
git clone --depth 1 --no-tags https://github.com/Antonio-Colonna/Lab3ISA.git f:/verilog_sva_gh_scraper/data/full_repos/375403035
git clone --depth 1 --no-tags https://github.com/digantrastogi/Intelligent-Traffic-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/379529517
git clone --depth 1 --no-tags https://github.com/kavishranawella/Sem_5-Matrix_Muliplier.git f:/verilog_sva_gh_scraper/data/full_repos/378467177
git clone --depth 1 --no-tags https://github.com/RookieLT/Two-Neuron.git f:/verilog_sva_gh_scraper/data/full_repos/378236856
git clone --depth 1 --no-tags https://github.com/TanmayD23/Car-alarm-system.git f:/verilog_sva_gh_scraper/data/full_repos/384934405
git clone --depth 1 --no-tags https://github.com/majeedullah/Stop_watch.git f:/verilog_sva_gh_scraper/data/full_repos/385048154
git clone --depth 1 --no-tags https://github.com/OmPrakashSahoo416/VHDL-and-Verilog-code-files.git f:/verilog_sva_gh_scraper/data/full_repos/384346193
git clone --depth 1 --no-tags https://github.com/IamDestruction/DualPortSynchronousRAM.git f:/verilog_sva_gh_scraper/data/full_repos/384548235
git clone --depth 1 --no-tags https://github.com/jirayupeetakul-jay/fpgaMEMC_forCVS.git f:/verilog_sva_gh_scraper/data/full_repos/384836050
git clone --depth 1 --no-tags https://github.com/antonyctyung/AlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/381005218
git clone --depth 1 --no-tags https://github.com/ustc-pegga/homework.git f:/verilog_sva_gh_scraper/data/full_repos/381924116
git clone --depth 1 --no-tags https://github.com/Colin-Cai-jin/turing-machine.git f:/verilog_sva_gh_scraper/data/full_repos/382613356
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-mux-2-1.git f:/verilog_sva_gh_scraper/data/full_repos/382092736
git clone --depth 1 --no-tags https://github.com/thiago-aguilar1/Mutiplier-and-Display-7-FPGA-Dataflow-Modeling.git f:/verilog_sva_gh_scraper/data/full_repos/382198287
git clone --depth 1 --no-tags https://github.com/jayasankha1010/Multicore_processor.git f:/verilog_sva_gh_scraper/data/full_repos/382266334
git clone --depth 1 --no-tags https://github.com/Yosiky/tom_and_jerry.git f:/verilog_sva_gh_scraper/data/full_repos/383460858
git clone --depth 1 --no-tags https://github.com/ajmac22/Sequential_Circuits_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/377717590
git clone --depth 1 --no-tags https://github.com/ogozcelik/mano-basic-computer.git f:/verilog_sva_gh_scraper/data/full_repos/377979518
git clone --depth 1 --no-tags https://github.com/Kyouma48596/Blum-Blum-Shub.git f:/verilog_sva_gh_scraper/data/full_repos/383052124
git clone --depth 1 --no-tags https://github.com/ehtshamulhassan-lm/sample.git f:/verilog_sva_gh_scraper/data/full_repos/378921481
git clone --depth 1 --no-tags https://github.com/PascuMarius/Ambient-Control-Design.git f:/verilog_sva_gh_scraper/data/full_repos/382577277
git clone --depth 1 --no-tags https://github.com/KevinXu-01/WHU-Computer_Organization_and_Design_Course_Design.git f:/verilog_sva_gh_scraper/data/full_repos/382392472
git clone --depth 1 --no-tags https://github.com/jmerc9/IEEE-Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/374542651
git clone --depth 1 --no-tags https://github.com/HITsz-ZirconMIPS/syy.git f:/verilog_sva_gh_scraper/data/full_repos/374996169
git clone --depth 1 --no-tags https://github.com/Akshay-Kaushik/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/374743677
git clone --depth 1 --no-tags https://github.com/NoncreativeUsername/4_7seg_counter.git f:/verilog_sva_gh_scraper/data/full_repos/375046002
git clone --depth 1 --no-tags https://github.com/reyhane-goli/ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/375134784
git clone --depth 1 --no-tags https://github.com/LeThanhHai-1610/DE10-Standard_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/376486798
git clone --depth 1 --no-tags https://github.com/Perriex/MIPS-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/376484102
git clone --depth 1 --no-tags https://github.com/Perriex/StackMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/378881876
git clone --depth 1 --no-tags https://github.com/Jason-Du/DIC_FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/379108639
git clone --depth 1 --no-tags https://github.com/sadeqsheikhi/qwerty_to_7segment.git f:/verilog_sva_gh_scraper/data/full_repos/379023250
git clone --depth 1 --no-tags https://github.com/bzeeno/misc_fpga_projects.git f:/verilog_sva_gh_scraper/data/full_repos/379094677
git clone --depth 1 --no-tags https://github.com/jhalakrsharma/Thesis_Part2.git f:/verilog_sva_gh_scraper/data/full_repos/379813477
git clone --depth 1 --no-tags https://github.com/Wennim/LD-LAB-FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/379298207
git clone --depth 1 --no-tags https://github.com/justahumanBox/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/379398253
git clone --depth 1 --no-tags https://github.com/datgooner/FloatingPointALU.git f:/verilog_sva_gh_scraper/data/full_repos/378544888
git clone --depth 1 --no-tags https://github.com/jiru1997/Implementation-of-Single-clock-circular-FIFO-by-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/378770967
git clone --depth 1 --no-tags https://github.com/steveri/fpu.git f:/verilog_sva_gh_scraper/data/full_repos/377861288
git clone --depth 1 --no-tags https://github.com/tornupnegatives/spi-controller.git f:/verilog_sva_gh_scraper/data/full_repos/378501767
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/Dadda16x16.git f:/verilog_sva_gh_scraper/data/full_repos/381800765
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/Vector-processor.git f:/verilog_sva_gh_scraper/data/full_repos/381795996
git clone --depth 1 --no-tags https://github.com/ytl0623/1082-Computer-Organization-ALU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/382041142
git clone --depth 1 --no-tags https://github.com/haleykim227/csm152a.git f:/verilog_sva_gh_scraper/data/full_repos/376123914
git clone --depth 1 --no-tags https://github.com/ZohrehRe/Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/376155570
git clone --depth 1 --no-tags https://github.com/gdhami2/AES.git f:/verilog_sva_gh_scraper/data/full_repos/375483937
git clone --depth 1 --no-tags https://github.com/Anakin0607/24_Second_Basketball_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/381294959
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL6.git f:/verilog_sva_gh_scraper/data/full_repos/381024490
git clone --depth 1 --no-tags https://github.com/JBall1/16bit-Binary-Multiplier-with-Full-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/381412913
git clone --depth 1 --no-tags https://github.com/Praneeth122/5_stage-pipeline-MIPS_ARCHITECTURE.git f:/verilog_sva_gh_scraper/data/full_repos/381542297
git clone --depth 1 --no-tags https://github.com/hadlow/warp.git f:/verilog_sva_gh_scraper/data/full_repos/381473503
git clone --depth 1 --no-tags https://github.com/the-brawler/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/380568781
git clone --depth 1 --no-tags https://github.com/marianah119/Proyecto-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/378331506
git clone --depth 1 --no-tags https://github.com/ytl0623/1092-Experiments-of-Digital-Logic-Design-Phase_II.git f:/verilog_sva_gh_scraper/data/full_repos/382111658
git clone --depth 1 --no-tags https://github.com/MolVlad/ChiselCircuits.git f:/verilog_sva_gh_scraper/data/full_repos/383863439
git clone --depth 1 --no-tags https://github.com/mehta-nitin/SNOW-3G.git f:/verilog_sva_gh_scraper/data/full_repos/384532789
git clone --depth 1 --no-tags https://github.com/Marco-Antonio-Mares-Mejia/Digital_Design_Mano.git f:/verilog_sva_gh_scraper/data/full_repos/383206488
git clone --depth 1 --no-tags https://github.com/jirayupeetakul-jay/fpgaIntraPrediction_forCVS.git f:/verilog_sva_gh_scraper/data/full_repos/384835402
git clone --depth 1 --no-tags https://github.com/zy618/Knapsack_problem_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/384035728
git clone --depth 1 --no-tags https://github.com/Yosiky/space_ship.git f:/verilog_sva_gh_scraper/data/full_repos/383459687
git clone --depth 1 --no-tags https://github.com/jellybeanist/TOBB_ELE.git f:/verilog_sva_gh_scraper/data/full_repos/384033672
git clone --depth 1 --no-tags https://github.com/andrewpeck/fpga_max_test.git f:/verilog_sva_gh_scraper/data/full_repos/384133637
git clone --depth 1 --no-tags https://github.com/mozerpol/NotesFromLearning.git f:/verilog_sva_gh_scraper/data/full_repos/380182639
git clone --depth 1 --no-tags https://github.com/pratyush48/Project_Centroid.git f:/verilog_sva_gh_scraper/data/full_repos/375492539
git clone --depth 1 --no-tags https://github.com/brsf11/RealTank2021.git f:/verilog_sva_gh_scraper/data/full_repos/375563342
git clone --depth 1 --no-tags https://github.com/MaxMorning/MIPS54MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/378078786
git clone --depth 1 --no-tags https://github.com/Jason-Du/DIC_HW5V2.git f:/verilog_sva_gh_scraper/data/full_repos/379680408
git clone --depth 1 --no-tags https://github.com/niketramani1/RTL-Design_VSDIAT_Sky130_Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/379715494
git clone --depth 1 --no-tags https://github.com/yusuftalhaerdem/modelsim_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/376512680
git clone --depth 1 --no-tags https://github.com/michalkalita72/Pipeline-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/379765450
git clone --depth 1 --no-tags https://github.com/CollinIcer/ChiselFFT_REVISED.git f:/verilog_sva_gh_scraper/data/full_repos/379926815
git clone --depth 1 --no-tags https://github.com/metal-soul/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/380510895
git clone --depth 1 --no-tags https://github.com/CansWang/precheck_debug_empty_wrapper_with_routing.git f:/verilog_sva_gh_scraper/data/full_repos/378482074
git clone --depth 1 --no-tags https://github.com/mnkaaa112/university.git f:/verilog_sva_gh_scraper/data/full_repos/378661513
git clone --depth 1 --no-tags https://github.com/Amy-Liao/FPGAboard-Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/378679151
git clone --depth 1 --no-tags https://github.com/MarcosFagli/TCC-Filtro_Stateless.git f:/verilog_sva_gh_scraper/data/full_repos/380018252
git clone --depth 1 --no-tags https://github.com/timwang2001/24sec_timer_for_basketball.git f:/verilog_sva_gh_scraper/data/full_repos/381389970
git clone --depth 1 --no-tags https://github.com/DamithDilhan/co224-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/381388599
git clone --depth 1 --no-tags https://github.com/sidhantp1906/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/384911296
git clone --depth 1 --no-tags https://github.com/Artsadthavud/Code.git f:/verilog_sva_gh_scraper/data/full_repos/384999096
git clone --depth 1 --no-tags https://github.com/Processor-Design/matrix-multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/381099814
git clone --depth 1 --no-tags https://github.com/francescasilvano/LLContest.git f:/verilog_sva_gh_scraper/data/full_repos/382360895
git clone --depth 1 --no-tags https://github.com/guanhao145/alpha_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/383237113
git clone --depth 1 --no-tags https://github.com/Peegggy/cpen311-lab2.git f:/verilog_sva_gh_scraper/data/full_repos/384526161
