
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20001600 	.word	0x20001600
}
   4:	00002595 	.word	0x00002595
   8:	00005bc9 	.word	0x00005bc9
   c:	00002581 	.word	0x00002581
  10:	00002581 	.word	0x00002581
  14:	00002581 	.word	0x00002581
  18:	00002581 	.word	0x00002581
	...
  2c:	000023d5 	.word	0x000023d5
  30:	00002581 	.word	0x00002581
  34:	00000000 	.word	0x00000000
  38:	00002381 	.word	0x00002381
  3c:	00002581 	.word	0x00002581

00000040 <_irq_vector_table>:
  40:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  50:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  60:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  70:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  80:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  90:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  a0:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  b0:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  c0:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  d0:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  e0:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..
  f0:	00002339 00002339 00002339 00002339     9#..9#..9#..9#..

Disassembly of section text:

00000100 <__aeabi_drsub>:
     100:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     104:	e002      	b.n	10c <__adddf3>
     106:	bf00      	nop

00000108 <__aeabi_dsub>:
     108:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000010c <__adddf3>:
     10c:	b530      	push	{r4, r5, lr}
     10e:	ea4f 0441 	mov.w	r4, r1, lsl #1
     112:	ea4f 0543 	mov.w	r5, r3, lsl #1
     116:	ea94 0f05 	teq	r4, r5
     11a:	bf08      	it	eq
     11c:	ea90 0f02 	teqeq	r0, r2
     120:	bf1f      	itttt	ne
     122:	ea54 0c00 	orrsne.w	ip, r4, r0
     126:	ea55 0c02 	orrsne.w	ip, r5, r2
     12a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     12e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     132:	f000 80e2 	beq.w	2fa <CONFIG_IDLE_STACK_SIZE+0x1ba>
     136:	ea4f 5454 	mov.w	r4, r4, lsr #21
     13a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     13e:	bfb8      	it	lt
     140:	426d      	neglt	r5, r5
     142:	dd0c      	ble.n	15e <CONFIG_IDLE_STACK_SIZE+0x1e>
     144:	442c      	add	r4, r5
     146:	ea80 0202 	eor.w	r2, r0, r2
     14a:	ea81 0303 	eor.w	r3, r1, r3
     14e:	ea82 0000 	eor.w	r0, r2, r0
     152:	ea83 0101 	eor.w	r1, r3, r1
     156:	ea80 0202 	eor.w	r2, r0, r2
     15a:	ea81 0303 	eor.w	r3, r1, r3
     15e:	2d36      	cmp	r5, #54	; 0x36
     160:	bf88      	it	hi
     162:	bd30      	pophi	{r4, r5, pc}
     164:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     168:	ea4f 3101 	mov.w	r1, r1, lsl #12
     16c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     170:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     174:	d002      	beq.n	17c <CONFIG_IDLE_STACK_SIZE+0x3c>
     176:	4240      	negs	r0, r0
     178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     17c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     180:	ea4f 3303 	mov.w	r3, r3, lsl #12
     184:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     188:	d002      	beq.n	190 <CONFIG_IDLE_STACK_SIZE+0x50>
     18a:	4252      	negs	r2, r2
     18c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     190:	ea94 0f05 	teq	r4, r5
     194:	f000 80a7 	beq.w	2e6 <CONFIG_IDLE_STACK_SIZE+0x1a6>
     198:	f1a4 0401 	sub.w	r4, r4, #1
     19c:	f1d5 0e20 	rsbs	lr, r5, #32
     1a0:	db0d      	blt.n	1be <CONFIG_IDLE_STACK_SIZE+0x7e>
     1a2:	fa02 fc0e 	lsl.w	ip, r2, lr
     1a6:	fa22 f205 	lsr.w	r2, r2, r5
     1aa:	1880      	adds	r0, r0, r2
     1ac:	f141 0100 	adc.w	r1, r1, #0
     1b0:	fa03 f20e 	lsl.w	r2, r3, lr
     1b4:	1880      	adds	r0, r0, r2
     1b6:	fa43 f305 	asr.w	r3, r3, r5
     1ba:	4159      	adcs	r1, r3
     1bc:	e00e      	b.n	1dc <CONFIG_IDLE_STACK_SIZE+0x9c>
     1be:	f1a5 0520 	sub.w	r5, r5, #32
     1c2:	f10e 0e20 	add.w	lr, lr, #32
     1c6:	2a01      	cmp	r2, #1
     1c8:	fa03 fc0e 	lsl.w	ip, r3, lr
     1cc:	bf28      	it	cs
     1ce:	f04c 0c02 	orrcs.w	ip, ip, #2
     1d2:	fa43 f305 	asr.w	r3, r3, r5
     1d6:	18c0      	adds	r0, r0, r3
     1d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     1dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     1e0:	d507      	bpl.n	1f2 <CONFIG_IDLE_STACK_SIZE+0xb2>
     1e2:	f04f 0e00 	mov.w	lr, #0
     1e6:	f1dc 0c00 	rsbs	ip, ip, #0
     1ea:	eb7e 0000 	sbcs.w	r0, lr, r0
     1ee:	eb6e 0101 	sbc.w	r1, lr, r1
     1f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     1f6:	d31b      	bcc.n	230 <CONFIG_IDLE_STACK_SIZE+0xf0>
     1f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     1fc:	d30c      	bcc.n	218 <CONFIG_IDLE_STACK_SIZE+0xd8>
     1fe:	0849      	lsrs	r1, r1, #1
     200:	ea5f 0030 	movs.w	r0, r0, rrx
     204:	ea4f 0c3c 	mov.w	ip, ip, rrx
     208:	f104 0401 	add.w	r4, r4, #1
     20c:	ea4f 5244 	mov.w	r2, r4, lsl #21
     210:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     214:	f080 809a 	bcs.w	34c <__data_size+0x17>
     218:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     21c:	bf08      	it	eq
     21e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     222:	f150 0000 	adcs.w	r0, r0, #0
     226:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     22a:	ea41 0105 	orr.w	r1, r1, r5
     22e:	bd30      	pop	{r4, r5, pc}
     230:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     234:	4140      	adcs	r0, r0
     236:	eb41 0101 	adc.w	r1, r1, r1
     23a:	3c01      	subs	r4, #1
     23c:	bf28      	it	cs
     23e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     242:	d2e9      	bcs.n	218 <CONFIG_IDLE_STACK_SIZE+0xd8>
     244:	f091 0f00 	teq	r1, #0
     248:	bf04      	itt	eq
     24a:	4601      	moveq	r1, r0
     24c:	2000      	moveq	r0, #0
     24e:	fab1 f381 	clz	r3, r1
     252:	bf08      	it	eq
     254:	3320      	addeq	r3, #32
     256:	f1a3 030b 	sub.w	r3, r3, #11
     25a:	f1b3 0220 	subs.w	r2, r3, #32
     25e:	da0c      	bge.n	27a <CONFIG_IDLE_STACK_SIZE+0x13a>
     260:	320c      	adds	r2, #12
     262:	dd08      	ble.n	276 <CONFIG_IDLE_STACK_SIZE+0x136>
     264:	f102 0c14 	add.w	ip, r2, #20
     268:	f1c2 020c 	rsb	r2, r2, #12
     26c:	fa01 f00c 	lsl.w	r0, r1, ip
     270:	fa21 f102 	lsr.w	r1, r1, r2
     274:	e00c      	b.n	290 <CONFIG_IDLE_STACK_SIZE+0x150>
     276:	f102 0214 	add.w	r2, r2, #20
     27a:	bfd8      	it	le
     27c:	f1c2 0c20 	rsble	ip, r2, #32
     280:	fa01 f102 	lsl.w	r1, r1, r2
     284:	fa20 fc0c 	lsr.w	ip, r0, ip
     288:	bfdc      	itt	le
     28a:	ea41 010c 	orrle.w	r1, r1, ip
     28e:	4090      	lslle	r0, r2
     290:	1ae4      	subs	r4, r4, r3
     292:	bfa2      	ittt	ge
     294:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     298:	4329      	orrge	r1, r5
     29a:	bd30      	popge	{r4, r5, pc}
     29c:	ea6f 0404 	mvn.w	r4, r4
     2a0:	3c1f      	subs	r4, #31
     2a2:	da1c      	bge.n	2de <CONFIG_IDLE_STACK_SIZE+0x19e>
     2a4:	340c      	adds	r4, #12
     2a6:	dc0e      	bgt.n	2c6 <CONFIG_IDLE_STACK_SIZE+0x186>
     2a8:	f104 0414 	add.w	r4, r4, #20
     2ac:	f1c4 0220 	rsb	r2, r4, #32
     2b0:	fa20 f004 	lsr.w	r0, r0, r4
     2b4:	fa01 f302 	lsl.w	r3, r1, r2
     2b8:	ea40 0003 	orr.w	r0, r0, r3
     2bc:	fa21 f304 	lsr.w	r3, r1, r4
     2c0:	ea45 0103 	orr.w	r1, r5, r3
     2c4:	bd30      	pop	{r4, r5, pc}
     2c6:	f1c4 040c 	rsb	r4, r4, #12
     2ca:	f1c4 0220 	rsb	r2, r4, #32
     2ce:	fa20 f002 	lsr.w	r0, r0, r2
     2d2:	fa01 f304 	lsl.w	r3, r1, r4
     2d6:	ea40 0003 	orr.w	r0, r0, r3
     2da:	4629      	mov	r1, r5
     2dc:	bd30      	pop	{r4, r5, pc}
     2de:	fa21 f004 	lsr.w	r0, r1, r4
     2e2:	4629      	mov	r1, r5
     2e4:	bd30      	pop	{r4, r5, pc}
     2e6:	f094 0f00 	teq	r4, #0
     2ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     2ee:	bf06      	itte	eq
     2f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     2f4:	3401      	addeq	r4, #1
     2f6:	3d01      	subne	r5, #1
     2f8:	e74e      	b.n	198 <CONFIG_IDLE_STACK_SIZE+0x58>
     2fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     2fe:	bf18      	it	ne
     300:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     304:	d029      	beq.n	35a <__data_size+0x25>
     306:	ea94 0f05 	teq	r4, r5
     30a:	bf08      	it	eq
     30c:	ea90 0f02 	teqeq	r0, r2
     310:	d005      	beq.n	31e <CONFIG_IDLE_STACK_SIZE+0x1de>
     312:	ea54 0c00 	orrs.w	ip, r4, r0
     316:	bf04      	itt	eq
     318:	4619      	moveq	r1, r3
     31a:	4610      	moveq	r0, r2
     31c:	bd30      	pop	{r4, r5, pc}
     31e:	ea91 0f03 	teq	r1, r3
     322:	bf1e      	ittt	ne
     324:	2100      	movne	r1, #0
     326:	2000      	movne	r0, #0
     328:	bd30      	popne	{r4, r5, pc}
     32a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     32e:	d105      	bne.n	33c <__data_size+0x7>
     330:	0040      	lsls	r0, r0, #1
     332:	4149      	adcs	r1, r1
     334:	bf28      	it	cs
     336:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     33a:	bd30      	pop	{r4, r5, pc}
     33c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     340:	bf3c      	itt	cc
     342:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     346:	bd30      	popcc	{r4, r5, pc}
     348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     34c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     354:	f04f 0000 	mov.w	r0, #0
     358:	bd30      	pop	{r4, r5, pc}
     35a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     35e:	bf1a      	itte	ne
     360:	4619      	movne	r1, r3
     362:	4610      	movne	r0, r2
     364:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     368:	bf1c      	itt	ne
     36a:	460b      	movne	r3, r1
     36c:	4602      	movne	r2, r0
     36e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     372:	bf06      	itte	eq
     374:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     378:	ea91 0f03 	teqeq	r1, r3
     37c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     380:	bd30      	pop	{r4, r5, pc}
     382:	bf00      	nop

00000384 <__aeabi_ui2d>:
     384:	f090 0f00 	teq	r0, #0
     388:	bf04      	itt	eq
     38a:	2100      	moveq	r1, #0
     38c:	4770      	bxeq	lr
     38e:	b530      	push	{r4, r5, lr}
     390:	f44f 6480 	mov.w	r4, #1024	; 0x400
     394:	f104 0432 	add.w	r4, r4, #50	; 0x32
     398:	f04f 0500 	mov.w	r5, #0
     39c:	f04f 0100 	mov.w	r1, #0
     3a0:	e750      	b.n	244 <CONFIG_IDLE_STACK_SIZE+0x104>
     3a2:	bf00      	nop

000003a4 <__aeabi_i2d>:
     3a4:	f090 0f00 	teq	r0, #0
     3a8:	bf04      	itt	eq
     3aa:	2100      	moveq	r1, #0
     3ac:	4770      	bxeq	lr
     3ae:	b530      	push	{r4, r5, lr}
     3b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
     3b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
     3b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     3bc:	bf48      	it	mi
     3be:	4240      	negmi	r0, r0
     3c0:	f04f 0100 	mov.w	r1, #0
     3c4:	e73e      	b.n	244 <CONFIG_IDLE_STACK_SIZE+0x104>
     3c6:	bf00      	nop

000003c8 <__aeabi_f2d>:
     3c8:	0042      	lsls	r2, r0, #1
     3ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
     3ce:	ea4f 0131 	mov.w	r1, r1, rrx
     3d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
     3d6:	bf1f      	itttt	ne
     3d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     3dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     3e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     3e4:	4770      	bxne	lr
     3e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     3ea:	bf08      	it	eq
     3ec:	4770      	bxeq	lr
     3ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     3f2:	bf04      	itt	eq
     3f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     3f8:	4770      	bxeq	lr
     3fa:	b530      	push	{r4, r5, lr}
     3fc:	f44f 7460 	mov.w	r4, #896	; 0x380
     400:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     404:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     408:	e71c      	b.n	244 <CONFIG_IDLE_STACK_SIZE+0x104>
     40a:	bf00      	nop

0000040c <__aeabi_ul2d>:
     40c:	ea50 0201 	orrs.w	r2, r0, r1
     410:	bf08      	it	eq
     412:	4770      	bxeq	lr
     414:	b530      	push	{r4, r5, lr}
     416:	f04f 0500 	mov.w	r5, #0
     41a:	e00a      	b.n	432 <__aeabi_l2d+0x16>

0000041c <__aeabi_l2d>:
     41c:	ea50 0201 	orrs.w	r2, r0, r1
     420:	bf08      	it	eq
     422:	4770      	bxeq	lr
     424:	b530      	push	{r4, r5, lr}
     426:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     42a:	d502      	bpl.n	432 <__aeabi_l2d+0x16>
     42c:	4240      	negs	r0, r0
     42e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     432:	f44f 6480 	mov.w	r4, #1024	; 0x400
     436:	f104 0432 	add.w	r4, r4, #50	; 0x32
     43a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     43e:	f43f aed8 	beq.w	1f2 <CONFIG_IDLE_STACK_SIZE+0xb2>
     442:	f04f 0203 	mov.w	r2, #3
     446:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     44a:	bf18      	it	ne
     44c:	3203      	addne	r2, #3
     44e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     452:	bf18      	it	ne
     454:	3203      	addne	r2, #3
     456:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     45a:	f1c2 0320 	rsb	r3, r2, #32
     45e:	fa00 fc03 	lsl.w	ip, r0, r3
     462:	fa20 f002 	lsr.w	r0, r0, r2
     466:	fa01 fe03 	lsl.w	lr, r1, r3
     46a:	ea40 000e 	orr.w	r0, r0, lr
     46e:	fa21 f102 	lsr.w	r1, r1, r2
     472:	4414      	add	r4, r2
     474:	e6bd      	b.n	1f2 <CONFIG_IDLE_STACK_SIZE+0xb2>
     476:	bf00      	nop

00000478 <__aeabi_dmul>:
     478:	b570      	push	{r4, r5, r6, lr}
     47a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     47e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     486:	bf1d      	ittte	ne
     488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     48c:	ea94 0f0c 	teqne	r4, ip
     490:	ea95 0f0c 	teqne	r5, ip
     494:	f000 f8de 	bleq	654 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x16c>
     498:	442c      	add	r4, r5
     49a:	ea81 0603 	eor.w	r6, r1, r3
     49e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     4a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     4a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     4aa:	bf18      	it	ne
     4ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     4b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     4b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     4b8:	d038      	beq.n	52c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x44>
     4ba:	fba0 ce02 	umull	ip, lr, r0, r2
     4be:	f04f 0500 	mov.w	r5, #0
     4c2:	fbe1 e502 	umlal	lr, r5, r1, r2
     4c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     4ca:	fbe0 e503 	umlal	lr, r5, r0, r3
     4ce:	f04f 0600 	mov.w	r6, #0
     4d2:	fbe1 5603 	umlal	r5, r6, r1, r3
     4d6:	f09c 0f00 	teq	ip, #0
     4da:	bf18      	it	ne
     4dc:	f04e 0e01 	orrne.w	lr, lr, #1
     4e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     4e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     4e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     4ec:	d204      	bcs.n	4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>
     4ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     4f2:	416d      	adcs	r5, r5
     4f4:	eb46 0606 	adc.w	r6, r6, r6
     4f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     4fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     500:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     504:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     508:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     50c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     510:	bf88      	it	hi
     512:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     516:	d81e      	bhi.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     518:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     51c:	bf08      	it	eq
     51e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     522:	f150 0000 	adcs.w	r0, r0, #0
     526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     52a:	bd70      	pop	{r4, r5, r6, pc}
     52c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     530:	ea46 0101 	orr.w	r1, r6, r1
     534:	ea40 0002 	orr.w	r0, r0, r2
     538:	ea81 0103 	eor.w	r1, r1, r3
     53c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     540:	bfc2      	ittt	gt
     542:	ebd4 050c 	rsbsgt	r5, r4, ip
     546:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     54a:	bd70      	popgt	{r4, r5, r6, pc}
     54c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     550:	f04f 0e00 	mov.w	lr, #0
     554:	3c01      	subs	r4, #1
     556:	f300 80ab 	bgt.w	6b0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c8>
     55a:	f114 0f36 	cmn.w	r4, #54	; 0x36
     55e:	bfde      	ittt	le
     560:	2000      	movle	r0, #0
     562:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     566:	bd70      	pople	{r4, r5, r6, pc}
     568:	f1c4 0400 	rsb	r4, r4, #0
     56c:	3c20      	subs	r4, #32
     56e:	da35      	bge.n	5dc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xf4>
     570:	340c      	adds	r4, #12
     572:	dc1b      	bgt.n	5ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc4>
     574:	f104 0414 	add.w	r4, r4, #20
     578:	f1c4 0520 	rsb	r5, r4, #32
     57c:	fa00 f305 	lsl.w	r3, r0, r5
     580:	fa20 f004 	lsr.w	r0, r0, r4
     584:	fa01 f205 	lsl.w	r2, r1, r5
     588:	ea40 0002 	orr.w	r0, r0, r2
     58c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     590:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     598:	fa21 f604 	lsr.w	r6, r1, r4
     59c:	eb42 0106 	adc.w	r1, r2, r6
     5a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5a4:	bf08      	it	eq
     5a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5aa:	bd70      	pop	{r4, r5, r6, pc}
     5ac:	f1c4 040c 	rsb	r4, r4, #12
     5b0:	f1c4 0520 	rsb	r5, r4, #32
     5b4:	fa00 f304 	lsl.w	r3, r0, r4
     5b8:	fa20 f005 	lsr.w	r0, r0, r5
     5bc:	fa01 f204 	lsl.w	r2, r1, r4
     5c0:	ea40 0002 	orr.w	r0, r0, r2
     5c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     5cc:	f141 0100 	adc.w	r1, r1, #0
     5d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     5d4:	bf08      	it	eq
     5d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     5da:	bd70      	pop	{r4, r5, r6, pc}
     5dc:	f1c4 0520 	rsb	r5, r4, #32
     5e0:	fa00 f205 	lsl.w	r2, r0, r5
     5e4:	ea4e 0e02 	orr.w	lr, lr, r2
     5e8:	fa20 f304 	lsr.w	r3, r0, r4
     5ec:	fa01 f205 	lsl.w	r2, r1, r5
     5f0:	ea43 0302 	orr.w	r3, r3, r2
     5f4:	fa21 f004 	lsr.w	r0, r1, r4
     5f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     5fc:	fa21 f204 	lsr.w	r2, r1, r4
     600:	ea20 0002 	bic.w	r0, r0, r2
     604:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     60c:	bf08      	it	eq
     60e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     612:	bd70      	pop	{r4, r5, r6, pc}
     614:	f094 0f00 	teq	r4, #0
     618:	d10f      	bne.n	63a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x152>
     61a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     61e:	0040      	lsls	r0, r0, #1
     620:	eb41 0101 	adc.w	r1, r1, r1
     624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     628:	bf08      	it	eq
     62a:	3c01      	subeq	r4, #1
     62c:	d0f7      	beq.n	61e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x136>
     62e:	ea41 0106 	orr.w	r1, r1, r6
     632:	f095 0f00 	teq	r5, #0
     636:	bf18      	it	ne
     638:	4770      	bxne	lr
     63a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     63e:	0052      	lsls	r2, r2, #1
     640:	eb43 0303 	adc.w	r3, r3, r3
     644:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     648:	bf08      	it	eq
     64a:	3d01      	subeq	r5, #1
     64c:	d0f7      	beq.n	63e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x156>
     64e:	ea43 0306 	orr.w	r3, r3, r6
     652:	4770      	bx	lr
     654:	ea94 0f0c 	teq	r4, ip
     658:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     65c:	bf18      	it	ne
     65e:	ea95 0f0c 	teqne	r5, ip
     662:	d00c      	beq.n	67e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x196>
     664:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     668:	bf18      	it	ne
     66a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     66e:	d1d1      	bne.n	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     670:	ea81 0103 	eor.w	r1, r1, r3
     674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     678:	f04f 0000 	mov.w	r0, #0
     67c:	bd70      	pop	{r4, r5, r6, pc}
     67e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     682:	bf06      	itte	eq
     684:	4610      	moveq	r0, r2
     686:	4619      	moveq	r1, r3
     688:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     68c:	d019      	beq.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     68e:	ea94 0f0c 	teq	r4, ip
     692:	d102      	bne.n	69a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1b2>
     694:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     698:	d113      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     69a:	ea95 0f0c 	teq	r5, ip
     69e:	d105      	bne.n	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     6a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     6a4:	bf1c      	itt	ne
     6a6:	4610      	movne	r0, r2
     6a8:	4619      	movne	r1, r3
     6aa:	d10a      	bne.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     6ac:	ea81 0103 	eor.w	r1, r1, r3
     6b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     6bc:	f04f 0000 	mov.w	r0, #0
     6c0:	bd70      	pop	{r4, r5, r6, pc}
     6c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     6c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     6ca:	bd70      	pop	{r4, r5, r6, pc}

000006cc <__aeabi_ddiv>:
     6cc:	b570      	push	{r4, r5, r6, lr}
     6ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
     6d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     6d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     6da:	bf1d      	ittte	ne
     6dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     6e0:	ea94 0f0c 	teqne	r4, ip
     6e4:	ea95 0f0c 	teqne	r5, ip
     6e8:	f000 f8a7 	bleq	83a <CONFIG_ISR_STACK_SIZE+0x3a>
     6ec:	eba4 0405 	sub.w	r4, r4, r5
     6f0:	ea81 0e03 	eor.w	lr, r1, r3
     6f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     6f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
     6fc:	f000 8088 	beq.w	810 <CONFIG_ISR_STACK_SIZE+0x10>
     700:	ea4f 3303 	mov.w	r3, r3, lsl #12
     704:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     708:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     70c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     710:	ea4f 2202 	mov.w	r2, r2, lsl #8
     714:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     718:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     71c:	ea4f 2600 	mov.w	r6, r0, lsl #8
     720:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     724:	429d      	cmp	r5, r3
     726:	bf08      	it	eq
     728:	4296      	cmpeq	r6, r2
     72a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     72e:	f504 7440 	add.w	r4, r4, #768	; 0x300
     732:	d202      	bcs.n	73a <__aeabi_ddiv+0x6e>
     734:	085b      	lsrs	r3, r3, #1
     736:	ea4f 0232 	mov.w	r2, r2, rrx
     73a:	1ab6      	subs	r6, r6, r2
     73c:	eb65 0503 	sbc.w	r5, r5, r3
     740:	085b      	lsrs	r3, r3, #1
     742:	ea4f 0232 	mov.w	r2, r2, rrx
     746:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     74a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     74e:	ebb6 0e02 	subs.w	lr, r6, r2
     752:	eb75 0e03 	sbcs.w	lr, r5, r3
     756:	bf22      	ittt	cs
     758:	1ab6      	subcs	r6, r6, r2
     75a:	4675      	movcs	r5, lr
     75c:	ea40 000c 	orrcs.w	r0, r0, ip
     760:	085b      	lsrs	r3, r3, #1
     762:	ea4f 0232 	mov.w	r2, r2, rrx
     766:	ebb6 0e02 	subs.w	lr, r6, r2
     76a:	eb75 0e03 	sbcs.w	lr, r5, r3
     76e:	bf22      	ittt	cs
     770:	1ab6      	subcs	r6, r6, r2
     772:	4675      	movcs	r5, lr
     774:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     778:	085b      	lsrs	r3, r3, #1
     77a:	ea4f 0232 	mov.w	r2, r2, rrx
     77e:	ebb6 0e02 	subs.w	lr, r6, r2
     782:	eb75 0e03 	sbcs.w	lr, r5, r3
     786:	bf22      	ittt	cs
     788:	1ab6      	subcs	r6, r6, r2
     78a:	4675      	movcs	r5, lr
     78c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     790:	085b      	lsrs	r3, r3, #1
     792:	ea4f 0232 	mov.w	r2, r2, rrx
     796:	ebb6 0e02 	subs.w	lr, r6, r2
     79a:	eb75 0e03 	sbcs.w	lr, r5, r3
     79e:	bf22      	ittt	cs
     7a0:	1ab6      	subcs	r6, r6, r2
     7a2:	4675      	movcs	r5, lr
     7a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     7a8:	ea55 0e06 	orrs.w	lr, r5, r6
     7ac:	d018      	beq.n	7e0 <__aeabi_ddiv+0x114>
     7ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
     7b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     7b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
     7ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     7be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     7c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     7ca:	d1c0      	bne.n	74e <__aeabi_ddiv+0x82>
     7cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7d0:	d10b      	bne.n	7ea <__aeabi_ddiv+0x11e>
     7d2:	ea41 0100 	orr.w	r1, r1, r0
     7d6:	f04f 0000 	mov.w	r0, #0
     7da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     7de:	e7b6      	b.n	74e <__aeabi_ddiv+0x82>
     7e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     7e4:	bf04      	itt	eq
     7e6:	4301      	orreq	r1, r0
     7e8:	2000      	moveq	r0, #0
     7ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     7ee:	bf88      	it	hi
     7f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     7f4:	f63f aeaf 	bhi.w	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     7f8:	ebb5 0c03 	subs.w	ip, r5, r3
     7fc:	bf04      	itt	eq
     7fe:	ebb6 0c02 	subseq.w	ip, r6, r2
     802:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     806:	f150 0000 	adcs.w	r0, r0, #0
     80a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     80e:	bd70      	pop	{r4, r5, r6, pc}
     810:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     814:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     818:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     81c:	bfc2      	ittt	gt
     81e:	ebd4 050c 	rsbsgt	r5, r4, ip
     822:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     826:	bd70      	popgt	{r4, r5, r6, pc}
     828:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     82c:	f04f 0e00 	mov.w	lr, #0
     830:	3c01      	subs	r4, #1
     832:	e690      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     834:	ea45 0e06 	orr.w	lr, r5, r6
     838:	e68d      	b.n	556 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x6e>
     83a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     83e:	ea94 0f0c 	teq	r4, ip
     842:	bf08      	it	eq
     844:	ea95 0f0c 	teqeq	r5, ip
     848:	f43f af3b 	beq.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     84c:	ea94 0f0c 	teq	r4, ip
     850:	d10a      	bne.n	868 <CONFIG_ISR_STACK_SIZE+0x68>
     852:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     856:	f47f af34 	bne.w	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     85a:	ea95 0f0c 	teq	r5, ip
     85e:	f47f af25 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     862:	4610      	mov	r0, r2
     864:	4619      	mov	r1, r3
     866:	e72c      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     868:	ea95 0f0c 	teq	r5, ip
     86c:	d106      	bne.n	87c <CONFIG_ISR_STACK_SIZE+0x7c>
     86e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     872:	f43f aefd 	beq.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     876:	4610      	mov	r0, r2
     878:	4619      	mov	r1, r3
     87a:	e722      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>
     87c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     880:	bf18      	it	ne
     882:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     886:	f47f aec5 	bne.w	614 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12c>
     88a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     88e:	f47f af0d 	bne.w	6ac <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c4>
     892:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     896:	f47f aeeb 	bne.w	670 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x188>
     89a:	e712      	b.n	6c2 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1da>

0000089c <__gedf2>:
     89c:	f04f 3cff 	mov.w	ip, #4294967295
     8a0:	e006      	b.n	8b0 <__cmpdf2+0x4>
     8a2:	bf00      	nop

000008a4 <__ledf2>:
     8a4:	f04f 0c01 	mov.w	ip, #1
     8a8:	e002      	b.n	8b0 <__cmpdf2+0x4>
     8aa:	bf00      	nop

000008ac <__cmpdf2>:
     8ac:	f04f 0c01 	mov.w	ip, #1
     8b0:	f84d cd04 	str.w	ip, [sp, #-4]!
     8b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     8b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     8bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     8c0:	bf18      	it	ne
     8c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     8c6:	d01b      	beq.n	900 <__cmpdf2+0x54>
     8c8:	b001      	add	sp, #4
     8ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     8ce:	bf0c      	ite	eq
     8d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     8d4:	ea91 0f03 	teqne	r1, r3
     8d8:	bf02      	ittt	eq
     8da:	ea90 0f02 	teqeq	r0, r2
     8de:	2000      	moveq	r0, #0
     8e0:	4770      	bxeq	lr
     8e2:	f110 0f00 	cmn.w	r0, #0
     8e6:	ea91 0f03 	teq	r1, r3
     8ea:	bf58      	it	pl
     8ec:	4299      	cmppl	r1, r3
     8ee:	bf08      	it	eq
     8f0:	4290      	cmpeq	r0, r2
     8f2:	bf2c      	ite	cs
     8f4:	17d8      	asrcs	r0, r3, #31
     8f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     8fa:	f040 0001 	orr.w	r0, r0, #1
     8fe:	4770      	bx	lr
     900:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     908:	d102      	bne.n	910 <__cmpdf2+0x64>
     90a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     90e:	d107      	bne.n	920 <__cmpdf2+0x74>
     910:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     918:	d1d6      	bne.n	8c8 <__cmpdf2+0x1c>
     91a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     91e:	d0d3      	beq.n	8c8 <__cmpdf2+0x1c>
     920:	f85d 0b04 	ldr.w	r0, [sp], #4
     924:	4770      	bx	lr
     926:	bf00      	nop

00000928 <__aeabi_cdrcmple>:
     928:	4684      	mov	ip, r0
     92a:	4610      	mov	r0, r2
     92c:	4662      	mov	r2, ip
     92e:	468c      	mov	ip, r1
     930:	4619      	mov	r1, r3
     932:	4663      	mov	r3, ip
     934:	e000      	b.n	938 <__aeabi_cdcmpeq>
     936:	bf00      	nop

00000938 <__aeabi_cdcmpeq>:
     938:	b501      	push	{r0, lr}
     93a:	f7ff ffb7 	bl	8ac <__cmpdf2>
     93e:	2800      	cmp	r0, #0
     940:	bf48      	it	mi
     942:	f110 0f00 	cmnmi.w	r0, #0
     946:	bd01      	pop	{r0, pc}

00000948 <__aeabi_dcmpeq>:
     948:	f84d ed08 	str.w	lr, [sp, #-8]!
     94c:	f7ff fff4 	bl	938 <__aeabi_cdcmpeq>
     950:	bf0c      	ite	eq
     952:	2001      	moveq	r0, #1
     954:	2000      	movne	r0, #0
     956:	f85d fb08 	ldr.w	pc, [sp], #8
     95a:	bf00      	nop

0000095c <__aeabi_dcmplt>:
     95c:	f84d ed08 	str.w	lr, [sp, #-8]!
     960:	f7ff ffea 	bl	938 <__aeabi_cdcmpeq>
     964:	bf34      	ite	cc
     966:	2001      	movcc	r0, #1
     968:	2000      	movcs	r0, #0
     96a:	f85d fb08 	ldr.w	pc, [sp], #8
     96e:	bf00      	nop

00000970 <__aeabi_dcmple>:
     970:	f84d ed08 	str.w	lr, [sp, #-8]!
     974:	f7ff ffe0 	bl	938 <__aeabi_cdcmpeq>
     978:	bf94      	ite	ls
     97a:	2001      	movls	r0, #1
     97c:	2000      	movhi	r0, #0
     97e:	f85d fb08 	ldr.w	pc, [sp], #8
     982:	bf00      	nop

00000984 <__aeabi_dcmpge>:
     984:	f84d ed08 	str.w	lr, [sp, #-8]!
     988:	f7ff ffce 	bl	928 <__aeabi_cdrcmple>
     98c:	bf94      	ite	ls
     98e:	2001      	movls	r0, #1
     990:	2000      	movhi	r0, #0
     992:	f85d fb08 	ldr.w	pc, [sp], #8
     996:	bf00      	nop

00000998 <__aeabi_dcmpgt>:
     998:	f84d ed08 	str.w	lr, [sp, #-8]!
     99c:	f7ff ffc4 	bl	928 <__aeabi_cdrcmple>
     9a0:	bf34      	ite	cc
     9a2:	2001      	movcc	r0, #1
     9a4:	2000      	movcs	r0, #0
     9a6:	f85d fb08 	ldr.w	pc, [sp], #8
     9aa:	bf00      	nop

000009ac <__aeabi_d2iz>:
     9ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
     9b0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     9b4:	d215      	bcs.n	9e2 <__aeabi_d2iz+0x36>
     9b6:	d511      	bpl.n	9dc <__aeabi_d2iz+0x30>
     9b8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     9bc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     9c0:	d912      	bls.n	9e8 <__aeabi_d2iz+0x3c>
     9c2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     9c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     9ca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     9ce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     9d2:	fa23 f002 	lsr.w	r0, r3, r2
     9d6:	bf18      	it	ne
     9d8:	4240      	negne	r0, r0
     9da:	4770      	bx	lr
     9dc:	f04f 0000 	mov.w	r0, #0
     9e0:	4770      	bx	lr
     9e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     9e6:	d105      	bne.n	9f4 <__aeabi_d2iz+0x48>
     9e8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     9ec:	bf08      	it	eq
     9ee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     9f2:	4770      	bx	lr
     9f4:	f04f 0000 	mov.w	r0, #0
     9f8:	4770      	bx	lr
     9fa:	bf00      	nop

000009fc <__aeabi_uldivmod>:
     9fc:	b953      	cbnz	r3, a14 <__aeabi_uldivmod+0x18>
     9fe:	b94a      	cbnz	r2, a14 <__aeabi_uldivmod+0x18>
     a00:	2900      	cmp	r1, #0
     a02:	bf08      	it	eq
     a04:	2800      	cmpeq	r0, #0
     a06:	bf1c      	itt	ne
     a08:	f04f 31ff 	movne.w	r1, #4294967295
     a0c:	f04f 30ff 	movne.w	r0, #4294967295
     a10:	f000 b96c 	b.w	cec <__aeabi_idiv0>
     a14:	f1ad 0c08 	sub.w	ip, sp, #8
     a18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     a1c:	f000 f806 	bl	a2c <__udivmoddi4>
     a20:	f8dd e004 	ldr.w	lr, [sp, #4]
     a24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     a28:	b004      	add	sp, #16
     a2a:	4770      	bx	lr

00000a2c <__udivmoddi4>:
     a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     a30:	9e08      	ldr	r6, [sp, #32]
     a32:	460d      	mov	r5, r1
     a34:	4604      	mov	r4, r0
     a36:	468e      	mov	lr, r1
     a38:	2b00      	cmp	r3, #0
     a3a:	f040 8082 	bne.w	b42 <__udivmoddi4+0x116>
     a3e:	428a      	cmp	r2, r1
     a40:	4617      	mov	r7, r2
     a42:	d946      	bls.n	ad2 <__udivmoddi4+0xa6>
     a44:	fab2 f282 	clz	r2, r2
     a48:	b14a      	cbz	r2, a5e <__udivmoddi4+0x32>
     a4a:	f1c2 0120 	rsb	r1, r2, #32
     a4e:	fa05 f302 	lsl.w	r3, r5, r2
     a52:	fa20 f101 	lsr.w	r1, r0, r1
     a56:	4097      	lsls	r7, r2
     a58:	ea41 0e03 	orr.w	lr, r1, r3
     a5c:	4094      	lsls	r4, r2
     a5e:	ea4f 4817 	mov.w	r8, r7, lsr #16
     a62:	0c23      	lsrs	r3, r4, #16
     a64:	fbbe fcf8 	udiv	ip, lr, r8
     a68:	b2b9      	uxth	r1, r7
     a6a:	fb08 ee1c 	mls	lr, r8, ip, lr
     a6e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     a72:	fb0c f001 	mul.w	r0, ip, r1
     a76:	4298      	cmp	r0, r3
     a78:	d90a      	bls.n	a90 <__udivmoddi4+0x64>
     a7a:	18fb      	adds	r3, r7, r3
     a7c:	f10c 35ff 	add.w	r5, ip, #4294967295
     a80:	f080 8116 	bcs.w	cb0 <__udivmoddi4+0x284>
     a84:	4298      	cmp	r0, r3
     a86:	f240 8113 	bls.w	cb0 <__udivmoddi4+0x284>
     a8a:	f1ac 0c02 	sub.w	ip, ip, #2
     a8e:	443b      	add	r3, r7
     a90:	1a1b      	subs	r3, r3, r0
     a92:	b2a4      	uxth	r4, r4
     a94:	fbb3 f0f8 	udiv	r0, r3, r8
     a98:	fb08 3310 	mls	r3, r8, r0, r3
     a9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     aa0:	fb00 f101 	mul.w	r1, r0, r1
     aa4:	42a1      	cmp	r1, r4
     aa6:	d909      	bls.n	abc <__udivmoddi4+0x90>
     aa8:	193c      	adds	r4, r7, r4
     aaa:	f100 33ff 	add.w	r3, r0, #4294967295
     aae:	f080 8101 	bcs.w	cb4 <__udivmoddi4+0x288>
     ab2:	42a1      	cmp	r1, r4
     ab4:	f240 80fe 	bls.w	cb4 <__udivmoddi4+0x288>
     ab8:	3802      	subs	r0, #2
     aba:	443c      	add	r4, r7
     abc:	1a64      	subs	r4, r4, r1
     abe:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     ac2:	2100      	movs	r1, #0
     ac4:	b11e      	cbz	r6, ace <__udivmoddi4+0xa2>
     ac6:	40d4      	lsrs	r4, r2
     ac8:	2300      	movs	r3, #0
     aca:	e9c6 4300 	strd	r4, r3, [r6]
     ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     ad2:	b902      	cbnz	r2, ad6 <__udivmoddi4+0xaa>
     ad4:	deff      	udf	#255	; 0xff
     ad6:	fab2 f282 	clz	r2, r2
     ada:	2a00      	cmp	r2, #0
     adc:	d14f      	bne.n	b7e <__udivmoddi4+0x152>
     ade:	1bcb      	subs	r3, r1, r7
     ae0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     ae4:	fa1f f887 	uxth.w	r8, r7
     ae8:	2101      	movs	r1, #1
     aea:	fbb3 fcfe 	udiv	ip, r3, lr
     aee:	0c25      	lsrs	r5, r4, #16
     af0:	fb0e 331c 	mls	r3, lr, ip, r3
     af4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     af8:	fb08 f30c 	mul.w	r3, r8, ip
     afc:	42ab      	cmp	r3, r5
     afe:	d907      	bls.n	b10 <__udivmoddi4+0xe4>
     b00:	197d      	adds	r5, r7, r5
     b02:	f10c 30ff 	add.w	r0, ip, #4294967295
     b06:	d202      	bcs.n	b0e <__udivmoddi4+0xe2>
     b08:	42ab      	cmp	r3, r5
     b0a:	f200 80e7 	bhi.w	cdc <__udivmoddi4+0x2b0>
     b0e:	4684      	mov	ip, r0
     b10:	1aed      	subs	r5, r5, r3
     b12:	b2a3      	uxth	r3, r4
     b14:	fbb5 f0fe 	udiv	r0, r5, lr
     b18:	fb0e 5510 	mls	r5, lr, r0, r5
     b1c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     b20:	fb08 f800 	mul.w	r8, r8, r0
     b24:	45a0      	cmp	r8, r4
     b26:	d907      	bls.n	b38 <__udivmoddi4+0x10c>
     b28:	193c      	adds	r4, r7, r4
     b2a:	f100 33ff 	add.w	r3, r0, #4294967295
     b2e:	d202      	bcs.n	b36 <__udivmoddi4+0x10a>
     b30:	45a0      	cmp	r8, r4
     b32:	f200 80d7 	bhi.w	ce4 <__udivmoddi4+0x2b8>
     b36:	4618      	mov	r0, r3
     b38:	eba4 0408 	sub.w	r4, r4, r8
     b3c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     b40:	e7c0      	b.n	ac4 <__udivmoddi4+0x98>
     b42:	428b      	cmp	r3, r1
     b44:	d908      	bls.n	b58 <__udivmoddi4+0x12c>
     b46:	2e00      	cmp	r6, #0
     b48:	f000 80af 	beq.w	caa <__udivmoddi4+0x27e>
     b4c:	2100      	movs	r1, #0
     b4e:	e9c6 0500 	strd	r0, r5, [r6]
     b52:	4608      	mov	r0, r1
     b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     b58:	fab3 f183 	clz	r1, r3
     b5c:	2900      	cmp	r1, #0
     b5e:	d14b      	bne.n	bf8 <__udivmoddi4+0x1cc>
     b60:	42ab      	cmp	r3, r5
     b62:	d302      	bcc.n	b6a <__udivmoddi4+0x13e>
     b64:	4282      	cmp	r2, r0
     b66:	f200 80b7 	bhi.w	cd8 <__udivmoddi4+0x2ac>
     b6a:	1a84      	subs	r4, r0, r2
     b6c:	eb65 0303 	sbc.w	r3, r5, r3
     b70:	2001      	movs	r0, #1
     b72:	469e      	mov	lr, r3
     b74:	2e00      	cmp	r6, #0
     b76:	d0aa      	beq.n	ace <__udivmoddi4+0xa2>
     b78:	e9c6 4e00 	strd	r4, lr, [r6]
     b7c:	e7a7      	b.n	ace <__udivmoddi4+0xa2>
     b7e:	f1c2 0c20 	rsb	ip, r2, #32
     b82:	fa01 f302 	lsl.w	r3, r1, r2
     b86:	4097      	lsls	r7, r2
     b88:	fa20 f00c 	lsr.w	r0, r0, ip
     b8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     b90:	fa21 fc0c 	lsr.w	ip, r1, ip
     b94:	4318      	orrs	r0, r3
     b96:	fbbc f1fe 	udiv	r1, ip, lr
     b9a:	0c05      	lsrs	r5, r0, #16
     b9c:	fb0e cc11 	mls	ip, lr, r1, ip
     ba0:	fa1f f887 	uxth.w	r8, r7
     ba4:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     ba8:	fb01 f308 	mul.w	r3, r1, r8
     bac:	42ab      	cmp	r3, r5
     bae:	fa04 f402 	lsl.w	r4, r4, r2
     bb2:	d909      	bls.n	bc8 <__udivmoddi4+0x19c>
     bb4:	197d      	adds	r5, r7, r5
     bb6:	f101 3cff 	add.w	ip, r1, #4294967295
     bba:	f080 808b 	bcs.w	cd4 <__udivmoddi4+0x2a8>
     bbe:	42ab      	cmp	r3, r5
     bc0:	f240 8088 	bls.w	cd4 <__udivmoddi4+0x2a8>
     bc4:	3902      	subs	r1, #2
     bc6:	443d      	add	r5, r7
     bc8:	1aeb      	subs	r3, r5, r3
     bca:	b285      	uxth	r5, r0
     bcc:	fbb3 f0fe 	udiv	r0, r3, lr
     bd0:	fb0e 3310 	mls	r3, lr, r0, r3
     bd4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     bd8:	fb00 f308 	mul.w	r3, r0, r8
     bdc:	42ab      	cmp	r3, r5
     bde:	d907      	bls.n	bf0 <__udivmoddi4+0x1c4>
     be0:	197d      	adds	r5, r7, r5
     be2:	f100 3cff 	add.w	ip, r0, #4294967295
     be6:	d271      	bcs.n	ccc <__udivmoddi4+0x2a0>
     be8:	42ab      	cmp	r3, r5
     bea:	d96f      	bls.n	ccc <__udivmoddi4+0x2a0>
     bec:	3802      	subs	r0, #2
     bee:	443d      	add	r5, r7
     bf0:	1aeb      	subs	r3, r5, r3
     bf2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     bf6:	e778      	b.n	aea <__udivmoddi4+0xbe>
     bf8:	f1c1 0c20 	rsb	ip, r1, #32
     bfc:	408b      	lsls	r3, r1
     bfe:	fa22 f70c 	lsr.w	r7, r2, ip
     c02:	431f      	orrs	r7, r3
     c04:	fa20 f40c 	lsr.w	r4, r0, ip
     c08:	fa05 f301 	lsl.w	r3, r5, r1
     c0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     c10:	fa25 f50c 	lsr.w	r5, r5, ip
     c14:	431c      	orrs	r4, r3
     c16:	0c23      	lsrs	r3, r4, #16
     c18:	fbb5 f9fe 	udiv	r9, r5, lr
     c1c:	fa1f f887 	uxth.w	r8, r7
     c20:	fb0e 5519 	mls	r5, lr, r9, r5
     c24:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     c28:	fb09 fa08 	mul.w	sl, r9, r8
     c2c:	45aa      	cmp	sl, r5
     c2e:	fa02 f201 	lsl.w	r2, r2, r1
     c32:	fa00 f301 	lsl.w	r3, r0, r1
     c36:	d908      	bls.n	c4a <__udivmoddi4+0x21e>
     c38:	197d      	adds	r5, r7, r5
     c3a:	f109 30ff 	add.w	r0, r9, #4294967295
     c3e:	d247      	bcs.n	cd0 <__udivmoddi4+0x2a4>
     c40:	45aa      	cmp	sl, r5
     c42:	d945      	bls.n	cd0 <__udivmoddi4+0x2a4>
     c44:	f1a9 0902 	sub.w	r9, r9, #2
     c48:	443d      	add	r5, r7
     c4a:	eba5 050a 	sub.w	r5, r5, sl
     c4e:	b2a4      	uxth	r4, r4
     c50:	fbb5 f0fe 	udiv	r0, r5, lr
     c54:	fb0e 5510 	mls	r5, lr, r0, r5
     c58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     c5c:	fb00 f808 	mul.w	r8, r0, r8
     c60:	45a0      	cmp	r8, r4
     c62:	d907      	bls.n	c74 <__udivmoddi4+0x248>
     c64:	193c      	adds	r4, r7, r4
     c66:	f100 35ff 	add.w	r5, r0, #4294967295
     c6a:	d22d      	bcs.n	cc8 <__udivmoddi4+0x29c>
     c6c:	45a0      	cmp	r8, r4
     c6e:	d92b      	bls.n	cc8 <__udivmoddi4+0x29c>
     c70:	3802      	subs	r0, #2
     c72:	443c      	add	r4, r7
     c74:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     c78:	eba4 0408 	sub.w	r4, r4, r8
     c7c:	fba0 8902 	umull	r8, r9, r0, r2
     c80:	454c      	cmp	r4, r9
     c82:	46c6      	mov	lr, r8
     c84:	464d      	mov	r5, r9
     c86:	d319      	bcc.n	cbc <__udivmoddi4+0x290>
     c88:	d016      	beq.n	cb8 <__udivmoddi4+0x28c>
     c8a:	b15e      	cbz	r6, ca4 <__udivmoddi4+0x278>
     c8c:	ebb3 020e 	subs.w	r2, r3, lr
     c90:	eb64 0405 	sbc.w	r4, r4, r5
     c94:	fa04 fc0c 	lsl.w	ip, r4, ip
     c98:	40ca      	lsrs	r2, r1
     c9a:	ea4c 0202 	orr.w	r2, ip, r2
     c9e:	40cc      	lsrs	r4, r1
     ca0:	e9c6 2400 	strd	r2, r4, [r6]
     ca4:	2100      	movs	r1, #0
     ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     caa:	4631      	mov	r1, r6
     cac:	4630      	mov	r0, r6
     cae:	e70e      	b.n	ace <__udivmoddi4+0xa2>
     cb0:	46ac      	mov	ip, r5
     cb2:	e6ed      	b.n	a90 <__udivmoddi4+0x64>
     cb4:	4618      	mov	r0, r3
     cb6:	e701      	b.n	abc <__udivmoddi4+0x90>
     cb8:	4543      	cmp	r3, r8
     cba:	d2e6      	bcs.n	c8a <__udivmoddi4+0x25e>
     cbc:	ebb8 0e02 	subs.w	lr, r8, r2
     cc0:	eb69 0507 	sbc.w	r5, r9, r7
     cc4:	3801      	subs	r0, #1
     cc6:	e7e0      	b.n	c8a <__udivmoddi4+0x25e>
     cc8:	4628      	mov	r0, r5
     cca:	e7d3      	b.n	c74 <__udivmoddi4+0x248>
     ccc:	4660      	mov	r0, ip
     cce:	e78f      	b.n	bf0 <__udivmoddi4+0x1c4>
     cd0:	4681      	mov	r9, r0
     cd2:	e7ba      	b.n	c4a <__udivmoddi4+0x21e>
     cd4:	4661      	mov	r1, ip
     cd6:	e777      	b.n	bc8 <__udivmoddi4+0x19c>
     cd8:	4608      	mov	r0, r1
     cda:	e74b      	b.n	b74 <__udivmoddi4+0x148>
     cdc:	f1ac 0c02 	sub.w	ip, ip, #2
     ce0:	443d      	add	r5, r7
     ce2:	e715      	b.n	b10 <__udivmoddi4+0xe4>
     ce4:	3802      	subs	r0, #2
     ce6:	443c      	add	r4, r7
     ce8:	e726      	b.n	b38 <__udivmoddi4+0x10c>
     cea:	bf00      	nop

00000cec <__aeabi_idiv0>:
     cec:	4770      	bx	lr
     cee:	bf00      	nop

00000cf0 <main>:
char STATE = COINS;
int prod = 0;
int k;

void main(void)
{
     cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     cf4:	b085      	sub	sp, #20
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     cf6:	489a      	ldr	r0, [pc, #616]	; (f60 <main+0x270>)
     cf8:	f003 fbf2 	bl	44e0 <z_impl_device_get_binding>
        gpio0_dev = device_get_binding(DT_LABEL(GPIO0_NID));
     cfc:	4b99      	ldr	r3, [pc, #612]	; (f64 <main+0x274>)
     cfe:	6018      	str	r0, [r3, #0]
        conf_buttons();
     d00:	f000 fb7e 	bl	1400 <conf_buttons>
	printk("\nVending machine just started\n\n");
     d04:	4898      	ldr	r0, [pc, #608]	; (f68 <main+0x278>)
     d06:	f004 ff39 	bl	5b7c <printk>
        

		while (1) {                        
                                             
                        switch(STATE){
     d0a:	4c98      	ldr	r4, [pc, #608]	; (f6c <main+0x27c>)
     d0c:	7823      	ldrb	r3, [r4, #0]
     d0e:	3b01      	subs	r3, #1
     d10:	2b04      	cmp	r3, #4
     d12:	f200 81ec 	bhi.w	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
     d16:	e8df f013 	tbh	[pc, r3, lsl #1]
     d1a:	0005      	.short	0x0005
     d1c:	01ee014d 	.word	0x01ee014d
     d20:	02bf025e 	.word	0x02bf025e
                                case COINS:
                                    intpart = (int) credit;
     d24:	4d92      	ldr	r5, [pc, #584]	; (f70 <main+0x280>)
     d26:	f8df a284 	ldr.w	sl, [pc, #644]	; fac <main+0x2bc>
                                    decpart = (credit - intpart) * 10;
                                  if(f5 == 1){
     d2a:	f8df 8274 	ldr.w	r8, [pc, #628]	; fa0 <main+0x2b0>
                                    intpart = (int) credit;
     d2e:	e9d5 6700 	ldrd	r6, r7, [r5]
     d32:	4639      	mov	r1, r7
     d34:	4630      	mov	r0, r6
     d36:	f7ff fe39 	bl	9ac <__aeabi_d2iz>
     d3a:	f8ca 0000 	str.w	r0, [sl]
                                    decpart = (credit - intpart) * 10;
     d3e:	f7ff fb31 	bl	3a4 <__aeabi_i2d>
     d42:	4602      	mov	r2, r0
     d44:	460b      	mov	r3, r1
     d46:	4630      	mov	r0, r6
     d48:	4639      	mov	r1, r7
     d4a:	f7ff f9dd 	bl	108 <__aeabi_dsub>
     d4e:	4b89      	ldr	r3, [pc, #548]	; (f74 <main+0x284>)
     d50:	2200      	movs	r2, #0
     d52:	f7ff fb91 	bl	478 <__aeabi_dmul>
     d56:	f7ff fe29 	bl	9ac <__aeabi_d2iz>
                                  if(f5 == 1){
     d5a:	f8d8 9000 	ldr.w	r9, [r8]
                                    decpart = (credit - intpart) * 10;
     d5e:	4b86      	ldr	r3, [pc, #536]	; (f78 <main+0x288>)
                                  if(f5 == 1){
     d60:	f1b9 0f01 	cmp.w	r9, #1
                                    decpart = (credit - intpart) * 10;
     d64:	6018      	str	r0, [r3, #0]
                                  if(f5 == 1){
     d66:	d12d      	bne.n	dc4 <main+0xd4>
                                    credit += 0.1;
     d68:	a379      	add	r3, pc, #484	; (adr r3, f50 <main+0x260>)
     d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
     d6e:	4630      	mov	r0, r6
     d70:	4639      	mov	r1, r7
     d72:	f7ff f9cb 	bl	10c <__adddf3>
     d76:	460f      	mov	r7, r1
     d78:	4606      	mov	r6, r0
     d7a:	e9c5 6700 	strd	r6, r7, [r5]
                                    intpart = (int) credit;
     d7e:	f7ff fe15 	bl	9ac <__aeabi_d2iz>
     d82:	f8ca 0000 	str.w	r0, [sl]
     d86:	4683      	mov	fp, r0
                                    decpart = (credit - intpart) * 10;
     d88:	f7ff fb0c 	bl	3a4 <__aeabi_i2d>
     d8c:	4602      	mov	r2, r0
     d8e:	460b      	mov	r3, r1
     d90:	4630      	mov	r0, r6
     d92:	4639      	mov	r1, r7
     d94:	f7ff f9b8 	bl	108 <__aeabi_dsub>
     d98:	4b76      	ldr	r3, [pc, #472]	; (f74 <main+0x284>)
     d9a:	2200      	movs	r2, #0
     d9c:	f7ff fb6c 	bl	478 <__aeabi_dmul>
     da0:	f7ff fe04 	bl	9ac <__aeabi_d2iz>
     da4:	4b74      	ldr	r3, [pc, #464]	; (f78 <main+0x288>)
     da6:	4602      	mov	r2, r0
     da8:	6018      	str	r0, [r3, #0]
                                    printf("\33[2K\rcredit = %d.%d EUR", intpart, decpart);
     daa:	4659      	mov	r1, fp
     dac:	4873      	ldr	r0, [pc, #460]	; (f7c <main+0x28c>)
     dae:	f001 fe29 	bl	2a04 <printf>
                                    STATE = COINS;
                                    f5 = 0;
     db2:	2300      	movs	r3, #0
                                    k_msleep(SLEEP);
     db4:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = COINS;
     db8:	f884 9000 	strb.w	r9, [r4]
                                    f5 = 0;
     dbc:	f8c8 3000 	str.w	r3, [r8]
                                    k_msleep(SLEEP);
     dc0:	f004 fd8e 	bl	58e0 <k_msleep>
                                  }
                                  if(f6 == 1){
     dc4:	f8df 91dc 	ldr.w	r9, [pc, #476]	; fa4 <main+0x2b4>
     dc8:	f8d9 b000 	ldr.w	fp, [r9]
     dcc:	f1bb 0f01 	cmp.w	fp, #1
     dd0:	d12d      	bne.n	e2e <main+0x13e>
                                    credit += 0.2;
     dd2:	a361      	add	r3, pc, #388	; (adr r3, f58 <main+0x268>)
     dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
     dd8:	e9d5 0100 	ldrd	r0, r1, [r5]
     ddc:	f7ff f996 	bl	10c <__adddf3>
     de0:	460f      	mov	r7, r1
     de2:	4606      	mov	r6, r0
     de4:	e9c5 6700 	strd	r6, r7, [r5]
                                    intpart = (int) credit;
     de8:	f7ff fde0 	bl	9ac <__aeabi_d2iz>
     dec:	f8ca 0000 	str.w	r0, [sl]
     df0:	4680      	mov	r8, r0
                                    decpart = (credit - intpart) * 10;
     df2:	f7ff fad7 	bl	3a4 <__aeabi_i2d>
     df6:	4602      	mov	r2, r0
     df8:	460b      	mov	r3, r1
     dfa:	4630      	mov	r0, r6
     dfc:	4639      	mov	r1, r7
     dfe:	f7ff f983 	bl	108 <__aeabi_dsub>
     e02:	4b5c      	ldr	r3, [pc, #368]	; (f74 <main+0x284>)
     e04:	2200      	movs	r2, #0
     e06:	f7ff fb37 	bl	478 <__aeabi_dmul>
     e0a:	f7ff fdcf 	bl	9ac <__aeabi_d2iz>
     e0e:	4b5a      	ldr	r3, [pc, #360]	; (f78 <main+0x288>)
     e10:	4602      	mov	r2, r0
     e12:	6018      	str	r0, [r3, #0]
                                    printf("\33[2K\rcredit = %d.%d EUR", intpart, decpart);
     e14:	4641      	mov	r1, r8
     e16:	4859      	ldr	r0, [pc, #356]	; (f7c <main+0x28c>)
     e18:	f001 fdf4 	bl	2a04 <printf>
                                    STATE = COINS;
                                    f6 = 0;
     e1c:	2300      	movs	r3, #0
                                    k_msleep(SLEEP);
     e1e:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = COINS;
     e22:	f884 b000 	strb.w	fp, [r4]
                                    f6 = 0;
     e26:	f8c9 3000 	str.w	r3, [r9]
                                    k_msleep(SLEEP);
     e2a:	f004 fd59 	bl	58e0 <k_msleep>
                                  }
                                  if(f7 == 1){
     e2e:	f8df 9180 	ldr.w	r9, [pc, #384]	; fb0 <main+0x2c0>
     e32:	f8d9 b000 	ldr.w	fp, [r9]
     e36:	f1bb 0f01 	cmp.w	fp, #1
     e3a:	d12c      	bne.n	e96 <main+0x1a6>
                                    credit += 0.5;
     e3c:	4b50      	ldr	r3, [pc, #320]	; (f80 <main+0x290>)
     e3e:	2200      	movs	r2, #0
     e40:	e9d5 0100 	ldrd	r0, r1, [r5]
     e44:	f7ff f962 	bl	10c <__adddf3>
     e48:	460f      	mov	r7, r1
     e4a:	4606      	mov	r6, r0
     e4c:	e9c5 6700 	strd	r6, r7, [r5]
                                    intpart = (int) credit;
     e50:	f7ff fdac 	bl	9ac <__aeabi_d2iz>
     e54:	f8ca 0000 	str.w	r0, [sl]
     e58:	4680      	mov	r8, r0
                                    decpart = (credit - intpart) * 10;
     e5a:	f7ff faa3 	bl	3a4 <__aeabi_i2d>
     e5e:	4602      	mov	r2, r0
     e60:	460b      	mov	r3, r1
     e62:	4630      	mov	r0, r6
     e64:	4639      	mov	r1, r7
     e66:	f7ff f94f 	bl	108 <__aeabi_dsub>
     e6a:	4b42      	ldr	r3, [pc, #264]	; (f74 <main+0x284>)
     e6c:	2200      	movs	r2, #0
     e6e:	f7ff fb03 	bl	478 <__aeabi_dmul>
     e72:	f7ff fd9b 	bl	9ac <__aeabi_d2iz>
     e76:	4b40      	ldr	r3, [pc, #256]	; (f78 <main+0x288>)
     e78:	4602      	mov	r2, r0
     e7a:	6018      	str	r0, [r3, #0]
                                    printf("\33[2K\rcredit = %d.%d EUR", intpart, decpart);
     e7c:	4641      	mov	r1, r8
     e7e:	483f      	ldr	r0, [pc, #252]	; (f7c <main+0x28c>)
     e80:	f001 fdc0 	bl	2a04 <printf>
                                    STATE = COINS;
                                    f7 = 0;
     e84:	2300      	movs	r3, #0
                                    k_msleep(SLEEP);
     e86:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = COINS;
     e8a:	f884 b000 	strb.w	fp, [r4]
                                    f7 = 0;
     e8e:	f8c9 3000 	str.w	r3, [r9]
                                    k_msleep(SLEEP);
     e92:	f004 fd25 	bl	58e0 <k_msleep>
                                  }
                                  if(f8 == 1){
     e96:	f8df 8110 	ldr.w	r8, [pc, #272]	; fa8 <main+0x2b8>
     e9a:	f8d8 9000 	ldr.w	r9, [r8]
     e9e:	f1b9 0f01 	cmp.w	r9, #1
     ea2:	d12c      	bne.n	efe <main+0x20e>
                                    credit += 1;
     ea4:	e9d5 0100 	ldrd	r0, r1, [r5]
     ea8:	4b36      	ldr	r3, [pc, #216]	; (f84 <main+0x294>)
     eaa:	2200      	movs	r2, #0
     eac:	f7ff f92e 	bl	10c <__adddf3>
     eb0:	460f      	mov	r7, r1
     eb2:	4606      	mov	r6, r0
     eb4:	e9c5 6700 	strd	r6, r7, [r5]
                                    intpart = (int) credit;
     eb8:	f7ff fd78 	bl	9ac <__aeabi_d2iz>
     ebc:	f8ca 0000 	str.w	r0, [sl]
     ec0:	4605      	mov	r5, r0
                                    decpart = (credit - intpart) * 10;
     ec2:	f7ff fa6f 	bl	3a4 <__aeabi_i2d>
     ec6:	4602      	mov	r2, r0
     ec8:	460b      	mov	r3, r1
     eca:	4630      	mov	r0, r6
     ecc:	4639      	mov	r1, r7
     ece:	f7ff f91b 	bl	108 <__aeabi_dsub>
     ed2:	4b28      	ldr	r3, [pc, #160]	; (f74 <main+0x284>)
     ed4:	2200      	movs	r2, #0
     ed6:	f7ff facf 	bl	478 <__aeabi_dmul>
     eda:	f7ff fd67 	bl	9ac <__aeabi_d2iz>
     ede:	4b26      	ldr	r3, [pc, #152]	; (f78 <main+0x288>)
     ee0:	4602      	mov	r2, r0
     ee2:	6018      	str	r0, [r3, #0]
                                    printf("\33[2K\rcredit = %d.%d EUR", intpart, decpart);
     ee4:	4629      	mov	r1, r5
     ee6:	4825      	ldr	r0, [pc, #148]	; (f7c <main+0x28c>)
     ee8:	f001 fd8c 	bl	2a04 <printf>
                                    STATE = COINS;
                                    f8 = 0;
     eec:	2300      	movs	r3, #0
                                    k_msleep(SLEEP);
     eee:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = COINS;
     ef2:	f884 9000 	strb.w	r9, [r4]
                                    f8 = 0;
     ef6:	f8c8 3000 	str.w	r3, [r8]
                                    k_msleep(SLEEP);
     efa:	f004 fcf1 	bl	58e0 <k_msleep>
                                  } 
                                  if((gpio_pin_get_dt(&button1) > 0) | (gpio_pin_get_dt(&button2) > 0)){
     efe:	4822      	ldr	r0, [pc, #136]	; (f88 <main+0x298>)
     f00:	f004 fcd8 	bl	58b4 <gpio_pin_get_dt>
     f04:	4605      	mov	r5, r0
     f06:	4821      	ldr	r0, [pc, #132]	; (f8c <main+0x29c>)
     f08:	f004 fcd4 	bl	58b4 <gpio_pin_get_dt>
     f0c:	2d00      	cmp	r5, #0
     f0e:	dc01      	bgt.n	f14 <main+0x224>
     f10:	2800      	cmp	r0, #0
     f12:	dd11      	ble.n	f38 <main+0x248>
                                    //printf("\n\nYour credit = %d.%d\n", intpart, decpart);
                                    printf("\n\nProduct: %s - Price: %s EUR",lista[prod],lista[prod+3]);
     f14:	4b1e      	ldr	r3, [pc, #120]	; (f90 <main+0x2a0>)
     f16:	481f      	ldr	r0, [pc, #124]	; (f94 <main+0x2a4>)
     f18:	6819      	ldr	r1, [r3, #0]
     f1a:	2328      	movs	r3, #40	; 0x28
     f1c:	434b      	muls	r3, r1
     f1e:	491e      	ldr	r1, [pc, #120]	; (f98 <main+0x2a8>)
     f20:	f103 0278 	add.w	r2, r3, #120	; 0x78
     f24:	440a      	add	r2, r1
     f26:	4419      	add	r1, r3
     f28:	f001 fd6c 	bl	2a04 <printf>
                                    STATE = LIST;
     f2c:	2302      	movs	r3, #2
                                    k_msleep(SLEEP);
     f2e:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = LIST;
     f32:	7023      	strb	r3, [r4, #0]
                                    k_msleep(SLEEP);
     f34:	f004 fcd4 	bl	58e0 <k_msleep>
                                  }
                                  if(gpio_pin_get_dt(&button4) > 0){
     f38:	4818      	ldr	r0, [pc, #96]	; (f9c <main+0x2ac>)
     f3a:	f004 fcbb 	bl	58b4 <gpio_pin_get_dt>
     f3e:	2800      	cmp	r0, #0
     f40:	f340 80d5 	ble.w	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
                                    STATE = RETURN;
     f44:	2304      	movs	r3, #4
                                      printf("\33[2K\r%s",lista2[k]);
                                      STATE = CHOOSE;
                                      k_msleep(SLEEP);
                                    }
                                    else if(gpio_pin_get_dt(&button3) > 0)
                                      STATE = SELECT;
     f46:	7023      	strb	r3, [r4, #0]
     f48:	e0d1      	b.n	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
     f4a:	bf00      	nop
     f4c:	f3af 8000 	nop.w
     f50:	9999999a 	.word	0x9999999a
     f54:	3fb99999 	.word	0x3fb99999
     f58:	9999999a 	.word	0x9999999a
     f5c:	3fc99999 	.word	0x3fc99999
     f60:	000067bc 	.word	0x000067bc
     f64:	2000054c 	.word	0x2000054c
     f68:	000067c3 	.word	0x000067c3
     f6c:	20000154 	.word	0x20000154
     f70:	200003a0 	.word	0x200003a0
     f74:	40240000 	.word	0x40240000
     f78:	20000538 	.word	0x20000538
     f7c:	000067e3 	.word	0x000067e3
     f80:	3fe00000 	.word	0x3fe00000
     f84:	3ff00000 	.word	0x3ff00000
     f88:	000065d8 	.word	0x000065d8
     f8c:	000065e0 	.word	0x000065e0
     f90:	20000558 	.word	0x20000558
     f94:	000067fb 	.word	0x000067fb
     f98:	20000155 	.word	0x20000155
     f9c:	000065f0 	.word	0x000065f0
     fa0:	2000053c 	.word	0x2000053c
     fa4:	20000540 	.word	0x20000540
     fa8:	20000548 	.word	0x20000548
     fac:	20000550 	.word	0x20000550
     fb0:	20000544 	.word	0x20000544
                                  if((f5 == 1) | (f6 == 1) | (f7 == 1) | (f8 == 1))
     fb4:	4f9c      	ldr	r7, [pc, #624]	; (1228 <CONFIG_FPROTECT_BLOCK_SIZE+0x228>)
     fb6:	4e9d      	ldr	r6, [pc, #628]	; (122c <CONFIG_FPROTECT_BLOCK_SIZE+0x22c>)
     fb8:	683b      	ldr	r3, [r7, #0]
     fba:	6832      	ldr	r2, [r6, #0]
     fbc:	f8df 82d4 	ldr.w	r8, [pc, #724]	; 1294 <CONFIG_FPROTECT_BLOCK_SIZE+0x294>
     fc0:	4d9b      	ldr	r5, [pc, #620]	; (1230 <CONFIG_FPROTECT_BLOCK_SIZE+0x230>)
     fc2:	2a01      	cmp	r2, #1
     fc4:	bf18      	it	ne
     fc6:	2b01      	cmpne	r3, #1
     fc8:	f8d8 2000 	ldr.w	r2, [r8]
     fcc:	bf0c      	ite	eq
     fce:	2301      	moveq	r3, #1
     fd0:	2300      	movne	r3, #0
     fd2:	2a01      	cmp	r2, #1
     fd4:	bf08      	it	eq
     fd6:	f043 0301 	orreq.w	r3, r3, #1
     fda:	b913      	cbnz	r3, fe2 <main+0x2f2>
     fdc:	682b      	ldr	r3, [r5, #0]
     fde:	2b01      	cmp	r3, #1
     fe0:	d10a      	bne.n	ff8 <main+0x308>
                                    printf("\n");
     fe2:	4894      	ldr	r0, [pc, #592]	; (1234 <CONFIG_FPROTECT_BLOCK_SIZE+0x234>)
     fe4:	f001 fd0e 	bl	2a04 <printf>
                                    STATE = COINS;
     fe8:	2301      	movs	r3, #1
     fea:	7023      	strb	r3, [r4, #0]
                                    f5 = 0; f6 = 0; f7 = 0; f8 = 0;
     fec:	2300      	movs	r3, #0
     fee:	603b      	str	r3, [r7, #0]
     ff0:	6033      	str	r3, [r6, #0]
     ff2:	f8c8 3000 	str.w	r3, [r8]
     ff6:	602b      	str	r3, [r5, #0]
                                  if(gpio_pin_get_dt(&button1) > 0){
     ff8:	488f      	ldr	r0, [pc, #572]	; (1238 <CONFIG_FPROTECT_BLOCK_SIZE+0x238>)
     ffa:	f004 fc5b 	bl	58b4 <gpio_pin_get_dt>
     ffe:	2800      	cmp	r0, #0
    1000:	dd17      	ble.n	1032 <CONFIG_FPROTECT_BLOCK_SIZE+0x32>
                                    prod++;
    1002:	4b8e      	ldr	r3, [pc, #568]	; (123c <CONFIG_FPROTECT_BLOCK_SIZE+0x23c>)
                                    printf("\33[2K\rProduct: %s - Preco: %s EUR",lista[prod],lista[prod+3]);
    1004:	488e      	ldr	r0, [pc, #568]	; (1240 <CONFIG_FPROTECT_BLOCK_SIZE+0x240>)
                                    prod++;
    1006:	681a      	ldr	r2, [r3, #0]
    1008:	3201      	adds	r2, #1
                                    if(prod > 2)
    100a:	2a02      	cmp	r2, #2
                                      prod = 0;
    100c:	bfc8      	it	gt
    100e:	2200      	movgt	r2, #0
    1010:	601a      	str	r2, [r3, #0]
                                    printf("\33[2K\rProduct: %s - Preco: %s EUR",lista[prod],lista[prod+3]);
    1012:	6819      	ldr	r1, [r3, #0]
    1014:	2328      	movs	r3, #40	; 0x28
    1016:	434b      	muls	r3, r1
    1018:	498a      	ldr	r1, [pc, #552]	; (1244 <CONFIG_FPROTECT_BLOCK_SIZE+0x244>)
    101a:	f103 0278 	add.w	r2, r3, #120	; 0x78
    101e:	440a      	add	r2, r1
    1020:	4419      	add	r1, r3
    1022:	f001 fcef 	bl	2a04 <printf>
                                    STATE = LIST;
    1026:	2302      	movs	r3, #2
                                    k_msleep(SLEEP);
    1028:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = LIST;
    102c:	7023      	strb	r3, [r4, #0]
                                    k_msleep(SLEEP);
    102e:	f004 fc57 	bl	58e0 <k_msleep>
                                  if(gpio_pin_get_dt(&button2) > 0){
    1032:	4885      	ldr	r0, [pc, #532]	; (1248 <CONFIG_FPROTECT_BLOCK_SIZE+0x248>)
    1034:	f004 fc3e 	bl	58b4 <gpio_pin_get_dt>
    1038:	2800      	cmp	r0, #0
    103a:	dd16      	ble.n	106a <CONFIG_FPROTECT_BLOCK_SIZE+0x6a>
                                    prod--;
    103c:	4b7f      	ldr	r3, [pc, #508]	; (123c <CONFIG_FPROTECT_BLOCK_SIZE+0x23c>)
                                    printf("\33[2K\rProduct: %s - Preco: %s EUR",lista[prod],lista[prod+3]);
    103e:	4880      	ldr	r0, [pc, #512]	; (1240 <CONFIG_FPROTECT_BLOCK_SIZE+0x240>)
                                    prod--;
    1040:	681a      	ldr	r2, [r3, #0]
                                    if(prod < 0)
    1042:	3a01      	subs	r2, #1
                                      prod = 2;
    1044:	bf48      	it	mi
    1046:	2202      	movmi	r2, #2
    1048:	601a      	str	r2, [r3, #0]
                                    printf("\33[2K\rProduct: %s - Preco: %s EUR",lista[prod],lista[prod+3]);
    104a:	6819      	ldr	r1, [r3, #0]
    104c:	2328      	movs	r3, #40	; 0x28
    104e:	434b      	muls	r3, r1
    1050:	497c      	ldr	r1, [pc, #496]	; (1244 <CONFIG_FPROTECT_BLOCK_SIZE+0x244>)
    1052:	f103 0278 	add.w	r2, r3, #120	; 0x78
    1056:	440a      	add	r2, r1
    1058:	4419      	add	r1, r3
    105a:	f001 fcd3 	bl	2a04 <printf>
                                    STATE = LIST;
    105e:	2302      	movs	r3, #2
                                    k_msleep(SLEEP);
    1060:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = LIST;
    1064:	7023      	strb	r3, [r4, #0]
                                    k_msleep(SLEEP);
    1066:	f004 fc3b 	bl	58e0 <k_msleep>
                                  if(gpio_pin_get_dt(&button3) > 0)
    106a:	4878      	ldr	r0, [pc, #480]	; (124c <CONFIG_FPROTECT_BLOCK_SIZE+0x24c>)
    106c:	f004 fc22 	bl	58b4 <gpio_pin_get_dt>
    1070:	2800      	cmp	r0, #0
    1072:	dd2d      	ble.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
                                    if(lista[prod]==lista[0])
    1074:	4d71      	ldr	r5, [pc, #452]	; (123c <CONFIG_FPROTECT_BLOCK_SIZE+0x23c>)
    1076:	682a      	ldr	r2, [r5, #0]
    1078:	2328      	movs	r3, #40	; 0x28
    107a:	4353      	muls	r3, r2
    107c:	d105      	bne.n	108a <CONFIG_FPROTECT_BLOCK_SIZE+0x8a>
                                      k = 0;
    107e:	4a74      	ldr	r2, [pc, #464]	; (1250 <CONFIG_FPROTECT_BLOCK_SIZE+0x250>)
                                      printf("\n%s",lista2[k]);
    1080:	4974      	ldr	r1, [pc, #464]	; (1254 <CONFIG_FPROTECT_BLOCK_SIZE+0x254>)
    1082:	4875      	ldr	r0, [pc, #468]	; (1258 <CONFIG_FPROTECT_BLOCK_SIZE+0x258>)
                                      k = 0;
    1084:	6013      	str	r3, [r2, #0]
                                      printf("\n%s",lista2[k]);
    1086:	f001 fcbd 	bl	2a04 <printf>
                                    if(lista[prod]==lista[1])
    108a:	4e6e      	ldr	r6, [pc, #440]	; (1244 <CONFIG_FPROTECT_BLOCK_SIZE+0x244>)
    108c:	682a      	ldr	r2, [r5, #0]
    108e:	2128      	movs	r1, #40	; 0x28
    1090:	fb01 6202 	mla	r2, r1, r2, r6
    1094:	1871      	adds	r1, r6, r1
    1096:	428a      	cmp	r2, r1
    1098:	d106      	bne.n	10a8 <CONFIG_FPROTECT_BLOCK_SIZE+0xa8>
                                      k = 2;
    109a:	4b6d      	ldr	r3, [pc, #436]	; (1250 <CONFIG_FPROTECT_BLOCK_SIZE+0x250>)
                                      printf("\n%s",lista2[k]);
    109c:	496f      	ldr	r1, [pc, #444]	; (125c <CONFIG_FPROTECT_BLOCK_SIZE+0x25c>)
    109e:	486e      	ldr	r0, [pc, #440]	; (1258 <CONFIG_FPROTECT_BLOCK_SIZE+0x258>)
                                      k = 2;
    10a0:	2202      	movs	r2, #2
    10a2:	601a      	str	r2, [r3, #0]
                                      printf("\n%s",lista2[k]);
    10a4:	f001 fcae 	bl	2a04 <printf>
                                    if(lista[prod]==lista[2])
    10a8:	682b      	ldr	r3, [r5, #0]
    10aa:	2228      	movs	r2, #40	; 0x28
    10ac:	fb02 6303 	mla	r3, r2, r3, r6
    10b0:	4a6b      	ldr	r2, [pc, #428]	; (1260 <CONFIG_FPROTECT_BLOCK_SIZE+0x260>)
    10b2:	4293      	cmp	r3, r2
    10b4:	d106      	bne.n	10c4 <CONFIG_FPROTECT_BLOCK_SIZE+0xc4>
                                      k = 4;
    10b6:	4b66      	ldr	r3, [pc, #408]	; (1250 <CONFIG_FPROTECT_BLOCK_SIZE+0x250>)
                                      printf("\n%s",lista2[k]);
    10b8:	496a      	ldr	r1, [pc, #424]	; (1264 <CONFIG_FPROTECT_BLOCK_SIZE+0x264>)
    10ba:	4867      	ldr	r0, [pc, #412]	; (1258 <CONFIG_FPROTECT_BLOCK_SIZE+0x258>)
                                      k = 4;
    10bc:	2204      	movs	r2, #4
    10be:	601a      	str	r2, [r3, #0]
                                      printf("\n%s",lista2[k]);
    10c0:	f001 fca0 	bl	2a04 <printf>
                                    STATE = CHOOSE;
    10c4:	2305      	movs	r3, #5
                                    k_msleep(SLEEP);
    10c6:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = CHOOSE;
    10ca:	7023      	strb	r3, [r4, #0]
                                    k_msleep(SLEEP);
    10cc:	f004 fc08 	bl	58e0 <k_msleep>
                                  if(gpio_pin_get_dt(&button4) > 0 && credit > 0){
    10d0:	4865      	ldr	r0, [pc, #404]	; (1268 <CONFIG_FPROTECT_BLOCK_SIZE+0x268>)
    10d2:	f004 fbef 	bl	58b4 <gpio_pin_get_dt>
    10d6:	2800      	cmp	r0, #0
    10d8:	dd09      	ble.n	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
    10da:	4964      	ldr	r1, [pc, #400]	; (126c <CONFIG_FPROTECT_BLOCK_SIZE+0x26c>)
    10dc:	2200      	movs	r2, #0
    10de:	e9d1 0100 	ldrd	r0, r1, [r1]
    10e2:	2300      	movs	r3, #0
    10e4:	f7ff fc58 	bl	998 <__aeabi_dcmpgt>
    10e8:	2800      	cmp	r0, #0
    10ea:	f47f af2b 	bne.w	f44 <main+0x254>
                                  }
                                  break;
                        }

			k_msleep(SLEEP_TIME_MS);
    10ee:	2001      	movs	r0, #1
    10f0:	f004 fbf6 	bl	58e0 <k_msleep>
                        switch(STATE){
    10f4:	e609      	b.n	d0a <main+0x1a>
                                  if(credit - prices[prod] < 0)
    10f6:	f8df 8174 	ldr.w	r8, [pc, #372]	; 126c <CONFIG_FPROTECT_BLOCK_SIZE+0x26c>
    10fa:	4e50      	ldr	r6, [pc, #320]	; (123c <CONFIG_FPROTECT_BLOCK_SIZE+0x23c>)
    10fc:	4d5c      	ldr	r5, [pc, #368]	; (1270 <CONFIG_FPROTECT_BLOCK_SIZE+0x270>)
    10fe:	6837      	ldr	r7, [r6, #0]
    1100:	f8df 9188 	ldr.w	r9, [pc, #392]	; 128c <CONFIG_FPROTECT_BLOCK_SIZE+0x28c>
    1104:	e9d8 2300 	ldrd	r2, r3, [r8]
    1108:	e9cd 2302 	strd	r2, r3, [sp, #8]
    110c:	eb05 03c7 	add.w	r3, r5, r7, lsl #3
    1110:	e9d3 ab00 	ldrd	sl, fp, [r3]
    1114:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1118:	4652      	mov	r2, sl
    111a:	465b      	mov	r3, fp
    111c:	f7fe fff4 	bl	108 <__aeabi_dsub>
    1120:	2200      	movs	r2, #0
    1122:	2300      	movs	r3, #0
    1124:	f7ff fc1a 	bl	95c <__aeabi_dcmplt>
    1128:	b330      	cbz	r0, 1178 <CONFIG_FPROTECT_BLOCK_SIZE+0x178>
                                    need = prices[prod] - credit;
    112a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    112e:	4650      	mov	r0, sl
    1130:	4659      	mov	r1, fp
    1132:	f7fe ffe9 	bl	108 <__aeabi_dsub>
    1136:	4b4f      	ldr	r3, [pc, #316]	; (1274 <CONFIG_FPROTECT_BLOCK_SIZE+0x274>)
    1138:	460f      	mov	r7, r1
    113a:	4606      	mov	r6, r0
    113c:	e9c3 6700 	strd	r6, r7, [r3]
                                    int intpart2 = (int) need;
    1140:	f7ff fc34 	bl	9ac <__aeabi_d2iz>
    1144:	4605      	mov	r5, r0
                                    int decpart2 = (need - intpart2) * 10;
    1146:	f7ff f92d 	bl	3a4 <__aeabi_i2d>
    114a:	4602      	mov	r2, r0
    114c:	460b      	mov	r3, r1
    114e:	4630      	mov	r0, r6
    1150:	4639      	mov	r1, r7
    1152:	f7fe ffd9 	bl	108 <__aeabi_dsub>
    1156:	4b48      	ldr	r3, [pc, #288]	; (1278 <CONFIG_FPROTECT_BLOCK_SIZE+0x278>)
    1158:	2200      	movs	r2, #0
    115a:	f7ff f98d 	bl	478 <__aeabi_dmul>
    115e:	f7ff fc25 	bl	9ac <__aeabi_d2iz>
                                    printf("\n\nInsuficient credit: %d.%d\n\nYou need more: %d.%d EUR\n",intpart,decpart,intpart2,decpart2);
    1162:	4946      	ldr	r1, [pc, #280]	; (127c <CONFIG_FPROTECT_BLOCK_SIZE+0x27c>)
    1164:	9000      	str	r0, [sp, #0]
    1166:	f8d9 2000 	ldr.w	r2, [r9]
    116a:	6809      	ldr	r1, [r1, #0]
    116c:	4844      	ldr	r0, [pc, #272]	; (1280 <CONFIG_FPROTECT_BLOCK_SIZE+0x280>)
    116e:	462b      	mov	r3, r5
    1170:	f001 fc48 	bl	2a04 <printf>
                                    STATE = COINS;
    1174:	2301      	movs	r3, #1
    1176:	e028      	b.n	11ca <CONFIG_FPROTECT_BLOCK_SIZE+0x1ca>
                                    printf("\n\n%s selected\n",lista[prod]);
    1178:	4b32      	ldr	r3, [pc, #200]	; (1244 <CONFIG_FPROTECT_BLOCK_SIZE+0x244>)
    117a:	4842      	ldr	r0, [pc, #264]	; (1284 <CONFIG_FPROTECT_BLOCK_SIZE+0x284>)
    117c:	2128      	movs	r1, #40	; 0x28
    117e:	fb01 3107 	mla	r1, r1, r7, r3
    1182:	f001 fc3f 	bl	2a04 <printf>
                                    credit = credit - prices[prod];
    1186:	6833      	ldr	r3, [r6, #0]
    1188:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
    118c:	e9d5 2300 	ldrd	r2, r3, [r5]
    1190:	e9d8 0100 	ldrd	r0, r1, [r8]
    1194:	f7fe ffb8 	bl	108 <__aeabi_dsub>
    1198:	460f      	mov	r7, r1
    119a:	4606      	mov	r6, r0
    119c:	e9c8 6700 	strd	r6, r7, [r8]
                                    intpart = (int) credit;
    11a0:	f7ff fc04 	bl	9ac <__aeabi_d2iz>
    11a4:	4b35      	ldr	r3, [pc, #212]	; (127c <CONFIG_FPROTECT_BLOCK_SIZE+0x27c>)
    11a6:	6018      	str	r0, [r3, #0]
                                    decpart = (credit - intpart) * 10;
    11a8:	f7ff f8fc 	bl	3a4 <__aeabi_i2d>
    11ac:	4602      	mov	r2, r0
    11ae:	460b      	mov	r3, r1
    11b0:	4630      	mov	r0, r6
    11b2:	4639      	mov	r1, r7
    11b4:	f7fe ffa8 	bl	108 <__aeabi_dsub>
    11b8:	4b2f      	ldr	r3, [pc, #188]	; (1278 <CONFIG_FPROTECT_BLOCK_SIZE+0x278>)
    11ba:	2200      	movs	r2, #0
    11bc:	f7ff f95c 	bl	478 <__aeabi_dmul>
    11c0:	f7ff fbf4 	bl	9ac <__aeabi_d2iz>
                                    STATE = RETURN;
    11c4:	2304      	movs	r3, #4
                                    decpart = (credit - intpart) * 10;
    11c6:	f8c9 0000 	str.w	r0, [r9]
                                    k_msleep(SLEEP);
    11ca:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                    STATE = RETURN;
    11ce:	7023      	strb	r3, [r4, #0]
                                    k_msleep(SLEEP);
    11d0:	f004 fb86 	bl	58e0 <k_msleep>
    11d4:	e78b      	b.n	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
                                  if(credit <= 0)
    11d6:	4d25      	ldr	r5, [pc, #148]	; (126c <CONFIG_FPROTECT_BLOCK_SIZE+0x26c>)
    11d8:	2200      	movs	r2, #0
    11da:	e9d5 0100 	ldrd	r0, r1, [r5]
    11de:	2300      	movs	r3, #0
    11e0:	f7ff fbc6 	bl	970 <__aeabi_dcmple>
    11e4:	b158      	cbz	r0, 11fe <CONFIG_FPROTECT_BLOCK_SIZE+0x1fe>
                                    credit = 0;
    11e6:	2300      	movs	r3, #0
    11e8:	2200      	movs	r2, #0
                                    printf("\nNo credit to return\n\n");
    11ea:	4827      	ldr	r0, [pc, #156]	; (1288 <CONFIG_FPROTECT_BLOCK_SIZE+0x288>)
                                    credit = 0;
    11ec:	e9c5 2300 	strd	r2, r3, [r5]
                                    printf("\nNo credit to return\n\n");
    11f0:	f001 fc08 	bl	2a04 <printf>
                                    k_msleep(200);
    11f4:	20c8      	movs	r0, #200	; 0xc8
    11f6:	f004 fb73 	bl	58e0 <k_msleep>
                                    STATE = COINS;
    11fa:	2301      	movs	r3, #1
    11fc:	7023      	strb	r3, [r4, #0]
                                  if(credit > 0){
    11fe:	e9d5 0100 	ldrd	r0, r1, [r5]
    1202:	2200      	movs	r2, #0
    1204:	2300      	movs	r3, #0
    1206:	f7ff fbc7 	bl	998 <__aeabi_dcmpgt>
    120a:	2800      	cmp	r0, #0
    120c:	f43f af6f 	beq.w	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
                                    printf("\nCredit returned: %d.%d EUR\n\n",intpart,decpart);
    1210:	4b1e      	ldr	r3, [pc, #120]	; (128c <CONFIG_FPROTECT_BLOCK_SIZE+0x28c>)
    1212:	481f      	ldr	r0, [pc, #124]	; (1290 <CONFIG_FPROTECT_BLOCK_SIZE+0x290>)
    1214:	681a      	ldr	r2, [r3, #0]
    1216:	4b19      	ldr	r3, [pc, #100]	; (127c <CONFIG_FPROTECT_BLOCK_SIZE+0x27c>)
    1218:	6819      	ldr	r1, [r3, #0]
    121a:	f001 fbf3 	bl	2a04 <printf>
                                    credit = 0;
    121e:	2200      	movs	r2, #0
    1220:	2300      	movs	r3, #0
    1222:	e9c5 2300 	strd	r2, r3, [r5]
    1226:	e7a5      	b.n	1174 <CONFIG_FPROTECT_BLOCK_SIZE+0x174>
    1228:	2000053c 	.word	0x2000053c
    122c:	20000540 	.word	0x20000540
    1230:	20000548 	.word	0x20000548
    1234:	000068b7 	.word	0x000068b7
    1238:	000065d8 	.word	0x000065d8
    123c:	20000558 	.word	0x20000558
    1240:	00006819 	.word	0x00006819
    1244:	20000155 	.word	0x20000155
    1248:	000065e0 	.word	0x000065e0
    124c:	000065e8 	.word	0x000065e8
    1250:	20000554 	.word	0x20000554
    1254:	20000245 	.word	0x20000245
    1258:	0000683a 	.word	0x0000683a
    125c:	20000295 	.word	0x20000295
    1260:	200001a5 	.word	0x200001a5
    1264:	200002e5 	.word	0x200002e5
    1268:	000065f0 	.word	0x000065f0
    126c:	200003a0 	.word	0x200003a0
    1270:	20000000 	.word	0x20000000
    1274:	200003a8 	.word	0x200003a8
    1278:	40240000 	.word	0x40240000
    127c:	20000550 	.word	0x20000550
    1280:	0000683e 	.word	0x0000683e
    1284:	00006875 	.word	0x00006875
    1288:	00006884 	.word	0x00006884
    128c:	20000538 	.word	0x20000538
    1290:	0000689b 	.word	0x0000689b
    1294:	20000544 	.word	0x20000544
                                  if(lista[prod] == lista[0])
    1298:	4e44      	ldr	r6, [pc, #272]	; (13ac <CONFIG_FPROTECT_BLOCK_SIZE+0x3ac>)
    129a:	6833      	ldr	r3, [r6, #0]
    129c:	2228      	movs	r2, #40	; 0x28
    129e:	435a      	muls	r2, r3
    12a0:	d11f      	bne.n	12e2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e2>
                                    if((gpio_pin_get_dt(&button1) > 0) | (gpio_pin_get_dt(&button2) > 0))
    12a2:	4843      	ldr	r0, [pc, #268]	; (13b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b0>)
    12a4:	f004 fb06 	bl	58b4 <gpio_pin_get_dt>
    12a8:	4605      	mov	r5, r0
    12aa:	4842      	ldr	r0, [pc, #264]	; (13b4 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b4>)
    12ac:	f004 fb02 	bl	58b4 <gpio_pin_get_dt>
    12b0:	2d00      	cmp	r5, #0
    12b2:	dc01      	bgt.n	12b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2b8>
    12b4:	2800      	cmp	r0, #0
    12b6:	dd60      	ble.n	137a <CONFIG_FPROTECT_BLOCK_SIZE+0x37a>
                                      k++;
    12b8:	4b3f      	ldr	r3, [pc, #252]	; (13b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b8>)
                                      printf("\33[2K\r%s",lista2[k]);
    12ba:	4840      	ldr	r0, [pc, #256]	; (13bc <CONFIG_FPROTECT_BLOCK_SIZE+0x3bc>)
                                      k++;
    12bc:	681a      	ldr	r2, [r3, #0]
    12be:	3201      	adds	r2, #1
                                      if(k > 1)
    12c0:	2a01      	cmp	r2, #1
                                        k = 0;
    12c2:	bfc8      	it	gt
    12c4:	2200      	movgt	r2, #0
    12c6:	601a      	str	r2, [r3, #0]
                                      printf("\33[2K\r%s",lista2[k]);
    12c8:	681a      	ldr	r2, [r3, #0]
    12ca:	4b3d      	ldr	r3, [pc, #244]	; (13c0 <CONFIG_FPROTECT_BLOCK_SIZE+0x3c0>)
    12cc:	2128      	movs	r1, #40	; 0x28
    12ce:	fb01 3102 	mla	r1, r1, r2, r3
    12d2:	f001 fb97 	bl	2a04 <printf>
                                      STATE = CHOOSE;
    12d6:	2305      	movs	r3, #5
                                      k_msleep(SLEEP);
    12d8:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                      STATE = CHOOSE;
    12dc:	7023      	strb	r3, [r4, #0]
                                      k_msleep(SLEEP);
    12de:	f004 faff 	bl	58e0 <k_msleep>
                                  if(lista[prod] == lista[1])
    12e2:	4d38      	ldr	r5, [pc, #224]	; (13c4 <CONFIG_FPROTECT_BLOCK_SIZE+0x3c4>)
    12e4:	6833      	ldr	r3, [r6, #0]
    12e6:	2228      	movs	r2, #40	; 0x28
    12e8:	fb02 5303 	mla	r3, r2, r3, r5
    12ec:	18aa      	adds	r2, r5, r2
    12ee:	4293      	cmp	r3, r2
    12f0:	d11f      	bne.n	1332 <CONFIG_FPROTECT_BLOCK_SIZE+0x332>
                                    if((gpio_pin_get_dt(&button1) > 0) | (gpio_pin_get_dt(&button2) > 0))
    12f2:	482f      	ldr	r0, [pc, #188]	; (13b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b0>)
    12f4:	f004 fade 	bl	58b4 <gpio_pin_get_dt>
    12f8:	4607      	mov	r7, r0
    12fa:	482e      	ldr	r0, [pc, #184]	; (13b4 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b4>)
    12fc:	f004 fada 	bl	58b4 <gpio_pin_get_dt>
    1300:	2f00      	cmp	r7, #0
    1302:	dc01      	bgt.n	1308 <CONFIG_FPROTECT_BLOCK_SIZE+0x308>
    1304:	2800      	cmp	r0, #0
    1306:	dd40      	ble.n	138a <CONFIG_FPROTECT_BLOCK_SIZE+0x38a>
                                      k++;
    1308:	4b2b      	ldr	r3, [pc, #172]	; (13b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b8>)
                                      printf("\33[2K\r%s",lista2[k]);
    130a:	482c      	ldr	r0, [pc, #176]	; (13bc <CONFIG_FPROTECT_BLOCK_SIZE+0x3bc>)
                                      k++;
    130c:	681a      	ldr	r2, [r3, #0]
    130e:	3201      	adds	r2, #1
                                      if(k > 3)
    1310:	2a03      	cmp	r2, #3
                                        k = 2;
    1312:	bfc8      	it	gt
    1314:	2202      	movgt	r2, #2
    1316:	601a      	str	r2, [r3, #0]
                                      printf("\33[2K\r%s",lista2[k]);
    1318:	681a      	ldr	r2, [r3, #0]
    131a:	4b29      	ldr	r3, [pc, #164]	; (13c0 <CONFIG_FPROTECT_BLOCK_SIZE+0x3c0>)
    131c:	2128      	movs	r1, #40	; 0x28
    131e:	fb01 3102 	mla	r1, r1, r2, r3
    1322:	f001 fb6f 	bl	2a04 <printf>
                                      STATE = CHOOSE;
    1326:	2305      	movs	r3, #5
                                      k_msleep(SLEEP);
    1328:	f44f 7096 	mov.w	r0, #300	; 0x12c
                                      STATE = CHOOSE;
    132c:	7023      	strb	r3, [r4, #0]
                                      k_msleep(SLEEP);
    132e:	f004 fad7 	bl	58e0 <k_msleep>
                                  if(lista[prod] == lista[2])
    1332:	6833      	ldr	r3, [r6, #0]
    1334:	2228      	movs	r2, #40	; 0x28
    1336:	fb02 5503 	mla	r5, r2, r3, r5
    133a:	4b23      	ldr	r3, [pc, #140]	; (13c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3c8>)
    133c:	429d      	cmp	r5, r3
    133e:	f47f aed6 	bne.w	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
                                    if((gpio_pin_get_dt(&button1) > 0) | (gpio_pin_get_dt(&button2) > 0))
    1342:	481b      	ldr	r0, [pc, #108]	; (13b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b0>)
    1344:	f004 fab6 	bl	58b4 <gpio_pin_get_dt>
    1348:	4605      	mov	r5, r0
    134a:	481a      	ldr	r0, [pc, #104]	; (13b4 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b4>)
    134c:	f004 fab2 	bl	58b4 <gpio_pin_get_dt>
    1350:	2d00      	cmp	r5, #0
    1352:	dc01      	bgt.n	1358 <CONFIG_FPROTECT_BLOCK_SIZE+0x358>
    1354:	2800      	cmp	r0, #0
    1356:	dd20      	ble.n	139a <CONFIG_FPROTECT_BLOCK_SIZE+0x39a>
                                      k++;
    1358:	4b17      	ldr	r3, [pc, #92]	; (13b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x3b8>)
                                      printf("\33[2K\r%s",lista2[k]);
    135a:	4818      	ldr	r0, [pc, #96]	; (13bc <CONFIG_FPROTECT_BLOCK_SIZE+0x3bc>)
                                      k++;
    135c:	681a      	ldr	r2, [r3, #0]
    135e:	3201      	adds	r2, #1
                                      if(k > 5)
    1360:	2a05      	cmp	r2, #5
                                        k = 4;
    1362:	bfc8      	it	gt
    1364:	2204      	movgt	r2, #4
    1366:	601a      	str	r2, [r3, #0]
                                      printf("\33[2K\r%s",lista2[k]);
    1368:	681a      	ldr	r2, [r3, #0]
    136a:	4b15      	ldr	r3, [pc, #84]	; (13c0 <CONFIG_FPROTECT_BLOCK_SIZE+0x3c0>)
    136c:	2128      	movs	r1, #40	; 0x28
    136e:	fb01 3102 	mla	r1, r1, r2, r3
    1372:	f001 fb47 	bl	2a04 <printf>
                                      STATE = CHOOSE;
    1376:	2305      	movs	r3, #5
    1378:	e727      	b.n	11ca <CONFIG_FPROTECT_BLOCK_SIZE+0x1ca>
                                    else if(gpio_pin_get_dt(&button3) > 0)
    137a:	4814      	ldr	r0, [pc, #80]	; (13cc <CONFIG_FPROTECT_BLOCK_SIZE+0x3cc>)
    137c:	f004 fa9a 	bl	58b4 <gpio_pin_get_dt>
    1380:	2800      	cmp	r0, #0
                                      STATE = SELECT;
    1382:	bfc4      	itt	gt
    1384:	2303      	movgt	r3, #3
    1386:	7023      	strbgt	r3, [r4, #0]
    1388:	e7ab      	b.n	12e2 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e2>
                                    else if(gpio_pin_get_dt(&button3) > 0)
    138a:	4810      	ldr	r0, [pc, #64]	; (13cc <CONFIG_FPROTECT_BLOCK_SIZE+0x3cc>)
    138c:	f004 fa92 	bl	58b4 <gpio_pin_get_dt>
    1390:	2800      	cmp	r0, #0
                                      STATE = SELECT;
    1392:	bfc4      	itt	gt
    1394:	2303      	movgt	r3, #3
    1396:	7023      	strbgt	r3, [r4, #0]
    1398:	e7cb      	b.n	1332 <CONFIG_FPROTECT_BLOCK_SIZE+0x332>
                                    else if(gpio_pin_get_dt(&button3) > 0)
    139a:	480c      	ldr	r0, [pc, #48]	; (13cc <CONFIG_FPROTECT_BLOCK_SIZE+0x3cc>)
    139c:	f004 fa8a 	bl	58b4 <gpio_pin_get_dt>
    13a0:	2800      	cmp	r0, #0
    13a2:	f77f aea4 	ble.w	10ee <CONFIG_FPROTECT_BLOCK_SIZE+0xee>
                                      STATE = SELECT;
    13a6:	2303      	movs	r3, #3
    13a8:	e5cd      	b.n	f46 <main+0x256>
    13aa:	bf00      	nop
    13ac:	20000558 	.word	0x20000558
    13b0:	000065d8 	.word	0x000065d8
    13b4:	000065e0 	.word	0x000065e0
    13b8:	20000554 	.word	0x20000554
    13bc:	000068b9 	.word	0x000068b9
    13c0:	20000245 	.word	0x20000245
    13c4:	20000155 	.word	0x20000155
    13c8:	200001a5 	.word	0x200001a5
    13cc:	000065e8 	.word	0x000065e8

000013d0 <button5_pressed>:
    f5 = 1;
    13d0:	4b01      	ldr	r3, [pc, #4]	; (13d8 <button5_pressed+0x8>)
    13d2:	2201      	movs	r2, #1
    13d4:	601a      	str	r2, [r3, #0]
}
    13d6:	4770      	bx	lr
    13d8:	2000053c 	.word	0x2000053c

000013dc <button6_pressed>:
    f6 = 1;
    13dc:	4b01      	ldr	r3, [pc, #4]	; (13e4 <button6_pressed+0x8>)
    13de:	2201      	movs	r2, #1
    13e0:	601a      	str	r2, [r3, #0]
}
    13e2:	4770      	bx	lr
    13e4:	20000540 	.word	0x20000540

000013e8 <button7_pressed>:
    f7 = 1;
    13e8:	4b01      	ldr	r3, [pc, #4]	; (13f0 <button7_pressed+0x8>)
    13ea:	2201      	movs	r2, #1
    13ec:	601a      	str	r2, [r3, #0]
}
    13ee:	4770      	bx	lr
    13f0:	20000544 	.word	0x20000544

000013f4 <button8_pressed>:
    f8 = 1;
    13f4:	4b01      	ldr	r3, [pc, #4]	; (13fc <button8_pressed+0x8>)
    13f6:	2201      	movs	r2, #1
    13f8:	601a      	str	r2, [r3, #0]
}
    13fa:	4770      	bx	lr
    13fc:	20000548 	.word	0x20000548

00001400 <conf_buttons>:
		}
}

void conf_buttons()
{
    1400:	b510      	push	{r4, lr}
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&port, *(uintptr_t *)&pin, *(uintptr_t *)&flags, K_SYSCALL_GPIO_PIN_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_configure(port, pin, flags);
    1402:	4c4f      	ldr	r4, [pc, #316]	; (1540 <conf_buttons+0x140>)
    1404:	f240 1211 	movw	r2, #273	; 0x111
    1408:	210b      	movs	r1, #11
    140a:	4620      	mov	r0, r4
    140c:	f004 fa30 	bl	5870 <z_impl_gpio_pin_configure>

	int ret;

        // button 1
	ret = gpio_pin_configure_dt(&button1, GPIO_INPUT);
	ret = gpio_pin_interrupt_configure_dt(&button1, GPIO_INT_EDGE_TO_ACTIVE);
    1410:	484c      	ldr	r0, [pc, #304]	; (1544 <conf_buttons+0x144>)
    1412:	f004 fa7b 	bl	590c <gpio_pin_interrupt_configure_dt.constprop.0>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
    1416:	494c      	ldr	r1, [pc, #304]	; (1548 <conf_buttons+0x148>)
    1418:	4b4c      	ldr	r3, [pc, #304]	; (154c <conf_buttons+0x14c>)
    141a:	604b      	str	r3, [r1, #4]

	gpio_init_callback(&button1_cb_data, button1_pressed, BIT(button1.pin));
	gpio_add_callback(button1.port, &button1_cb_data);
    141c:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
    141e:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1422:	608b      	str	r3, [r1, #8]
    1424:	f004 fa3e 	bl	58a4 <gpio_add_callback>
    1428:	f240 1211 	movw	r2, #273	; 0x111
    142c:	210c      	movs	r1, #12
    142e:	4620      	mov	r0, r4
    1430:	f004 fa1e 	bl	5870 <z_impl_gpio_pin_configure>

        // button 2
        ret = gpio_pin_configure_dt(&button2, GPIO_INPUT);
	ret = gpio_pin_interrupt_configure_dt(&button2, GPIO_INT_EDGE_TO_ACTIVE);
    1434:	4846      	ldr	r0, [pc, #280]	; (1550 <conf_buttons+0x150>)
    1436:	f004 fa69 	bl	590c <gpio_pin_interrupt_configure_dt.constprop.0>
	callback->handler = handler;
    143a:	4946      	ldr	r1, [pc, #280]	; (1554 <conf_buttons+0x154>)
    143c:	4b46      	ldr	r3, [pc, #280]	; (1558 <conf_buttons+0x158>)
    143e:	604b      	str	r3, [r1, #4]

	gpio_init_callback(&button2_cb_data, button2_pressed, BIT(button2.pin));
	gpio_add_callback(button2.port, &button2_cb_data);
    1440:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
    1442:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    1446:	608b      	str	r3, [r1, #8]
    1448:	f004 fa2c 	bl	58a4 <gpio_add_callback>
    144c:	f240 1211 	movw	r2, #273	; 0x111
    1450:	2118      	movs	r1, #24
    1452:	4620      	mov	r0, r4
    1454:	f004 fa0c 	bl	5870 <z_impl_gpio_pin_configure>

        // button 3
        ret = gpio_pin_configure_dt(&button3, GPIO_INPUT);
	ret = gpio_pin_interrupt_configure_dt(&button3, GPIO_INT_EDGE_TO_ACTIVE);
    1458:	4840      	ldr	r0, [pc, #256]	; (155c <conf_buttons+0x15c>)
    145a:	f004 fa57 	bl	590c <gpio_pin_interrupt_configure_dt.constprop.0>
	callback->handler = handler;
    145e:	4940      	ldr	r1, [pc, #256]	; (1560 <conf_buttons+0x160>)
    1460:	4b40      	ldr	r3, [pc, #256]	; (1564 <conf_buttons+0x164>)
    1462:	604b      	str	r3, [r1, #4]

	gpio_init_callback(&button3_cb_data, button3_pressed, BIT(button3.pin));
	gpio_add_callback(button3.port, &button3_cb_data);
    1464:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
    1466:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    146a:	608b      	str	r3, [r1, #8]
    146c:	f004 fa1a 	bl	58a4 <gpio_add_callback>
    1470:	f240 1211 	movw	r2, #273	; 0x111
    1474:	2119      	movs	r1, #25
    1476:	4620      	mov	r0, r4
    1478:	f004 f9fa 	bl	5870 <z_impl_gpio_pin_configure>

        // button 4
        ret = gpio_pin_configure_dt(&button4, GPIO_INPUT);
	ret = gpio_pin_interrupt_configure_dt(&button4, GPIO_INT_EDGE_TO_ACTIVE);
    147c:	483a      	ldr	r0, [pc, #232]	; (1568 <conf_buttons+0x168>)
    147e:	f004 fa45 	bl	590c <gpio_pin_interrupt_configure_dt.constprop.0>
	callback->handler = handler;
    1482:	493a      	ldr	r1, [pc, #232]	; (156c <conf_buttons+0x16c>)
    1484:	4b3a      	ldr	r3, [pc, #232]	; (1570 <conf_buttons+0x170>)
    1486:	604b      	str	r3, [r1, #4]

	gpio_init_callback(&button4_cb_data, button4_pressed, BIT(button4.pin));
	gpio_add_callback(button4.port, &button4_cb_data);
    1488:	4620      	mov	r0, r4

        // button 5
	ret = gpio_pin_configure(gpio0_dev, SW4_NODE, GPIO_INPUT | GPIO_PULL_UP);
    148a:	4c3a      	ldr	r4, [pc, #232]	; (1574 <conf_buttons+0x174>)
	callback->pin_mask = pin_mask;
    148c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    1490:	608b      	str	r3, [r1, #8]
	gpio_add_callback(button4.port, &button4_cb_data);
    1492:	f004 fa07 	bl	58a4 <gpio_add_callback>
	ret = gpio_pin_configure(gpio0_dev, SW4_NODE, GPIO_INPUT | GPIO_PULL_UP);
    1496:	6820      	ldr	r0, [r4, #0]
    1498:	f44f 7288 	mov.w	r2, #272	; 0x110
    149c:	2103      	movs	r1, #3
    149e:	f004 f9e7 	bl	5870 <z_impl_gpio_pin_configure>
        ret = gpio_pin_interrupt_configure(gpio0_dev, SW4_NODE, GPIO_INT_EDGE_TO_INACTIVE);
    14a2:	6820      	ldr	r0, [r4, #0]
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
    14a4:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
    14a8:	2103      	movs	r1, #3
    14aa:	f004 f9cd 	bl	5848 <z_impl_gpio_pin_interrupt_configure>
	callback->handler = handler;
    14ae:	4932      	ldr	r1, [pc, #200]	; (1578 <conf_buttons+0x178>)
    14b0:	4b32      	ldr	r3, [pc, #200]	; (157c <conf_buttons+0x17c>)
    14b2:	604b      	str	r3, [r1, #4]

        gpio_init_callback(&button5_cb_data, button5_pressed, BIT(SW4_NODE));
        gpio_add_callback(gpio0_dev, &button5_cb_data);
    14b4:	6820      	ldr	r0, [r4, #0]
	callback->pin_mask = pin_mask;
    14b6:	2308      	movs	r3, #8
    14b8:	608b      	str	r3, [r1, #8]
    14ba:	f004 f9f3 	bl	58a4 <gpio_add_callback>

        // button 6
	ret = gpio_pin_configure(gpio0_dev, SW5_NODE, GPIO_INPUT | GPIO_PULL_UP);
    14be:	6820      	ldr	r0, [r4, #0]
	return z_impl_gpio_pin_configure(port, pin, flags);
    14c0:	f44f 7288 	mov.w	r2, #272	; 0x110
    14c4:	2104      	movs	r1, #4
    14c6:	f004 f9d3 	bl	5870 <z_impl_gpio_pin_configure>
        ret = gpio_pin_interrupt_configure(gpio0_dev, SW5_NODE, GPIO_INT_EDGE_TO_INACTIVE);
    14ca:	6820      	ldr	r0, [r4, #0]
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
    14cc:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
    14d0:	2104      	movs	r1, #4
    14d2:	f004 f9b9 	bl	5848 <z_impl_gpio_pin_interrupt_configure>
	callback->handler = handler;
    14d6:	492a      	ldr	r1, [pc, #168]	; (1580 <conf_buttons+0x180>)
    14d8:	4b2a      	ldr	r3, [pc, #168]	; (1584 <conf_buttons+0x184>)
    14da:	604b      	str	r3, [r1, #4]

        gpio_init_callback(&button6_cb_data, button6_pressed, BIT(SW5_NODE));
        gpio_add_callback(gpio0_dev, &button6_cb_data);
    14dc:	6820      	ldr	r0, [r4, #0]
	callback->pin_mask = pin_mask;
    14de:	2310      	movs	r3, #16
    14e0:	608b      	str	r3, [r1, #8]
    14e2:	f004 f9df 	bl	58a4 <gpio_add_callback>

        // button 7
	ret = gpio_pin_configure(gpio0_dev, SW6_NODE, GPIO_INPUT | GPIO_PULL_UP);
    14e6:	6820      	ldr	r0, [r4, #0]
	return z_impl_gpio_pin_configure(port, pin, flags);
    14e8:	f44f 7288 	mov.w	r2, #272	; 0x110
    14ec:	211c      	movs	r1, #28
    14ee:	f004 f9bf 	bl	5870 <z_impl_gpio_pin_configure>
        ret = gpio_pin_interrupt_configure(gpio0_dev, SW6_NODE, GPIO_INT_EDGE_TO_INACTIVE);
    14f2:	6820      	ldr	r0, [r4, #0]
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
    14f4:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
    14f8:	211c      	movs	r1, #28
    14fa:	f004 f9a5 	bl	5848 <z_impl_gpio_pin_interrupt_configure>
	callback->handler = handler;
    14fe:	4922      	ldr	r1, [pc, #136]	; (1588 <conf_buttons+0x188>)
    1500:	4b22      	ldr	r3, [pc, #136]	; (158c <conf_buttons+0x18c>)
    1502:	604b      	str	r3, [r1, #4]

        gpio_init_callback(&button7_cb_data, button7_pressed, BIT(SW6_NODE));
        gpio_add_callback(gpio0_dev, &button7_cb_data);
    1504:	6820      	ldr	r0, [r4, #0]
	callback->pin_mask = pin_mask;
    1506:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    150a:	608b      	str	r3, [r1, #8]
    150c:	f004 f9ca 	bl	58a4 <gpio_add_callback>

        // button 8
	ret = gpio_pin_configure(gpio0_dev, SW7_NODE, GPIO_INPUT | GPIO_PULL_UP);
    1510:	6820      	ldr	r0, [r4, #0]
	return z_impl_gpio_pin_configure(port, pin, flags);
    1512:	f44f 7288 	mov.w	r2, #272	; 0x110
    1516:	211d      	movs	r1, #29
    1518:	f004 f9aa 	bl	5870 <z_impl_gpio_pin_configure>
        ret = gpio_pin_interrupt_configure(gpio0_dev, SW7_NODE, GPIO_INT_EDGE_TO_INACTIVE);
    151c:	6820      	ldr	r0, [r4, #0]
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
    151e:	211d      	movs	r1, #29
    1520:	f44f 3270 	mov.w	r2, #245760	; 0x3c000
    1524:	f004 f990 	bl	5848 <z_impl_gpio_pin_interrupt_configure>
	callback->handler = handler;
    1528:	4919      	ldr	r1, [pc, #100]	; (1590 <conf_buttons+0x190>)
    152a:	4b1a      	ldr	r3, [pc, #104]	; (1594 <conf_buttons+0x194>)

        gpio_init_callback(&button8_cb_data, button8_pressed, BIT(SW7_NODE));
        gpio_add_callback(gpio0_dev, &button8_cb_data);
    152c:	6820      	ldr	r0, [r4, #0]
    152e:	604b      	str	r3, [r1, #4]
    1530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	callback->pin_mask = pin_mask;
    1534:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
    1538:	608b      	str	r3, [r1, #8]
        gpio_add_callback(gpio0_dev, &button8_cb_data);
    153a:	f004 b9b3 	b.w	58a4 <gpio_add_callback>
    153e:	bf00      	nop
    1540:	000063c8 	.word	0x000063c8
    1544:	000065d8 	.word	0x000065d8
    1548:	200004d8 	.word	0x200004d8
    154c:	000058df 	.word	0x000058df
    1550:	000065e0 	.word	0x000065e0
    1554:	200004e4 	.word	0x200004e4
    1558:	0000590b 	.word	0x0000590b
    155c:	000065e8 	.word	0x000065e8
    1560:	200004f0 	.word	0x200004f0
    1564:	00005907 	.word	0x00005907
    1568:	000065f0 	.word	0x000065f0
    156c:	200004fc 	.word	0x200004fc
    1570:	00005909 	.word	0x00005909
    1574:	2000054c 	.word	0x2000054c
    1578:	20000508 	.word	0x20000508
    157c:	000013d1 	.word	0x000013d1
    1580:	20000514 	.word	0x20000514
    1584:	000013dd 	.word	0x000013dd
    1588:	20000520 	.word	0x20000520
    158c:	000013e9 	.word	0x000013e9
    1590:	2000052c 	.word	0x2000052c
    1594:	000013f5 	.word	0x000013f5

00001598 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    1598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    159c:	b091      	sub	sp, #68	; 0x44
    159e:	468b      	mov	fp, r1
    15a0:	9002      	str	r0, [sp, #8]
    15a2:	4692      	mov	sl, r2
    15a4:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    15a6:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    15a8:	f89a 0000 	ldrb.w	r0, [sl]
    15ac:	b908      	cbnz	r0, 15b2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    15ae:	4628      	mov	r0, r5
    15b0:	e35e      	b.n	1c70 <cbvprintf+0x6d8>
		if (*fp != '%') {
    15b2:	2825      	cmp	r0, #37	; 0x25
    15b4:	f10a 0701 	add.w	r7, sl, #1
    15b8:	d007      	beq.n	15ca <cbvprintf+0x32>
			OUTC('%');
    15ba:	9b02      	ldr	r3, [sp, #8]
    15bc:	4659      	mov	r1, fp
    15be:	4798      	blx	r3
    15c0:	2800      	cmp	r0, #0
    15c2:	f2c0 8355 	blt.w	1c70 <cbvprintf+0x6d8>
    15c6:	3501      	adds	r5, #1
			break;
    15c8:	e210      	b.n	19ec <cbvprintf+0x454>
		} state = {
    15ca:	2218      	movs	r2, #24
    15cc:	2100      	movs	r1, #0
    15ce:	a80a      	add	r0, sp, #40	; 0x28
    15d0:	f004 fb37 	bl	5c42 <memset>
	if (*sp == '%') {
    15d4:	f89a 3001 	ldrb.w	r3, [sl, #1]
    15d8:	2b25      	cmp	r3, #37	; 0x25
    15da:	d078      	beq.n	16ce <cbvprintf+0x136>
    15dc:	2200      	movs	r2, #0
    15de:	4694      	mov	ip, r2
    15e0:	4616      	mov	r6, r2
    15e2:	4696      	mov	lr, r2
    15e4:	4610      	mov	r0, r2
    15e6:	4639      	mov	r1, r7
		switch (*sp) {
    15e8:	f817 3b01 	ldrb.w	r3, [r7], #1
    15ec:	2b2b      	cmp	r3, #43	; 0x2b
    15ee:	f000 809d 	beq.w	172c <cbvprintf+0x194>
    15f2:	f200 8094 	bhi.w	171e <cbvprintf+0x186>
    15f6:	2b20      	cmp	r3, #32
    15f8:	f000 809b 	beq.w	1732 <cbvprintf+0x19a>
    15fc:	2b23      	cmp	r3, #35	; 0x23
    15fe:	f000 809a 	beq.w	1736 <cbvprintf+0x19e>
    1602:	b128      	cbz	r0, 1610 <cbvprintf+0x78>
    1604:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1608:	f040 0004 	orr.w	r0, r0, #4
    160c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1610:	f1be 0f00 	cmp.w	lr, #0
    1614:	d005      	beq.n	1622 <cbvprintf+0x8a>
    1616:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    161a:	f040 0008 	orr.w	r0, r0, #8
    161e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1622:	b12e      	cbz	r6, 1630 <cbvprintf+0x98>
    1624:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1628:	f040 0010 	orr.w	r0, r0, #16
    162c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1630:	f1bc 0f00 	cmp.w	ip, #0
    1634:	d005      	beq.n	1642 <cbvprintf+0xaa>
    1636:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    163a:	f040 0020 	orr.w	r0, r0, #32
    163e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1642:	b12a      	cbz	r2, 1650 <cbvprintf+0xb8>
    1644:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1648:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    164c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    1650:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1654:	f002 0044 	and.w	r0, r2, #68	; 0x44
    1658:	2844      	cmp	r0, #68	; 0x44
    165a:	d103      	bne.n	1664 <cbvprintf+0xcc>
		conv->flag_zero = false;
    165c:	f36f 1286 	bfc	r2, #6, #1
    1660:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    1664:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1668:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    166a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    166e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1672:	d17b      	bne.n	176c <cbvprintf+0x1d4>
		conv->width_star = true;
    1674:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1678:	f042 0201 	orr.w	r2, r2, #1
    167c:	1c4b      	adds	r3, r1, #1
    167e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    1682:	781a      	ldrb	r2, [r3, #0]
    1684:	2a2e      	cmp	r2, #46	; 0x2e
    1686:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    168a:	bf0c      	ite	eq
    168c:	2101      	moveq	r1, #1
    168e:	2100      	movne	r1, #0
    1690:	f361 0241 	bfi	r2, r1, #1, #1
    1694:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    1698:	d174      	bne.n	1784 <cbvprintf+0x1ec>
	if (*sp == '*') {
    169a:	785a      	ldrb	r2, [r3, #1]
    169c:	2a2a      	cmp	r2, #42	; 0x2a
    169e:	d06a      	beq.n	1776 <cbvprintf+0x1de>
    16a0:	3301      	adds	r3, #1
	size_t val = 0;
    16a2:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    16a4:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    16a6:	4618      	mov	r0, r3
    16a8:	f810 2b01 	ldrb.w	r2, [r0], #1
    16ac:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    16b0:	2f09      	cmp	r7, #9
    16b2:	f240 808e 	bls.w	17d2 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
    16b6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    16ba:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    16bc:	f3c2 0040 	ubfx	r0, r2, #1, #1
    16c0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    16c4:	f361 0241 	bfi	r2, r1, #1, #1
    16c8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    16cc:	e05a      	b.n	1784 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    16ce:	f10a 0702 	add.w	r7, sl, #2
    16d2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    16d6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    16da:	07d9      	lsls	r1, r3, #31
    16dc:	f140 8149 	bpl.w	1972 <cbvprintf+0x3da>
			width = va_arg(ap, int);
    16e0:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    16e4:	f1b9 0f00 	cmp.w	r9, #0
    16e8:	da07      	bge.n	16fa <cbvprintf+0x162>
				conv->flag_dash = true;
    16ea:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    16ee:	f042 0204 	orr.w	r2, r2, #4
    16f2:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    16f6:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    16fa:	075a      	lsls	r2, r3, #29
    16fc:	f140 8142 	bpl.w	1984 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
    1700:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    1704:	f1b8 0f00 	cmp.w	r8, #0
    1708:	f280 8141 	bge.w	198e <cbvprintf+0x3f6>
				conv->prec_present = false;
    170c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1710:	f36f 0341 	bfc	r3, #1, #1
    1714:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    1718:	f04f 38ff 	mov.w	r8, #4294967295
    171c:	e137      	b.n	198e <cbvprintf+0x3f6>
		switch (*sp) {
    171e:	2b2d      	cmp	r3, #45	; 0x2d
    1720:	d00c      	beq.n	173c <cbvprintf+0x1a4>
    1722:	2b30      	cmp	r3, #48	; 0x30
    1724:	f47f af6d 	bne.w	1602 <cbvprintf+0x6a>
			conv->flag_zero = true;
    1728:	2201      	movs	r2, #1
	} while (loop);
    172a:	e75c      	b.n	15e6 <cbvprintf+0x4e>
			conv->flag_plus = true;
    172c:	f04f 0e01 	mov.w	lr, #1
    1730:	e759      	b.n	15e6 <cbvprintf+0x4e>
			conv->flag_space = true;
    1732:	2601      	movs	r6, #1
    1734:	e757      	b.n	15e6 <cbvprintf+0x4e>
			conv->flag_hash = true;
    1736:	f04f 0c01 	mov.w	ip, #1
    173a:	e754      	b.n	15e6 <cbvprintf+0x4e>
		switch (*sp) {
    173c:	2001      	movs	r0, #1
    173e:	e752      	b.n	15e6 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    1740:	fb0c 0202 	mla	r2, ip, r2, r0
    1744:	3a30      	subs	r2, #48	; 0x30
    1746:	4633      	mov	r3, r6
    1748:	461e      	mov	r6, r3
    174a:	f816 0b01 	ldrb.w	r0, [r6], #1
    174e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    1752:	2f09      	cmp	r7, #9
    1754:	d9f4      	bls.n	1740 <cbvprintf+0x1a8>
	if (sp != wp) {
    1756:	4299      	cmp	r1, r3
    1758:	d093      	beq.n	1682 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    175a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    175e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    1760:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    1762:	f362 0141 	bfi	r1, r2, #1, #1
    1766:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    176a:	e78a      	b.n	1682 <cbvprintf+0xea>
    176c:	460b      	mov	r3, r1
	size_t val = 0;
    176e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1770:	f04f 0c0a 	mov.w	ip, #10
    1774:	e7e8      	b.n	1748 <cbvprintf+0x1b0>
		conv->prec_star = true;
    1776:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    177a:	f042 0204 	orr.w	r2, r2, #4
    177e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    1782:	3302      	adds	r3, #2
	switch (*sp) {
    1784:	461f      	mov	r7, r3
    1786:	f817 2b01 	ldrb.w	r2, [r7], #1
    178a:	2a6c      	cmp	r2, #108	; 0x6c
    178c:	d041      	beq.n	1812 <cbvprintf+0x27a>
    178e:	d825      	bhi.n	17dc <cbvprintf+0x244>
    1790:	2a68      	cmp	r2, #104	; 0x68
    1792:	d02b      	beq.n	17ec <cbvprintf+0x254>
    1794:	2a6a      	cmp	r2, #106	; 0x6a
    1796:	d046      	beq.n	1826 <cbvprintf+0x28e>
    1798:	2a4c      	cmp	r2, #76	; 0x4c
    179a:	d04c      	beq.n	1836 <cbvprintf+0x29e>
    179c:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    179e:	f817 2b01 	ldrb.w	r2, [r7], #1
    17a2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    17a6:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    17aa:	2a78      	cmp	r2, #120	; 0x78
    17ac:	f200 80d9 	bhi.w	1962 <cbvprintf+0x3ca>
    17b0:	2a57      	cmp	r2, #87	; 0x57
    17b2:	d84d      	bhi.n	1850 <cbvprintf+0x2b8>
    17b4:	2a41      	cmp	r2, #65	; 0x41
    17b6:	d003      	beq.n	17c0 <cbvprintf+0x228>
    17b8:	3a45      	subs	r2, #69	; 0x45
    17ba:	2a02      	cmp	r2, #2
    17bc:	f200 80d1 	bhi.w	1962 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
    17c0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    17c4:	2204      	movs	r2, #4
    17c6:	f362 0302 	bfi	r3, r2, #0, #3
    17ca:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    17ce:	2301      	movs	r3, #1
			break;
    17d0:	e09e      	b.n	1910 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
    17d2:	fb06 2101 	mla	r1, r6, r1, r2
    17d6:	3930      	subs	r1, #48	; 0x30
    17d8:	4603      	mov	r3, r0
    17da:	e764      	b.n	16a6 <cbvprintf+0x10e>
	switch (*sp) {
    17dc:	2a74      	cmp	r2, #116	; 0x74
    17de:	d026      	beq.n	182e <cbvprintf+0x296>
    17e0:	2a7a      	cmp	r2, #122	; 0x7a
    17e2:	d1db      	bne.n	179c <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    17e4:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    17e8:	2206      	movs	r2, #6
    17ea:	e00d      	b.n	1808 <cbvprintf+0x270>
		if (*++sp == 'h') {
    17ec:	785a      	ldrb	r2, [r3, #1]
    17ee:	2a68      	cmp	r2, #104	; 0x68
    17f0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    17f4:	d106      	bne.n	1804 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
    17f6:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    17f8:	f361 02c6 	bfi	r2, r1, #3, #4
    17fc:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    1800:	1c9f      	adds	r7, r3, #2
    1802:	e7cc      	b.n	179e <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    1804:	4613      	mov	r3, r2
    1806:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    1808:	f362 03c6 	bfi	r3, r2, #3, #4
    180c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    1810:	e7c5      	b.n	179e <cbvprintf+0x206>
		if (*++sp == 'l') {
    1812:	785a      	ldrb	r2, [r3, #1]
    1814:	2a6c      	cmp	r2, #108	; 0x6c
    1816:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    181a:	d101      	bne.n	1820 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
    181c:	2104      	movs	r1, #4
    181e:	e7eb      	b.n	17f8 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
    1820:	4613      	mov	r3, r2
    1822:	2203      	movs	r2, #3
    1824:	e7f0      	b.n	1808 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
    1826:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    182a:	2205      	movs	r2, #5
    182c:	e7ec      	b.n	1808 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
    182e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1832:	2207      	movs	r2, #7
    1834:	e7e8      	b.n	1808 <cbvprintf+0x270>
		conv->unsupported = true;
    1836:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    183a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    183e:	f023 0302 	bic.w	r3, r3, #2
    1842:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1846:	f043 0302 	orr.w	r3, r3, #2
    184a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    184e:	e7a6      	b.n	179e <cbvprintf+0x206>
    1850:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    1854:	2920      	cmp	r1, #32
    1856:	f200 8084 	bhi.w	1962 <cbvprintf+0x3ca>
    185a:	a001      	add	r0, pc, #4	; (adr r0, 1860 <cbvprintf+0x2c8>)
    185c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    1860:	00001925 	.word	0x00001925
    1864:	00001963 	.word	0x00001963
    1868:	00001963 	.word	0x00001963
    186c:	00001963 	.word	0x00001963
    1870:	00001963 	.word	0x00001963
    1874:	00001963 	.word	0x00001963
    1878:	00001963 	.word	0x00001963
    187c:	00001963 	.word	0x00001963
    1880:	00001963 	.word	0x00001963
    1884:	000017c1 	.word	0x000017c1
    1888:	00001963 	.word	0x00001963
    188c:	00001925 	.word	0x00001925
    1890:	000018e5 	.word	0x000018e5
    1894:	000017c1 	.word	0x000017c1
    1898:	000017c1 	.word	0x000017c1
    189c:	000017c1 	.word	0x000017c1
    18a0:	00001963 	.word	0x00001963
    18a4:	000018e5 	.word	0x000018e5
    18a8:	00001963 	.word	0x00001963
    18ac:	00001963 	.word	0x00001963
    18b0:	00001963 	.word	0x00001963
    18b4:	00001963 	.word	0x00001963
    18b8:	0000192d 	.word	0x0000192d
    18bc:	00001925 	.word	0x00001925
    18c0:	00001949 	.word	0x00001949
    18c4:	00001963 	.word	0x00001963
    18c8:	00001963 	.word	0x00001963
    18cc:	00001949 	.word	0x00001949
    18d0:	00001963 	.word	0x00001963
    18d4:	00001925 	.word	0x00001925
    18d8:	00001963 	.word	0x00001963
    18dc:	00001963 	.word	0x00001963
    18e0:	00001925 	.word	0x00001925
		conv->specifier_cat = SPECIFIER_SINT;
    18e4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    18e8:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    18ea:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    18ee:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    18f2:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    18f4:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    18f8:	bf02      	ittt	eq
    18fa:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    18fe:	f041 0101 	orreq.w	r1, r1, #1
    1902:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    1906:	2a63      	cmp	r2, #99	; 0x63
    1908:	d131      	bne.n	196e <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    190a:	3b00      	subs	r3, #0
    190c:	bf18      	it	ne
    190e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    1910:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1914:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1918:	430b      	orrs	r3, r1
    191a:	f363 0241 	bfi	r2, r3, #1, #1
    191e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1922:	e6d8      	b.n	16d6 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    1924:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1928:	2002      	movs	r0, #2
    192a:	e7de      	b.n	18ea <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    192c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1930:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1934:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    1938:	2103      	movs	r1, #3
    193a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    193e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    1940:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1944:	4143      	adcs	r3, r0
    1946:	e7e3      	b.n	1910 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    1948:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    194c:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    194e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1952:	f361 0202 	bfi	r2, r1, #0, #3
    1956:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    195a:	bf14      	ite	ne
    195c:	2301      	movne	r3, #1
    195e:	2300      	moveq	r3, #0
    1960:	e7d6      	b.n	1910 <cbvprintf+0x378>
		conv->invalid = true;
    1962:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1966:	f043 0301 	orr.w	r3, r3, #1
    196a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    196e:	2300      	movs	r3, #0
    1970:	e7ce      	b.n	1910 <cbvprintf+0x378>
		} else if (conv->width_present) {
    1972:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    1976:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1978:	bfb4      	ite	lt
    197a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    197e:	f04f 39ff 	movge.w	r9, #4294967295
    1982:	e6ba      	b.n	16fa <cbvprintf+0x162>
		} else if (conv->prec_present) {
    1984:	079b      	lsls	r3, r3, #30
    1986:	f57f aec7 	bpl.w	1718 <cbvprintf+0x180>
			precision = conv->prec_value;
    198a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    198e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    1992:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    1994:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    1998:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    199c:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    19a0:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    19a2:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    19a6:	d136      	bne.n	1a16 <cbvprintf+0x47e>
			switch (length_mod) {
    19a8:	1ed3      	subs	r3, r2, #3
    19aa:	2b04      	cmp	r3, #4
    19ac:	d820      	bhi.n	19f0 <cbvprintf+0x458>
    19ae:	e8df f003 	tbb	[pc, r3]
    19b2:	0703      	.short	0x0703
    19b4:	1f07      	.short	0x1f07
    19b6:	1f          	.byte	0x1f
    19b7:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    19b8:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
    19bc:	17c1      	asrs	r1, r0, #31
    19be:	e004      	b.n	19ca <cbvprintf+0x432>
					(sint_value_type)va_arg(ap, intmax_t);
    19c0:	3407      	adds	r4, #7
    19c2:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    19c6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
    19ca:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    19ce:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    19d2:	f013 0603 	ands.w	r6, r3, #3
    19d6:	d054      	beq.n	1a82 <cbvprintf+0x4ea>
			OUTS(sp, fp);
    19d8:	9802      	ldr	r0, [sp, #8]
    19da:	463b      	mov	r3, r7
    19dc:	4652      	mov	r2, sl
    19de:	4659      	mov	r1, fp
    19e0:	f003 ffe6 	bl	59b0 <outs>
    19e4:	2800      	cmp	r0, #0
    19e6:	f2c0 8143 	blt.w	1c70 <cbvprintf+0x6d8>
    19ea:	4405      	add	r5, r0
			continue;
    19ec:	46ba      	mov	sl, r7
    19ee:	e5db      	b.n	15a8 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    19f0:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
    19f4:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    19f6:	ea4f 71e0 	mov.w	r1, r0, asr #31
    19fa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    19fe:	d105      	bne.n	1a0c <cbvprintf+0x474>
				value->uint = (unsigned char)value->uint;
    1a00:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1a04:	930a      	str	r3, [sp, #40]	; 0x28
    1a06:	2300      	movs	r3, #0
    1a08:	930b      	str	r3, [sp, #44]	; 0x2c
    1a0a:	e7e0      	b.n	19ce <cbvprintf+0x436>
			} else if (length_mod == LENGTH_H) {
    1a0c:	2a02      	cmp	r2, #2
    1a0e:	d1de      	bne.n	19ce <cbvprintf+0x436>
				value->sint = (short)value->sint;
    1a10:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
    1a14:	e7d2      	b.n	19bc <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1a16:	2b02      	cmp	r3, #2
    1a18:	d123      	bne.n	1a62 <cbvprintf+0x4ca>
			switch (length_mod) {
    1a1a:	1ed3      	subs	r3, r2, #3
    1a1c:	2b04      	cmp	r3, #4
    1a1e:	d813      	bhi.n	1a48 <cbvprintf+0x4b0>
    1a20:	e8df f003 	tbb	[pc, r3]
    1a24:	120a0a03 	.word	0x120a0a03
    1a28:	12          	.byte	0x12
    1a29:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1a2a:	6820      	ldr	r0, [r4, #0]
    1a2c:	900a      	str	r0, [sp, #40]	; 0x28
    1a2e:	2100      	movs	r1, #0
    1a30:	1d23      	adds	r3, r4, #4
    1a32:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1a34:	461c      	mov	r4, r3
    1a36:	e7ca      	b.n	19ce <cbvprintf+0x436>
					(uint_value_type)va_arg(ap,
    1a38:	3407      	adds	r4, #7
    1a3a:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
    1a3e:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    1a42:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
    1a46:	e7f5      	b.n	1a34 <cbvprintf+0x49c>
					(uint_value_type)va_arg(ap, size_t);
    1a48:	f854 3b04 	ldr.w	r3, [r4], #4
    1a4c:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    1a4e:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
    1a50:	f04f 0300 	mov.w	r3, #0
    1a54:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    1a56:	d0d3      	beq.n	1a00 <cbvprintf+0x468>
			} else if (length_mod == LENGTH_H) {
    1a58:	2a02      	cmp	r2, #2
    1a5a:	d1b8      	bne.n	19ce <cbvprintf+0x436>
				value->uint = (unsigned short)value->uint;
    1a5c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    1a60:	e7d0      	b.n	1a04 <cbvprintf+0x46c>
		} else if (specifier_cat == SPECIFIER_FP) {
    1a62:	2b04      	cmp	r3, #4
    1a64:	d107      	bne.n	1a76 <cbvprintf+0x4de>
			if (length_mod == LENGTH_UPPER_L) {
    1a66:	3407      	adds	r4, #7
    1a68:	f024 0407 	bic.w	r4, r4, #7
    1a6c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
    1a70:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    1a74:	e7ab      	b.n	19ce <cbvprintf+0x436>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1a76:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1a78:	bf04      	itt	eq
    1a7a:	f854 3b04 	ldreq.w	r3, [r4], #4
    1a7e:	930a      	streq	r3, [sp, #40]	; 0x28
    1a80:	e7a5      	b.n	19ce <cbvprintf+0x436>
		switch (conv->specifier) {
    1a82:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1a86:	2878      	cmp	r0, #120	; 0x78
    1a88:	d8b0      	bhi.n	19ec <cbvprintf+0x454>
    1a8a:	2862      	cmp	r0, #98	; 0x62
    1a8c:	d822      	bhi.n	1ad4 <cbvprintf+0x53c>
    1a8e:	2825      	cmp	r0, #37	; 0x25
    1a90:	f43f ad93 	beq.w	15ba <cbvprintf+0x22>
    1a94:	2858      	cmp	r0, #88	; 0x58
    1a96:	d1a9      	bne.n	19ec <cbvprintf+0x454>
			bps = encode_uint(value->uint, conv, buf, bpe);
    1a98:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1a9c:	9300      	str	r3, [sp, #0]
    1a9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    1aa2:	ab04      	add	r3, sp, #16
    1aa4:	aa0c      	add	r2, sp, #48	; 0x30
    1aa6:	f003 ff38 	bl	591a <encode_uint>
    1aaa:	4682      	mov	sl, r0
			if (precision >= 0) {
    1aac:	f1b8 0f00 	cmp.w	r8, #0
    1ab0:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    1ab4:	db0c      	blt.n	1ad0 <cbvprintf+0x538>
				conv->flag_zero = false;
    1ab6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    1aba:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    1abe:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    1ac2:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    1ac4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    1ac8:	d902      	bls.n	1ad0 <cbvprintf+0x538>
					conv->pad0_value = precision - (int)len;
    1aca:	eba8 0303 	sub.w	r3, r8, r3
    1ace:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    1ad0:	4680      	mov	r8, r0
    1ad2:	e03d      	b.n	1b50 <cbvprintf+0x5b8>
    1ad4:	3863      	subs	r0, #99	; 0x63
    1ad6:	2815      	cmp	r0, #21
    1ad8:	d888      	bhi.n	19ec <cbvprintf+0x454>
    1ada:	a101      	add	r1, pc, #4	; (adr r1, 1ae0 <cbvprintf+0x548>)
    1adc:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
    1ae0:	00001b61 	.word	0x00001b61
    1ae4:	00001bc5 	.word	0x00001bc5
    1ae8:	000019ed 	.word	0x000019ed
    1aec:	000019ed 	.word	0x000019ed
    1af0:	000019ed 	.word	0x000019ed
    1af4:	000019ed 	.word	0x000019ed
    1af8:	00001bc5 	.word	0x00001bc5
    1afc:	000019ed 	.word	0x000019ed
    1b00:	000019ed 	.word	0x000019ed
    1b04:	000019ed 	.word	0x000019ed
    1b08:	000019ed 	.word	0x000019ed
    1b0c:	00001c23 	.word	0x00001c23
    1b10:	00001bf1 	.word	0x00001bf1
    1b14:	00001bf5 	.word	0x00001bf5
    1b18:	000019ed 	.word	0x000019ed
    1b1c:	000019ed 	.word	0x000019ed
    1b20:	00001b39 	.word	0x00001b39
    1b24:	000019ed 	.word	0x000019ed
    1b28:	00001bf1 	.word	0x00001bf1
    1b2c:	000019ed 	.word	0x000019ed
    1b30:	000019ed 	.word	0x000019ed
    1b34:	00001bf1 	.word	0x00001bf1
			if (precision >= 0) {
    1b38:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1b3c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    1b40:	db0a      	blt.n	1b58 <cbvprintf+0x5c0>
				len = strnlen(bps, precision);
    1b42:	4641      	mov	r1, r8
    1b44:	4650      	mov	r0, sl
    1b46:	f004 f85c 	bl	5c02 <strnlen>
			bpe = bps + len;
    1b4a:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    1b4e:	2600      	movs	r6, #0
		if (bps == NULL) {
    1b50:	f1ba 0f00 	cmp.w	sl, #0
    1b54:	d10c      	bne.n	1b70 <cbvprintf+0x5d8>
    1b56:	e749      	b.n	19ec <cbvprintf+0x454>
				len = strlen(bps);
    1b58:	4650      	mov	r0, sl
    1b5a:	f004 f84b 	bl	5bf4 <strlen>
    1b5e:	e7f4      	b.n	1b4a <cbvprintf+0x5b2>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1b62:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    1b66:	2600      	movs	r6, #0
			bpe = buf + 1;
    1b68:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
    1b6c:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    1b70:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    1b74:	b106      	cbz	r6, 1b78 <cbvprintf+0x5e0>
			nj_len += 1U;
    1b76:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1b78:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1b7c:	06d0      	lsls	r0, r2, #27
    1b7e:	d56b      	bpl.n	1c58 <cbvprintf+0x6c0>
			nj_len += 2U;
    1b80:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    1b82:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    1b84:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    1b86:	bf48      	it	mi
    1b88:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    1b8a:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    1b8c:	bf48      	it	mi
    1b8e:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    1b90:	f1b9 0f00 	cmp.w	r9, #0
    1b94:	dd79      	ble.n	1c8a <cbvprintf+0x6f2>
			if (!conv->flag_dash) {
    1b96:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    1b9a:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    1b9e:	f3c2 0380 	ubfx	r3, r2, #2, #1
    1ba2:	9303      	str	r3, [sp, #12]
    1ba4:	0753      	lsls	r3, r2, #29
    1ba6:	d470      	bmi.n	1c8a <cbvprintf+0x6f2>
				if (conv->flag_zero) {
    1ba8:	0650      	lsls	r0, r2, #25
    1baa:	d564      	bpl.n	1c76 <cbvprintf+0x6de>
					if (sign != 0) {
    1bac:	b146      	cbz	r6, 1bc0 <cbvprintf+0x628>
						OUTC(sign);
    1bae:	9b02      	ldr	r3, [sp, #8]
    1bb0:	4659      	mov	r1, fp
    1bb2:	4630      	mov	r0, r6
    1bb4:	4798      	blx	r3
    1bb6:	2800      	cmp	r0, #0
    1bb8:	db5a      	blt.n	1c70 <cbvprintf+0x6d8>
						sign = 0;
    1bba:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    1bbc:	3501      	adds	r5, #1
						sign = 0;
    1bbe:	461e      	mov	r6, r3
					pad = '0';
    1bc0:	2330      	movs	r3, #48	; 0x30
    1bc2:	e059      	b.n	1c78 <cbvprintf+0x6e0>
			if (conv->flag_plus) {
    1bc4:	071e      	lsls	r6, r3, #28
    1bc6:	d411      	bmi.n	1bec <cbvprintf+0x654>
				sign = ' ';
    1bc8:	f013 0610 	ands.w	r6, r3, #16
    1bcc:	bf18      	it	ne
    1bce:	2620      	movne	r6, #32
			sint = value->sint;
    1bd0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    1bd4:	2a00      	cmp	r2, #0
    1bd6:	f173 0100 	sbcs.w	r1, r3, #0
    1bda:	f6bf af5d 	bge.w	1a98 <cbvprintf+0x500>
				value->uint = (uint_value_type)-sint;
    1bde:	4252      	negs	r2, r2
    1be0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1be4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1be8:	262d      	movs	r6, #45	; 0x2d
    1bea:	e755      	b.n	1a98 <cbvprintf+0x500>
				sign = '+';
    1bec:	262b      	movs	r6, #43	; 0x2b
    1bee:	e7ef      	b.n	1bd0 <cbvprintf+0x638>
		switch (conv->specifier) {
    1bf0:	2600      	movs	r6, #0
    1bf2:	e751      	b.n	1a98 <cbvprintf+0x500>
			if (value->ptr != NULL) {
    1bf4:	980a      	ldr	r0, [sp, #40]	; 0x28
    1bf6:	b348      	cbz	r0, 1c4c <cbvprintf+0x6b4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1bf8:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1bfc:	9300      	str	r3, [sp, #0]
    1bfe:	aa0c      	add	r2, sp, #48	; 0x30
    1c00:	ab04      	add	r3, sp, #16
    1c02:	2100      	movs	r1, #0
    1c04:	f003 fe89 	bl	591a <encode_uint>
				conv->altform_0c = true;
    1c08:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1c0c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1c10:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1c14:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1c18:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1c1a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    1c1e:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1c20:	e744      	b.n	1aac <cbvprintf+0x514>
				store_count(conv, value->ptr, count);
    1c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1c24:	2a07      	cmp	r2, #7
    1c26:	f63f aee1 	bhi.w	19ec <cbvprintf+0x454>
    1c2a:	e8df f002 	tbb	[pc, r2]
    1c2e:	040d      	.short	0x040d
    1c30:	08080d06 	.word	0x08080d06
    1c34:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    1c36:	701d      	strb	r5, [r3, #0]
		break;
    1c38:	e6d8      	b.n	19ec <cbvprintf+0x454>
		*(short *)dp = (short)count;
    1c3a:	801d      	strh	r5, [r3, #0]
		break;
    1c3c:	e6d6      	b.n	19ec <cbvprintf+0x454>
		*(intmax_t *)dp = (intmax_t)count;
    1c3e:	4628      	mov	r0, r5
    1c40:	17e9      	asrs	r1, r5, #31
    1c42:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    1c46:	e6d1      	b.n	19ec <cbvprintf+0x454>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1c48:	601d      	str	r5, [r3, #0]
		break;
    1c4a:	e6cf      	b.n	19ec <cbvprintf+0x454>
			bpe = bps + 5;
    1c4c:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1d14 <cbvprintf+0x77c>
    1c50:	4606      	mov	r6, r0
			bps = "(nil)";
    1c52:	f1a8 0a05 	sub.w	sl, r8, #5
    1c56:	e78b      	b.n	1b70 <cbvprintf+0x5d8>
		} else if (conv->altform_0) {
    1c58:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    1c5a:	bf48      	it	mi
    1c5c:	3301      	addmi	r3, #1
    1c5e:	e790      	b.n	1b82 <cbvprintf+0x5ea>
					OUTC(pad);
    1c60:	4618      	mov	r0, r3
    1c62:	9303      	str	r3, [sp, #12]
    1c64:	4659      	mov	r1, fp
    1c66:	9b02      	ldr	r3, [sp, #8]
    1c68:	4798      	blx	r3
    1c6a:	2800      	cmp	r0, #0
    1c6c:	9b03      	ldr	r3, [sp, #12]
    1c6e:	da04      	bge.n	1c7a <cbvprintf+0x6e2>
#undef OUTS
#undef OUTC
}
    1c70:	b011      	add	sp, #68	; 0x44
    1c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1c76:	2320      	movs	r3, #32
    1c78:	444d      	add	r5, r9
    1c7a:	464a      	mov	r2, r9
				while (width-- > 0) {
    1c7c:	2a00      	cmp	r2, #0
    1c7e:	eba5 0109 	sub.w	r1, r5, r9
    1c82:	f109 39ff 	add.w	r9, r9, #4294967295
    1c86:	dceb      	bgt.n	1c60 <cbvprintf+0x6c8>
    1c88:	460d      	mov	r5, r1
		if (sign != 0) {
    1c8a:	b136      	cbz	r6, 1c9a <cbvprintf+0x702>
			OUTC(sign);
    1c8c:	9b02      	ldr	r3, [sp, #8]
    1c8e:	4659      	mov	r1, fp
    1c90:	4630      	mov	r0, r6
    1c92:	4798      	blx	r3
    1c94:	2800      	cmp	r0, #0
    1c96:	dbeb      	blt.n	1c70 <cbvprintf+0x6d8>
    1c98:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1c9a:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1c9e:	06d9      	lsls	r1, r3, #27
    1ca0:	d401      	bmi.n	1ca6 <cbvprintf+0x70e>
    1ca2:	071a      	lsls	r2, r3, #28
    1ca4:	d506      	bpl.n	1cb4 <cbvprintf+0x71c>
				OUTC('0');
    1ca6:	9b02      	ldr	r3, [sp, #8]
    1ca8:	4659      	mov	r1, fp
    1caa:	2030      	movs	r0, #48	; 0x30
    1cac:	4798      	blx	r3
    1cae:	2800      	cmp	r0, #0
    1cb0:	dbde      	blt.n	1c70 <cbvprintf+0x6d8>
    1cb2:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1cb4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1cb8:	06db      	lsls	r3, r3, #27
    1cba:	d507      	bpl.n	1ccc <cbvprintf+0x734>
				OUTC(conv->specifier);
    1cbc:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1cc0:	9b02      	ldr	r3, [sp, #8]
    1cc2:	4659      	mov	r1, fp
    1cc4:	4798      	blx	r3
    1cc6:	2800      	cmp	r0, #0
    1cc8:	dbd2      	blt.n	1c70 <cbvprintf+0x6d8>
    1cca:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1ccc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    1cce:	442e      	add	r6, r5
    1cd0:	1b73      	subs	r3, r6, r5
    1cd2:	2b00      	cmp	r3, #0
    1cd4:	dc16      	bgt.n	1d04 <cbvprintf+0x76c>
			OUTS(bps, bpe);
    1cd6:	9802      	ldr	r0, [sp, #8]
    1cd8:	4643      	mov	r3, r8
    1cda:	4652      	mov	r2, sl
    1cdc:	4659      	mov	r1, fp
    1cde:	f003 fe67 	bl	59b0 <outs>
    1ce2:	2800      	cmp	r0, #0
    1ce4:	dbc4      	blt.n	1c70 <cbvprintf+0x6d8>
    1ce6:	4405      	add	r5, r0
		while (width > 0) {
    1ce8:	44a9      	add	r9, r5
    1cea:	eba9 0305 	sub.w	r3, r9, r5
    1cee:	2b00      	cmp	r3, #0
    1cf0:	f77f ae7c 	ble.w	19ec <cbvprintf+0x454>
			OUTC(' ');
    1cf4:	9b02      	ldr	r3, [sp, #8]
    1cf6:	4659      	mov	r1, fp
    1cf8:	2020      	movs	r0, #32
    1cfa:	4798      	blx	r3
    1cfc:	2800      	cmp	r0, #0
    1cfe:	dbb7      	blt.n	1c70 <cbvprintf+0x6d8>
    1d00:	3501      	adds	r5, #1
			--width;
    1d02:	e7f2      	b.n	1cea <cbvprintf+0x752>
				OUTC('0');
    1d04:	9b02      	ldr	r3, [sp, #8]
    1d06:	4659      	mov	r1, fp
    1d08:	2030      	movs	r0, #48	; 0x30
    1d0a:	4798      	blx	r3
    1d0c:	2800      	cmp	r0, #0
    1d0e:	dbaf      	blt.n	1c70 <cbvprintf+0x6d8>
    1d10:	3501      	adds	r5, #1
    1d12:	e7dd      	b.n	1cd0 <cbvprintf+0x738>
    1d14:	000068c6 	.word	0x000068c6

00001d18 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1d18:	4801      	ldr	r0, [pc, #4]	; (1d20 <nrf_cc3xx_platform_abort_init+0x8>)
    1d1a:	f003 bc03 	b.w	5524 <nrf_cc3xx_platform_set_abort>
    1d1e:	bf00      	nop
    1d20:	000065f8 	.word	0x000065f8

00001d24 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1d24:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1d26:	b1d0      	cbz	r0, 1d5e <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1d28:	6843      	ldr	r3, [r0, #4]
    1d2a:	2b04      	cmp	r3, #4
    1d2c:	d111      	bne.n	1d52 <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1d2e:	2200      	movs	r2, #0
    1d30:	6803      	ldr	r3, [r0, #0]
    1d32:	f3bf 8f5b 	dmb	ish
    1d36:	e853 1f00 	ldrex	r1, [r3]
    1d3a:	2901      	cmp	r1, #1
    1d3c:	d103      	bne.n	1d46 <mutex_unlock_platform+0x22>
    1d3e:	e843 2000 	strex	r0, r2, [r3]
    1d42:	2800      	cmp	r0, #0
    1d44:	d1f7      	bne.n	1d36 <mutex_unlock_platform+0x12>
    1d46:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1d4a:	4807      	ldr	r0, [pc, #28]	; (1d68 <mutex_unlock_platform+0x44>)
    1d4c:	bf08      	it	eq
    1d4e:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1d50:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1d52:	b13b      	cbz	r3, 1d64 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1d54:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    1d56:	f002 fd97 	bl	4888 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1d5a:	2000      	movs	r0, #0
    1d5c:	e7f8      	b.n	1d50 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1d5e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1d62:	e7f5      	b.n	1d50 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1d64:	4801      	ldr	r0, [pc, #4]	; (1d6c <mutex_unlock_platform+0x48>)
    1d66:	e7f3      	b.n	1d50 <mutex_unlock_platform+0x2c>
    1d68:	ffff8fe9 	.word	0xffff8fe9
    1d6c:	ffff8fea 	.word	0xffff8fea

00001d70 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1d70:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1d72:	4604      	mov	r4, r0
    1d74:	b918      	cbnz	r0, 1d7e <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1d76:	4b0d      	ldr	r3, [pc, #52]	; (1dac <mutex_free_platform+0x3c>)
    1d78:	480d      	ldr	r0, [pc, #52]	; (1db0 <mutex_free_platform+0x40>)
    1d7a:	685b      	ldr	r3, [r3, #4]
    1d7c:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1d7e:	6861      	ldr	r1, [r4, #4]
    1d80:	2908      	cmp	r1, #8
    1d82:	d00d      	beq.n	1da0 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1d84:	f031 0304 	bics.w	r3, r1, #4
    1d88:	d00a      	beq.n	1da0 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1d8a:	f011 0102 	ands.w	r1, r1, #2
    1d8e:	d008      	beq.n	1da2 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1d90:	4808      	ldr	r0, [pc, #32]	; (1db4 <mutex_free_platform+0x44>)
    1d92:	4621      	mov	r1, r4
    1d94:	f004 f9ae 	bl	60f4 <k_mem_slab_free>
        mutex->mutex = NULL;
    1d98:	2300      	movs	r3, #0
    1d9a:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1d9c:	2300      	movs	r3, #0
    1d9e:	6063      	str	r3, [r4, #4]
}
    1da0:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1da2:	6820      	ldr	r0, [r4, #0]
    1da4:	2214      	movs	r2, #20
    1da6:	f003 ff4c 	bl	5c42 <memset>
    1daa:	e7f7      	b.n	1d9c <mutex_free_platform+0x2c>
    1dac:	200000f4 	.word	0x200000f4
    1db0:	000068c7 	.word	0x000068c7
    1db4:	2000055c 	.word	0x2000055c

00001db8 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1db8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1dba:	4604      	mov	r4, r0
    1dbc:	b918      	cbnz	r0, 1dc6 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1dbe:	4b16      	ldr	r3, [pc, #88]	; (1e18 <mutex_init_platform+0x60>)
    1dc0:	4816      	ldr	r0, [pc, #88]	; (1e1c <mutex_init_platform+0x64>)
    1dc2:	685b      	ldr	r3, [r3, #4]
    1dc4:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1dc6:	6863      	ldr	r3, [r4, #4]
    1dc8:	2b04      	cmp	r3, #4
    1dca:	d023      	beq.n	1e14 <mutex_init_platform+0x5c>
    1dcc:	2b08      	cmp	r3, #8
    1dce:	d021      	beq.n	1e14 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1dd0:	b9cb      	cbnz	r3, 1e06 <mutex_init_platform+0x4e>
    1dd2:	6823      	ldr	r3, [r4, #0]
    1dd4:	b9bb      	cbnz	r3, 1e06 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1dd6:	4812      	ldr	r0, [pc, #72]	; (1e20 <mutex_init_platform+0x68>)
    1dd8:	f04f 32ff 	mov.w	r2, #4294967295
    1ddc:	f04f 33ff 	mov.w	r3, #4294967295
    1de0:	4621      	mov	r1, r4
    1de2:	f002 fca3 	bl	472c <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1de6:	b908      	cbnz	r0, 1dec <mutex_init_platform+0x34>
    1de8:	6823      	ldr	r3, [r4, #0]
    1dea:	b91b      	cbnz	r3, 1df4 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1dec:	4b0a      	ldr	r3, [pc, #40]	; (1e18 <mutex_init_platform+0x60>)
    1dee:	480d      	ldr	r0, [pc, #52]	; (1e24 <mutex_init_platform+0x6c>)
    1df0:	685b      	ldr	r3, [r3, #4]
    1df2:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1df4:	6820      	ldr	r0, [r4, #0]
    1df6:	2214      	movs	r2, #20
    1df8:	2100      	movs	r1, #0
    1dfa:	f003 ff22 	bl	5c42 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1dfe:	6863      	ldr	r3, [r4, #4]
    1e00:	f043 0302 	orr.w	r3, r3, #2
    1e04:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1e06:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1e08:	f004 f99d 	bl	6146 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1e0c:	6863      	ldr	r3, [r4, #4]
    1e0e:	f043 0301 	orr.w	r3, r3, #1
    1e12:	6063      	str	r3, [r4, #4]
}
    1e14:	bd10      	pop	{r4, pc}
    1e16:	bf00      	nop
    1e18:	200000f4 	.word	0x200000f4
    1e1c:	000068c7 	.word	0x000068c7
    1e20:	2000055c 	.word	0x2000055c
    1e24:	000068ed 	.word	0x000068ed

00001e28 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1e28:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1e2a:	b308      	cbz	r0, 1e70 <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1e2c:	6843      	ldr	r3, [r0, #4]
    1e2e:	2b04      	cmp	r3, #4
    1e30:	d110      	bne.n	1e54 <mutex_lock_platform+0x2c>
    1e32:	2201      	movs	r2, #1
    1e34:	6803      	ldr	r3, [r0, #0]
    1e36:	f3bf 8f5b 	dmb	ish
    1e3a:	e853 1f00 	ldrex	r1, [r3]
    1e3e:	2900      	cmp	r1, #0
    1e40:	d103      	bne.n	1e4a <mutex_lock_platform+0x22>
    1e42:	e843 2000 	strex	r0, r2, [r3]
    1e46:	2800      	cmp	r0, #0
    1e48:	d1f7      	bne.n	1e3a <mutex_lock_platform+0x12>
    1e4a:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1e4e:	d10b      	bne.n	1e68 <mutex_lock_platform+0x40>
    1e50:	2000      	movs	r0, #0
}
    1e52:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1e54:	b153      	cbz	r3, 1e6c <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1e56:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1e58:	f04f 32ff 	mov.w	r2, #4294967295
    1e5c:	f04f 33ff 	mov.w	r3, #4294967295
    1e60:	f002 fc94 	bl	478c <z_impl_k_mutex_lock>
        if (ret == 0) {
    1e64:	2800      	cmp	r0, #0
    1e66:	d0f3      	beq.n	1e50 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1e68:	4803      	ldr	r0, [pc, #12]	; (1e78 <mutex_lock_platform+0x50>)
    1e6a:	e7f2      	b.n	1e52 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1e6c:	4803      	ldr	r0, [pc, #12]	; (1e7c <mutex_lock_platform+0x54>)
    1e6e:	e7f0      	b.n	1e52 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1e70:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1e74:	e7ed      	b.n	1e52 <mutex_lock_platform+0x2a>
    1e76:	bf00      	nop
    1e78:	ffff8fe9 	.word	0xffff8fe9
    1e7c:	ffff8fea 	.word	0xffff8fea

00001e80 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1e80:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    1e82:	4906      	ldr	r1, [pc, #24]	; (1e9c <nrf_cc3xx_platform_mutex_init+0x1c>)
    1e84:	4806      	ldr	r0, [pc, #24]	; (1ea0 <nrf_cc3xx_platform_mutex_init+0x20>)
    1e86:	2340      	movs	r3, #64	; 0x40
    1e88:	2214      	movs	r2, #20
    1e8a:	f004 f918 	bl	60be <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1e8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1e92:	4904      	ldr	r1, [pc, #16]	; (1ea4 <nrf_cc3xx_platform_mutex_init+0x24>)
    1e94:	4804      	ldr	r0, [pc, #16]	; (1ea8 <nrf_cc3xx_platform_mutex_init+0x28>)
    1e96:	f003 bba7 	b.w	55e8 <nrf_cc3xx_platform_set_mutexes>
    1e9a:	bf00      	nop
    1e9c:	20000578 	.word	0x20000578
    1ea0:	2000055c 	.word	0x2000055c
    1ea4:	00006610 	.word	0x00006610
    1ea8:	00006600 	.word	0x00006600

00001eac <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1eac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1eb0:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1eb4:	f019 0808 	ands.w	r8, r9, #8
{
    1eb8:	4604      	mov	r4, r0
    1eba:	4693      	mov	fp, r2
	if (processing) {
    1ebc:	d00d      	beq.n	1eda <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
    1ebe:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1ec0:	bf0c      	ite	eq
    1ec2:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1ec6:	f049 0920 	orrne.w	r9, r9, #32
    1eca:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1ece:	f38b 8811 	msr	BASEPRI, fp
    1ed2:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    1ed6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1eda:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    1ede:	2902      	cmp	r1, #2
    1ee0:	d107      	bne.n	1ef2 <process_event+0x46>
			evt = process_recheck(mgr);
    1ee2:	4620      	mov	r0, r4
    1ee4:	f003 fd9d 	bl	5a22 <process_recheck>
		if (evt == EVT_NOP) {
    1ee8:	2800      	cmp	r0, #0
    1eea:	d0f0      	beq.n	1ece <process_event+0x22>
		if (evt == EVT_COMPLETE) {
    1eec:	2801      	cmp	r0, #1
    1eee:	8b23      	ldrh	r3, [r4, #24]
    1ef0:	d150      	bne.n	1f94 <process_event+0xe8>
			res = mgr->last_res;
    1ef2:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1ef4:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
    1ef6:	2f00      	cmp	r7, #0
    1ef8:	da15      	bge.n	1f26 <process_event+0x7a>
		*clients = mgr->clients;
    1efa:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1efc:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
    1f00:	e9c4 8800 	strd	r8, r8, [r4]
    1f04:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1f08:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
    1f0a:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1f0c:	8b21      	ldrh	r1, [r4, #24]
    1f0e:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1f12:	45ca      	cmp	sl, r9
    1f14:	d002      	beq.n	1f1c <process_event+0x70>
		if (do_monitors
    1f16:	68a3      	ldr	r3, [r4, #8]
    1f18:	2b00      	cmp	r3, #0
    1f1a:	d15c      	bne.n	1fd6 <process_event+0x12a>
		    || !sys_slist_is_empty(&clients)
    1f1c:	b90d      	cbnz	r5, 1f22 <process_event+0x76>
		    || (transit != NULL)) {
    1f1e:	2e00      	cmp	r6, #0
    1f20:	d074      	beq.n	200c <process_event+0x160>
    1f22:	2300      	movs	r3, #0
    1f24:	e058      	b.n	1fd8 <process_event+0x12c>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1f26:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1f2a:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1f2c:	2a01      	cmp	r2, #1
    1f2e:	d820      	bhi.n	1f72 <process_event+0xc6>
		*clients = mgr->clients;
    1f30:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
    1f34:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
    1f36:	6825      	ldr	r5, [r4, #0]
	list->head = NULL;
    1f38:	b289      	uxth	r1, r1
	list->tail = NULL;
    1f3a:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    1f3e:	d10c      	bne.n	1f5a <process_event+0xae>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1f40:	2d00      	cmp	r5, #0
    1f42:	462b      	mov	r3, r5
    1f44:	bf38      	it	cc
    1f46:	2300      	movcc	r3, #0
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1f48:	b12b      	cbz	r3, 1f56 <process_event+0xaa>
				mgr->refs += 1U;
    1f4a:	8b62      	ldrh	r2, [r4, #26]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1f4c:	681b      	ldr	r3, [r3, #0]
    1f4e:	3201      	adds	r2, #1
    1f50:	8362      	strh	r2, [r4, #26]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1f52:	2b00      	cmp	r3, #0
    1f54:	d1f8      	bne.n	1f48 <process_event+0x9c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1f56:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1f5a:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1f5c:	4620      	mov	r0, r4
    1f5e:	f003 fd60 	bl	5a22 <process_recheck>
    1f62:	4606      	mov	r6, r0
    1f64:	2800      	cmp	r0, #0
    1f66:	d0d1      	beq.n	1f0c <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1f68:	8b23      	ldrh	r3, [r4, #24]
    1f6a:	f043 0320 	orr.w	r3, r3, #32
    1f6e:	8323      	strh	r3, [r4, #24]
    1f70:	e7cb      	b.n	1f0a <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1f72:	2b04      	cmp	r3, #4
    1f74:	d10c      	bne.n	1f90 <process_event+0xe4>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1f76:	f021 0107 	bic.w	r1, r1, #7
    1f7a:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1f7c:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
    1f7e:	4620      	mov	r0, r4
    1f80:	f003 fd4f 	bl	5a22 <process_recheck>
    1f84:	4605      	mov	r5, r0
    1f86:	2800      	cmp	r0, #0
    1f88:	d0bf      	beq.n	1f0a <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1f8a:	f041 0120 	orr.w	r1, r1, #32
    1f8e:	8321      	strh	r1, [r4, #24]
    1f90:	2500      	movs	r5, #0
    1f92:	e7ba      	b.n	1f0a <process_event+0x5e>
		} else if (evt == EVT_START) {
    1f94:	2803      	cmp	r0, #3
    1f96:	d109      	bne.n	1fac <process_event+0x100>
			transit = mgr->transitions->start;
    1f98:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1f9a:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
    1f9e:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fa0:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    1fa4:	8323      	strh	r3, [r4, #24]
}
    1fa6:	2500      	movs	r5, #0
		res = 0;
    1fa8:	462f      	mov	r7, r5
    1faa:	e7af      	b.n	1f0c <process_event+0x60>
		} else if (evt == EVT_STOP) {
    1fac:	2804      	cmp	r0, #4
    1fae:	d106      	bne.n	1fbe <process_event+0x112>
			transit = mgr->transitions->stop;
    1fb0:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fb2:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
    1fb6:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fb8:	f043 0304 	orr.w	r3, r3, #4
    1fbc:	e7f2      	b.n	1fa4 <process_event+0xf8>
		} else if (evt == EVT_RESET) {
    1fbe:	2805      	cmp	r0, #5
    1fc0:	d106      	bne.n	1fd0 <process_event+0x124>
			transit = mgr->transitions->reset;
    1fc2:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fc4:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
    1fc8:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fca:	f043 0305 	orr.w	r3, r3, #5
    1fce:	e7e9      	b.n	1fa4 <process_event+0xf8>
    1fd0:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    1fd2:	462e      	mov	r6, r5
    1fd4:	e7e8      	b.n	1fa8 <process_event+0xfc>
				   && !sys_slist_is_empty(&mgr->monitors);
    1fd6:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    1fd8:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
    1fdc:	8321      	strh	r1, [r4, #24]
    1fde:	f38b 8811 	msr	BASEPRI, fp
    1fe2:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    1fe6:	bb03      	cbnz	r3, 202a <process_event+0x17e>
	while (!sys_slist_is_empty(list)) {
    1fe8:	2d00      	cmp	r5, #0
    1fea:	d133      	bne.n	2054 <process_event+0x1a8>
			if (transit != NULL) {
    1fec:	b116      	cbz	r6, 1ff4 <process_event+0x148>
				transit(mgr, transition_complete);
    1fee:	4921      	ldr	r1, [pc, #132]	; (2074 <process_event+0x1c8>)
    1ff0:	4620      	mov	r0, r4
    1ff2:	47b0      	blx	r6
	__asm__ volatile(
    1ff4:	f04f 0320 	mov.w	r3, #32
    1ff8:	f3ef 8b11 	mrs	fp, BASEPRI
    1ffc:	f383 8812 	msr	BASEPRI_MAX, r3
    2000:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    2004:	8b23      	ldrh	r3, [r4, #24]
    2006:	f023 0308 	bic.w	r3, r3, #8
    200a:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    200c:	8b23      	ldrh	r3, [r4, #24]
    200e:	06da      	lsls	r2, r3, #27
    2010:	d528      	bpl.n	2064 <process_event+0x1b8>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    2012:	f023 0310 	bic.w	r3, r3, #16
    2016:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
    2018:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    201a:	f8b4 9018 	ldrh.w	r9, [r4, #24]
    201e:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    2022:	2900      	cmp	r1, #0
    2024:	f47f af5b 	bne.w	1ede <process_event+0x32>
out:
    2028:	e751      	b.n	1ece <process_event+0x22>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    202a:	68a1      	ldr	r1, [r4, #8]
    202c:	2900      	cmp	r1, #0
    202e:	d0db      	beq.n	1fe8 <process_event+0x13c>
	return node->next;
    2030:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    2032:	f8d1 b004 	ldr.w	fp, [r1, #4]
    2036:	2b00      	cmp	r3, #0
    2038:	bf38      	it	cc
    203a:	2300      	movcc	r3, #0
    203c:	4699      	mov	r9, r3
    203e:	4652      	mov	r2, sl
    2040:	463b      	mov	r3, r7
    2042:	4620      	mov	r0, r4
    2044:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    2046:	f1b9 0f00 	cmp.w	r9, #0
    204a:	d0cd      	beq.n	1fe8 <process_event+0x13c>
    204c:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2050:	4649      	mov	r1, r9
    2052:	e7ee      	b.n	2032 <process_event+0x186>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    2054:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    2056:	463b      	mov	r3, r7
    2058:	4652      	mov	r2, sl
    205a:	4620      	mov	r0, r4
    205c:	682d      	ldr	r5, [r5, #0]
    205e:	f003 fcfc 	bl	5a5a <notify_one>
    2062:	e7c1      	b.n	1fe8 <process_event+0x13c>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    2064:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    2068:	bf1e      	ittt	ne
    206a:	f023 0320 	bicne.w	r3, r3, #32
    206e:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
    2070:	2102      	movne	r1, #2
    2072:	e7d2      	b.n	201a <process_event+0x16e>
    2074:	00005a87 	.word	0x00005a87

00002078 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    2078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    207c:	4605      	mov	r5, r0
    207e:	f04f 0320 	mov.w	r3, #32
    2082:	f3ef 8611 	mrs	r6, BASEPRI
    2086:	f383 8812 	msr	BASEPRI_MAX, r3
    208a:	f3bf 8f6f 	isb	sy
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    208e:	4b10      	ldr	r3, [pc, #64]	; (20d0 <pm_state_notify+0x58>)
    2090:	681c      	ldr	r4, [r3, #0]
    2092:	2c00      	cmp	r4, #0
    2094:	bf38      	it	cc
    2096:	2400      	movcc	r4, #0
    2098:	b19c      	cbz	r4, 20c2 <pm_state_notify+0x4a>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    209a:	4f0e      	ldr	r7, [pc, #56]	; (20d4 <pm_state_notify+0x5c>)
    209c:	f8df 8038 	ldr.w	r8, [pc, #56]	; 20d8 <pm_state_notify+0x60>
    20a0:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    20a4:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    20a8:	2d00      	cmp	r5, #0
    20aa:	bf08      	it	eq
    20ac:	4613      	moveq	r3, r2
		if (callback) {
    20ae:	b12b      	cbz	r3, 20bc <pm_state_notify+0x44>
			callback(z_power_states[_current_cpu->id].state);
    20b0:	f898 2014 	ldrb.w	r2, [r8, #20]
    20b4:	fb09 f202 	mul.w	r2, r9, r2
    20b8:	5cb8      	ldrb	r0, [r7, r2]
    20ba:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    20bc:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    20be:	2c00      	cmp	r4, #0
    20c0:	d1f0      	bne.n	20a4 <pm_state_notify+0x2c>
	__asm__ volatile(
    20c2:	f386 8811 	msr	BASEPRI, r6
    20c6:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    20ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    20ce:	bf00      	nop
    20d0:	20000a78 	.word	0x20000a78
    20d4:	20000a84 	.word	0x20000a84
    20d8:	20000be0 	.word	0x20000be0

000020dc <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    20dc:	f000 031f 	and.w	r3, r0, #31
    20e0:	2201      	movs	r2, #1
    20e2:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    20e4:	4b0a      	ldr	r3, [pc, #40]	; (2110 <atomic_test_and_set_bit.constprop.0+0x34>)
    20e6:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    20ea:	0940      	lsrs	r0, r0, #5
    20ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    20f0:	e850 3f00 	ldrex	r3, [r0]
    20f4:	ea43 0102 	orr.w	r1, r3, r2
    20f8:	e840 1c00 	strex	ip, r1, [r0]
    20fc:	f1bc 0f00 	cmp.w	ip, #0
    2100:	d1f6      	bne.n	20f0 <atomic_test_and_set_bit.constprop.0+0x14>
    2102:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    2106:	421a      	tst	r2, r3
}
    2108:	bf14      	ite	ne
    210a:	2001      	movne	r0, #1
    210c:	2000      	moveq	r0, #0
    210e:	4770      	bx	lr
    2110:	20000a90 	.word	0x20000a90

00002114 <pm_system_resume>:

void pm_system_resume(void)
{
    2114:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    2116:	4b1d      	ldr	r3, [pc, #116]	; (218c <pm_system_resume+0x78>)
    2118:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    211a:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    211e:	f005 031f 	and.w	r3, r5, #31
    2122:	2201      	movs	r2, #1
    2124:	409a      	lsls	r2, r3
    2126:	4b1a      	ldr	r3, [pc, #104]	; (2190 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2128:	0969      	lsrs	r1, r5, #5
{
    212a:	b085      	sub	sp, #20
    212c:	43d0      	mvns	r0, r2
    212e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    2132:	e853 1f00 	ldrex	r1, [r3]
    2136:	ea01 0400 	and.w	r4, r1, r0
    213a:	e843 4c00 	strex	ip, r4, [r3]
    213e:	f1bc 0f00 	cmp.w	ip, #0
    2142:	d1f6      	bne.n	2132 <pm_system_resume+0x1e>
    2144:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    2148:	4211      	tst	r1, r2
    214a:	d017      	beq.n	217c <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    214c:	4c11      	ldr	r4, [pc, #68]	; (2194 <pm_system_resume+0x80>)
    214e:	220c      	movs	r2, #12
    2150:	fb02 4205 	mla	r2, r2, r5, r4
    2154:	ca07      	ldmia	r2, {r0, r1, r2}
    2156:	ab01      	add	r3, sp, #4
    2158:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    215c:	4a0e      	ldr	r2, [pc, #56]	; (2198 <pm_system_resume+0x84>)
    215e:	b17a      	cbz	r2, 2180 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    2160:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    2164:	f003 fd89 	bl	5c7a <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    2168:	2000      	movs	r0, #0
    216a:	f7ff ff85 	bl	2078 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    216e:	230c      	movs	r3, #12
    2170:	436b      	muls	r3, r5
    2172:	2200      	movs	r2, #0
    2174:	18e1      	adds	r1, r4, r3
    2176:	50e2      	str	r2, [r4, r3]
    2178:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    217c:	b005      	add	sp, #20
    217e:	bd30      	pop	{r4, r5, pc}
    2180:	f382 8811 	msr	BASEPRI, r2
    2184:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2188:	e7ee      	b.n	2168 <pm_system_resume+0x54>
    218a:	bf00      	nop
    218c:	20000be0 	.word	0x20000be0
    2190:	20000a80 	.word	0x20000a80
    2194:	20000a84 	.word	0x20000a84
    2198:	00005c7b 	.word	0x00005c7b

0000219c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    219c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    21a0:	4b37      	ldr	r3, [pc, #220]	; (2280 <pm_system_suspend+0xe4>)
    21a2:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 2298 <pm_system_suspend+0xfc>
    21a6:	7d1c      	ldrb	r4, [r3, #20]
{
    21a8:	b088      	sub	sp, #32
    21aa:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    21ac:	4620      	mov	r0, r4
    21ae:	f7ff ff95 	bl	20dc <atomic_test_and_set_bit.constprop.0>
    21b2:	b960      	cbnz	r0, 21ce <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    21b4:	466e      	mov	r6, sp
    21b6:	463a      	mov	r2, r7
    21b8:	4621      	mov	r1, r4
    21ba:	4630      	mov	r0, r6
    21bc:	f003 fceb 	bl	5b96 <pm_policy_next_state>
    21c0:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    21c4:	250c      	movs	r5, #12
    21c6:	fb05 8504 	mla	r5, r5, r4, r8
    21ca:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    21ce:	230c      	movs	r3, #12
    21d0:	4363      	muls	r3, r4
    21d2:	eb08 0203 	add.w	r2, r8, r3
    21d6:	f818 0003 	ldrb.w	r0, [r8, r3]
    21da:	0965      	lsrs	r5, r4, #5
    21dc:	f004 061f 	and.w	r6, r4, #31
    21e0:	b3c8      	cbz	r0, 2256 <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    21e2:	1c7b      	adds	r3, r7, #1
    21e4:	d00f      	beq.n	2206 <pm_system_suspend+0x6a>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    21e6:	f8d2 e008 	ldr.w	lr, [r2, #8]
    21ea:	4826      	ldr	r0, [pc, #152]	; (2284 <pm_system_suspend+0xe8>)
    21ec:	4a26      	ldr	r2, [pc, #152]	; (2288 <pm_system_suspend+0xec>)
    21ee:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    21f2:	2100      	movs	r1, #0
    21f4:	2300      	movs	r3, #0
    21f6:	fbec 010e 	umlal	r0, r1, ip, lr
    21fa:	f7fe fbff 	bl	9fc <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    21fe:	2101      	movs	r1, #1
    2200:	1a38      	subs	r0, r7, r0
    2202:	f004 f87c 	bl	62fe <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    2206:	f002 fbdf 	bl	49c8 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    220a:	2001      	movs	r0, #1
    220c:	f7ff ff34 	bl	2078 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2210:	f3bf 8f5b 	dmb	ish
    2214:	4b1d      	ldr	r3, [pc, #116]	; (228c <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    2216:	2201      	movs	r2, #1
    2218:	40b2      	lsls	r2, r6
    221a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    221e:	e853 1f00 	ldrex	r1, [r3]
    2222:	4311      	orrs	r1, r2
    2224:	e843 1000 	strex	r0, r1, [r3]
    2228:	2800      	cmp	r0, #0
    222a:	d1f8      	bne.n	221e <pm_system_suspend+0x82>
    222c:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    2230:	230c      	movs	r3, #12
    2232:	fb03 8404 	mla	r4, r3, r4, r8
    2236:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    223a:	ab05      	add	r3, sp, #20
    223c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    2240:	4a13      	ldr	r2, [pc, #76]	; (2290 <pm_system_suspend+0xf4>)
    2242:	b11a      	cbz	r2, 224c <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    2244:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    2248:	f003 fd04 	bl	5c54 <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    224c:	f7ff ff62 	bl	2114 <pm_system_resume>
	k_sched_unlock();
    2250:	f002 fd94 	bl	4d7c <k_sched_unlock>
	bool ret = true;
    2254:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2256:	4a0f      	ldr	r2, [pc, #60]	; (2294 <pm_system_suspend+0xf8>)
    2258:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    225c:	2301      	movs	r3, #1
    225e:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2260:	43db      	mvns	r3, r3
    2262:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    2266:	e855 2f00 	ldrex	r2, [r5]
    226a:	401a      	ands	r2, r3
    226c:	e845 2100 	strex	r1, r2, [r5]
    2270:	2900      	cmp	r1, #0
    2272:	d1f8      	bne.n	2266 <pm_system_suspend+0xca>
    2274:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    2278:	b008      	add	sp, #32
    227a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    227e:	bf00      	nop
    2280:	20000be0 	.word	0x20000be0
    2284:	000f423f 	.word	0x000f423f
    2288:	000f4240 	.word	0x000f4240
    228c:	20000a80 	.word	0x20000a80
    2290:	00005c55 	.word	0x00005c55
    2294:	20000a90 	.word	0x20000a90
    2298:	20000a84 	.word	0x20000a84

0000229c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    229c:	680b      	ldr	r3, [r1, #0]
    229e:	3301      	adds	r3, #1
    22a0:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    22a2:	4b01      	ldr	r3, [pc, #4]	; (22a8 <char_out+0xc>)
    22a4:	681b      	ldr	r3, [r3, #0]
    22a6:	4718      	bx	r3
    22a8:	20000038 	.word	0x20000038

000022ac <__printk_hook_install>:
	_char_out = fn;
    22ac:	4b01      	ldr	r3, [pc, #4]	; (22b4 <__printk_hook_install+0x8>)
    22ae:	6018      	str	r0, [r3, #0]
}
    22b0:	4770      	bx	lr
    22b2:	bf00      	nop
    22b4:	20000038 	.word	0x20000038

000022b8 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    22b8:	b507      	push	{r0, r1, r2, lr}
    22ba:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    22bc:	2100      	movs	r1, #0
{
    22be:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    22c0:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    22c2:	4803      	ldr	r0, [pc, #12]	; (22d0 <vprintk+0x18>)
    22c4:	a901      	add	r1, sp, #4
    22c6:	f7ff f967 	bl	1598 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    22ca:	b003      	add	sp, #12
    22cc:	f85d fb04 	ldr.w	pc, [sp], #4
    22d0:	0000229d 	.word	0x0000229d

000022d4 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    22d4:	b508      	push	{r3, lr}
	__asm__ volatile(
    22d6:	f04f 0220 	mov.w	r2, #32
    22da:	f3ef 8311 	mrs	r3, BASEPRI
    22de:	f382 8812 	msr	BASEPRI_MAX, r2
    22e2:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    22e6:	f000 fbe3 	bl	2ab0 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    22ea:	4803      	ldr	r0, [pc, #12]	; (22f8 <sys_reboot+0x24>)
    22ec:	f003 fc46 	bl	5b7c <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    22f0:	f000 f80a 	bl	2308 <arch_cpu_idle>
    22f4:	e7fc      	b.n	22f0 <sys_reboot+0x1c>
    22f6:	bf00      	nop
    22f8:	0000691a 	.word	0x0000691a

000022fc <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    22fc:	4901      	ldr	r1, [pc, #4]	; (2304 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    22fe:	2210      	movs	r2, #16
	str	r2, [r1]
    2300:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    2302:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2304:	e000ed10 	.word	0xe000ed10

00002308 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2308:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    230a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    230c:	f380 8811 	msr	BASEPRI, r0
	isb
    2310:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    2314:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    2318:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    231a:	b662      	cpsie	i
	isb
    231c:	f3bf 8f6f 	isb	sy

	bx	lr
    2320:	4770      	bx	lr
    2322:	bf00      	nop

00002324 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2324:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2326:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2328:	f381 8811 	msr	BASEPRI, r1

	wfe
    232c:	bf20      	wfe

	msr	BASEPRI, r0
    232e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    2332:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2334:	4770      	bx	lr
    2336:	bf00      	nop

00002338 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2338:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    233a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    233c:	4a0b      	ldr	r2, [pc, #44]	; (236c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    233e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    2340:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    2342:	bf1e      	ittt	ne
	movne	r1, #0
    2344:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    2346:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    2348:	f003 feb2 	blne	60b0 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    234c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    234e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    2352:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    2356:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    235a:	4905      	ldr	r1, [pc, #20]	; (2370 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    235c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    235e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2360:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    2362:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    2366:	4903      	ldr	r1, [pc, #12]	; (2374 <_isr_wrapper+0x3c>)
	bx r1
    2368:	4708      	bx	r1
    236a:	0000      	.short	0x0000
	ldr r2, =_kernel
    236c:	20000be0 	.word	0x20000be0
	ldr r1, =_sw_isr_table
    2370:	00006428 	.word	0x00006428
	ldr r1, =z_arm_int_exit
    2374:	00002565 	.word	0x00002565

00002378 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2378:	bf30      	wfi
    b z_SysNmiOnReset
    237a:	f7ff bffd 	b.w	2378 <z_SysNmiOnReset>
    237e:	bf00      	nop

00002380 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2380:	4912      	ldr	r1, [pc, #72]	; (23cc <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2382:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2384:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2388:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    238a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    238e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2392:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    2394:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2398:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    239c:	4f0c      	ldr	r7, [pc, #48]	; (23d0 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    239e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    23a2:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    23a4:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    23a6:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    23a8:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    23aa:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    23ac:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    23ae:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    23b2:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    23b4:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    23b6:	f000 fa75 	bl	28a4 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    23ba:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    23be:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    23c2:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    23c6:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    23ca:	4770      	bx	lr
    ldr r1, =_kernel
    23cc:	20000be0 	.word	0x20000be0
    ldr v4, =_SCS_ICSR
    23d0:	e000ed04 	.word	0xe000ed04

000023d4 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    23d4:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    23d8:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    23da:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    23de:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    23e2:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    23e4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    23e8:	2902      	cmp	r1, #2
    beq _oops
    23ea:	d0ff      	beq.n	23ec <_oops>

000023ec <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    23ec:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    23ee:	f003 fbe3 	bl	5bb8 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    23f2:	bd01      	pop	{r0, pc}

000023f4 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    23f4:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    23f6:	2b00      	cmp	r3, #0
    23f8:	db08      	blt.n	240c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    23fa:	2201      	movs	r2, #1
    23fc:	f000 001f 	and.w	r0, r0, #31
    2400:	fa02 f000 	lsl.w	r0, r2, r0
    2404:	095b      	lsrs	r3, r3, #5
    2406:	4a02      	ldr	r2, [pc, #8]	; (2410 <arch_irq_enable+0x1c>)
    2408:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    240c:	4770      	bx	lr
    240e:	bf00      	nop
    2410:	e000e100 	.word	0xe000e100

00002414 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    2414:	4b05      	ldr	r3, [pc, #20]	; (242c <arch_irq_is_enabled+0x18>)
    2416:	0942      	lsrs	r2, r0, #5
    2418:	f000 001f 	and.w	r0, r0, #31
    241c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    2420:	2301      	movs	r3, #1
    2422:	fa03 f000 	lsl.w	r0, r3, r0
}
    2426:	4010      	ands	r0, r2
    2428:	4770      	bx	lr
    242a:	bf00      	nop
    242c:	e000e100 	.word	0xe000e100

00002430 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    2430:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    2432:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2434:	bfa8      	it	ge
    2436:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    243a:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    243e:	bfb8      	it	lt
    2440:	4b06      	ldrlt	r3, [pc, #24]	; (245c <z_arm_irq_priority_set+0x2c>)
    2442:	ea4f 1141 	mov.w	r1, r1, lsl #5
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2446:	bfac      	ite	ge
    2448:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    244c:	f000 000f 	andlt.w	r0, r0, #15
    2450:	b2c9      	uxtb	r1, r1
    2452:	bfb4      	ite	lt
    2454:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2456:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    245a:	4770      	bx	lr
    245c:	e000ed14 	.word	0xe000ed14

00002460 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2460:	4a0b      	ldr	r2, [pc, #44]	; (2490 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    2462:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2464:	4b0b      	ldr	r3, [pc, #44]	; (2494 <z_arm_prep_c+0x34>)
    2466:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    246a:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    246c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2470:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    2474:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2478:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    247c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2480:	f002 f8b6 	bl	45f0 <z_bss_zero>
	z_data_copy();
    2484:	f002 ffda 	bl	543c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2488:	f000 f9a0 	bl	27cc <z_arm_interrupt_init>
	z_cstart();
    248c:	f002 f8ba 	bl	4604 <z_cstart>
    2490:	00000000 	.word	0x00000000
    2494:	e000ed00 	.word	0xe000ed00

00002498 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2498:	4a09      	ldr	r2, [pc, #36]	; (24c0 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    249a:	490a      	ldr	r1, [pc, #40]	; (24c4 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    249c:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    249e:	6809      	ldr	r1, [r1, #0]
    24a0:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    24a2:	4909      	ldr	r1, [pc, #36]	; (24c8 <arch_swap+0x30>)
	_current->arch.basepri = key;
    24a4:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    24a6:	684b      	ldr	r3, [r1, #4]
    24a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    24ac:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    24ae:	2300      	movs	r3, #0
    24b0:	f383 8811 	msr	BASEPRI, r3
    24b4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    24b8:	6893      	ldr	r3, [r2, #8]
}
    24ba:	6f98      	ldr	r0, [r3, #120]	; 0x78
    24bc:	4770      	bx	lr
    24be:	bf00      	nop
    24c0:	20000be0 	.word	0x20000be0
    24c4:	00006730 	.word	0x00006730
    24c8:	e000ed00 	.word	0xe000ed00

000024cc <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    24cc:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    24d0:	9b00      	ldr	r3, [sp, #0]
    24d2:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    24d6:	490a      	ldr	r1, [pc, #40]	; (2500 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    24d8:	9b01      	ldr	r3, [sp, #4]
    24da:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    24de:	9b02      	ldr	r3, [sp, #8]
    24e0:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    24e4:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    24e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    24ec:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    24f0:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    24f4:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    24f6:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    24f8:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    24fa:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    24fc:	4770      	bx	lr
    24fe:	bf00      	nop
    2500:	00005ba1 	.word	0x00005ba1

00002504 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2504:	4a0b      	ldr	r2, [pc, #44]	; (2534 <z_check_thread_stack_fail+0x30>)
{
    2506:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2508:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    250a:	b190      	cbz	r0, 2532 <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    250c:	f113 0f16 	cmn.w	r3, #22
    2510:	6e40      	ldr	r0, [r0, #100]	; 0x64
    2512:	d005      	beq.n	2520 <z_check_thread_stack_fail+0x1c>
    2514:	f1a0 0220 	sub.w	r2, r0, #32
    2518:	429a      	cmp	r2, r3
    251a:	d806      	bhi.n	252a <z_check_thread_stack_fail+0x26>
    251c:	4283      	cmp	r3, r0
    251e:	d204      	bcs.n	252a <z_check_thread_stack_fail+0x26>
    2520:	4281      	cmp	r1, r0
    2522:	bf2c      	ite	cs
    2524:	2100      	movcs	r1, #0
    2526:	2101      	movcc	r1, #1
    2528:	e000      	b.n	252c <z_check_thread_stack_fail+0x28>
    252a:	2100      	movs	r1, #0
    252c:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    252e:	bf08      	it	eq
    2530:	2000      	moveq	r0, #0
}
    2532:	4770      	bx	lr
    2534:	20000be0 	.word	0x20000be0

00002538 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2538:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    253a:	4b09      	ldr	r3, [pc, #36]	; (2560 <arch_switch_to_main_thread+0x28>)
    253c:	6098      	str	r0, [r3, #8]
{
    253e:	460d      	mov	r5, r1
    2540:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    2542:	f000 f9af 	bl	28a4 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    2546:	4620      	mov	r0, r4
    2548:	f385 8809 	msr	PSP, r5
    254c:	2100      	movs	r1, #0
    254e:	b663      	cpsie	if
    2550:	f381 8811 	msr	BASEPRI, r1
    2554:	f3bf 8f6f 	isb	sy
    2558:	2200      	movs	r2, #0
    255a:	2300      	movs	r3, #0
    255c:	f003 fb20 	bl	5ba0 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2560:	20000be0 	.word	0x20000be0

00002564 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2564:	4b04      	ldr	r3, [pc, #16]	; (2578 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    2566:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2568:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    256a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    256c:	d003      	beq.n	2576 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    256e:	4903      	ldr	r1, [pc, #12]	; (257c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2570:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2574:	600a      	str	r2, [r1, #0]

00002576 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    2576:	4770      	bx	lr
	ldr r3, =_kernel
    2578:	20000be0 	.word	0x20000be0
	ldr r1, =_SCS_ICSR
    257c:	e000ed04 	.word	0xe000ed04

00002580 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2580:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2584:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2588:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    258a:	4672      	mov	r2, lr
	bl z_arm_fault
    258c:	f000 f892 	bl	26b4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2590:	bd01      	pop	{r0, pc}
    2592:	bf00      	nop

00002594 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    2594:	2000      	movs	r0, #0
    msr CONTROL, r0
    2596:	f380 8814 	msr	CONTROL, r0
    isb
    259a:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    259e:	f003 fed1 	bl	6344 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    25a2:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    25a4:	490d      	ldr	r1, [pc, #52]	; (25dc <__start+0x48>)
    str r0, [r1]
    25a6:	6008      	str	r0, [r1, #0]
    dsb
    25a8:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    25ac:	480c      	ldr	r0, [pc, #48]	; (25e0 <__start+0x4c>)
    msr msp, r0
    25ae:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    25b2:	f000 f927 	bl	2804 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    25b6:	2020      	movs	r0, #32
    msr BASEPRI, r0
    25b8:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    25bc:	4809      	ldr	r0, [pc, #36]	; (25e4 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    25be:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    25c2:	1840      	adds	r0, r0, r1
    msr PSP, r0
    25c4:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    25c8:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    25cc:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    25ce:	4308      	orrs	r0, r1
    msr CONTROL, r0
    25d0:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    25d4:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    25d8:	f7ff ff42 	bl	2460 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    25dc:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    25e0:	20001600 	.word	0x20001600
    ldr r0, =z_interrupt_stacks
    25e4:	20001780 	.word	0x20001780

000025e8 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    25e8:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    25ea:	4b19      	ldr	r3, [pc, #100]	; (2650 <mem_manage_fault+0x68>)
{
    25ec:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    25ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    25f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    25f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    25f4:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    25f6:	0790      	lsls	r0, r2, #30
    25f8:	d519      	bpl.n	262e <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    25fa:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    25fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    25fe:	0612      	lsls	r2, r2, #24
    2600:	d515      	bpl.n	262e <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    2602:	b119      	cbz	r1, 260c <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2604:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2606:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    260a:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    260c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    260e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2610:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2612:	06d1      	lsls	r1, r2, #27
    2614:	d40e      	bmi.n	2634 <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    2616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2618:	079a      	lsls	r2, r3, #30
    261a:	d40b      	bmi.n	2634 <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    261c:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    261e:	4a0c      	ldr	r2, [pc, #48]	; (2650 <mem_manage_fault+0x68>)
    2620:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2622:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    2626:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    2628:	2300      	movs	r3, #0
    262a:	7023      	strb	r3, [r4, #0]

	return reason;
}
    262c:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    262e:	f06f 0015 	mvn.w	r0, #21
    2632:	e7eb      	b.n	260c <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    2634:	4b06      	ldr	r3, [pc, #24]	; (2650 <mem_manage_fault+0x68>)
    2636:	685b      	ldr	r3, [r3, #4]
    2638:	051b      	lsls	r3, r3, #20
    263a:	d5ef      	bpl.n	261c <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    263c:	4629      	mov	r1, r5
    263e:	f7ff ff61 	bl	2504 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    2642:	2800      	cmp	r0, #0
    2644:	d0ea      	beq.n	261c <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    2646:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    264a:	2002      	movs	r0, #2
    264c:	e7e7      	b.n	261e <mem_manage_fault+0x36>
    264e:	bf00      	nop
    2650:	e000ed00 	.word	0xe000ed00

00002654 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2654:	4b0d      	ldr	r3, [pc, #52]	; (268c <bus_fault.isra.0+0x38>)
    2656:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    2658:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    265a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    265c:	0592      	lsls	r2, r2, #22
    265e:	d508      	bpl.n	2672 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2660:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2662:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2664:	0412      	lsls	r2, r2, #16
    2666:	d504      	bpl.n	2672 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    2668:	b118      	cbz	r0, 2672 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    266a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    266c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    2670:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2672:	4b06      	ldr	r3, [pc, #24]	; (268c <bus_fault.isra.0+0x38>)
    2674:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    2676:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2678:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    267a:	bf58      	it	pl
    267c:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    267e:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    2680:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2682:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    2686:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    2688:	7008      	strb	r0, [r1, #0]

	return reason;
}
    268a:	4770      	bx	lr
    268c:	e000ed00 	.word	0xe000ed00

00002690 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2690:	4b07      	ldr	r3, [pc, #28]	; (26b0 <usage_fault.isra.0+0x20>)
    2692:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2694:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2696:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    2698:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    269a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    269c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    269e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    26a0:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    26a4:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    26a8:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    26aa:	2000      	movs	r0, #0
    26ac:	4770      	bx	lr
    26ae:	bf00      	nop
    26b0:	e000ed00 	.word	0xe000ed00

000026b4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    26b4:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    26b6:	4b3e      	ldr	r3, [pc, #248]	; (27b0 <z_arm_fault+0xfc>)
    26b8:	685b      	ldr	r3, [r3, #4]
{
    26ba:	b08a      	sub	sp, #40	; 0x28
    26bc:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    26be:	f3c3 0308 	ubfx	r3, r3, #0, #9
    26c2:	2600      	movs	r6, #0
    26c4:	f386 8811 	msr	BASEPRI, r6
    26c8:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    26cc:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    26d0:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    26d4:	d111      	bne.n	26fa <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    26d6:	f002 010c 	and.w	r1, r2, #12
    26da:	2908      	cmp	r1, #8
    26dc:	d00d      	beq.n	26fa <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    26de:	0712      	lsls	r2, r2, #28
    26e0:	d401      	bmi.n	26e6 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    26e2:	4605      	mov	r5, r0
			*nested_exc = true;
    26e4:	2601      	movs	r6, #1
	*recoverable = false;
    26e6:	2200      	movs	r2, #0
    26e8:	3b03      	subs	r3, #3
    26ea:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    26ee:	2b03      	cmp	r3, #3
    26f0:	d857      	bhi.n	27a2 <z_arm_fault+0xee>
    26f2:	e8df f003 	tbb	[pc, r3]
    26f6:	4e04      	.short	0x4e04
    26f8:	4b52      	.short	0x4b52
		return NULL;
    26fa:	4635      	mov	r5, r6
    26fc:	e7f3      	b.n	26e6 <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    26fe:	4b2c      	ldr	r3, [pc, #176]	; (27b0 <z_arm_fault+0xfc>)
    2700:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    2702:	f014 0402 	ands.w	r4, r4, #2
    2706:	d14c      	bne.n	27a2 <z_arm_fault+0xee>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2708:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    270a:	2a00      	cmp	r2, #0
    270c:	db18      	blt.n	2740 <z_arm_fault+0x8c>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2710:	005b      	lsls	r3, r3, #1
    2712:	d515      	bpl.n	2740 <z_arm_fault+0x8c>
	uint16_t fault_insn = *(ret_addr - 1);
    2714:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    2716:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    271a:	f64d 7302 	movw	r3, #57090	; 0xdf02
    271e:	429a      	cmp	r2, r3
    2720:	d00d      	beq.n	273e <z_arm_fault+0x8a>
		} else if (SCB_MMFSR != 0) {
    2722:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2726:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    272a:	781b      	ldrb	r3, [r3, #0]
    272c:	b303      	cbz	r3, 2770 <z_arm_fault+0xbc>
			reason = mem_manage_fault(esf, 1, recoverable);
    272e:	f10d 0207 	add.w	r2, sp, #7
    2732:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2734:	4628      	mov	r0, r5
    2736:	f7ff ff57 	bl	25e8 <mem_manage_fault>
    273a:	4604      	mov	r4, r0
		break;
    273c:	e000      	b.n	2740 <z_arm_fault+0x8c>
			reason = esf->basic.r0;
    273e:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    2740:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2744:	b993      	cbnz	r3, 276c <z_arm_fault+0xb8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2746:	2220      	movs	r2, #32
    2748:	4629      	mov	r1, r5
    274a:	a802      	add	r0, sp, #8
    274c:	f003 fa6e 	bl	5c2c <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    2750:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2752:	b346      	cbz	r6, 27a6 <z_arm_fault+0xf2>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2754:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2758:	b922      	cbnz	r2, 2764 <z_arm_fault+0xb0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    275a:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    275e:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2762:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2764:	a902      	add	r1, sp, #8
    2766:	4620      	mov	r0, r4
    2768:	f003 fa24 	bl	5bb4 <z_arm_fatal_error>
}
    276c:	b00a      	add	sp, #40	; 0x28
    276e:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    2770:	4b10      	ldr	r3, [pc, #64]	; (27b4 <z_arm_fault+0x100>)
    2772:	781b      	ldrb	r3, [r3, #0]
    2774:	b12b      	cbz	r3, 2782 <z_arm_fault+0xce>
			reason = bus_fault(esf, 1, recoverable);
    2776:	f10d 0107 	add.w	r1, sp, #7
    277a:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    277c:	f7ff ff6a 	bl	2654 <bus_fault.isra.0>
    2780:	e7db      	b.n	273a <z_arm_fault+0x86>
		} else if (SCB_UFSR != 0) {
    2782:	4b0d      	ldr	r3, [pc, #52]	; (27b8 <z_arm_fault+0x104>)
    2784:	881b      	ldrh	r3, [r3, #0]
    2786:	b29b      	uxth	r3, r3
    2788:	2b00      	cmp	r3, #0
    278a:	d0d9      	beq.n	2740 <z_arm_fault+0x8c>
		reason = usage_fault(esf);
    278c:	f7ff ff80 	bl	2690 <usage_fault.isra.0>
    2790:	e7d3      	b.n	273a <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    2792:	f10d 0207 	add.w	r2, sp, #7
    2796:	2100      	movs	r1, #0
    2798:	e7cc      	b.n	2734 <z_arm_fault+0x80>
		reason = bus_fault(esf, 0, recoverable);
    279a:	f10d 0107 	add.w	r1, sp, #7
    279e:	2000      	movs	r0, #0
    27a0:	e7ec      	b.n	277c <z_arm_fault+0xc8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    27a2:	2400      	movs	r4, #0
    27a4:	e7cc      	b.n	2740 <z_arm_fault+0x8c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    27a6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    27aa:	f023 0301 	bic.w	r3, r3, #1
    27ae:	e7d8      	b.n	2762 <z_arm_fault+0xae>
    27b0:	e000ed00 	.word	0xe000ed00
    27b4:	e000ed29 	.word	0xe000ed29
    27b8:	e000ed2a 	.word	0xe000ed2a

000027bc <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    27bc:	4a02      	ldr	r2, [pc, #8]	; (27c8 <z_arm_fault_init+0xc>)
    27be:	6953      	ldr	r3, [r2, #20]
    27c0:	f043 0310 	orr.w	r3, r3, #16
    27c4:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    27c6:	4770      	bx	lr
    27c8:	e000ed00 	.word	0xe000ed00

000027cc <z_arm_interrupt_init>:
    27cc:	4804      	ldr	r0, [pc, #16]	; (27e0 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    27ce:	2300      	movs	r3, #0
    27d0:	2120      	movs	r1, #32
    27d2:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    27d4:	3301      	adds	r3, #1
    27d6:	2b30      	cmp	r3, #48	; 0x30
    27d8:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    27dc:	d1f9      	bne.n	27d2 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    27de:	4770      	bx	lr
    27e0:	e000e100 	.word	0xe000e100

000027e4 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    27e4:	4a06      	ldr	r2, [pc, #24]	; (2800 <z_arm_clear_arm_mpu_config+0x1c>)
    27e6:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    27e8:	2300      	movs	r3, #0
	int num_regions =
    27ea:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    27ee:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    27f0:	428b      	cmp	r3, r1
    27f2:	d100      	bne.n	27f6 <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    27f4:	4770      	bx	lr
  MPU->RNR = rnr;
    27f6:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    27f8:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    27fa:	3301      	adds	r3, #1
    27fc:	e7f8      	b.n	27f0 <z_arm_clear_arm_mpu_config+0xc>
    27fe:	bf00      	nop
    2800:	e000ed90 	.word	0xe000ed90

00002804 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2804:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    2806:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    2808:	2300      	movs	r3, #0
    280a:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    280e:	f7ff ffe9 	bl	27e4 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2812:	4b14      	ldr	r3, [pc, #80]	; (2864 <z_arm_init_arch_hw_at_boot+0x60>)
    2814:	f04f 32ff 	mov.w	r2, #4294967295
    2818:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    281c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2820:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2824:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2828:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    282c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2830:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    2834:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2838:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    283c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    2840:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    2844:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    2848:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    284c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2850:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    2854:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2858:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    285a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    285e:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    2862:	bd08      	pop	{r3, pc}
    2864:	e000e100 	.word	0xe000e100

00002868 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    2868:	4b06      	ldr	r3, [pc, #24]	; (2884 <z_impl_k_thread_abort+0x1c>)
    286a:	689b      	ldr	r3, [r3, #8]
    286c:	4283      	cmp	r3, r0
    286e:	d107      	bne.n	2880 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2870:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    2874:	b123      	cbz	r3, 2880 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2876:	4a04      	ldr	r2, [pc, #16]	; (2888 <z_impl_k_thread_abort+0x20>)
    2878:	6853      	ldr	r3, [r2, #4]
    287a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    287e:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    2880:	f002 bb52 	b.w	4f28 <z_thread_abort>
    2884:	20000be0 	.word	0x20000be0
    2888:	e000ed00 	.word	0xe000ed00

0000288c <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    288c:	4b02      	ldr	r3, [pc, #8]	; (2898 <z_arm_configure_static_mpu_regions+0xc>)
    288e:	4a03      	ldr	r2, [pc, #12]	; (289c <z_arm_configure_static_mpu_regions+0x10>)
    2890:	4803      	ldr	r0, [pc, #12]	; (28a0 <z_arm_configure_static_mpu_regions+0x14>)
    2892:	2101      	movs	r1, #1
    2894:	f000 b868 	b.w	2968 <arm_core_mpu_configure_static_mpu_regions>
    2898:	20040000 	.word	0x20040000
    289c:	20000000 	.word	0x20000000
    28a0:	00006624 	.word	0x00006624

000028a4 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    28a4:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    28a6:	4b05      	ldr	r3, [pc, #20]	; (28bc <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    28a8:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    28aa:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    28ac:	4a04      	ldr	r2, [pc, #16]	; (28c0 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    28ae:	2120      	movs	r1, #32
    28b0:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    28b4:	4618      	mov	r0, r3
    28b6:	2101      	movs	r1, #1
    28b8:	f000 b860 	b.w	297c <arm_core_mpu_configure_dynamic_mpu_regions>
    28bc:	20000a94 	.word	0x20000a94
    28c0:	150b0000 	.word	0x150b0000

000028c4 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    28c4:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    28c6:	4f1e      	ldr	r7, [pc, #120]	; (2940 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    28c8:	2600      	movs	r6, #0
    28ca:	428e      	cmp	r6, r1
    28cc:	db01      	blt.n	28d2 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    28ce:	4610      	mov	r0, r2
    28d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    28d2:	6844      	ldr	r4, [r0, #4]
    28d4:	b384      	cbz	r4, 2938 <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    28d6:	b153      	cbz	r3, 28ee <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    28d8:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    28dc:	ea14 0f0c 	tst.w	r4, ip
    28e0:	d118      	bne.n	2914 <mpu_configure_regions+0x50>
		&&
    28e2:	2c1f      	cmp	r4, #31
    28e4:	d916      	bls.n	2914 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    28e6:	6805      	ldr	r5, [r0, #0]
		&&
    28e8:	ea1c 0f05 	tst.w	ip, r5
    28ec:	d112      	bne.n	2914 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    28ee:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    28f0:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    28f2:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    28f6:	b2d2      	uxtb	r2, r2
    28f8:	d90f      	bls.n	291a <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    28fa:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    28fe:	d80e      	bhi.n	291e <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2900:	3c01      	subs	r4, #1
    2902:	fab4 f484 	clz	r4, r4
    2906:	f1c4 041f 	rsb	r4, r4, #31
    290a:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    290c:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    290e:	ea4c 0404 	orr.w	r4, ip, r4
    2912:	d906      	bls.n	2922 <mpu_configure_regions+0x5e>
			return -EINVAL;
    2914:	f06f 0215 	mvn.w	r2, #21
    2918:	e7d9      	b.n	28ce <mpu_configure_regions+0xa>
		return REGION_32B;
    291a:	2408      	movs	r4, #8
    291c:	e7f6      	b.n	290c <mpu_configure_regions+0x48>
		return REGION_4G;
    291e:	243e      	movs	r4, #62	; 0x3e
    2920:	e7f4      	b.n	290c <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2922:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2926:	4315      	orrs	r5, r2
    2928:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    292c:	f044 0401 	orr.w	r4, r4, #1
    2930:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2932:	60fd      	str	r5, [r7, #12]
		reg_index++;
    2934:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2936:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    2938:	3601      	adds	r6, #1
    293a:	300c      	adds	r0, #12
    293c:	e7c5      	b.n	28ca <mpu_configure_regions+0x6>
    293e:	bf00      	nop
    2940:	e000ed90 	.word	0xe000ed90

00002944 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2944:	4b03      	ldr	r3, [pc, #12]	; (2954 <arm_core_mpu_enable+0x10>)
    2946:	2205      	movs	r2, #5
    2948:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    294a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    294e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2952:	4770      	bx	lr
    2954:	e000ed90 	.word	0xe000ed90

00002958 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    2958:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    295c:	4b01      	ldr	r3, [pc, #4]	; (2964 <arm_core_mpu_disable+0xc>)
    295e:	2200      	movs	r2, #0
    2960:	605a      	str	r2, [r3, #4]
}
    2962:	4770      	bx	lr
    2964:	e000ed90 	.word	0xe000ed90

00002968 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2968:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    296a:	4c03      	ldr	r4, [pc, #12]	; (2978 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    296c:	2301      	movs	r3, #1
    296e:	7822      	ldrb	r2, [r4, #0]
    2970:	f7ff ffa8 	bl	28c4 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2974:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    2976:	bd10      	pop	{r4, pc}
    2978:	20000c30 	.word	0x20000c30

0000297c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    297c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    297e:	4a08      	ldr	r2, [pc, #32]	; (29a0 <arm_core_mpu_configure_dynamic_mpu_regions+0x24>)
    2980:	2300      	movs	r3, #0
    2982:	7812      	ldrb	r2, [r2, #0]
    2984:	f7ff ff9e 	bl	28c4 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    2988:	f110 0f16 	cmn.w	r0, #22
    298c:	d003      	beq.n	2996 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
  MPU->RNR = rnr;
    298e:	4b05      	ldr	r3, [pc, #20]	; (29a4 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
  MPU->RASR = 0U;
    2990:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    2992:	2807      	cmp	r0, #7
    2994:	dd00      	ble.n	2998 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    2996:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
    2998:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    299a:	611a      	str	r2, [r3, #16]
    299c:	3001      	adds	r0, #1
    299e:	e7f8      	b.n	2992 <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
    29a0:	20000c30 	.word	0x20000c30
    29a4:	e000ed90 	.word	0xe000ed90

000029a8 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    29a8:	4913      	ldr	r1, [pc, #76]	; (29f8 <z_arm_mpu_init+0x50>)
    29aa:	6808      	ldr	r0, [r1, #0]
    29ac:	2808      	cmp	r0, #8
{
    29ae:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    29b0:	d81e      	bhi.n	29f0 <z_arm_mpu_init+0x48>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    29b2:	f7ff ffd1 	bl	2958 <arm_core_mpu_disable>
    29b6:	4c11      	ldr	r4, [pc, #68]	; (29fc <z_arm_mpu_init+0x54>)
    29b8:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    29ba:	2200      	movs	r2, #0
    29bc:	4290      	cmp	r0, r2
    29be:	f101 010c 	add.w	r1, r1, #12
    29c2:	d105      	bne.n	29d0 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    29c4:	4b0e      	ldr	r3, [pc, #56]	; (2a00 <z_arm_mpu_init+0x58>)
    29c6:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    29c8:	f7ff ffbc 	bl	2944 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    29cc:	2000      	movs	r0, #0
}
    29ce:	bd10      	pop	{r4, pc}
    29d0:	60a2      	str	r2, [r4, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    29d2:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    29d6:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    29da:	4313      	orrs	r3, r2
    29dc:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    29e0:	60e3      	str	r3, [r4, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    29e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
    29e6:	f043 0301 	orr.w	r3, r3, #1
    29ea:	6123      	str	r3, [r4, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    29ec:	3201      	adds	r2, #1
    29ee:	e7e5      	b.n	29bc <z_arm_mpu_init+0x14>
		return -1;
    29f0:	f04f 30ff 	mov.w	r0, #4294967295
    29f4:	e7eb      	b.n	29ce <z_arm_mpu_init+0x26>
    29f6:	bf00      	nop
    29f8:	00006630 	.word	0x00006630
    29fc:	e000ed90 	.word	0xe000ed90
    2a00:	20000c30 	.word	0x20000c30

00002a04 <printf>:

	return r;
}

int printf(const char *ZRESTRICT format, ...)
{
    2a04:	b40f      	push	{r0, r1, r2, r3}
    2a06:	b507      	push	{r0, r1, r2, lr}
    2a08:	ab04      	add	r3, sp, #16
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    2a0a:	2102      	movs	r1, #2
{
    2a0c:	f853 2b04 	ldr.w	r2, [r3], #4
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    2a10:	4804      	ldr	r0, [pc, #16]	; (2a24 <printf+0x20>)
	va_start(vargs, format);
    2a12:	9301      	str	r3, [sp, #4]
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    2a14:	f7fe fdc0 	bl	1598 <cbvprintf>
	va_end(vargs);

	return r;
}
    2a18:	b003      	add	sp, #12
    2a1a:	f85d eb04 	ldr.w	lr, [sp], #4
    2a1e:	b004      	add	sp, #16
    2a20:	4770      	bx	lr
    2a22:	bf00      	nop
    2a24:	00005bdd 	.word	0x00005bdd

00002a28 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2a28:	4b01      	ldr	r3, [pc, #4]	; (2a30 <__stdout_hook_install+0x8>)
    2a2a:	6018      	str	r0, [r3, #0]
}
    2a2c:	4770      	bx	lr
    2a2e:	bf00      	nop
    2a30:	2000003c 	.word	0x2000003c

00002a34 <z_impl_zephyr_fputc>:

int z_impl_zephyr_fputc(int c, FILE *stream)
{
	return (stream == stdout || stream == stderr) ? _stdout_hook(c) : EOF;
    2a34:	3902      	subs	r1, #2
    2a36:	2901      	cmp	r1, #1
    2a38:	d802      	bhi.n	2a40 <z_impl_zephyr_fputc+0xc>
    2a3a:	4b03      	ldr	r3, [pc, #12]	; (2a48 <z_impl_zephyr_fputc+0x14>)
    2a3c:	681b      	ldr	r3, [r3, #0]
    2a3e:	4718      	bx	r3
}
    2a40:	f04f 30ff 	mov.w	r0, #4294967295
    2a44:	4770      	bx	lr
    2a46:	bf00      	nop
    2a48:	2000003c 	.word	0x2000003c

00002a4c <nordicsemi_nrf52_init>:
	__asm__ volatile(
    2a4c:	f04f 0320 	mov.w	r3, #32
    2a50:	f3ef 8111 	mrs	r1, BASEPRI
    2a54:	f383 8812 	msr	BASEPRI_MAX, r3
    2a58:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2a5c:	4a0f      	ldr	r2, [pc, #60]	; (2a9c <nordicsemi_nrf52_init+0x50>)
    2a5e:	2301      	movs	r3, #1
    2a60:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2a64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2a68:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2a6c:	4a0c      	ldr	r2, [pc, #48]	; (2aa0 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2a6e:	6812      	ldr	r2, [r2, #0]
    2a70:	2a08      	cmp	r2, #8
    2a72:	d108      	bne.n	2a86 <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2a74:	4a0b      	ldr	r2, [pc, #44]	; (2aa4 <nordicsemi_nrf52_init+0x58>)
    2a76:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    2a78:	2a05      	cmp	r2, #5
    2a7a:	d804      	bhi.n	2a86 <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    2a7c:	480a      	ldr	r0, [pc, #40]	; (2aa8 <nordicsemi_nrf52_init+0x5c>)
    2a7e:	5c82      	ldrb	r2, [r0, r2]
    2a80:	b10a      	cbz	r2, 2a86 <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    2a82:	4a0a      	ldr	r2, [pc, #40]	; (2aac <nordicsemi_nrf52_init+0x60>)
    2a84:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2a86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2a8a:	2201      	movs	r2, #1
    2a8c:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    2a90:	f381 8811 	msr	BASEPRI, r1
    2a94:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2a98:	2000      	movs	r0, #0
    2a9a:	4770      	bx	lr
    2a9c:	4001e000 	.word	0x4001e000
    2aa0:	10000130 	.word	0x10000130
    2aa4:	10000134 	.word	0x10000134
    2aa8:	00006952 	.word	0x00006952
    2aac:	40000638 	.word	0x40000638

00002ab0 <sys_arch_reboot>:
    *p_gpregret = val;
    2ab0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ab4:	b2c0      	uxtb	r0, r0
    2ab6:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2aba:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2abe:	4905      	ldr	r1, [pc, #20]	; (2ad4 <sys_arch_reboot+0x24>)
    2ac0:	4b05      	ldr	r3, [pc, #20]	; (2ad8 <sys_arch_reboot+0x28>)
    2ac2:	68ca      	ldr	r2, [r1, #12]
    2ac4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2ac8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2aca:	60cb      	str	r3, [r1, #12]
    2acc:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2ad0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2ad2:	e7fd      	b.n	2ad0 <sys_arch_reboot+0x20>
    2ad4:	e000ed00 	.word	0xe000ed00
    2ad8:	05fa0004 	.word	0x05fa0004

00002adc <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2adc:	b120      	cbz	r0, 2ae8 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    2ade:	4b03      	ldr	r3, [pc, #12]	; (2aec <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2ae0:	0180      	lsls	r0, r0, #6
    2ae2:	f043 0301 	orr.w	r3, r3, #1
    2ae6:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2ae8:	4770      	bx	lr
    2aea:	bf00      	nop
    2aec:	000065d0 	.word	0x000065d0

00002af0 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    2af0:	4a0e      	ldr	r2, [pc, #56]	; (2b2c <onoff_stop+0x3c>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2af2:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2af4:	1a84      	subs	r4, r0, r2
    2af6:	10a3      	asrs	r3, r4, #2
    2af8:	4c0d      	ldr	r4, [pc, #52]	; (2b30 <onoff_stop+0x40>)
    2afa:	435c      	muls	r4, r3
{
    2afc:	4605      	mov	r5, r0
    2afe:	b2e4      	uxtb	r4, r4
	err = set_off_state(&subdata->flags, ctx);
    2b00:	200c      	movs	r0, #12
    2b02:	fb00 2004 	mla	r0, r0, r4, r2
{
    2b06:	460e      	mov	r6, r1
	err = set_off_state(&subdata->flags, ctx);
    2b08:	2140      	movs	r1, #64	; 0x40
    2b0a:	4408      	add	r0, r1
    2b0c:	f003 f8c9 	bl	5ca2 <set_off_state>
	if (err < 0) {
    2b10:	1e01      	subs	r1, r0, #0
    2b12:	db05      	blt.n	2b20 <onoff_stop+0x30>
	get_sub_config(dev, type)->stop();
    2b14:	4b07      	ldr	r3, [pc, #28]	; (2b34 <onoff_stop+0x44>)
    2b16:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    2b1a:	6863      	ldr	r3, [r4, #4]
    2b1c:	4798      	blx	r3
	return 0;
    2b1e:	2100      	movs	r1, #0
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
	notify(mgr, res);
    2b20:	4628      	mov	r0, r5
    2b22:	4633      	mov	r3, r6
}
    2b24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2b28:	4718      	bx	r3
    2b2a:	bf00      	nop
    2b2c:	20000ab0 	.word	0x20000ab0
    2b30:	b6db6db7 	.word	0xb6db6db7
    2b34:	00006668 	.word	0x00006668

00002b38 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    2b3c:	4e10      	ldr	r6, [pc, #64]	; (2b80 <onoff_start+0x48>)
    2b3e:	1b84      	subs	r4, r0, r6
    2b40:	10a3      	asrs	r3, r4, #2
    2b42:	4c10      	ldr	r4, [pc, #64]	; (2b84 <onoff_start+0x4c>)
    2b44:	435c      	muls	r4, r3
    2b46:	b2e4      	uxtb	r4, r4
	err = set_starting_state(&subdata->flags, ctx);
    2b48:	250c      	movs	r5, #12
    2b4a:	4365      	muls	r5, r4
{
    2b4c:	4680      	mov	r8, r0
	err = set_starting_state(&subdata->flags, ctx);
    2b4e:	f105 0040 	add.w	r0, r5, #64	; 0x40
{
    2b52:	460f      	mov	r7, r1
	err = set_starting_state(&subdata->flags, ctx);
    2b54:	4430      	add	r0, r6
    2b56:	2140      	movs	r1, #64	; 0x40
    2b58:	f003 f8bc 	bl	5cd4 <set_starting_state>
	if (err < 0) {
    2b5c:	1e01      	subs	r1, r0, #0
    2b5e:	db09      	blt.n	2b74 <onoff_start+0x3c>
	subdata->cb = cb;
    2b60:	4a09      	ldr	r2, [pc, #36]	; (2b88 <onoff_start+0x50>)
    2b62:	1973      	adds	r3, r6, r5
	subdata->user_data = user_data;
    2b64:	e9c3 270e 	strd	r2, r7, [r3, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    2b68:	4b08      	ldr	r3, [pc, #32]	; (2b8c <onoff_start+0x54>)
    2b6a:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    2b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    2b72:	4718      	bx	r3
		notify(mgr, err);
    2b74:	4640      	mov	r0, r8
    2b76:	463b      	mov	r3, r7
}
    2b78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    2b7c:	4718      	bx	r3
    2b7e:	bf00      	nop
    2b80:	20000ab0 	.word	0x20000ab0
    2b84:	b6db6db7 	.word	0xb6db6db7
    2b88:	00005d37 	.word	0x00005d37
    2b8c:	00006668 	.word	0x00006668

00002b90 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2b90:	2200      	movs	r2, #0
{
    2b92:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2b94:	2101      	movs	r1, #1
{
    2b96:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2b98:	4610      	mov	r0, r2
    2b9a:	f7ff fc49 	bl	2430 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    2b9e:	2000      	movs	r0, #0
    2ba0:	f7ff fc28 	bl	23f4 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2ba4:	480f      	ldr	r0, [pc, #60]	; (2be4 <clk_init+0x54>)
    2ba6:	f000 feeb 	bl	3980 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2baa:	4b0f      	ldr	r3, [pc, #60]	; (2be8 <clk_init+0x58>)
    2bac:	4298      	cmp	r0, r3
    2bae:	d115      	bne.n	2bdc <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    2bb0:	f003 f9ee 	bl	5f90 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    2bb4:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2bb6:	490d      	ldr	r1, [pc, #52]	; (2bec <clk_init+0x5c>)
    2bb8:	4630      	mov	r0, r6
    2bba:	f002 ff81 	bl	5ac0 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2bbe:	2800      	cmp	r0, #0
    2bc0:	db0b      	blt.n	2bda <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2bc2:	2501      	movs	r5, #1
    2bc4:	6435      	str	r5, [r6, #64]	; 0x40
						get_sub_data(dev, i);
    2bc6:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2bc8:	4908      	ldr	r1, [pc, #32]	; (2bec <clk_init+0x5c>)
    2bca:	f104 001c 	add.w	r0, r4, #28
    2bce:	f002 ff77 	bl	5ac0 <onoff_manager_init>
		if (err < 0) {
    2bd2:	2800      	cmp	r0, #0
    2bd4:	db01      	blt.n	2bda <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    2bd6:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    2bd8:	2000      	movs	r0, #0
}
    2bda:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    2bdc:	f06f 0004 	mvn.w	r0, #4
    2be0:	e7fb      	b.n	2bda <clk_init+0x4a>
    2be2:	bf00      	nop
    2be4:	00002c25 	.word	0x00002c25
    2be8:	0bad0000 	.word	0x0bad0000
    2bec:	00006678 	.word	0x00006678

00002bf0 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    2bf0:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    2bf2:	230c      	movs	r3, #12
    2bf4:	4809      	ldr	r0, [pc, #36]	; (2c1c <clkstarted_handle.constprop.0+0x2c>)
    2bf6:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    2bf8:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    2bfa:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    2bfc:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    2c00:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    2c02:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    2c04:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    2c06:	4418      	add	r0, r3
    2c08:	f003 f882 	bl	5d10 <set_on_state>
	if (callback) {
    2c0c:	b12d      	cbz	r5, 2c1a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    2c0e:	4632      	mov	r2, r6
    2c10:	462b      	mov	r3, r5
    2c12:	4803      	ldr	r0, [pc, #12]	; (2c20 <clkstarted_handle.constprop.0+0x30>)
}
    2c14:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    2c18:	4718      	bx	r3
}
    2c1a:	bd70      	pop	{r4, r5, r6, pc}
    2c1c:	20000ab0 	.word	0x20000ab0
    2c20:	000063b0 	.word	0x000063b0

00002c24 <clock_event_handler>:
	switch (event) {
    2c24:	b110      	cbz	r0, 2c2c <clock_event_handler+0x8>
    2c26:	2801      	cmp	r0, #1
    2c28:	d004      	beq.n	2c34 <clock_event_handler+0x10>
    2c2a:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    2c2c:	4b03      	ldr	r3, [pc, #12]	; (2c3c <clock_event_handler+0x18>)
    2c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    2c30:	075b      	lsls	r3, r3, #29
    2c32:	d101      	bne.n	2c38 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2c34:	f7ff bfdc 	b.w	2bf0 <clkstarted_handle.constprop.0>
}
    2c38:	4770      	bx	lr
    2c3a:	bf00      	nop
    2c3c:	20000ab0 	.word	0x20000ab0

00002c40 <generic_hfclk_start>:
{
    2c40:	b508      	push	{r3, lr}
	__asm__ volatile(
    2c42:	f04f 0320 	mov.w	r3, #32
    2c46:	f3ef 8111 	mrs	r1, BASEPRI
    2c4a:	f383 8812 	msr	BASEPRI_MAX, r3
    2c4e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    2c52:	4a12      	ldr	r2, [pc, #72]	; (2c9c <generic_hfclk_start+0x5c>)
    2c54:	6813      	ldr	r3, [r2, #0]
    2c56:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    2c5a:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    2c5e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    2c60:	d00c      	beq.n	2c7c <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2c62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2c66:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    2c6a:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    2c6e:	f013 0301 	ands.w	r3, r3, #1
    2c72:	d003      	beq.n	2c7c <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2c74:	480a      	ldr	r0, [pc, #40]	; (2ca0 <generic_hfclk_start+0x60>)
    2c76:	f003 f84b 	bl	5d10 <set_on_state>
			already_started = true;
    2c7a:	2301      	movs	r3, #1
	__asm__ volatile(
    2c7c:	f381 8811 	msr	BASEPRI, r1
    2c80:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2c84:	b123      	cbz	r3, 2c90 <generic_hfclk_start+0x50>
}
    2c86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    2c8a:	2000      	movs	r0, #0
    2c8c:	f7ff bfb0 	b.w	2bf0 <clkstarted_handle.constprop.0>
}
    2c90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    2c94:	2001      	movs	r0, #1
    2c96:	f000 be83 	b.w	39a0 <nrfx_clock_start>
    2c9a:	bf00      	nop
    2c9c:	20000b00 	.word	0x20000b00
    2ca0:	20000af0 	.word	0x20000af0

00002ca4 <generic_hfclk_stop>:
    2ca4:	4b09      	ldr	r3, [pc, #36]	; (2ccc <generic_hfclk_stop+0x28>)
    2ca6:	f3bf 8f5b 	dmb	ish
    2caa:	e853 2f00 	ldrex	r2, [r3]
    2cae:	f022 0102 	bic.w	r1, r2, #2
    2cb2:	e843 1000 	strex	r0, r1, [r3]
    2cb6:	2800      	cmp	r0, #0
    2cb8:	d1f7      	bne.n	2caa <generic_hfclk_stop+0x6>
    2cba:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    2cbe:	07d3      	lsls	r3, r2, #31
    2cc0:	d402      	bmi.n	2cc8 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    2cc2:	2001      	movs	r0, #1
    2cc4:	f000 be9e 	b.w	3a04 <nrfx_clock_stop>
}
    2cc8:	4770      	bx	lr
    2cca:	bf00      	nop
    2ccc:	20000b00 	.word	0x20000b00

00002cd0 <api_blocking_start>:
{
    2cd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2cd2:	2200      	movs	r2, #0
    2cd4:	2301      	movs	r3, #1
    2cd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2cda:	4a09      	ldr	r2, [pc, #36]	; (2d00 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2cdc:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2ce0:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2ce2:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2ce6:	f003 f84c 	bl	5d82 <api_start>
	if (err < 0) {
    2cea:	2800      	cmp	r0, #0
    2cec:	db05      	blt.n	2cfa <api_blocking_start+0x2a>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    2cee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2cf2:	2300      	movs	r3, #0
    2cf4:	4668      	mov	r0, sp
    2cf6:	f002 f989 	bl	500c <z_impl_k_sem_take>
}
    2cfa:	b005      	add	sp, #20
    2cfc:	f85d fb04 	ldr.w	pc, [sp], #4
    2d00:	00005d55 	.word	0x00005d55

00002d04 <z_nrf_clock_control_lf_on>:
{
    2d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2d08:	493a      	ldr	r1, [pc, #232]	; (2df4 <z_nrf_clock_control_lf_on+0xf0>)
    2d0a:	f3bf 8f5b 	dmb	ish
    2d0e:	4606      	mov	r6, r0
    2d10:	2201      	movs	r2, #1
    2d12:	e851 3f00 	ldrex	r3, [r1]
    2d16:	e841 2000 	strex	r0, r2, [r1]
    2d1a:	2800      	cmp	r0, #0
    2d1c:	d1f9      	bne.n	2d12 <z_nrf_clock_control_lf_on+0xe>
    2d1e:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    2d22:	b933      	cbnz	r3, 2d32 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    2d24:	4934      	ldr	r1, [pc, #208]	; (2df8 <z_nrf_clock_control_lf_on+0xf4>)
		err = onoff_request(mgr, &cli);
    2d26:	4835      	ldr	r0, [pc, #212]	; (2dfc <z_nrf_clock_control_lf_on+0xf8>)
    2d28:	604b      	str	r3, [r1, #4]
    2d2a:	60cb      	str	r3, [r1, #12]
    2d2c:	608a      	str	r2, [r1, #8]
    2d2e:	f002 feda 	bl	5ae6 <onoff_request>
	switch (start_mode) {
    2d32:	1e73      	subs	r3, r6, #1
    2d34:	2b01      	cmp	r3, #1
    2d36:	d832      	bhi.n	2d9e <z_nrf_clock_control_lf_on+0x9a>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    2d38:	2e01      	cmp	r6, #1
    2d3a:	d107      	bne.n	2d4c <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    2d3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d40:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    2d44:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    2d48:	2b01      	cmp	r3, #1
    2d4a:	d028      	beq.n	2d9e <z_nrf_clock_control_lf_on+0x9a>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2d4c:	f003 faab 	bl	62a6 <k_is_in_isr>
    2d50:	4604      	mov	r4, r0
    2d52:	b918      	cbnz	r0, 2d5c <z_nrf_clock_control_lf_on+0x58>
	return !z_sys_post_kernel;
    2d54:	4b2a      	ldr	r3, [pc, #168]	; (2e00 <z_nrf_clock_control_lf_on+0xfc>)
	int key = isr_mode ? irq_lock() : 0;
    2d56:	781b      	ldrb	r3, [r3, #0]
    2d58:	2b00      	cmp	r3, #0
    2d5a:	d144      	bne.n	2de6 <z_nrf_clock_control_lf_on+0xe2>
	__asm__ volatile(
    2d5c:	f04f 0320 	mov.w	r3, #32
    2d60:	f3ef 8511 	mrs	r5, BASEPRI
    2d64:	f383 8812 	msr	BASEPRI_MAX, r3
    2d68:	f3bf 8f6f 	isb	sy
    2d6c:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d6e:	4f25      	ldr	r7, [pc, #148]	; (2e04 <z_nrf_clock_control_lf_on+0x100>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d70:	f8df 8094 	ldr.w	r8, [pc, #148]	; 2e08 <z_nrf_clock_control_lf_on+0x104>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d74:	f8df 9094 	ldr.w	r9, [pc, #148]	; 2e0c <z_nrf_clock_control_lf_on+0x108>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2d7c:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d80:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    2d84:	03d2      	lsls	r2, r2, #15
    2d86:	d50c      	bpl.n	2da2 <z_nrf_clock_control_lf_on+0x9e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2d88:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    2d8c:	2b01      	cmp	r3, #1
    2d8e:	d001      	beq.n	2d94 <z_nrf_clock_control_lf_on+0x90>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    2d90:	2e01      	cmp	r6, #1
    2d92:	d106      	bne.n	2da2 <z_nrf_clock_control_lf_on+0x9e>
	if (isr_mode) {
    2d94:	b30c      	cbz	r4, 2dda <z_nrf_clock_control_lf_on+0xd6>
	__asm__ volatile(
    2d96:	f385 8811 	msr	BASEPRI, r5
    2d9a:	f3bf 8f6f 	isb	sy
}
    2d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    2da2:	b1ac      	cbz	r4, 2dd0 <z_nrf_clock_control_lf_on+0xcc>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    2da4:	4628      	mov	r0, r5
    2da6:	f7ff fabd 	bl	2324 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2daa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2dae:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    2db2:	2b00      	cmp	r3, #0
    2db4:	d1e0      	bne.n	2d78 <z_nrf_clock_control_lf_on+0x74>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2db6:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    2db8:	2900      	cmp	r1, #0
    2dba:	d0dd      	beq.n	2d78 <z_nrf_clock_control_lf_on+0x74>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2dbc:	603b      	str	r3, [r7, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2dbe:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    2dc0:	2301      	movs	r3, #1
    2dc2:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    2dc6:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2dca:	f8c9 3000 	str.w	r3, [r9]
}
    2dce:	e7d3      	b.n	2d78 <z_nrf_clock_control_lf_on+0x74>
	return z_impl_k_sleep(timeout);
    2dd0:	2100      	movs	r1, #0
    2dd2:	2021      	movs	r0, #33	; 0x21
    2dd4:	f002 f888 	bl	4ee8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2dd8:	e7e7      	b.n	2daa <z_nrf_clock_control_lf_on+0xa6>
    p_reg->INTENSET = mask;
    2dda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2dde:	2202      	movs	r2, #2
    2de0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2de4:	e7db      	b.n	2d9e <z_nrf_clock_control_lf_on+0x9a>
    p_reg->INTENCLR = mask;
    2de6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2dea:	2202      	movs	r2, #2
    2dec:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    2df0:	4605      	mov	r5, r0
}
    2df2:	e7bc      	b.n	2d6e <z_nrf_clock_control_lf_on+0x6a>
    2df4:	20000b04 	.word	0x20000b04
    2df8:	20000aa0 	.word	0x20000aa0
    2dfc:	20000acc 	.word	0x20000acc
    2e00:	20001041 	.word	0x20001041
    2e04:	40000104 	.word	0x40000104
    2e08:	e000e100 	.word	0xe000e100
    2e0c:	40000008 	.word	0x40000008

00002e10 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    2e10:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    2e12:	4b08      	ldr	r3, [pc, #32]	; (2e34 <uart_console_init+0x24>)
    2e14:	4808      	ldr	r0, [pc, #32]	; (2e38 <uart_console_init+0x28>)
    2e16:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    2e18:	f003 f925 	bl	6066 <z_device_ready>
    2e1c:	b138      	cbz	r0, 2e2e <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    2e1e:	4807      	ldr	r0, [pc, #28]	; (2e3c <uart_console_init+0x2c>)
    2e20:	f7ff fe02 	bl	2a28 <__stdout_hook_install>
	__printk_hook_install(console_out);
    2e24:	4805      	ldr	r0, [pc, #20]	; (2e3c <uart_console_init+0x2c>)
    2e26:	f7ff fa41 	bl	22ac <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    2e2a:	2000      	movs	r0, #0
}
    2e2c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    2e2e:	f06f 0012 	mvn.w	r0, #18
    2e32:	e7fb      	b.n	2e2c <uart_console_init+0x1c>
    2e34:	20000b08 	.word	0x20000b08
    2e38:	00006410 	.word	0x00006410
    2e3c:	00002e41 	.word	0x00002e41

00002e40 <console_out>:
	if ('\n' == c) {
    2e40:	280a      	cmp	r0, #10
{
    2e42:	b538      	push	{r3, r4, r5, lr}
    2e44:	4d07      	ldr	r5, [pc, #28]	; (2e64 <console_out+0x24>)
    2e46:	4604      	mov	r4, r0
	if ('\n' == c) {
    2e48:	d104      	bne.n	2e54 <console_out+0x14>
    2e4a:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    2e4c:	6883      	ldr	r3, [r0, #8]
    2e4e:	210d      	movs	r1, #13
    2e50:	685b      	ldr	r3, [r3, #4]
    2e52:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    2e54:	6828      	ldr	r0, [r5, #0]
    2e56:	6883      	ldr	r3, [r0, #8]
    2e58:	b2e1      	uxtb	r1, r4
    2e5a:	685b      	ldr	r3, [r3, #4]
    2e5c:	4798      	blx	r3
}
    2e5e:	4620      	mov	r0, r4
    2e60:	bd38      	pop	{r3, r4, r5, pc}
    2e62:	bf00      	nop
    2e64:	20000b08 	.word	0x20000b08

00002e68 <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2e68:	0942      	lsrs	r2, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    2e6a:	b570      	push	{r4, r5, r6, lr}
    2e6c:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2e6e:	d002      	beq.n	2e76 <nrfx_gpio_handler+0xe>
    2e70:	2a01      	cmp	r2, #1
    2e72:	d01d      	beq.n	2eb0 <nrfx_gpio_handler+0x48>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    2e74:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2e76:	4e0f      	ldr	r6, [pc, #60]	; (2eb4 <nrfx_gpio_handler+0x4c>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2e78:	6932      	ldr	r2, [r6, #16]
    2e7a:	6851      	ldr	r1, [r2, #4]
    2e7c:	2900      	cmp	r1, #0
    2e7e:	d0f9      	beq.n	2e74 <nrfx_gpio_handler+0xc>
    2e80:	680c      	ldr	r4, [r1, #0]
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    2e82:	f003 031f 	and.w	r3, r3, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    2e86:	2501      	movs	r5, #1
    2e88:	2c00      	cmp	r4, #0
    2e8a:	fa05 f503 	lsl.w	r5, r5, r3
	return node->next;
    2e8e:	bf38      	it	cc
    2e90:	2400      	movcc	r4, #0
		if (cb->pin_mask & pins) {
    2e92:	688a      	ldr	r2, [r1, #8]
    2e94:	402a      	ands	r2, r5
    2e96:	d002      	beq.n	2e9e <nrfx_gpio_handler+0x36>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    2e98:	684b      	ldr	r3, [r1, #4]
    2e9a:	4630      	mov	r0, r6
    2e9c:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2e9e:	2c00      	cmp	r4, #0
    2ea0:	d0e8      	beq.n	2e74 <nrfx_gpio_handler+0xc>
    2ea2:	6823      	ldr	r3, [r4, #0]
    2ea4:	2b00      	cmp	r3, #0
    2ea6:	bf38      	it	cc
    2ea8:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2eaa:	4621      	mov	r1, r4
    2eac:	461c      	mov	r4, r3
    2eae:	e7f0      	b.n	2e92 <nrfx_gpio_handler+0x2a>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2eb0:	4e01      	ldr	r6, [pc, #4]	; (2eb8 <nrfx_gpio_handler+0x50>)
    2eb2:	e7e1      	b.n	2e78 <nrfx_gpio_handler+0x10>
    2eb4:	000063c8 	.word	0x000063c8
    2eb8:	000063e0 	.word	0x000063e0

00002ebc <gpio_nrfx_pin_interrupt_configure>:
{
    2ebc:	b530      	push	{r4, r5, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2ebe:	6840      	ldr	r0, [r0, #4]
    2ec0:	7b04      	ldrb	r4, [r0, #12]
    2ec2:	f001 051f 	and.w	r5, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    2ec6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2eca:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
    2ece:	b085      	sub	sp, #20
    2ed0:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
    2ed4:	d104      	bne.n	2ee0 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    2ed6:	4628      	mov	r0, r5
    2ed8:	f001 f87a 	bl	3fd0 <nrfx_gpiote_trigger_disable>
	return 0;
    2edc:	2000      	movs	r0, #0
    2ede:	e032      	b.n	2f46 <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
    2ee0:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2ee4:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2ee8:	d12f      	bne.n	2f4a <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2eea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    2eee:	bf0c      	ite	eq
    2ef0:	2304      	moveq	r3, #4
    2ef2:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    2ef4:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2ef8:	6883      	ldr	r3, [r0, #8]
    2efa:	fa23 f101 	lsr.w	r1, r3, r1
    2efe:	07c9      	lsls	r1, r1, #31
    2f00:	d42f      	bmi.n	2f62 <gpio_nrfx_pin_interrupt_configure+0xa6>
    2f02:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    2f06:	d12c      	bne.n	2f62 <gpio_nrfx_pin_interrupt_configure+0xa6>

    return pin_number >> 5;
    2f08:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
    2f0a:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    2f0c:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
    2f10:	4a1c      	ldr	r2, [pc, #112]	; (2f84 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2f12:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    2f16:	bf18      	it	ne
    2f18:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2f20:	07db      	lsls	r3, r3, #31
    2f22:	d41e      	bmi.n	2f62 <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2f24:	f10d 0407 	add.w	r4, sp, #7
    2f28:	4621      	mov	r1, r4
    2f2a:	4628      	mov	r0, r5
    2f2c:	f000 ffbc 	bl	3ea8 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2f30:	4b15      	ldr	r3, [pc, #84]	; (2f88 <gpio_nrfx_pin_interrupt_configure+0xcc>)
    2f32:	4298      	cmp	r0, r3
    2f34:	d114      	bne.n	2f60 <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
    2f36:	4620      	mov	r0, r4
    2f38:	f001 f800 	bl	3f3c <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2f3c:	4b13      	ldr	r3, [pc, #76]	; (2f8c <gpio_nrfx_pin_interrupt_configure+0xd0>)
    2f3e:	4298      	cmp	r0, r3
    2f40:	d00e      	beq.n	2f60 <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
    2f42:	f06f 000b 	mvn.w	r0, #11
}
    2f46:	b005      	add	sp, #20
    2f48:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    2f4a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    2f4e:	d005      	beq.n	2f5c <gpio_nrfx_pin_interrupt_configure+0xa0>
    2f50:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    2f54:	bf0c      	ite	eq
    2f56:	2302      	moveq	r3, #2
    2f58:	2301      	movne	r3, #1
    2f5a:	e7cb      	b.n	2ef4 <gpio_nrfx_pin_interrupt_configure+0x38>
    2f5c:	2303      	movs	r3, #3
    2f5e:	e7c9      	b.n	2ef4 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    2f60:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2f62:	2300      	movs	r3, #0
    2f64:	4619      	mov	r1, r3
    2f66:	aa02      	add	r2, sp, #8
    2f68:	4628      	mov	r0, r5
    2f6a:	f000 fe7b 	bl	3c64 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2f6e:	4b07      	ldr	r3, [pc, #28]	; (2f8c <gpio_nrfx_pin_interrupt_configure+0xd0>)
    2f70:	4298      	cmp	r0, r3
    2f72:	d104      	bne.n	2f7e <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2f74:	2101      	movs	r1, #1
    2f76:	4628      	mov	r0, r5
    2f78:	f000 ffe6 	bl	3f48 <nrfx_gpiote_trigger_enable>
    2f7c:	e7ae      	b.n	2edc <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    2f7e:	f06f 0004 	mvn.w	r0, #4
    2f82:	e7e0      	b.n	2f46 <gpio_nrfx_pin_interrupt_configure+0x8a>
    2f84:	50000300 	.word	0x50000300
    2f88:	0bad0004 	.word	0x0bad0004
    2f8c:	0bad0000 	.word	0x0bad0000

00002f90 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    2f90:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    2f92:	f000 ffc3 	bl	3f1c <nrfx_gpiote_is_init>
    2f96:	4604      	mov	r4, r0
    2f98:	b968      	cbnz	r0, 2fb6 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    2f9a:	f000 ff97 	bl	3ecc <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2f9e:	4b08      	ldr	r3, [pc, #32]	; (2fc0 <gpio_nrfx_init+0x30>)
    2fa0:	4298      	cmp	r0, r3
    2fa2:	d10a      	bne.n	2fba <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2fa4:	4807      	ldr	r0, [pc, #28]	; (2fc4 <gpio_nrfx_init+0x34>)
    2fa6:	4621      	mov	r1, r4
    2fa8:	f000 ff78 	bl	3e9c <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2fac:	4622      	mov	r2, r4
    2fae:	2105      	movs	r1, #5
    2fb0:	2006      	movs	r0, #6
    2fb2:	f7ff fa3d 	bl	2430 <z_arm_irq_priority_set>
		return 0;
    2fb6:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2fb8:	bd10      	pop	{r4, pc}
		return -EIO;
    2fba:	f06f 0004 	mvn.w	r0, #4
    2fbe:	e7fb      	b.n	2fb8 <gpio_nrfx_init+0x28>
    2fc0:	0bad0000 	.word	0x0bad0000
    2fc4:	00002e69 	.word	0x00002e69

00002fc8 <gpio_nrfx_pin_configure>:
{
    2fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    2fcc:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2fce:	7b3b      	ldrb	r3, [r7, #12]
    2fd0:	f001 051f 	and.w	r5, r1, #31
{
    2fd4:	b085      	sub	sp, #20
    2fd6:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2fd8:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2fdc:	4614      	mov	r4, r2
    2fde:	b9ca      	cbnz	r2, 3014 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2fe0:	a902      	add	r1, sp, #8
    2fe2:	4628      	mov	r0, r5
    2fe4:	f000 ff60 	bl	3ea8 <nrfx_gpiote_channel_get>
    2fe8:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    2fea:	4628      	mov	r0, r5
    2fec:	f001 f812 	bl	4014 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2ff0:	4b48      	ldr	r3, [pc, #288]	; (3114 <gpio_nrfx_pin_configure+0x14c>)
    2ff2:	4298      	cmp	r0, r3
    2ff4:	d004      	beq.n	3000 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    2ff6:	f06f 0004 	mvn.w	r0, #4
}
    2ffa:	b005      	add	sp, #20
    2ffc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    3000:	4284      	cmp	r4, r0
    3002:	d105      	bne.n	3010 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    3004:	f89d 0008 	ldrb.w	r0, [sp, #8]
    3008:	f000 ff92 	bl	3f30 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    300c:	42a0      	cmp	r0, r4
    300e:	d1f2      	bne.n	2ff6 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3010:	2000      	movs	r0, #0
    3012:	e7f2      	b.n	2ffa <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3014:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    3018:	f10d 0103 	add.w	r1, sp, #3
    301c:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    301e:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    3022:	f000 ff41 	bl	3ea8 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3026:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    3028:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    302a:	aa02      	add	r2, sp, #8
    302c:	4649      	mov	r1, r9
    302e:	4628      	mov	r0, r5
    3030:	f000 fe18 	bl	3c64 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3034:	4b37      	ldr	r3, [pc, #220]	; (3114 <gpio_nrfx_pin_configure+0x14c>)
    3036:	4298      	cmp	r0, r3
    3038:	d002      	beq.n	3040 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    303a:	f06f 0015 	mvn.w	r0, #21
    303e:	e7dc      	b.n	2ffa <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    3040:	4580      	cmp	r8, r0
    3042:	d103      	bne.n	304c <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    3044:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3048:	f000 ff72 	bl	3f30 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    304c:	05a3      	lsls	r3, r4, #22
    304e:	d54e      	bpl.n	30ee <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3050:	4b31      	ldr	r3, [pc, #196]	; (3118 <gpio_nrfx_pin_configure+0x150>)
    3052:	4a32      	ldr	r2, [pc, #200]	; (311c <gpio_nrfx_pin_configure+0x154>)
    3054:	4023      	ands	r3, r4
    3056:	4293      	cmp	r3, r2
    3058:	d03a      	beq.n	30d0 <gpio_nrfx_pin_configure+0x108>
    305a:	d80c      	bhi.n	3076 <gpio_nrfx_pin_configure+0xae>
    305c:	2b06      	cmp	r3, #6
    305e:	d014      	beq.n	308a <gpio_nrfx_pin_configure+0xc2>
    3060:	d804      	bhi.n	306c <gpio_nrfx_pin_configure+0xa4>
    3062:	b193      	cbz	r3, 308a <gpio_nrfx_pin_configure+0xc2>
    3064:	2b02      	cmp	r3, #2
    3066:	d1e8      	bne.n	303a <gpio_nrfx_pin_configure+0x72>
    3068:	2304      	movs	r3, #4
    306a:	e00e      	b.n	308a <gpio_nrfx_pin_configure+0xc2>
    306c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3070:	d1e3      	bne.n	303a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    3072:	2301      	movs	r3, #1
    3074:	e009      	b.n	308a <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3076:	4a2a      	ldr	r2, [pc, #168]	; (3120 <gpio_nrfx_pin_configure+0x158>)
    3078:	4293      	cmp	r3, r2
    307a:	d02b      	beq.n	30d4 <gpio_nrfx_pin_configure+0x10c>
    307c:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    3080:	d02a      	beq.n	30d8 <gpio_nrfx_pin_configure+0x110>
    3082:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    3086:	d1d8      	bne.n	303a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    3088:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    308a:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    308e:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    3092:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    3096:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    3098:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    309c:	bf54      	ite	pl
    309e:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    30a2:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    30a4:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    30a6:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    30aa:	d517      	bpl.n	30dc <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    30ac:	687b      	ldr	r3, [r7, #4]
    30ae:	2101      	movs	r1, #1
    30b0:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    30b4:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    30b8:	2200      	movs	r2, #0
    30ba:	a901      	add	r1, sp, #4
    30bc:	4628      	mov	r0, r5
    30be:	f000 fe7d 	bl	3dbc <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    30c2:	4b14      	ldr	r3, [pc, #80]	; (3114 <gpio_nrfx_pin_configure+0x14c>)
    30c4:	4298      	cmp	r0, r3
    30c6:	bf14      	ite	ne
    30c8:	f06f 0015 	mvnne.w	r0, #21
    30cc:	2000      	moveq	r0, #0
    30ce:	e794      	b.n	2ffa <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    30d0:	2307      	movs	r3, #7
    30d2:	e7da      	b.n	308a <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    30d4:	2305      	movs	r3, #5
    30d6:	e7d8      	b.n	308a <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    30d8:	2303      	movs	r3, #3
    30da:	e7d6      	b.n	308a <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    30dc:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    30de:	bf41      	itttt	mi
    30e0:	687b      	ldrmi	r3, [r7, #4]
    30e2:	2101      	movmi	r1, #1
    30e4:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    30e8:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    30ec:	e7e4      	b.n	30b8 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    30ee:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    30f0:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    30f4:	bf54      	ite	pl
    30f6:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    30fa:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    30fc:	461a      	mov	r2, r3
    30fe:	a901      	add	r1, sp, #4
    3100:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    3102:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3106:	f000 fdad 	bl	3c64 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    310a:	4b02      	ldr	r3, [pc, #8]	; (3114 <gpio_nrfx_pin_configure+0x14c>)
    310c:	4298      	cmp	r0, r3
    310e:	f43f af7f 	beq.w	3010 <gpio_nrfx_pin_configure+0x48>
    3112:	e792      	b.n	303a <gpio_nrfx_pin_configure+0x72>
    3114:	0bad0000 	.word	0x0bad0000
    3118:	00f00006 	.word	0x00f00006
    311c:	00100006 	.word	0x00100006
    3120:	00400002 	.word	0x00400002

00003124 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    3124:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    3126:	794b      	ldrb	r3, [r1, #5]
    3128:	2b01      	cmp	r3, #1
    312a:	d026      	beq.n	317a <uarte_nrfx_configure+0x56>
    312c:	2b03      	cmp	r3, #3
    312e:	d121      	bne.n	3174 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    3130:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    3132:	798b      	ldrb	r3, [r1, #6]
    3134:	2b03      	cmp	r3, #3
    3136:	d11d      	bne.n	3174 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    3138:	79cc      	ldrb	r4, [r1, #7]
    313a:	b10c      	cbz	r4, 3140 <uarte_nrfx_configure+0x1c>
    313c:	2c01      	cmp	r4, #1
    313e:	d119      	bne.n	3174 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3140:	790a      	ldrb	r2, [r1, #4]
    3142:	b112      	cbz	r2, 314a <uarte_nrfx_configure+0x26>
    3144:	2a02      	cmp	r2, #2
    3146:	d115      	bne.n	3174 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    3148:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    314a:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    314c:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    314e:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    3152:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    3154:	d065      	beq.n	3222 <uarte_nrfx_configure+0xfe>
    3156:	d82d      	bhi.n	31b4 <uarte_nrfx_configure+0x90>
    3158:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    315c:	d064      	beq.n	3228 <uarte_nrfx_configure+0x104>
    315e:	d816      	bhi.n	318e <uarte_nrfx_configure+0x6a>
    3160:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    3164:	d062      	beq.n	322c <uarte_nrfx_configure+0x108>
    3166:	d80a      	bhi.n	317e <uarte_nrfx_configure+0x5a>
    3168:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    316c:	d061      	beq.n	3232 <uarte_nrfx_configure+0x10e>
    316e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    3172:	d061      	beq.n	3238 <uarte_nrfx_configure+0x114>
    3174:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3178:	e052      	b.n	3220 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    317a:	2600      	movs	r6, #0
    317c:	e7d9      	b.n	3132 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    317e:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    3182:	d05c      	beq.n	323e <uarte_nrfx_configure+0x11a>
    3184:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    3188:	d1f4      	bne.n	3174 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    318a:	4b37      	ldr	r3, [pc, #220]	; (3268 <uarte_nrfx_configure+0x144>)
    318c:	e03c      	b.n	3208 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    318e:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    3192:	d057      	beq.n	3244 <uarte_nrfx_configure+0x120>
    3194:	d807      	bhi.n	31a6 <uarte_nrfx_configure+0x82>
    3196:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    319a:	d055      	beq.n	3248 <uarte_nrfx_configure+0x124>
    319c:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    31a0:	d1e8      	bne.n	3174 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    31a2:	4b32      	ldr	r3, [pc, #200]	; (326c <uarte_nrfx_configure+0x148>)
    31a4:	e030      	b.n	3208 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    31a6:	f647 2712 	movw	r7, #31250	; 0x7a12
    31aa:	42bb      	cmp	r3, r7
    31ac:	d1e2      	bne.n	3174 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    31ae:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    31b2:	e029      	b.n	3208 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    31b4:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    31b8:	d048      	beq.n	324c <uarte_nrfx_configure+0x128>
    31ba:	d813      	bhi.n	31e4 <uarte_nrfx_configure+0xc0>
    31bc:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    31c0:	d047      	beq.n	3252 <uarte_nrfx_configure+0x12e>
    31c2:	d809      	bhi.n	31d8 <uarte_nrfx_configure+0xb4>
    31c4:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    31c8:	42bb      	cmp	r3, r7
    31ca:	d044      	beq.n	3256 <uarte_nrfx_configure+0x132>
    31cc:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    31d0:	d1d0      	bne.n	3174 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    31d2:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    31d6:	e017      	b.n	3208 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    31d8:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    31dc:	d1ca      	bne.n	3174 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    31de:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    31e2:	e011      	b.n	3208 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    31e4:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    31e8:	d038      	beq.n	325c <uarte_nrfx_configure+0x138>
    31ea:	d808      	bhi.n	31fe <uarte_nrfx_configure+0xda>
    31ec:	4f20      	ldr	r7, [pc, #128]	; (3270 <uarte_nrfx_configure+0x14c>)
    31ee:	42bb      	cmp	r3, r7
    31f0:	d037      	beq.n	3262 <uarte_nrfx_configure+0x13e>
    31f2:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    31f6:	d1bd      	bne.n	3174 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    31f8:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    31fc:	e004      	b.n	3208 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    31fe:	4f1d      	ldr	r7, [pc, #116]	; (3274 <uarte_nrfx_configure+0x150>)
    3200:	42bb      	cmp	r3, r7
    3202:	d1b7      	bne.n	3174 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    3204:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    3208:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    320c:	6903      	ldr	r3, [r0, #16]
    320e:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    3210:	4334      	orrs	r4, r6
    3212:	4322      	orrs	r2, r4
    3214:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    3216:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    321a:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    321e:	2000      	movs	r0, #0
}
    3220:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    3222:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    3226:	e7ef      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    3228:	4b13      	ldr	r3, [pc, #76]	; (3278 <uarte_nrfx_configure+0x154>)
    322a:	e7ed      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    322c:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    3230:	e7ea      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    3232:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    3236:	e7e7      	b.n	3208 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3238:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    323c:	e7e4      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    323e:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    3242:	e7e1      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    3244:	4b0d      	ldr	r3, [pc, #52]	; (327c <uarte_nrfx_configure+0x158>)
    3246:	e7df      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    3248:	4b0d      	ldr	r3, [pc, #52]	; (3280 <uarte_nrfx_configure+0x15c>)
    324a:	e7dd      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    324c:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    3250:	e7da      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    3252:	4b0c      	ldr	r3, [pc, #48]	; (3284 <uarte_nrfx_configure+0x160>)
    3254:	e7d8      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    3256:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    325a:	e7d5      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    325c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    3260:	e7d2      	b.n	3208 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    3262:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    3266:	e7cf      	b.n	3208 <uarte_nrfx_configure+0xe4>
    3268:	0013b000 	.word	0x0013b000
    326c:	004ea000 	.word	0x004ea000
    3270:	0003d090 	.word	0x0003d090
    3274:	000f4240 	.word	0x000f4240
    3278:	00275000 	.word	0x00275000
    327c:	0075c000 	.word	0x0075c000
    3280:	003af000 	.word	0x003af000
    3284:	013a9000 	.word	0x013a9000

00003288 <nrf_gpio_cfg_input>:
    *p_pin = pin_number & 0x1F;
    3288:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    328c:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    328e:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    3290:	4b04      	ldr	r3, [pc, #16]	; (32a4 <nrf_gpio_cfg_input+0x1c>)
    reg->PIN_CNF[pin_number] = cnf;
    3292:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
        case 1: return NRF_P1;
    3296:	bf18      	it	ne
    3298:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    329c:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    329e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    32a2:	4770      	bx	lr
    32a4:	50000300 	.word	0x50000300

000032a8 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    32a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    32aa:	6906      	ldr	r6, [r0, #16]
{
    32ac:	4605      	mov	r5, r0
    32ae:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    32b0:	f002 fff9 	bl	62a6 <k_is_in_isr>
    32b4:	b910      	cbnz	r0, 32bc <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    32b6:	4b2c      	ldr	r3, [pc, #176]	; (3368 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    32b8:	781b      	ldrb	r3, [r3, #0]
    32ba:	b983      	cbnz	r3, 32de <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    32bc:	f04f 0320 	mov.w	r3, #32
    32c0:	f3ef 8411 	mrs	r4, BASEPRI
    32c4:	f383 8812 	msr	BASEPRI_MAX, r3
    32c8:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    32cc:	4628      	mov	r0, r5
    32ce:	f002 fe0e 	bl	5eee <is_tx_ready>
    32d2:	bb28      	cbnz	r0, 3320 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    32d4:	f384 8811 	msr	BASEPRI, r4
    32d8:	f3bf 8f6f 	isb	sy
}
    32dc:	e7ee      	b.n	32bc <uarte_nrfx_poll_out+0x14>
{
    32de:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    32e0:	4628      	mov	r0, r5
    32e2:	f002 fe04 	bl	5eee <is_tx_ready>
    32e6:	b970      	cbnz	r0, 3306 <uarte_nrfx_poll_out+0x5e>
    32e8:	2001      	movs	r0, #1
    32ea:	f002 fe5c 	bl	5fa6 <nrfx_busy_wait>
    32ee:	3c01      	subs	r4, #1
    32f0:	d1f6      	bne.n	32e0 <uarte_nrfx_poll_out+0x38>
    32f2:	2100      	movs	r1, #0
    32f4:	2021      	movs	r0, #33	; 0x21
    32f6:	f001 fdf7 	bl	4ee8 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    32fa:	e7f0      	b.n	32de <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    32fc:	f384 8811 	msr	BASEPRI, r4
    3300:	f3bf 8f6f 	isb	sy
}
    3304:	e7f5      	b.n	32f2 <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    3306:	f04f 0320 	mov.w	r3, #32
    330a:	f3ef 8411 	mrs	r4, BASEPRI
    330e:	f383 8812 	msr	BASEPRI_MAX, r3
    3312:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    3316:	4628      	mov	r0, r5
    3318:	f002 fde9 	bl	5eee <is_tx_ready>
    331c:	2800      	cmp	r0, #0
    331e:	d0ed      	beq.n	32fc <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    3320:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    3324:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    3326:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    3328:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    332a:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    332e:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3332:	2200      	movs	r2, #0
    3334:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    3338:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    333c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    3340:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3344:	684a      	ldr	r2, [r1, #4]
    3346:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3348:	bf41      	itttt	mi
    334a:	2208      	movmi	r2, #8
    334c:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    3350:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    3354:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3358:	2201      	movs	r2, #1
    335a:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    335c:	f384 8811 	msr	BASEPRI, r4
    3360:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    3364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3366:	bf00      	nop
    3368:	20001041 	.word	0x20001041

0000336c <nrf_gpio_cfg_output>:
    *p_pin = pin_number & 0x1F;
    336c:	f000 021f 	and.w	r2, r0, #31
    return pin_number >> 5;
    3370:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3372:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    3374:	4b04      	ldr	r3, [pc, #16]	; (3388 <nrf_gpio_cfg_output+0x1c>)
    reg->PIN_CNF[pin_number] = cnf;
    3376:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
        case 1: return NRF_P1;
    337a:	bf18      	it	ne
    337c:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3380:	2103      	movs	r1, #3
    3382:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3386:	4770      	bx	lr
    3388:	50000300 	.word	0x50000300

0000338c <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
    338c:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
    3390:	0940      	lsrs	r0, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3392:	2801      	cmp	r0, #1
        case 1: return NRF_P1;
    3394:	4b04      	ldr	r3, [pc, #16]	; (33a8 <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3396:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
    339a:	bf18      	it	ne
    339c:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    33a0:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    33a2:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
    33a6:	4770      	bx	lr
    33a8:	50000300 	.word	0x50000300

000033ac <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    33ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    33b0:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    33b4:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    33b6:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    33ba:	2300      	movs	r3, #0
    33bc:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    33c0:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    33c2:	6845      	ldr	r5, [r0, #4]
static int uarte_instance_init(const struct device *dev,
    33c4:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    33c6:	68e8      	ldr	r0, [r5, #12]
    33c8:	1c42      	adds	r2, r0, #1
    33ca:	d004      	beq.n	33d6 <uarte_instance_init.isra.0+0x2a>
        nrf_gpio_pin_set(pin_number);
    33cc:	f7ff ffde 	bl	338c <nrf_gpio_pin_set>
			nrf_gpio_cfg_output(cfg->tx_pin);
    33d0:	68e8      	ldr	r0, [r5, #12]
    33d2:	f7ff ffcb 	bl	336c <nrf_gpio_cfg_output>
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    33d6:	6928      	ldr	r0, [r5, #16]
    33d8:	1c43      	adds	r3, r0, #1
    33da:	d006      	beq.n	33ea <uarte_instance_init.isra.0+0x3e>
			nrf_gpio_cfg_input(cfg->rx_pin,
    33dc:	7f2b      	ldrb	r3, [r5, #28]
    33de:	2b00      	cmp	r3, #0
    33e0:	bf14      	ite	ne
    33e2:	2103      	movne	r1, #3
    33e4:	2100      	moveq	r1, #0
    33e6:	f7ff ff4f 	bl	3288 <nrf_gpio_cfg_input>
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    33ea:	6968      	ldr	r0, [r5, #20]
    33ec:	1c42      	adds	r2, r0, #1
    33ee:	d004      	beq.n	33fa <uarte_instance_init.isra.0+0x4e>
    33f0:	f7ff ffcc 	bl	338c <nrf_gpio_pin_set>
			nrf_gpio_cfg_output(cfg->rts_pin);
    33f4:	6968      	ldr	r0, [r5, #20]
    33f6:	f7ff ffb9 	bl	336c <nrf_gpio_cfg_output>
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    33fa:	69a8      	ldr	r0, [r5, #24]
    33fc:	1c43      	adds	r3, r0, #1
    33fe:	d006      	beq.n	340e <uarte_instance_init.isra.0+0x62>
			nrf_gpio_cfg_input(cfg->cts_pin,
    3400:	7f6b      	ldrb	r3, [r5, #29]
    3402:	2b00      	cmp	r3, #0
    3404:	bf14      	ite	ne
    3406:	2103      	movne	r1, #3
    3408:	2100      	moveq	r1, #0
    340a:	f7ff ff3d 	bl	3288 <nrf_gpio_cfg_input>
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    340e:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    3412:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    3414:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    3418:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    341c:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    3420:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    3424:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    3426:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    342a:	3104      	adds	r1, #4
    342c:	4630      	mov	r0, r6
    342e:	f7ff fe79 	bl	3124 <uarte_nrfx_configure>
	if (err) {
    3432:	4605      	mov	r5, r0
    3434:	2800      	cmp	r0, #0
    3436:	d146      	bne.n	34c6 <uarte_instance_init.isra.0+0x11a>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    3438:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    343c:	0799      	lsls	r1, r3, #30
    343e:	d519      	bpl.n	3474 <uarte_instance_init.isra.0+0xc8>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    3440:	f107 0012 	add.w	r0, r7, #18
    3444:	f000 fee2 	bl	420c <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    3448:	4b22      	ldr	r3, [pc, #136]	; (34d4 <uarte_instance_init.isra.0+0x128>)
    344a:	4298      	cmp	r0, r3
    344c:	d13e      	bne.n	34cc <uarte_instance_init.isra.0+0x120>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    344e:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    3450:	00c3      	lsls	r3, r0, #3
    3452:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3456:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    345a:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    345e:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    3462:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    3466:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    346a:	4a1b      	ldr	r2, [pc, #108]	; (34d8 <uarte_instance_init.isra.0+0x12c>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    346c:	2301      	movs	r3, #1
    346e:	4083      	lsls	r3, r0
    3470:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3474:	2308      	movs	r3, #8
    3476:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    347a:	f898 3008 	ldrb.w	r3, [r8, #8]
    347e:	b95b      	cbnz	r3, 3498 <uarte_instance_init.isra.0+0xec>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3480:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    3484:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    3488:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    348c:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    3490:	2301      	movs	r3, #1
    3492:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3496:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    3498:	f8d8 3004 	ldr.w	r3, [r8, #4]
    349c:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    349e:	bf5c      	itt	pl
    34a0:	f44f 7280 	movpl.w	r2, #256	; 0x100
    34a4:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    34a8:	06db      	lsls	r3, r3, #27
    34aa:	bf44      	itt	mi
    34ac:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    34b0:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    34b4:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    34b6:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    34b8:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    34bc:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    34c0:	2301      	movs	r3, #1
    34c2:	60a3      	str	r3, [r4, #8]
    34c4:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    34c6:	4628      	mov	r0, r5
    34c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EIO;
    34cc:	f06f 0504 	mvn.w	r5, #4
    34d0:	e7f9      	b.n	34c6 <uarte_instance_init.isra.0+0x11a>
    34d2:	bf00      	nop
    34d4:	0bad0000 	.word	0x0bad0000
    34d8:	4001f000 	.word	0x4001f000

000034dc <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    34dc:	4919      	ldr	r1, [pc, #100]	; (3544 <sys_clock_timeout_handler+0x68>)
{
    34de:	b570      	push	{r4, r5, r6, lr}
    34e0:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    34e2:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    34e6:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    34e8:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    34ec:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    34f0:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    34f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    34f6:	f04f 0500 	mov.w	r5, #0
    34fa:	d20a      	bcs.n	3512 <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    34fc:	4b12      	ldr	r3, [pc, #72]	; (3548 <sys_clock_timeout_handler+0x6c>)
    34fe:	6819      	ldr	r1, [r3, #0]
    3500:	060a      	lsls	r2, r1, #24
    3502:	0a0b      	lsrs	r3, r1, #8
    3504:	1992      	adds	r2, r2, r6
    3506:	4911      	ldr	r1, [pc, #68]	; (354c <sys_clock_timeout_handler+0x70>)
    3508:	f143 0300 	adc.w	r3, r3, #0
    350c:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    3510:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    3512:	f001 ff0d 	bl	5330 <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    3516:	00a3      	lsls	r3, r4, #2
    3518:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    351c:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    3520:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    3524:	42b2      	cmp	r2, r6
    3526:	d10b      	bne.n	3540 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    3528:	b91d      	cbnz	r5, 3532 <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    352a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    352e:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    3532:	4b07      	ldr	r3, [pc, #28]	; (3550 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3534:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    3538:	fa00 f404 	lsl.w	r4, r0, r4
    353c:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    3540:	bd70      	pop	{r4, r5, r6, pc}
    3542:	bf00      	nop
    3544:	200003c8 	.word	0x200003c8
    3548:	20000b2c 	.word	0x20000b2c
    354c:	200003b0 	.word	0x200003b0
    3550:	40011000 	.word	0x40011000

00003554 <compare_int_lock>:
{
    3554:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    3556:	2301      	movs	r3, #1
    3558:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    355a:	4a11      	ldr	r2, [pc, #68]	; (35a0 <compare_int_lock+0x4c>)
    355c:	f3bf 8f5b 	dmb	ish
    3560:	43dc      	mvns	r4, r3
    3562:	e852 1f00 	ldrex	r1, [r2]
    3566:	ea01 0c04 	and.w	ip, r1, r4
    356a:	e842 ce00 	strex	lr, ip, [r2]
    356e:	f1be 0f00 	cmp.w	lr, #0
    3572:	d1f6      	bne.n	3562 <compare_int_lock+0xe>
    3574:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3578:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    357c:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    3580:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3584:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3588:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    358c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3590:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    3594:	420b      	tst	r3, r1
}
    3596:	bf14      	ite	ne
    3598:	2001      	movne	r0, #1
    359a:	2000      	moveq	r0, #0
    359c:	bd10      	pop	{r4, pc}
    359e:	bf00      	nop
    35a0:	20000b28 	.word	0x20000b28

000035a4 <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    35a4:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    35a6:	4a12      	ldr	r2, [pc, #72]	; (35f0 <compare_int_unlock.part.0+0x4c>)
    35a8:	f3bf 8f5b 	dmb	ish
    35ac:	4083      	lsls	r3, r0
    35ae:	e852 1f00 	ldrex	r1, [r2]
    35b2:	4319      	orrs	r1, r3
    35b4:	e842 1c00 	strex	ip, r1, [r2]
    35b8:	f1bc 0f00 	cmp.w	ip, #0
    35bc:	d1f7      	bne.n	35ae <compare_int_unlock.part.0+0xa>
    35be:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    35c2:	4a0c      	ldr	r2, [pc, #48]	; (35f4 <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    35c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    35c8:	4083      	lsls	r3, r0
    35ca:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    35ce:	4b0a      	ldr	r3, [pc, #40]	; (35f8 <compare_int_unlock.part.0+0x54>)
    35d0:	f3bf 8f5b 	dmb	ish
    35d4:	681b      	ldr	r3, [r3, #0]
    35d6:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    35da:	fa23 f000 	lsr.w	r0, r3, r0
    35de:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    35e0:	bf42      	ittt	mi
    35e2:	4b06      	ldrmi	r3, [pc, #24]	; (35fc <compare_int_unlock.part.0+0x58>)
    35e4:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    35e8:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    35ec:	4770      	bx	lr
    35ee:	bf00      	nop
    35f0:	20000b28 	.word	0x20000b28
    35f4:	40011000 	.word	0x40011000
    35f8:	20000b24 	.word	0x20000b24
    35fc:	e000e100 	.word	0xe000e100

00003600 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3600:	4b0d      	ldr	r3, [pc, #52]	; (3638 <z_nrf_rtc_timer_read+0x38>)
    3602:	681b      	ldr	r3, [r3, #0]
    3604:	0a19      	lsrs	r1, r3, #8
    3606:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3608:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    360c:	4b0b      	ldr	r3, [pc, #44]	; (363c <z_nrf_rtc_timer_read+0x3c>)
    360e:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    3612:	18c0      	adds	r0, r0, r3
    3614:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    3618:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    361c:	d20a      	bcs.n	3634 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    361e:	4b08      	ldr	r3, [pc, #32]	; (3640 <z_nrf_rtc_timer_read+0x40>)
    3620:	e9d3 2300 	ldrd	r2, r3, [r3]
    3624:	4299      	cmp	r1, r3
    3626:	bf08      	it	eq
    3628:	4290      	cmpeq	r0, r2
    362a:	d203      	bcs.n	3634 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    362c:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    3630:	f141 0100 	adc.w	r1, r1, #0
}
    3634:	4770      	bx	lr
    3636:	bf00      	nop
    3638:	20000b2c 	.word	0x20000b2c
    363c:	40011000 	.word	0x40011000
    3640:	200003b0 	.word	0x200003b0

00003644 <compare_set>:
{
    3644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3648:	b085      	sub	sp, #20
    364a:	4616      	mov	r6, r2
    364c:	461f      	mov	r7, r3
    364e:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    3650:	f7ff ff80 	bl	3554 <compare_int_lock>
    3654:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    3656:	f7ff ffd3 	bl	3600 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    365a:	42b9      	cmp	r1, r7
    365c:	bf08      	it	eq
    365e:	42b0      	cmpeq	r0, r6
    3660:	d27f      	bcs.n	3762 <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    3662:	ebb6 0800 	subs.w	r8, r6, r0
    3666:	eb67 0901 	sbc.w	r9, r7, r1
    366a:	2300      	movs	r3, #0
    366c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    3670:	454b      	cmp	r3, r9
    3672:	bf08      	it	eq
    3674:	4542      	cmpeq	r2, r8
    3676:	f0c0 8085 	bcc.w	3784 <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    367a:	4b44      	ldr	r3, [pc, #272]	; (378c <compare_set+0x148>)
    367c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    3680:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    3684:	429f      	cmp	r7, r3
    3686:	bf08      	it	eq
    3688:	4296      	cmpeq	r6, r2
    368a:	d054      	beq.n	3736 <compare_set+0xf2>
    368c:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3690:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    3694:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3698:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    369c:	fa0b f205 	lsl.w	r2, fp, r5
    36a0:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    36a4:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    36a8:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    36ac:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    36ae:	4a38      	ldr	r2, [pc, #224]	; (3790 <compare_set+0x14c>)
    return p_reg->CC[ch];
    36b0:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    36b4:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    36b8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    36bc:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    36c0:	461c      	mov	r4, r3
    36c2:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    36c4:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    36c8:	eba0 000a 	sub.w	r0, r0, sl
    36cc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    36d0:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    36d4:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    36d6:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    36da:	d105      	bne.n	36e8 <compare_set+0xa4>
    36dc:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    36de:	2013      	movs	r0, #19
    36e0:	f002 fe2b 	bl	633a <z_impl_k_busy_wait>
    36e4:	4a2a      	ldr	r2, [pc, #168]	; (3790 <compare_set+0x14c>)
    36e6:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    36e8:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    36ea:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    36ee:	eba4 000c 	sub.w	r0, r4, ip
    36f2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    36f6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    36fa:	bf88      	it	hi
    36fc:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    36fe:	2000      	movs	r0, #0
    3700:	f8c8 0000 	str.w	r0, [r8]
    3704:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    3708:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    370c:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    3710:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    3714:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    3718:	4582      	cmp	sl, r0
    371a:	d006      	beq.n	372a <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    371c:	1a20      	subs	r0, r4, r0
    371e:	3802      	subs	r0, #2
    3720:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    3724:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3728:	d819      	bhi.n	375e <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    372a:	1ae4      	subs	r4, r4, r3
    372c:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    3730:	1932      	adds	r2, r6, r4
    3732:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    3736:	4c15      	ldr	r4, [pc, #84]	; (378c <compare_set+0x148>)
    3738:	0129      	lsls	r1, r5, #4
    373a:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    373e:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    3742:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    3744:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    3746:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    3748:	6043      	str	r3, [r0, #4]
	return ret;
    374a:	2400      	movs	r4, #0
	if (key) {
    374c:	9b01      	ldr	r3, [sp, #4]
    374e:	b113      	cbz	r3, 3756 <compare_set+0x112>
    3750:	4628      	mov	r0, r5
    3752:	f7ff ff27 	bl	35a4 <compare_int_unlock.part.0>
}
    3756:	4620      	mov	r0, r4
    3758:	b005      	add	sp, #20
    375a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    375e:	4620      	mov	r0, r4
    3760:	e7b0      	b.n	36c4 <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    3762:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    3764:	4a0b      	ldr	r2, [pc, #44]	; (3794 <compare_set+0x150>)
    3766:	f3bf 8f5b 	dmb	ish
    376a:	40ab      	lsls	r3, r5
    376c:	e852 1f00 	ldrex	r1, [r2]
    3770:	4319      	orrs	r1, r3
    3772:	e842 1000 	strex	r0, r1, [r2]
    3776:	2800      	cmp	r0, #0
    3778:	d1f8      	bne.n	376c <compare_set+0x128>
    377a:	f3bf 8f5b 	dmb	ish
    377e:	4632      	mov	r2, r6
    3780:	463b      	mov	r3, r7
    3782:	e7d8      	b.n	3736 <compare_set+0xf2>
			return -EINVAL;
    3784:	f06f 0415 	mvn.w	r4, #21
    3788:	e7e0      	b.n	374c <compare_set+0x108>
    378a:	bf00      	nop
    378c:	200003b8 	.word	0x200003b8
    3790:	40011000 	.word	0x40011000
    3794:	20000b24 	.word	0x20000b24

00003798 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    3798:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    379a:	4b19      	ldr	r3, [pc, #100]	; (3800 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    379c:	4d19      	ldr	r5, [pc, #100]	; (3804 <sys_clock_driver_init+0x6c>)
    379e:	2400      	movs	r4, #0
    37a0:	f04f 30ff 	mov.w	r0, #4294967295
    37a4:	f04f 31ff 	mov.w	r1, #4294967295
    37a8:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    37ac:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    37b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    37b4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    37b8:	4b13      	ldr	r3, [pc, #76]	; (3808 <sys_clock_driver_init+0x70>)
    37ba:	2602      	movs	r6, #2
    37bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    37c0:	2101      	movs	r1, #1
    37c2:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    37c6:	2011      	movs	r0, #17
    37c8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    37cc:	4622      	mov	r2, r4
    37ce:	f7fe fe2f 	bl	2430 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    37d2:	2011      	movs	r0, #17
    37d4:	f7fe fe0e 	bl	23f4 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    37d8:	4a0c      	ldr	r2, [pc, #48]	; (380c <sys_clock_driver_init+0x74>)
    37da:	2301      	movs	r3, #1
    37dc:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    37de:	4a0c      	ldr	r2, [pc, #48]	; (3810 <sys_clock_driver_init+0x78>)
    37e0:	602b      	str	r3, [r5, #0]
    37e2:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    37e4:	4b0b      	ldr	r3, [pc, #44]	; (3814 <sys_clock_driver_init+0x7c>)
    37e6:	4a0c      	ldr	r2, [pc, #48]	; (3818 <sys_clock_driver_init+0x80>)
    37e8:	9300      	str	r3, [sp, #0]
    37ea:	9401      	str	r4, [sp, #4]
    37ec:	2300      	movs	r3, #0
    37ee:	4620      	mov	r0, r4
    37f0:	f7ff ff28 	bl	3644 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    37f4:	4630      	mov	r0, r6
    37f6:	f7ff fa85 	bl	2d04 <z_nrf_clock_control_lf_on>

	return 0;
}
    37fa:	4620      	mov	r0, r4
    37fc:	b002      	add	sp, #8
    37fe:	bd70      	pop	{r4, r5, r6, pc}
    3800:	200003b8 	.word	0x200003b8
    3804:	40011000 	.word	0x40011000
    3808:	e000e100 	.word	0xe000e100
    380c:	40011008 	.word	0x40011008
    3810:	20000b28 	.word	0x20000b28
    3814:	000034dd 	.word	0x000034dd
    3818:	007fffff 	.word	0x007fffff

0000381c <rtc_nrf_isr>:
{
    381c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    3820:	4c34      	ldr	r4, [pc, #208]	; (38f4 <rtc_nrf_isr+0xd8>)
    3822:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    3826:	079a      	lsls	r2, r3, #30
    3828:	d509      	bpl.n	383e <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    382a:	4b33      	ldr	r3, [pc, #204]	; (38f8 <rtc_nrf_isr+0xdc>)
    382c:	681a      	ldr	r2, [r3, #0]
    382e:	b132      	cbz	r2, 383e <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3830:	2200      	movs	r2, #0
    3832:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    3834:	4a31      	ldr	r2, [pc, #196]	; (38fc <rtc_nrf_isr+0xe0>)
    3836:	681b      	ldr	r3, [r3, #0]
    3838:	6813      	ldr	r3, [r2, #0]
    383a:	3301      	adds	r3, #1
    383c:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    383e:	f04f 0320 	mov.w	r3, #32
    3842:	f3ef 8211 	mrs	r2, BASEPRI
    3846:	f383 8812 	msr	BASEPRI_MAX, r3
    384a:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    384e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3852:	03db      	lsls	r3, r3, #15
    3854:	d512      	bpl.n	387c <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3856:	f3bf 8f5b 	dmb	ish
    385a:	4b29      	ldr	r3, [pc, #164]	; (3900 <rtc_nrf_isr+0xe4>)
    385c:	e853 1f00 	ldrex	r1, [r3]
    3860:	f021 0001 	bic.w	r0, r1, #1
    3864:	e843 0600 	strex	r6, r0, [r3]
    3868:	2e00      	cmp	r6, #0
    386a:	d1f7      	bne.n	385c <rtc_nrf_isr+0x40>
    386c:	f3bf 8f5b 	dmb	ish
    3870:	4b24      	ldr	r3, [pc, #144]	; (3904 <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3872:	2900      	cmp	r1, #0
    3874:	d136      	bne.n	38e4 <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3876:	6819      	ldr	r1, [r3, #0]
		if (result) {
    3878:	2900      	cmp	r1, #0
    387a:	d133      	bne.n	38e4 <rtc_nrf_isr+0xc8>
{
    387c:	2300      	movs	r3, #0
	__asm__ volatile(
    387e:	f382 8811 	msr	BASEPRI, r2
    3882:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    3886:	b353      	cbz	r3, 38de <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    3888:	f7ff feba 	bl	3600 <z_nrf_rtc_timer_read>
    388c:	4606      	mov	r6, r0
	__asm__ volatile(
    388e:	f04f 0320 	mov.w	r3, #32
    3892:	f3ef 8011 	mrs	r0, BASEPRI
    3896:	f383 8812 	msr	BASEPRI_MAX, r3
    389a:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    389e:	4b1a      	ldr	r3, [pc, #104]	; (3908 <rtc_nrf_isr+0xec>)
    38a0:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    38a4:	4549      	cmp	r1, r9
    38a6:	bf08      	it	eq
    38a8:	4546      	cmpeq	r6, r8
    38aa:	f04f 0200 	mov.w	r2, #0
    38ae:	d31e      	bcc.n	38ee <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    38b0:	f04f 36ff 	mov.w	r6, #4294967295
    38b4:	f04f 37ff 	mov.w	r7, #4294967295
			user_context = cc_data[chan].user_context;
    38b8:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    38bc:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    38c0:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    38c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    38c6:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    38ca:	f380 8811 	msr	BASEPRI, r0
    38ce:	f3bf 8f6f 	isb	sy
		if (handler) {
    38d2:	b121      	cbz	r1, 38de <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    38d4:	9500      	str	r5, [sp, #0]
    38d6:	4642      	mov	r2, r8
    38d8:	464b      	mov	r3, r9
    38da:	2000      	movs	r0, #0
    38dc:	4788      	blx	r1
}
    38de:	b003      	add	sp, #12
    38e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    38e4:	2100      	movs	r1, #0
    38e6:	6019      	str	r1, [r3, #0]
    38e8:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    38ea:	2301      	movs	r3, #1
}
    38ec:	e7c7      	b.n	387e <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    38ee:	4611      	mov	r1, r2
    38f0:	e7eb      	b.n	38ca <rtc_nrf_isr+0xae>
    38f2:	bf00      	nop
    38f4:	40011000 	.word	0x40011000
    38f8:	40011104 	.word	0x40011104
    38fc:	20000b2c 	.word	0x20000b2c
    3900:	20000b24 	.word	0x20000b24
    3904:	40011140 	.word	0x40011140
    3908:	200003b8 	.word	0x200003b8

0000390c <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    390c:	4b14      	ldr	r3, [pc, #80]	; (3960 <sys_clock_set_timeout+0x54>)
{
    390e:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3910:	f1b0 3fff 	cmp.w	r0, #4294967295
    3914:	bf08      	it	eq
    3916:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    3918:	1e44      	subs	r4, r0, #1
    391a:	2c00      	cmp	r4, #0
    391c:	dd1e      	ble.n	395c <sys_clock_set_timeout+0x50>
    391e:	429c      	cmp	r4, r3
    3920:	bfa8      	it	ge
    3922:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3924:	f7ff fe6c 	bl	3600 <z_nrf_rtc_timer_read>
    3928:	4b0e      	ldr	r3, [pc, #56]	; (3964 <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    392a:	490f      	ldr	r1, [pc, #60]	; (3968 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    392c:	e9d3 2300 	ldrd	r2, r3, [r3]
    3930:	1a80      	subs	r0, r0, r2
		ticks = 0;
    3932:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3936:	bf28      	it	cs
    3938:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    393a:	3001      	adds	r0, #1
    393c:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    393e:	4808      	ldr	r0, [pc, #32]	; (3960 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3940:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    3942:	4284      	cmp	r4, r0
    3944:	bf28      	it	cs
    3946:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3948:	1912      	adds	r2, r2, r4
    394a:	f04f 0000 	mov.w	r0, #0
    394e:	9001      	str	r0, [sp, #4]
    3950:	f143 0300 	adc.w	r3, r3, #0
    3954:	f7ff fe76 	bl	3644 <compare_set>
}
    3958:	b002      	add	sp, #8
    395a:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    395c:	2400      	movs	r4, #0
    395e:	e7e1      	b.n	3924 <sys_clock_set_timeout+0x18>
    3960:	007fffff 	.word	0x007fffff
    3964:	200003c8 	.word	0x200003c8
    3968:	000034dd 	.word	0x000034dd

0000396c <sys_clock_elapsed>:
{
    396c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    396e:	f7ff fe47 	bl	3600 <z_nrf_rtc_timer_read>
    3972:	4b02      	ldr	r3, [pc, #8]	; (397c <sys_clock_elapsed+0x10>)
    3974:	681b      	ldr	r3, [r3, #0]
}
    3976:	1ac0      	subs	r0, r0, r3
    3978:	bd08      	pop	{r3, pc}
    397a:	bf00      	nop
    397c:	200003c8 	.word	0x200003c8

00003980 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3980:	4b04      	ldr	r3, [pc, #16]	; (3994 <nrfx_clock_init+0x14>)
    3982:	791a      	ldrb	r2, [r3, #4]
    3984:	b922      	cbnz	r2, 3990 <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3986:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    3988:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    398a:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    398c:	4802      	ldr	r0, [pc, #8]	; (3998 <nrfx_clock_init+0x18>)
    398e:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3990:	4802      	ldr	r0, [pc, #8]	; (399c <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3992:	4770      	bx	lr
    3994:	20000b30 	.word	0x20000b30
    3998:	0bad0000 	.word	0x0bad0000
    399c:	0bad000c 	.word	0x0bad000c

000039a0 <nrfx_clock_start>:
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    39a0:	b110      	cbz	r0, 39a8 <nrfx_clock_start+0x8>
    39a2:	2801      	cmp	r0, #1
    39a4:	d020      	beq.n	39e8 <nrfx_clock_start+0x48>
    39a6:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    39a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39ac:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    39b0:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    39b4:	f411 3f80 	tst.w	r1, #65536	; 0x10000
    39b8:	4619      	mov	r1, r3
    39ba:	d011      	beq.n	39e0 <nrfx_clock_start+0x40>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    39bc:	f002 0203 	and.w	r2, r2, #3
    {
        case NRF_CLOCK_DOMAIN_LFCLK:
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
            {
                nrf_clock_lfclk_t lfclksrc;
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    39c0:	2a01      	cmp	r2, #1
    39c2:	d10d      	bne.n	39e0 <nrfx_clock_start+0x40>
    p_reg->LFCLKSRC = (uint32_t)(source);
    39c4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39c8:	4b0c      	ldr	r3, [pc, #48]	; (39fc <nrfx_clock_start+0x5c>)
    39ca:	2200      	movs	r2, #0
    39cc:	601a      	str	r2, [r3, #0]
    39ce:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    39d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39d4:	2202      	movs	r2, #2
    39d6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    39da:	2201      	movs	r2, #1
    39dc:	609a      	str	r2, [r3, #8]
}
    39de:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    39e0:	2300      	movs	r3, #0
    39e2:	f8c1 3518 	str.w	r3, [r1, #1304]	; 0x518
}
    39e6:	e7ef      	b.n	39c8 <nrfx_clock_start+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39e8:	4b05      	ldr	r3, [pc, #20]	; (3a00 <nrfx_clock_start+0x60>)
    39ea:	2200      	movs	r2, #0
    39ec:	601a      	str	r2, [r3, #0]
    39ee:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    39f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39f4:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    39f8:	6018      	str	r0, [r3, #0]
#endif
        default:
            NRFX_ASSERT(0);
            break;
    }
}
    39fa:	4770      	bx	lr
    39fc:	40000104 	.word	0x40000104
    3a00:	40000100 	.word	0x40000100

00003a04 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    3a04:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    3a06:	b110      	cbz	r0, 3a0e <nrfx_clock_stop+0xa>
    3a08:	2801      	cmp	r0, #1
    3a0a:	d018      	beq.n	3a3e <nrfx_clock_stop+0x3a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3a0c:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    3a0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a12:	2202      	movs	r2, #2
    3a14:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a18:	4a18      	ldr	r2, [pc, #96]	; (3a7c <nrfx_clock_stop+0x78>)
    3a1a:	6010      	str	r0, [r2, #0]
    3a1c:	6812      	ldr	r2, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3a1e:	4a18      	ldr	r2, [pc, #96]	; (3a80 <nrfx_clock_stop+0x7c>)
    3a20:	2101      	movs	r1, #1
    3a22:	6011      	str	r1, [r2, #0]
    3a24:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3a28:	461c      	mov	r4, r3
    3a2a:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    3a2e:	03db      	lsls	r3, r3, #15
    3a30:	d5ec      	bpl.n	3a0c <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    3a32:	2001      	movs	r0, #1
    3a34:	f002 fab7 	bl	5fa6 <nrfx_busy_wait>
    3a38:	3d01      	subs	r5, #1
    3a3a:	d1f6      	bne.n	3a2a <nrfx_clock_stop+0x26>
    3a3c:	e7e6      	b.n	3a0c <nrfx_clock_stop+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a3e:	4b11      	ldr	r3, [pc, #68]	; (3a84 <nrfx_clock_stop+0x80>)
    p_reg->INTENCLR = mask;
    3a40:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a44:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    3a46:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a4a:	601a      	str	r2, [r3, #0]
    3a4c:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3a4e:	4b0e      	ldr	r3, [pc, #56]	; (3a88 <nrfx_clock_stop+0x84>)
    3a50:	f242 7510 	movw	r5, #10000	; 0x2710
    3a54:	6018      	str	r0, [r3, #0]
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3a56:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3a5a:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    3a5e:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3a60:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3a64:	d505      	bpl.n	3a72 <nrfx_clock_stop+0x6e>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3a66:	b123      	cbz	r3, 3a72 <nrfx_clock_stop+0x6e>
    3a68:	2001      	movs	r0, #1
    3a6a:	f002 fa9c 	bl	5fa6 <nrfx_busy_wait>
    3a6e:	3d01      	subs	r5, #1
    3a70:	d1f1      	bne.n	3a56 <nrfx_clock_stop+0x52>
            m_clock_cb.hfclk_started = false;
    3a72:	4b06      	ldr	r3, [pc, #24]	; (3a8c <nrfx_clock_stop+0x88>)
    3a74:	2200      	movs	r2, #0
    3a76:	715a      	strb	r2, [r3, #5]
    3a78:	e7c8      	b.n	3a0c <nrfx_clock_stop+0x8>
    3a7a:	bf00      	nop
    3a7c:	40000104 	.word	0x40000104
    3a80:	4000000c 	.word	0x4000000c
    3a84:	40000100 	.word	0x40000100
    3a88:	40000004 	.word	0x40000004
    3a8c:	20000b30 	.word	0x20000b30

00003a90 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3a90:	4b16      	ldr	r3, [pc, #88]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
    3a92:	681a      	ldr	r2, [r3, #0]
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3a94:	b510      	push	{r4, lr}
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3a96:	b16a      	cbz	r2, 3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3a98:	2200      	movs	r2, #0
    3a9a:	601a      	str	r2, [r3, #0]
    3a9c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    3a9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3aa2:	2201      	movs	r2, #1
    3aa4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3aa8:	4b11      	ldr	r3, [pc, #68]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3aaa:	7958      	ldrb	r0, [r3, #5]
    3aac:	b910      	cbnz	r0, 3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>
        {
            m_clock_cb.hfclk_started = true;
    3aae:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3ab0:	681b      	ldr	r3, [r3, #0]
    3ab2:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3ab4:	4b0f      	ldr	r3, [pc, #60]	; (3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>)
    3ab6:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3ab8:	b172      	cbz	r2, 3ad8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x40>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3aba:	2200      	movs	r2, #0
    3abc:	601a      	str	r2, [r3, #0]
    3abe:	681b      	ldr	r3, [r3, #0]
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3ac0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3ac4:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3ac8:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3acc:	0792      	lsls	r2, r2, #30
    3ace:	d104      	bne.n	3ada <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x42>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3ad0:	2201      	movs	r2, #1
    3ad2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ad6:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    3ad8:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    3ada:	2202      	movs	r2, #2
    3adc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3ae0:	4b03      	ldr	r3, [pc, #12]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
}
    3ae2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    3ae6:	681b      	ldr	r3, [r3, #0]
    3ae8:	2001      	movs	r0, #1
    3aea:	4718      	bx	r3
    3aec:	40000100 	.word	0x40000100
    3af0:	20000b30 	.word	0x20000b30
    3af4:	40000104 	.word	0x40000104

00003af8 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    3af8:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    3afa:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    3afc:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    3afe:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    3b02:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    3b04:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    3b08:	d014      	beq.n	3b34 <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    3b0a:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    3b0e:	fa05 f204 	lsl.w	r2, r5, r4
    3b12:	ea23 0202 	bic.w	r2, r3, r2
    3b16:	e850 6f00 	ldrex	r6, [r0]
    3b1a:	429e      	cmp	r6, r3
    3b1c:	d104      	bne.n	3b28 <nrfx_flag32_alloc+0x30>
    3b1e:	e840 2c00 	strex	ip, r2, [r0]
    3b22:	f1bc 0f00 	cmp.w	ip, #0
    3b26:	d1f6      	bne.n	3b16 <nrfx_flag32_alloc+0x1e>
    3b28:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3b2c:	d1e6      	bne.n	3afc <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    3b2e:	4802      	ldr	r0, [pc, #8]	; (3b38 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    3b30:	700c      	strb	r4, [r1, #0]
}
    3b32:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    3b34:	4801      	ldr	r0, [pc, #4]	; (3b3c <nrfx_flag32_alloc+0x44>)
    3b36:	e7fc      	b.n	3b32 <nrfx_flag32_alloc+0x3a>
    3b38:	0bad0000 	.word	0x0bad0000
    3b3c:	0bad0002 	.word	0x0bad0002

00003b40 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3b40:	6803      	ldr	r3, [r0, #0]
    3b42:	40cb      	lsrs	r3, r1
    3b44:	07db      	lsls	r3, r3, #31
{
    3b46:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    3b48:	d415      	bmi.n	3b76 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    3b4a:	2301      	movs	r3, #1
    3b4c:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    3b50:	6803      	ldr	r3, [r0, #0]
    3b52:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    3b56:	ea41 0203 	orr.w	r2, r1, r3
    3b5a:	e850 4f00 	ldrex	r4, [r0]
    3b5e:	429c      	cmp	r4, r3
    3b60:	d104      	bne.n	3b6c <nrfx_flag32_free+0x2c>
    3b62:	e840 2c00 	strex	ip, r2, [r0]
    3b66:	f1bc 0f00 	cmp.w	ip, #0
    3b6a:	d1f6      	bne.n	3b5a <nrfx_flag32_free+0x1a>
    3b6c:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3b70:	d1ee      	bne.n	3b50 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    3b72:	4802      	ldr	r0, [pc, #8]	; (3b7c <nrfx_flag32_free+0x3c>)
}
    3b74:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3b76:	4802      	ldr	r0, [pc, #8]	; (3b80 <nrfx_flag32_free+0x40>)
    3b78:	e7fc      	b.n	3b74 <nrfx_flag32_free+0x34>
    3b7a:	bf00      	nop
    3b7c:	0bad0000 	.word	0x0bad0000
    3b80:	0bad0004 	.word	0x0bad0004

00003b84 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    3b84:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    3b86:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    3b8a:	095b      	lsrs	r3, r3, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3b8c:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    3b8e:	6002      	str	r2, [r0, #0]
}
    3b90:	4802      	ldr	r0, [pc, #8]	; (3b9c <nrf_gpio_pin_port_decode+0x18>)
    3b92:	bf18      	it	ne
    3b94:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    3b98:	4770      	bx	lr
    3b9a:	bf00      	nop
    3b9c:	50000300 	.word	0x50000300

00003ba0 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    3ba0:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3ba2:	f100 0308 	add.w	r3, r0, #8
    3ba6:	4c0c      	ldr	r4, [pc, #48]	; (3bd8 <call_handler+0x38>)
    3ba8:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    3bac:	05da      	lsls	r2, r3, #23
{
    3bae:	4605      	mov	r5, r0
    3bb0:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3bb2:	d507      	bpl.n	3bc4 <call_handler+0x24>
    3bb4:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    3bb8:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    3bbc:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    3bc0:	6852      	ldr	r2, [r2, #4]
    3bc2:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    3bc4:	68a3      	ldr	r3, [r4, #8]
    3bc6:	b12b      	cbz	r3, 3bd4 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3bc8:	68e2      	ldr	r2, [r4, #12]
    3bca:	4631      	mov	r1, r6
    3bcc:	4628      	mov	r0, r5
    }
}
    3bce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3bd2:	4718      	bx	r3
}
    3bd4:	bd70      	pop	{r4, r5, r6, pc}
    3bd6:	bf00      	nop
    3bd8:	20000068 	.word	0x20000068

00003bdc <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3bdc:	4b12      	ldr	r3, [pc, #72]	; (3c28 <release_handler+0x4c>)
    3bde:	3008      	adds	r0, #8
{
    3be0:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3be2:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    3be6:	05d1      	lsls	r1, r2, #23
    3be8:	d51b      	bpl.n	3c22 <release_handler+0x46>
    3bea:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    3bee:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    3bf2:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3bf6:	f103 0410 	add.w	r4, r3, #16
    3bfa:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3bfc:	f834 2b02 	ldrh.w	r2, [r4], #2
    3c00:	f412 7f80 	tst.w	r2, #256	; 0x100
    3c04:	d003      	beq.n	3c0e <release_handler+0x32>
    3c06:	f3c2 2243 	ubfx	r2, r2, #9, #4
    3c0a:	4291      	cmp	r1, r2
    3c0c:	d009      	beq.n	3c22 <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3c0e:	3001      	adds	r0, #1
    3c10:	2830      	cmp	r0, #48	; 0x30
    3c12:	d1f3      	bne.n	3bfc <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    3c14:	2200      	movs	r2, #0
    3c16:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3c1a:	4804      	ldr	r0, [pc, #16]	; (3c2c <release_handler+0x50>)
}
    3c1c:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3c1e:	f7ff bf8f 	b.w	3b40 <nrfx_flag32_free>
}
    3c22:	bc10      	pop	{r4}
    3c24:	4770      	bx	lr
    3c26:	bf00      	nop
    3c28:	20000068 	.word	0x20000068
    3c2c:	200000dc 	.word	0x200000dc

00003c30 <pin_handler_trigger_uninit>:
{
    3c30:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3c32:	4c0a      	ldr	r4, [pc, #40]	; (3c5c <pin_handler_trigger_uninit+0x2c>)
    3c34:	f100 0508 	add.w	r5, r0, #8
    3c38:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    3c3c:	069a      	lsls	r2, r3, #26
    3c3e:	d506      	bpl.n	3c4e <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3c40:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3c42:	4a07      	ldr	r2, [pc, #28]	; (3c60 <pin_handler_trigger_uninit+0x30>)
    3c44:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3c48:	2100      	movs	r1, #0
    3c4a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    3c4e:	f7ff ffc5 	bl	3bdc <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    3c52:	2300      	movs	r3, #0
    3c54:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    3c58:	bd38      	pop	{r3, r4, r5, pc}
    3c5a:	bf00      	nop
    3c5c:	20000068 	.word	0x20000068
    3c60:	40006000 	.word	0x40006000

00003c64 <nrfx_gpiote_input_configure>:
{
    3c64:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    3c68:	461d      	mov	r5, r3
    3c6a:	4604      	mov	r4, r0
    3c6c:	4617      	mov	r7, r2
    if (p_input_config)
    3c6e:	460b      	mov	r3, r1
    3c70:	b309      	cbz	r1, 3cb6 <nrfx_gpiote_input_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3c72:	4e4d      	ldr	r6, [pc, #308]	; (3da8 <nrfx_gpiote_input_configure+0x144>)
    3c74:	f100 0808 	add.w	r8, r0, #8
        if (pin_is_task_output(pin))
    3c78:	f836 2018 	ldrh.w	r2, [r6, r8, lsl #1]
    3c7c:	f002 0222 	and.w	r2, r2, #34	; 0x22
    3c80:	2a22      	cmp	r2, #34	; 0x22
    3c82:	d103      	bne.n	3c8c <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    3c84:	4849      	ldr	r0, [pc, #292]	; (3dac <nrfx_gpiote_input_configure+0x148>)
}
    3c86:	b004      	add	sp, #16
    3c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    3c8c:	2200      	movs	r2, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3c8e:	e9cd 2200 	strd	r2, r2, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    3c92:	f88d 200e 	strb.w	r2, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    3c96:	f88d 200f 	strb.w	r2, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3c9a:	f10d 010e 	add.w	r1, sp, #14
    3c9e:	f10d 020f 	add.w	r2, sp, #15
    3ca2:	f002 f982 	bl	5faa <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3ca6:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    3caa:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3cae:	f043 0301 	orr.w	r3, r3, #1
    3cb2:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    3cb6:	b197      	cbz	r7, 3cde <nrfx_gpiote_input_configure+0x7a>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3cb8:	483b      	ldr	r0, [pc, #236]	; (3da8 <nrfx_gpiote_input_configure+0x144>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3cba:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3cbc:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3cbe:	f104 0308 	add.w	r3, r4, #8
    3cc2:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
        if (pin_is_output(pin))
    3cc6:	078f      	lsls	r7, r1, #30
    3cc8:	d50c      	bpl.n	3ce4 <nrfx_gpiote_input_configure+0x80>
            if (use_evt)
    3cca:	2a00      	cmp	r2, #0
    3ccc:	d1da      	bne.n	3c84 <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3cce:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
    3cd2:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3cd6:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    3cda:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
    if (p_handler_config)
    3cde:	bbcd      	cbnz	r5, 3d54 <nrfx_gpiote_input_configure+0xf0>
    return NRFX_SUCCESS;
    3ce0:	4833      	ldr	r0, [pc, #204]	; (3db0 <nrfx_gpiote_input_configure+0x14c>)
    3ce2:	e7d0      	b.n	3c86 <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3ce4:	f021 0120 	bic.w	r1, r1, #32
    3ce8:	04c9      	lsls	r1, r1, #19
    3cea:	0cc9      	lsrs	r1, r1, #19
    3cec:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
            if (use_evt)
    3cf0:	2a00      	cmp	r2, #0
    3cf2:	d0ec      	beq.n	3cce <nrfx_gpiote_input_configure+0x6a>
                if (!edge)
    3cf4:	2e03      	cmp	r6, #3
    3cf6:	d8c5      	bhi.n	3c84 <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3cf8:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3cfa:	b92e      	cbnz	r6, 3d08 <nrfx_gpiote_input_configure+0xa4>
    3cfc:	4a2d      	ldr	r2, [pc, #180]	; (3db4 <nrfx_gpiote_input_configure+0x150>)
    3cfe:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    3d02:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    3d06:	e7e2      	b.n	3cce <nrfx_gpiote_input_configure+0x6a>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3d08:	00ba      	lsls	r2, r7, #2
    3d0a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3d0e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3d12:	ea4f 2e04 	mov.w	lr, r4, lsl #8
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3d16:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3d1a:	f02c 0c03 	bic.w	ip, ip, #3
    3d1e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    3d22:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3d26:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    3d2a:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    3d2e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3d32:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3d36:	f40e 5e7c 	and.w	lr, lr, #16128	; 0x3f00
    3d3a:	ea4c 4c06 	orr.w	ip, ip, r6, lsl #16
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3d3e:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    3d42:	ea4c 0c0e 	orr.w	ip, ip, lr
    3d46:	f041 0120 	orr.w	r1, r1, #32
    3d4a:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
    3d4e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    3d52:	e7bc      	b.n	3cce <nrfx_gpiote_input_configure+0x6a>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    3d54:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    3d58:	4620      	mov	r0, r4
    3d5a:	f7ff ff3f 	bl	3bdc <release_handler>
    if (!handler)
    3d5e:	2e00      	cmp	r6, #0
    3d60:	d0be      	beq.n	3ce0 <nrfx_gpiote_input_configure+0x7c>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3d62:	4d11      	ldr	r5, [pc, #68]	; (3da8 <nrfx_gpiote_input_configure+0x144>)
    3d64:	682b      	ldr	r3, [r5, #0]
    3d66:	429e      	cmp	r6, r3
    3d68:	d104      	bne.n	3d74 <nrfx_gpiote_input_configure+0x110>
    3d6a:	686b      	ldr	r3, [r5, #4]
    3d6c:	429f      	cmp	r7, r3
    3d6e:	d101      	bne.n	3d74 <nrfx_gpiote_input_configure+0x110>
    3d70:	2200      	movs	r2, #0
    3d72:	e009      	b.n	3d88 <nrfx_gpiote_input_configure+0x124>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    3d74:	4810      	ldr	r0, [pc, #64]	; (3db8 <nrfx_gpiote_input_configure+0x154>)
    3d76:	f10d 010f 	add.w	r1, sp, #15
    3d7a:	f7ff febd 	bl	3af8 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    3d7e:	4b0c      	ldr	r3, [pc, #48]	; (3db0 <nrfx_gpiote_input_configure+0x14c>)
    3d80:	4298      	cmp	r0, r3
    3d82:	d180      	bne.n	3c86 <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    3d84:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    3d88:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    3d8c:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3d90:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    3d92:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3d94:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    3d98:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    3d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3da0:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    3da4:	e79c      	b.n	3ce0 <nrfx_gpiote_input_configure+0x7c>
    3da6:	bf00      	nop
    3da8:	20000068 	.word	0x20000068
    3dac:	0bad0004 	.word	0x0bad0004
    3db0:	0bad0000 	.word	0x0bad0000
    3db4:	40006000 	.word	0x40006000
    3db8:	200000dc 	.word	0x200000dc

00003dbc <nrfx_gpiote_output_configure>:
{
    3dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dbe:	4604      	mov	r4, r0
    3dc0:	b085      	sub	sp, #20
    3dc2:	4615      	mov	r5, r2
    if (p_config)
    3dc4:	b309      	cbz	r1, 3e0a <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3dc6:	f100 0708 	add.w	r7, r0, #8
    3dca:	4e31      	ldr	r6, [pc, #196]	; (3e90 <nrfx_gpiote_output_configure+0xd4>)
    3dcc:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3dd0:	0798      	lsls	r0, r3, #30
    3dd2:	d401      	bmi.n	3dd8 <nrfx_gpiote_output_configure+0x1c>
    3dd4:	069a      	lsls	r2, r3, #26
    3dd6:	d458      	bmi.n	3e8a <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3dd8:	f013 0f1c 	tst.w	r3, #28
    3ddc:	d002      	beq.n	3de4 <nrfx_gpiote_output_configure+0x28>
    3dde:	784b      	ldrb	r3, [r1, #1]
    3de0:	2b01      	cmp	r3, #1
    3de2:	d052      	beq.n	3e8a <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3de4:	2301      	movs	r3, #1
    3de6:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3dea:	2300      	movs	r3, #0
    3dec:	e9cd 1300 	strd	r1, r3, [sp]
    3df0:	1c4a      	adds	r2, r1, #1
    3df2:	1c8b      	adds	r3, r1, #2
    3df4:	4620      	mov	r0, r4
    3df6:	f10d 010f 	add.w	r1, sp, #15
    3dfa:	f002 f8d6 	bl	5faa <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3dfe:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    3e02:	f043 0303 	orr.w	r3, r3, #3
    3e06:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    3e0a:	b915      	cbnz	r5, 3e12 <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    3e0c:	4821      	ldr	r0, [pc, #132]	; (3e94 <nrfx_gpiote_output_configure+0xd8>)
}
    3e0e:	b005      	add	sp, #20
    3e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3e12:	4e1f      	ldr	r6, [pc, #124]	; (3e90 <nrfx_gpiote_output_configure+0xd4>)
    3e14:	f104 0708 	add.w	r7, r4, #8
    3e18:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    3e1c:	0783      	lsls	r3, r0, #30
    3e1e:	d534      	bpl.n	3e8a <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    3e20:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    3e24:	4661      	mov	r1, ip
    3e26:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3e28:	f020 0020 	bic.w	r0, r0, #32
    3e2c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    3e30:	04c0      	lsls	r0, r0, #19
    3e32:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    3e36:	0cc0      	lsrs	r0, r0, #19
    3e38:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3e3c:	2300      	movs	r3, #0
    3e3e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3e42:	786a      	ldrb	r2, [r5, #1]
    3e44:	2a00      	cmp	r2, #0
    3e46:	d0e1      	beq.n	3e0c <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    3e48:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3e4c:	78ad      	ldrb	r5, [r5, #2]
    3e4e:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    3e52:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3e56:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3e5a:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    3e5e:	0223      	lsls	r3, r4, #8
    3e60:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3e64:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3e66:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3e6a:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3e6e:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3e70:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3e72:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3e76:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3e7a:	432b      	orrs	r3, r5
    3e7c:	f040 0020 	orr.w	r0, r0, #32
    3e80:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3e84:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    3e88:	e7c0      	b.n	3e0c <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    3e8a:	4803      	ldr	r0, [pc, #12]	; (3e98 <nrfx_gpiote_output_configure+0xdc>)
    3e8c:	e7bf      	b.n	3e0e <nrfx_gpiote_output_configure+0x52>
    3e8e:	bf00      	nop
    3e90:	20000068 	.word	0x20000068
    3e94:	0bad0000 	.word	0x0bad0000
    3e98:	0bad0004 	.word	0x0bad0004

00003e9c <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3e9c:	4b01      	ldr	r3, [pc, #4]	; (3ea4 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    3e9e:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    3ea2:	4770      	bx	lr
    3ea4:	20000068 	.word	0x20000068

00003ea8 <nrfx_gpiote_channel_get>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3ea8:	3008      	adds	r0, #8
    3eaa:	4b05      	ldr	r3, [pc, #20]	; (3ec0 <nrfx_gpiote_channel_get+0x18>)
    3eac:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    if (pin_in_use_by_te(pin))
    3eb0:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3eb2:	bf43      	ittte	mi
    3eb4:	0b5b      	lsrmi	r3, r3, #13
        return NRFX_SUCCESS;
    3eb6:	4803      	ldrmi	r0, [pc, #12]	; (3ec4 <nrfx_gpiote_channel_get+0x1c>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3eb8:	700b      	strbmi	r3, [r1, #0]
        return NRFX_ERROR_INVALID_PARAM;
    3eba:	4803      	ldrpl	r0, [pc, #12]	; (3ec8 <nrfx_gpiote_channel_get+0x20>)
}
    3ebc:	4770      	bx	lr
    3ebe:	bf00      	nop
    3ec0:	20000068 	.word	0x20000068
    3ec4:	0bad0000 	.word	0x0bad0000
    3ec8:	0bad0004 	.word	0x0bad0004

00003ecc <nrfx_gpiote_init>:
{
    3ecc:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3ece:	4c0e      	ldr	r4, [pc, #56]	; (3f08 <nrfx_gpiote_init+0x3c>)
    3ed0:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    3ed4:	b9b5      	cbnz	r5, 3f04 <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3ed6:	2260      	movs	r2, #96	; 0x60
    3ed8:	4629      	mov	r1, r5
    3eda:	f104 0010 	add.w	r0, r4, #16
    3ede:	f001 feb0 	bl	5c42 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3ee2:	2006      	movs	r0, #6
    3ee4:	f7fe fa86 	bl	23f4 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3ee8:	4b08      	ldr	r3, [pc, #32]	; (3f0c <nrfx_gpiote_init+0x40>)
    return err_code;
    3eea:	4809      	ldr	r0, [pc, #36]	; (3f10 <nrfx_gpiote_init+0x44>)
    3eec:	601d      	str	r5, [r3, #0]
    3eee:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3ef0:	4b08      	ldr	r3, [pc, #32]	; (3f14 <nrfx_gpiote_init+0x48>)
    3ef2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3ef6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3efa:	2301      	movs	r3, #1
    3efc:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3f00:	6763      	str	r3, [r4, #116]	; 0x74
}
    3f02:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    3f04:	4804      	ldr	r0, [pc, #16]	; (3f18 <nrfx_gpiote_init+0x4c>)
    3f06:	e7fc      	b.n	3f02 <nrfx_gpiote_init+0x36>
    3f08:	20000068 	.word	0x20000068
    3f0c:	4000617c 	.word	0x4000617c
    3f10:	0bad0000 	.word	0x0bad0000
    3f14:	40006000 	.word	0x40006000
    3f18:	0bad0005 	.word	0x0bad0005

00003f1c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3f1c:	4b03      	ldr	r3, [pc, #12]	; (3f2c <nrfx_gpiote_is_init+0x10>)
    3f1e:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    3f22:	3800      	subs	r0, #0
    3f24:	bf18      	it	ne
    3f26:	2001      	movne	r0, #1
    3f28:	4770      	bx	lr
    3f2a:	bf00      	nop
    3f2c:	20000068 	.word	0x20000068

00003f30 <nrfx_gpiote_channel_free>:
{
    3f30:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3f32:	4801      	ldr	r0, [pc, #4]	; (3f38 <nrfx_gpiote_channel_free+0x8>)
    3f34:	f7ff be04 	b.w	3b40 <nrfx_flag32_free>
    3f38:	200000d8 	.word	0x200000d8

00003f3c <nrfx_gpiote_channel_alloc>:
{
    3f3c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3f3e:	4801      	ldr	r0, [pc, #4]	; (3f44 <nrfx_gpiote_channel_alloc+0x8>)
    3f40:	f7ff bdda 	b.w	3af8 <nrfx_flag32_alloc>
    3f44:	200000d8 	.word	0x200000d8

00003f48 <nrfx_gpiote_trigger_enable>:
{
    3f48:	b537      	push	{r0, r1, r2, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3f4a:	4b1f      	ldr	r3, [pc, #124]	; (3fc8 <nrfx_gpiote_trigger_enable+0x80>)
    3f4c:	f100 0208 	add.w	r2, r0, #8
{
    3f50:	4604      	mov	r4, r0
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3f52:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3f56:	069a      	lsls	r2, r3, #26
    3f58:	d51d      	bpl.n	3f96 <nrfx_gpiote_trigger_enable+0x4e>
    3f5a:	f013 0502 	ands.w	r5, r3, #2
    3f5e:	d11a      	bne.n	3f96 <nrfx_gpiote_trigger_enable+0x4e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3f60:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    3f62:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    3f64:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    3f68:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    3f6c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3f70:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3f74:	6005      	str	r5, [r0, #0]
    3f76:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3f78:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    3f7c:	f040 0001 	orr.w	r0, r0, #1
    3f80:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    3f84:	b129      	cbz	r1, 3f92 <nrfx_gpiote_trigger_enable+0x4a>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3f86:	2201      	movs	r2, #1
    3f88:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    3f8c:	4a0f      	ldr	r2, [pc, #60]	; (3fcc <nrfx_gpiote_trigger_enable+0x84>)
    3f8e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3f92:	b003      	add	sp, #12
    3f94:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3f96:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3f9a:	2b04      	cmp	r3, #4
    3f9c:	d010      	beq.n	3fc0 <nrfx_gpiote_trigger_enable+0x78>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3f9e:	2b05      	cmp	r3, #5
    3fa0:	d010      	beq.n	3fc4 <nrfx_gpiote_trigger_enable+0x7c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3fa2:	a801      	add	r0, sp, #4
    3fa4:	9401      	str	r4, [sp, #4]
    3fa6:	f7ff fded 	bl	3b84 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3faa:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    3fac:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3fb0:	40d9      	lsrs	r1, r3
    3fb2:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3fb6:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3fb8:	4620      	mov	r0, r4
    3fba:	f002 f83d 	bl	6038 <nrf_gpio_cfg_sense_set>
}
    3fbe:	e7e8      	b.n	3f92 <nrfx_gpiote_trigger_enable+0x4a>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3fc0:	2103      	movs	r1, #3
    3fc2:	e7f9      	b.n	3fb8 <nrfx_gpiote_trigger_enable+0x70>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3fc4:	2102      	movs	r1, #2
    3fc6:	e7f7      	b.n	3fb8 <nrfx_gpiote_trigger_enable+0x70>
    3fc8:	20000068 	.word	0x20000068
    3fcc:	40006000 	.word	0x40006000

00003fd0 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3fd0:	4b0e      	ldr	r3, [pc, #56]	; (400c <nrfx_gpiote_trigger_disable+0x3c>)
    3fd2:	f100 0208 	add.w	r2, r0, #8
    3fd6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3fda:	0699      	lsls	r1, r3, #26
    3fdc:	d513      	bpl.n	4006 <nrfx_gpiote_trigger_disable+0x36>
    3fde:	079a      	lsls	r2, r3, #30
    3fe0:	d411      	bmi.n	4006 <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3fe2:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3fe4:	2201      	movs	r2, #1
    3fe6:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    3fe8:	009b      	lsls	r3, r3, #2
    3fea:	4909      	ldr	r1, [pc, #36]	; (4010 <nrfx_gpiote_trigger_disable+0x40>)
    3fec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3ff0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3ff4:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3ff8:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3ffc:	f022 0203 	bic.w	r2, r2, #3
    4000:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    4004:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4006:	2100      	movs	r1, #0
    4008:	f002 b816 	b.w	6038 <nrf_gpio_cfg_sense_set>
    400c:	20000068 	.word	0x20000068
    4010:	40006000 	.word	0x40006000

00004014 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4014:	4b0e      	ldr	r3, [pc, #56]	; (4050 <nrfx_gpiote_pin_uninit+0x3c>)
    4016:	f100 0208 	add.w	r2, r0, #8
{
    401a:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    401c:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    4020:	07db      	lsls	r3, r3, #31
{
    4022:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    4024:	d511      	bpl.n	404a <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    4026:	f7ff ffd3 	bl	3fd0 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    402a:	4620      	mov	r0, r4
    402c:	f7ff fe00 	bl	3c30 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4030:	a801      	add	r0, sp, #4
    4032:	9401      	str	r4, [sp, #4]
    4034:	f7ff fda6 	bl	3b84 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4038:	9b01      	ldr	r3, [sp, #4]
    403a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    403e:	2202      	movs	r2, #2
    4040:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    4044:	4803      	ldr	r0, [pc, #12]	; (4054 <nrfx_gpiote_pin_uninit+0x40>)
}
    4046:	b002      	add	sp, #8
    4048:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    404a:	4803      	ldr	r0, [pc, #12]	; (4058 <nrfx_gpiote_pin_uninit+0x44>)
    404c:	e7fb      	b.n	4046 <nrfx_gpiote_pin_uninit+0x32>
    404e:	bf00      	nop
    4050:	20000068 	.word	0x20000068
    4054:	0bad0000 	.word	0x0bad0000
    4058:	0bad0004 	.word	0x0bad0004

0000405c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    405c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4060:	4b64      	ldr	r3, [pc, #400]	; (41f4 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    4062:	4865      	ldr	r0, [pc, #404]	; (41f8 <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4064:	4965      	ldr	r1, [pc, #404]	; (41fc <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    4066:	2500      	movs	r5, #0
{
    4068:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    406a:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    406c:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    406e:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    4070:	b136      	cbz	r6, 4080 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    4072:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    4076:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4078:	bf1e      	ittt	ne
    407a:	601c      	strne	r4, [r3, #0]
    407c:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    407e:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    4080:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4082:	428b      	cmp	r3, r1
        mask <<= 1;
    4084:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4088:	d1f1      	bne.n	406e <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    408a:	4f5d      	ldr	r7, [pc, #372]	; (4200 <nrfx_gpiote_irq_handler+0x1a4>)
    408c:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    408e:	b37b      	cbz	r3, 40f0 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    4090:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4094:	4e5b      	ldr	r6, [pc, #364]	; (4204 <nrfx_gpiote_irq_handler+0x1a8>)
    4096:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    409a:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    409c:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    40a0:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    40a4:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    40a6:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    40aa:	9600      	str	r6, [sp, #0]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    40ac:	f10d 0910 	add.w	r9, sp, #16
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    40b0:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    40b4:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    40b8:	f8d9 3000 	ldr.w	r3, [r9]
    40bc:	b9f3      	cbnz	r3, 40fc <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    40be:	f108 0820 	add.w	r8, r8, #32
    40c2:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    40c6:	f109 0904 	add.w	r9, r9, #4
    40ca:	d1f5      	bne.n	40b8 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    40cc:	603b      	str	r3, [r7, #0]
    40ce:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    40d0:	9900      	ldr	r1, [sp, #0]
        *p_masks = gpio_regs[i]->LATCH;
    40d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    40d6:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    40da:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    40dc:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    40e0:	9b00      	ldr	r3, [sp, #0]
    40e2:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    40e6:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    40e8:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    40ec:	4313      	orrs	r3, r2
    40ee:	d1dd      	bne.n	40ac <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    40f0:	2401      	movs	r4, #1
    while (mask)
    40f2:	2d00      	cmp	r5, #0
    40f4:	d166      	bne.n	41c4 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    40f6:	b007      	add	sp, #28
    40f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    40fc:	fa93 f3a3 	rbit	r3, r3
    4100:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    4104:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4108:	f106 0208 	add.w	r2, r6, #8
    410c:	4b3e      	ldr	r3, [pc, #248]	; (4208 <nrfx_gpiote_irq_handler+0x1ac>)
    410e:	9603      	str	r6, [sp, #12]
    4110:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    4114:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    4118:	08f4      	lsrs	r4, r6, #3
    411a:	9301      	str	r3, [sp, #4]
    411c:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    411e:	ab04      	add	r3, sp, #16
    bit = BITMASK_RELBIT_GET(bit);
    4120:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    4124:	fa0b fc00 	lsl.w	ip, fp, r0
    4128:	5d18      	ldrb	r0, [r3, r4]
    412a:	ea20 000c 	bic.w	r0, r0, ip
    412e:	5518      	strb	r0, [r3, r4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4130:	a803      	add	r0, sp, #12
    4132:	0891      	lsrs	r1, r2, #2
    4134:	f7ff fd26 	bl	3b84 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    4138:	9c03      	ldr	r4, [sp, #12]
    413a:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    if (is_level(trigger))
    413e:	074b      	lsls	r3, r1, #29
    4140:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4144:	f3c4 4401 	ubfx	r4, r4, #16, #2
    4148:	d523      	bpl.n	4192 <nrfx_gpiote_irq_handler+0x136>
        call_handler(pin, trigger);
    414a:	4651      	mov	r1, sl
    414c:	4630      	mov	r0, r6
    414e:	f7ff fd27 	bl	3ba0 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4152:	a803      	add	r0, sp, #12
    4154:	9603      	str	r6, [sp, #12]
    4156:	f7ff fd15 	bl	3b84 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    415a:	9a03      	ldr	r2, [sp, #12]
    415c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    4160:	b2e4      	uxtb	r4, r4
    4162:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    4166:	f3c2 4201 	ubfx	r2, r2, #16, #2
    416a:	4294      	cmp	r4, r2
    416c:	d107      	bne.n	417e <nrfx_gpiote_irq_handler+0x122>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    416e:	2100      	movs	r1, #0
    4170:	4630      	mov	r0, r6
    4172:	f001 ff61 	bl	6038 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    4176:	4621      	mov	r1, r4
    4178:	4630      	mov	r0, r6
    417a:	f001 ff5d 	bl	6038 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    417e:	a803      	add	r0, sp, #12
    4180:	9603      	str	r6, [sp, #12]
    4182:	f7ff fcff 	bl	3b84 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    4186:	9b03      	ldr	r3, [sp, #12]
    4188:	fa0b f303 	lsl.w	r3, fp, r3
    418c:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    4190:	e792      	b.n	40b8 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4192:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    4194:	bf0c      	ite	eq
    4196:	2103      	moveq	r1, #3
    4198:	2102      	movne	r1, #2
    419a:	4630      	mov	r0, r6
    419c:	f001 ff4c 	bl	6038 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    41a0:	9b01      	ldr	r3, [sp, #4]
    41a2:	2b03      	cmp	r3, #3
    41a4:	d004      	beq.n	41b0 <nrfx_gpiote_irq_handler+0x154>
    41a6:	2c02      	cmp	r4, #2
    41a8:	d107      	bne.n	41ba <nrfx_gpiote_irq_handler+0x15e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    41aa:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    41ae:	d1e6      	bne.n	417e <nrfx_gpiote_irq_handler+0x122>
            call_handler(pin, trigger);
    41b0:	4651      	mov	r1, sl
    41b2:	4630      	mov	r0, r6
    41b4:	f7ff fcf4 	bl	3ba0 <call_handler>
    41b8:	e7e1      	b.n	417e <nrfx_gpiote_irq_handler+0x122>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    41ba:	2c03      	cmp	r4, #3
    41bc:	d1df      	bne.n	417e <nrfx_gpiote_irq_handler+0x122>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    41be:	f1ba 0f02 	cmp.w	sl, #2
    41c2:	e7f4      	b.n	41ae <nrfx_gpiote_irq_handler+0x152>
        uint32_t ch = NRF_CTZ(mask);
    41c4:	fa95 f3a5 	rbit	r3, r5
    41c8:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    41cc:	fa04 f203 	lsl.w	r2, r4, r3
    41d0:	009b      	lsls	r3, r3, #2
    41d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    41d6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    41da:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    41de:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    41e2:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    41e6:	f3c0 2005 	ubfx	r0, r0, #8, #6
    41ea:	f3c1 4101 	ubfx	r1, r1, #16, #2
    41ee:	f7ff fcd7 	bl	3ba0 <call_handler>
    41f2:	e77e      	b.n	40f2 <nrfx_gpiote_irq_handler+0x96>
    41f4:	40006100 	.word	0x40006100
    41f8:	40006000 	.word	0x40006000
    41fc:	40006120 	.word	0x40006120
    4200:	4000617c 	.word	0x4000617c
    4204:	50000300 	.word	0x50000300
    4208:	20000068 	.word	0x20000068

0000420c <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    420c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    420e:	4801      	ldr	r0, [pc, #4]	; (4214 <nrfx_ppi_channel_alloc+0x8>)
    4210:	f7ff bc72 	b.w	3af8 <nrfx_flag32_alloc>
    4214:	200000e4 	.word	0x200000e4

00004218 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4218:	4b03      	ldr	r3, [pc, #12]	; (4228 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    421a:	6818      	ldr	r0, [r3, #0]
}
    421c:	f1a0 0308 	sub.w	r3, r0, #8
    4220:	4258      	negs	r0, r3
    4222:	4158      	adcs	r0, r3
    4224:	4770      	bx	lr
    4226:	bf00      	nop
    4228:	10000130 	.word	0x10000130

0000422c <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    422c:	4b06      	ldr	r3, [pc, #24]	; (4248 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    422e:	681b      	ldr	r3, [r3, #0]
    4230:	2b08      	cmp	r3, #8
    4232:	d106      	bne.n	4242 <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4234:	4b05      	ldr	r3, [pc, #20]	; (424c <nrf52_errata_103+0x20>)
    4236:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    4238:	2b05      	cmp	r3, #5
    423a:	d802      	bhi.n	4242 <nrf52_errata_103+0x16>
    423c:	4a04      	ldr	r2, [pc, #16]	; (4250 <nrf52_errata_103+0x24>)
    423e:	5cd0      	ldrb	r0, [r2, r3]
    4240:	4770      	bx	lr
        return false;
    4242:	2000      	movs	r0, #0
}
    4244:	4770      	bx	lr
    4246:	bf00      	nop
    4248:	10000130 	.word	0x10000130
    424c:	10000134 	.word	0x10000134
    4250:	00006979 	.word	0x00006979

00004254 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    4254:	4a02      	ldr	r2, [pc, #8]	; (4260 <nvmc_wait+0xc>)
    4256:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    425a:	2b00      	cmp	r3, #0
    425c:	d0fb      	beq.n	4256 <nvmc_wait+0x2>
}
    425e:	4770      	bx	lr
    4260:	4001e000 	.word	0x4001e000

00004264 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    4264:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    4266:	f7ff ffd7 	bl	4218 <nrf52_errata_136>
    426a:	b140      	cbz	r0, 427e <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    426c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4270:	2200      	movs	r2, #0
    4272:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    4276:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    427a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    427e:	f7ff ffcb 	bl	4218 <nrf52_errata_136>
    4282:	2800      	cmp	r0, #0
    4284:	d046      	beq.n	4314 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    4286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    428a:	4b5b      	ldr	r3, [pc, #364]	; (43f8 <SystemInit+0x194>)
    428c:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    4290:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    4294:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    4298:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    429c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    42a0:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    42a4:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    42a8:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    42ac:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    42b0:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    42b4:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    42b8:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    42bc:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    42c0:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    42c4:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    42c8:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    42cc:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    42d0:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    42d4:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    42d8:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    42dc:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    42e0:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    42e4:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    42e8:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    42ec:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    42f0:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    42f4:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    42f8:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    42fc:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    4300:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    4304:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    4308:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    430c:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    4310:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    4314:	f7ff ff8a 	bl	422c <nrf52_errata_103>
    4318:	b110      	cbz	r0, 4320 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    431a:	4b38      	ldr	r3, [pc, #224]	; (43fc <SystemInit+0x198>)
    431c:	4a38      	ldr	r2, [pc, #224]	; (4400 <SystemInit+0x19c>)
    431e:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    4320:	f7ff ff84 	bl	422c <nrf52_errata_103>
    4324:	b118      	cbz	r0, 432e <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    4326:	4b37      	ldr	r3, [pc, #220]	; (4404 <SystemInit+0x1a0>)
    4328:	22fb      	movs	r2, #251	; 0xfb
    432a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    432e:	f7ff ff7d 	bl	422c <nrf52_errata_103>
    4332:	b148      	cbz	r0, 4348 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    4334:	4934      	ldr	r1, [pc, #208]	; (4408 <SystemInit+0x1a4>)
    4336:	4b35      	ldr	r3, [pc, #212]	; (440c <SystemInit+0x1a8>)
    4338:	680a      	ldr	r2, [r1, #0]
    433a:	681b      	ldr	r3, [r3, #0]
    433c:	f022 020f 	bic.w	r2, r2, #15
    4340:	f003 030f 	and.w	r3, r3, #15
    4344:	4313      	orrs	r3, r2
    4346:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    4348:	f7ff ff70 	bl	422c <nrf52_errata_103>
    434c:	b118      	cbz	r0, 4356 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    434e:	4b30      	ldr	r3, [pc, #192]	; (4410 <SystemInit+0x1ac>)
    4350:	f44f 7200 	mov.w	r2, #512	; 0x200
    4354:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    4356:	f7ff ff5f 	bl	4218 <nrf52_errata_136>
    435a:	b148      	cbz	r0, 4370 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    435c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4360:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    4364:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    4366:	bf44      	itt	mi
    4368:	f06f 0201 	mvnmi.w	r2, #1
    436c:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4370:	4b28      	ldr	r3, [pc, #160]	; (4414 <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    4372:	681b      	ldr	r3, [r3, #0]
    4374:	2b08      	cmp	r3, #8
    4376:	d10e      	bne.n	4396 <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4378:	4b27      	ldr	r3, [pc, #156]	; (4418 <SystemInit+0x1b4>)
    437a:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    437c:	2b05      	cmp	r3, #5
    437e:	d802      	bhi.n	4386 <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    4380:	4a26      	ldr	r2, [pc, #152]	; (441c <SystemInit+0x1b8>)
    4382:	5cd3      	ldrb	r3, [r2, r3]
    4384:	b13b      	cbz	r3, 4396 <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    4386:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    438a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    438e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4392:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4396:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    439a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    439e:	2a00      	cmp	r2, #0
    43a0:	db03      	blt.n	43aa <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    43a2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    43a6:	2b00      	cmp	r3, #0
    43a8:	da22      	bge.n	43f0 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    43aa:	491d      	ldr	r1, [pc, #116]	; (4420 <SystemInit+0x1bc>)
    43ac:	2301      	movs	r3, #1
    43ae:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    43b2:	f7ff ff4f 	bl	4254 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    43b6:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    43ba:	2412      	movs	r4, #18
    43bc:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    43c0:	f7ff ff48 	bl	4254 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    43c4:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    43c8:	f7ff ff44 	bl	4254 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    43cc:	2300      	movs	r3, #0
    43ce:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    43d2:	f7ff ff3f 	bl	4254 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    43d6:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    43da:	4912      	ldr	r1, [pc, #72]	; (4424 <SystemInit+0x1c0>)
    43dc:	4b12      	ldr	r3, [pc, #72]	; (4428 <SystemInit+0x1c4>)
    43de:	68ca      	ldr	r2, [r1, #12]
    43e0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    43e4:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    43e6:	60cb      	str	r3, [r1, #12]
    43e8:	f3bf 8f4f 	dsb	sy
    __NOP();
    43ec:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    43ee:	e7fd      	b.n	43ec <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    43f0:	4b0e      	ldr	r3, [pc, #56]	; (442c <SystemInit+0x1c8>)
    43f2:	4a0f      	ldr	r2, [pc, #60]	; (4430 <SystemInit+0x1cc>)
    43f4:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    43f6:	bd10      	pop	{r4, pc}
    43f8:	4000c000 	.word	0x4000c000
    43fc:	4000568c 	.word	0x4000568c
    4400:	00038148 	.word	0x00038148
    4404:	4000f000 	.word	0x4000f000
    4408:	40000ee4 	.word	0x40000ee4
    440c:	10000258 	.word	0x10000258
    4410:	40029640 	.word	0x40029640
    4414:	10000130 	.word	0x10000130
    4418:	10000134 	.word	0x10000134
    441c:	00006973 	.word	0x00006973
    4420:	4001e000 	.word	0x4001e000
    4424:	e000ed00 	.word	0xe000ed00
    4428:	05fa0004 	.word	0x05fa0004
    442c:	200000e8 	.word	0x200000e8
    4430:	03d09000 	.word	0x03d09000

00004434 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    4434:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    4436:	4c14      	ldr	r4, [pc, #80]	; (4488 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    4438:	4a14      	ldr	r2, [pc, #80]	; (448c <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    443a:	4915      	ldr	r1, [pc, #84]	; (4490 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    443c:	2303      	movs	r3, #3
    443e:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    4440:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4442:	4b14      	ldr	r3, [pc, #80]	; (4494 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    4444:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4446:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    4448:	f44f 6380 	mov.w	r3, #1024	; 0x400
    444c:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    444e:	2300      	movs	r3, #0
    4450:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    4452:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4454:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    4456:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    4458:	4a0f      	ldr	r2, [pc, #60]	; (4498 <_DoInit+0x64>)
    445a:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    445c:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    445e:	2210      	movs	r2, #16
    4460:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    4462:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    4464:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4466:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    4468:	f001 fbba 	bl	5be0 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    446c:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    4470:	490a      	ldr	r1, [pc, #40]	; (449c <_DoInit+0x68>)
    4472:	4620      	mov	r0, r4
    4474:	f001 fbb4 	bl	5be0 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4478:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    447c:	2320      	movs	r3, #32
    447e:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4480:	f3bf 8f5f 	dmb	sy
}
    4484:	bd10      	pop	{r4, pc}
    4486:	bf00      	nop
    4488:	20000b38 	.word	0x20000b38
    448c:	0000697f 	.word	0x0000697f
    4490:	00006988 	.word	0x00006988
    4494:	20000c41 	.word	0x20000c41
    4498:	20000c31 	.word	0x20000c31
    449c:	0000698c 	.word	0x0000698c

000044a0 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    44a0:	4b0e      	ldr	r3, [pc, #56]	; (44dc <z_sys_init_run_level+0x3c>)
{
    44a2:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    44a4:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    44a8:	3001      	adds	r0, #1
    44aa:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    44ae:	42a6      	cmp	r6, r4
    44b0:	d800      	bhi.n	44b4 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    44b2:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    44b4:	e9d4 3500 	ldrd	r3, r5, [r4]
    44b8:	4628      	mov	r0, r5
    44ba:	4798      	blx	r3
		if (dev != NULL) {
    44bc:	b165      	cbz	r5, 44d8 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    44be:	68eb      	ldr	r3, [r5, #12]
    44c0:	b130      	cbz	r0, 44d0 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    44c2:	2800      	cmp	r0, #0
    44c4:	bfb8      	it	lt
    44c6:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    44c8:	28ff      	cmp	r0, #255	; 0xff
    44ca:	bfa8      	it	ge
    44cc:	20ff      	movge	r0, #255	; 0xff
    44ce:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    44d0:	785a      	ldrb	r2, [r3, #1]
    44d2:	f042 0201 	orr.w	r2, r2, #1
    44d6:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    44d8:	3408      	adds	r4, #8
    44da:	e7e8      	b.n	44ae <z_sys_init_run_level+0xe>
    44dc:	0000671c 	.word	0x0000671c

000044e0 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    44e0:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    44e2:	4605      	mov	r5, r0
    44e4:	b910      	cbnz	r0, 44ec <z_impl_device_get_binding+0xc>
		return NULL;
    44e6:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    44e8:	4620      	mov	r0, r4
    44ea:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    44ec:	7803      	ldrb	r3, [r0, #0]
    44ee:	2b00      	cmp	r3, #0
    44f0:	d0f9      	beq.n	44e6 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    44f2:	4a0f      	ldr	r2, [pc, #60]	; (4530 <z_impl_device_get_binding+0x50>)
    44f4:	4c0f      	ldr	r4, [pc, #60]	; (4534 <z_impl_device_get_binding+0x54>)
    44f6:	4616      	mov	r6, r2
    44f8:	4294      	cmp	r4, r2
    44fa:	d108      	bne.n	450e <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    44fc:	4c0d      	ldr	r4, [pc, #52]	; (4534 <z_impl_device_get_binding+0x54>)
    44fe:	42b4      	cmp	r4, r6
    4500:	d0f1      	beq.n	44e6 <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4502:	4620      	mov	r0, r4
    4504:	f001 fdaf 	bl	6066 <z_device_ready>
    4508:	b950      	cbnz	r0, 4520 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    450a:	3418      	adds	r4, #24
    450c:	e7f7      	b.n	44fe <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    450e:	4620      	mov	r0, r4
    4510:	f001 fda9 	bl	6066 <z_device_ready>
    4514:	b110      	cbz	r0, 451c <z_impl_device_get_binding+0x3c>
    4516:	6823      	ldr	r3, [r4, #0]
    4518:	42ab      	cmp	r3, r5
    451a:	d0e5      	beq.n	44e8 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    451c:	3418      	adds	r4, #24
    451e:	e7eb      	b.n	44f8 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    4520:	6821      	ldr	r1, [r4, #0]
    4522:	4628      	mov	r0, r5
    4524:	f001 fb76 	bl	5c14 <strcmp>
    4528:	2800      	cmp	r0, #0
    452a:	d1ee      	bne.n	450a <z_impl_device_get_binding+0x2a>
    452c:	e7dc      	b.n	44e8 <z_impl_device_get_binding+0x8>
    452e:	bf00      	nop
    4530:	00006428 	.word	0x00006428
    4534:	000063b0 	.word	0x000063b0

00004538 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    4538:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    453a:	4c09      	ldr	r4, [pc, #36]	; (4560 <idle+0x28>)
	__asm__ volatile(
    453c:	f04f 0220 	mov.w	r2, #32
    4540:	f3ef 8311 	mrs	r3, BASEPRI
    4544:	f382 8812 	msr	BASEPRI_MAX, r2
    4548:	f3bf 8f6f 	isb	sy
    454c:	f001 fec7 	bl	62de <z_get_next_timeout_expiry>
    4550:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    4552:	f7fd fe23 	bl	219c <pm_system_suspend>
    4556:	2800      	cmp	r0, #0
    4558:	d1f0      	bne.n	453c <idle+0x4>
	arch_cpu_idle();
    455a:	f7fd fed5 	bl	2308 <arch_cpu_idle>
}
    455e:	e7ed      	b.n	453c <idle+0x4>
    4560:	20000be0 	.word	0x20000be0

00004564 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    4564:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    4566:	2300      	movs	r3, #0
{
    4568:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    456a:	2201      	movs	r2, #1
    456c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    4570:	220f      	movs	r2, #15
    4572:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    4576:	4c0d      	ldr	r4, [pc, #52]	; (45ac <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4578:	4a0d      	ldr	r2, [pc, #52]	; (45b0 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    457a:	9301      	str	r3, [sp, #4]
    457c:	490d      	ldr	r1, [pc, #52]	; (45b4 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    457e:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    4580:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4584:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    4588:	f44f 75b0 	mov.w	r5, #352	; 0x160
    458c:	9300      	str	r3, [sp, #0]
    458e:	fb05 1100 	mla	r1, r5, r0, r1
    4592:	4b09      	ldr	r3, [pc, #36]	; (45b8 <init_idle_thread+0x54>)
    4594:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4598:	4620      	mov	r0, r4
    459a:	f000 fd61 	bl	5060 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    459e:	7b63      	ldrb	r3, [r4, #13]
    45a0:	f023 0304 	bic.w	r3, r3, #4
    45a4:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    45a6:	b007      	add	sp, #28
    45a8:	bd30      	pop	{r4, r5, pc}
    45aa:	bf00      	nop
    45ac:	200003d0 	.word	0x200003d0
    45b0:	20000be0 	.word	0x20000be0
    45b4:	20001620 	.word	0x20001620
    45b8:	00004539 	.word	0x00004539

000045bc <bg_thread_main>:
{
    45bc:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    45be:	4b0a      	ldr	r3, [pc, #40]	; (45e8 <bg_thread_main+0x2c>)
    45c0:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    45c2:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    45c4:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    45c6:	f7ff ff6b 	bl	44a0 <z_sys_init_run_level>
	boot_banner();
    45ca:	f000 ff51 	bl	5470 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    45ce:	2003      	movs	r0, #3
    45d0:	f7ff ff66 	bl	44a0 <z_sys_init_run_level>
	z_init_static_threads();
    45d4:	f000 fd76 	bl	50c4 <z_init_static_threads>
	main();
    45d8:	f7fc fb8a 	bl	cf0 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    45dc:	4a03      	ldr	r2, [pc, #12]	; (45ec <bg_thread_main+0x30>)
    45de:	7b13      	ldrb	r3, [r2, #12]
    45e0:	f023 0301 	bic.w	r3, r3, #1
    45e4:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    45e6:	bd08      	pop	{r3, pc}
    45e8:	20001041 	.word	0x20001041
    45ec:	20000450 	.word	0x20000450

000045f0 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    45f0:	4802      	ldr	r0, [pc, #8]	; (45fc <z_bss_zero+0xc>)
    45f2:	4a03      	ldr	r2, [pc, #12]	; (4600 <z_bss_zero+0x10>)
    45f4:	2100      	movs	r1, #0
    45f6:	1a12      	subs	r2, r2, r0
    45f8:	f001 bb23 	b.w	5c42 <memset>
    45fc:	200003a0 	.word	0x200003a0
    4600:	20001200 	.word	0x20001200

00004604 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4604:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4606:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 46e0 <z_cstart+0xdc>
    460a:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    460c:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4610:	4d2d      	ldr	r5, [pc, #180]	; (46c8 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    4612:	4e2e      	ldr	r6, [pc, #184]	; (46cc <z_cstart+0xc8>)
    4614:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4616:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 46e4 <z_cstart+0xe0>
    461a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    461e:	2400      	movs	r4, #0
    4620:	616b      	str	r3, [r5, #20]
    4622:	23e0      	movs	r3, #224	; 0xe0
    4624:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4628:	77ec      	strb	r4, [r5, #31]
    462a:	762c      	strb	r4, [r5, #24]
    462c:	766c      	strb	r4, [r5, #25]
    462e:	76ac      	strb	r4, [r5, #26]
    4630:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4634:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4636:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    463a:	626b      	str	r3, [r5, #36]	; 0x24
    463c:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4640:	f7fe f8bc 	bl	27bc <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4644:	f7fd fe5a 	bl	22fc <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4648:	f04f 33ff 	mov.w	r3, #4294967295
    464c:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    464e:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    4650:	f7fe f9aa 	bl	29a8 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    4654:	f7fe f91a 	bl	288c <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    4658:	f240 1301 	movw	r3, #257	; 0x101
    465c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    4660:	ab06      	add	r3, sp, #24
    4662:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    4664:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    4668:	f001 fcfc 	bl	6064 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    466c:	4620      	mov	r0, r4
    466e:	f7ff ff17 	bl	44a0 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4672:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    4674:	4d16      	ldr	r5, [pc, #88]	; (46d0 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4676:	f7ff ff13 	bl	44a0 <z_sys_init_run_level>
	z_sched_init();
    467a:	f000 fb9b 	bl	4db4 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    467e:	4b15      	ldr	r3, [pc, #84]	; (46d4 <z_cstart+0xd0>)
    4680:	9305      	str	r3, [sp, #20]
    4682:	2301      	movs	r3, #1
    4684:	4914      	ldr	r1, [pc, #80]	; (46d8 <z_cstart+0xd4>)
    4686:	9400      	str	r4, [sp, #0]
    4688:	e9cd 4303 	strd	r4, r3, [sp, #12]
    468c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4690:	464b      	mov	r3, r9
    4692:	e9cd 4401 	strd	r4, r4, [sp, #4]
    4696:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    4698:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    469a:	f000 fce1 	bl	5060 <z_setup_new_thread>
    469e:	7b6a      	ldrb	r2, [r5, #13]
    46a0:	f022 0204 	bic.w	r2, r2, #4
    46a4:	736a      	strb	r2, [r5, #13]
    46a6:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    46a8:	4628      	mov	r0, r5
    46aa:	f001 fd85 	bl	61b8 <z_ready_thread>
		init_idle_thread(i);
    46ae:	4620      	mov	r0, r4
    46b0:	f7ff ff58 	bl	4564 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    46b4:	4b09      	ldr	r3, [pc, #36]	; (46dc <z_cstart+0xd8>)
    46b6:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    46b8:	464a      	mov	r2, r9
    46ba:	4639      	mov	r1, r7
    46bc:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    46be:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    46c0:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    46c4:	f7fd ff38 	bl	2538 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    46c8:	e000ed00 	.word	0xe000ed00
    46cc:	20000be0 	.word	0x20000be0
    46d0:	20000450 	.word	0x20000450
    46d4:	00006993 	.word	0x00006993
    46d8:	20001200 	.word	0x20001200
    46dc:	200003d0 	.word	0x200003d0
    46e0:	20001fa0 	.word	0x20001fa0
    46e4:	000045bd 	.word	0x000045bd

000046e8 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    46e8:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    46ea:	4b0e      	ldr	r3, [pc, #56]	; (4724 <init_mem_slab_module+0x3c>)
    46ec:	4c0e      	ldr	r4, [pc, #56]	; (4728 <init_mem_slab_module+0x40>)
    46ee:	42a3      	cmp	r3, r4
    46f0:	d301      	bcc.n	46f6 <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
    46f2:	2000      	movs	r0, #0
	return rc;
}
    46f4:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    46f6:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    46fa:	ea41 0200 	orr.w	r2, r1, r0
    46fe:	f012 0203 	ands.w	r2, r2, #3
    4702:	d10b      	bne.n	471c <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
    4704:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
    4706:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    4708:	42aa      	cmp	r2, r5
    470a:	d101      	bne.n	4710 <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    470c:	331c      	adds	r3, #28
    470e:	e7ee      	b.n	46ee <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
    4710:	695e      	ldr	r6, [r3, #20]
    4712:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    4714:	3201      	adds	r2, #1
		slab->free_list = p;
    4716:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
    4718:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
    471a:	e7f5      	b.n	4708 <init_mem_slab_module+0x20>
		return -EINVAL;
    471c:	f06f 0015 	mvn.w	r0, #21
	return rc;
    4720:	e7e8      	b.n	46f4 <init_mem_slab_module+0xc>
    4722:	bf00      	nop
    4724:	2000034c 	.word	0x2000034c
    4728:	2000034c 	.word	0x2000034c

0000472c <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    472c:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
    472e:	460c      	mov	r4, r1
    4730:	4616      	mov	r6, r2
    4732:	461f      	mov	r7, r3
    4734:	f04f 0320 	mov.w	r3, #32
    4738:	f3ef 8111 	mrs	r1, BASEPRI
    473c:	f383 8812 	msr	BASEPRI_MAX, r3
    4740:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    4744:	6943      	ldr	r3, [r0, #20]
    4746:	b15b      	cbz	r3, 4760 <k_mem_slab_alloc+0x34>
		/* take a free block */
		*mem = slab->free_list;
    4748:	6023      	str	r3, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
    474a:	681b      	ldr	r3, [r3, #0]
    474c:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    474e:	6983      	ldr	r3, [r0, #24]
    4750:	3301      	adds	r3, #1
    4752:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    4754:	2000      	movs	r0, #0
	__asm__ volatile(
    4756:	f381 8811 	msr	BASEPRI, r1
    475a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    475e:	e011      	b.n	4784 <k_mem_slab_alloc+0x58>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    4760:	ea56 0207 	orrs.w	r2, r6, r7
    4764:	d103      	bne.n	476e <k_mem_slab_alloc+0x42>
		*mem = NULL;
    4766:	6023      	str	r3, [r4, #0]
		result = -ENOMEM;
    4768:	f06f 000b 	mvn.w	r0, #11
    476c:	e7f3      	b.n	4756 <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    476e:	4602      	mov	r2, r0
    4770:	e9cd 6700 	strd	r6, r7, [sp]
    4774:	3008      	adds	r0, #8
    4776:	f000 fa6f 	bl	4c58 <z_pend_curr>
		if (result == 0) {
    477a:	b918      	cbnz	r0, 4784 <k_mem_slab_alloc+0x58>
			*mem = _current->base.swap_data;
    477c:	4b02      	ldr	r3, [pc, #8]	; (4788 <k_mem_slab_alloc+0x5c>)
    477e:	689b      	ldr	r3, [r3, #8]
    4780:	695b      	ldr	r3, [r3, #20]
    4782:	6023      	str	r3, [r4, #0]
}
    4784:	b002      	add	sp, #8
    4786:	bdd0      	pop	{r4, r6, r7, pc}
    4788:	20000be0 	.word	0x20000be0

0000478c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    478c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    4790:	4604      	mov	r4, r0
    4792:	4616      	mov	r6, r2
    4794:	461f      	mov	r7, r3
	__asm__ volatile(
    4796:	f04f 0320 	mov.w	r3, #32
    479a:	f3ef 8811 	mrs	r8, BASEPRI
    479e:	f383 8812 	msr	BASEPRI_MAX, r3
    47a2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    47a6:	68c3      	ldr	r3, [r0, #12]
    47a8:	4a35      	ldr	r2, [pc, #212]	; (4880 <z_impl_k_mutex_lock+0xf4>)
    47aa:	b16b      	cbz	r3, 47c8 <z_impl_k_mutex_lock+0x3c>
    47ac:	6880      	ldr	r0, [r0, #8]
    47ae:	6891      	ldr	r1, [r2, #8]
    47b0:	4288      	cmp	r0, r1
    47b2:	d019      	beq.n	47e8 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    47b4:	ea56 0307 	orrs.w	r3, r6, r7
    47b8:	d118      	bne.n	47ec <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
    47ba:	f388 8811 	msr	BASEPRI, r8
    47be:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    47c2:	f06f 000f 	mvn.w	r0, #15
    47c6:	e00c      	b.n	47e2 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
    47c8:	6891      	ldr	r1, [r2, #8]
    47ca:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    47ce:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    47d0:	3301      	adds	r3, #1
    47d2:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    47d4:	6893      	ldr	r3, [r2, #8]
    47d6:	60a3      	str	r3, [r4, #8]
    47d8:	f388 8811 	msr	BASEPRI, r8
    47dc:	f3bf 8f6f 	isb	sy
		return 0;
    47e0:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    47e2:	b002      	add	sp, #8
    47e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    47e8:	6921      	ldr	r1, [r4, #16]
    47ea:	e7f0      	b.n	47ce <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    47ec:	f991 100e 	ldrsb.w	r1, [r1, #14]
    47f0:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    47f4:	4299      	cmp	r1, r3
    47f6:	bfa8      	it	ge
    47f8:	4619      	movge	r1, r3
    47fa:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    47fe:	4291      	cmp	r1, r2
    4800:	bfb8      	it	lt
    4802:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    4804:	428b      	cmp	r3, r1
    4806:	dd2f      	ble.n	4868 <z_impl_k_mutex_lock+0xdc>
		return z_set_prio(mutex->owner, new_prio);
    4808:	f000 fa3a 	bl	4c80 <z_set_prio>
    480c:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    480e:	e9cd 6700 	strd	r6, r7, [sp]
    4812:	481c      	ldr	r0, [pc, #112]	; (4884 <z_impl_k_mutex_lock+0xf8>)
    4814:	4622      	mov	r2, r4
    4816:	4641      	mov	r1, r8
    4818:	f000 fa1e 	bl	4c58 <z_pend_curr>
	if (got_mutex == 0) {
    481c:	2800      	cmp	r0, #0
    481e:	d0e0      	beq.n	47e2 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
    4820:	f04f 0320 	mov.w	r3, #32
    4824:	f3ef 8611 	mrs	r6, BASEPRI
    4828:	f383 8812 	msr	BASEPRI_MAX, r3
    482c:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    4830:	6823      	ldr	r3, [r4, #0]
    4832:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4834:	429c      	cmp	r4, r3
    4836:	d00a      	beq.n	484e <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    4838:	b14b      	cbz	r3, 484e <z_impl_k_mutex_lock+0xc2>
    483a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    483e:	4299      	cmp	r1, r3
    4840:	bfa8      	it	ge
    4842:	4619      	movge	r1, r3
    4844:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    4848:	4299      	cmp	r1, r3
    484a:	bfb8      	it	lt
    484c:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    484e:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    4850:	f990 300e 	ldrsb.w	r3, [r0, #14]
    4854:	4299      	cmp	r1, r3
    4856:	d109      	bne.n	486c <z_impl_k_mutex_lock+0xe0>
	if (resched) {
    4858:	b16d      	cbz	r5, 4876 <z_impl_k_mutex_lock+0xea>
		z_reschedule(&lock, key);
    485a:	480a      	ldr	r0, [pc, #40]	; (4884 <z_impl_k_mutex_lock+0xf8>)
    485c:	4631      	mov	r1, r6
    485e:	f000 f8a1 	bl	49a4 <z_reschedule>
	return -EAGAIN;
    4862:	f06f 000a 	mvn.w	r0, #10
    4866:	e7bc      	b.n	47e2 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
    4868:	2500      	movs	r5, #0
    486a:	e7d0      	b.n	480e <z_impl_k_mutex_lock+0x82>
		return z_set_prio(mutex->owner, new_prio);
    486c:	f000 fa08 	bl	4c80 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    4870:	2800      	cmp	r0, #0
    4872:	d1f2      	bne.n	485a <z_impl_k_mutex_lock+0xce>
    4874:	e7f0      	b.n	4858 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
    4876:	f386 8811 	msr	BASEPRI, r6
    487a:	f3bf 8f6f 	isb	sy
    487e:	e7f0      	b.n	4862 <z_impl_k_mutex_lock+0xd6>
    4880:	20000be0 	.word	0x20000be0
    4884:	20001042 	.word	0x20001042

00004888 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    4888:	b538      	push	{r3, r4, r5, lr}

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    488a:	6883      	ldr	r3, [r0, #8]
{
    488c:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
    488e:	2b00      	cmp	r3, #0
    4890:	d036      	beq.n	4900 <z_impl_k_mutex_unlock+0x78>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    4892:	4a1e      	ldr	r2, [pc, #120]	; (490c <z_impl_k_mutex_unlock+0x84>)
    4894:	6892      	ldr	r2, [r2, #8]
    4896:	4293      	cmp	r3, r2
    4898:	d135      	bne.n	4906 <z_impl_k_mutex_unlock+0x7e>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    489a:	7bda      	ldrb	r2, [r3, #15]
    489c:	3a01      	subs	r2, #1
    489e:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    48a0:	68c3      	ldr	r3, [r0, #12]
    48a2:	2b01      	cmp	r3, #1
    48a4:	d905      	bls.n	48b2 <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    48a6:	3b01      	subs	r3, #1
    48a8:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    48aa:	f000 fa67 	bl	4d7c <k_sched_unlock>

	return 0;
    48ae:	2000      	movs	r0, #0
}
    48b0:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    48b2:	f04f 0320 	mov.w	r3, #32
    48b6:	f3ef 8511 	mrs	r5, BASEPRI
    48ba:	f383 8812 	msr	BASEPRI_MAX, r3
    48be:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    48c2:	6901      	ldr	r1, [r0, #16]
    48c4:	6880      	ldr	r0, [r0, #8]
	if (mutex->owner->base.prio != new_prio) {
    48c6:	f990 300e 	ldrsb.w	r3, [r0, #14]
    48ca:	4299      	cmp	r1, r3
    48cc:	d001      	beq.n	48d2 <z_impl_k_mutex_unlock+0x4a>
		return z_set_prio(mutex->owner, new_prio);
    48ce:	f000 f9d7 	bl	4c80 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    48d2:	4620      	mov	r0, r4
    48d4:	f001 fccf 	bl	6276 <z_unpend_first_thread>
	mutex->owner = new_owner;
    48d8:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    48da:	b158      	cbz	r0, 48f4 <z_impl_k_mutex_unlock+0x6c>
		mutex->owner_orig_prio = new_owner->base.prio;
    48dc:	f990 200e 	ldrsb.w	r2, [r0, #14]
    48e0:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    48e2:	2200      	movs	r2, #0
    48e4:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    48e6:	f001 fc67 	bl	61b8 <z_ready_thread>
		z_reschedule(&lock, key);
    48ea:	4809      	ldr	r0, [pc, #36]	; (4910 <z_impl_k_mutex_unlock+0x88>)
    48ec:	4629      	mov	r1, r5
    48ee:	f000 f859 	bl	49a4 <z_reschedule>
    48f2:	e7da      	b.n	48aa <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    48f4:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
    48f6:	f385 8811 	msr	BASEPRI, r5
    48fa:	f3bf 8f6f 	isb	sy
    48fe:	e7d4      	b.n	48aa <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    4900:	f06f 0015 	mvn.w	r0, #21
    4904:	e7d4      	b.n	48b0 <z_impl_k_mutex_unlock+0x28>
		return -EPERM;
    4906:	f04f 30ff 	mov.w	r0, #4294967295
    490a:	e7d1      	b.n	48b0 <z_impl_k_mutex_unlock+0x28>
    490c:	20000be0 	.word	0x20000be0
    4910:	20001042 	.word	0x20001042

00004914 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    4914:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    4916:	4c08      	ldr	r4, [pc, #32]	; (4938 <z_reset_time_slice+0x24>)
    4918:	6823      	ldr	r3, [r4, #0]
    491a:	b15b      	cbz	r3, 4934 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    491c:	f7ff f826 	bl	396c <sys_clock_elapsed>
    4920:	4603      	mov	r3, r0
    4922:	6820      	ldr	r0, [r4, #0]
    4924:	4a05      	ldr	r2, [pc, #20]	; (493c <z_reset_time_slice+0x28>)
    4926:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    4928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    492c:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    492e:	2100      	movs	r1, #0
    4930:	f001 bce5 	b.w	62fe <z_set_timeout_expiry>
}
    4934:	bd10      	pop	{r4, pc}
    4936:	bf00      	nop
    4938:	20000c10 	.word	0x20000c10
    493c:	20000be0 	.word	0x20000be0

00004940 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    4940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4942:	4604      	mov	r4, r0
    4944:	460d      	mov	r5, r1
	__asm__ volatile(
    4946:	f04f 0320 	mov.w	r3, #32
    494a:	f3ef 8611 	mrs	r6, BASEPRI
    494e:	f383 8812 	msr	BASEPRI_MAX, r3
    4952:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    4956:	4b10      	ldr	r3, [pc, #64]	; (4998 <k_sched_time_slice_set+0x58>)
    4958:	2200      	movs	r2, #0
    495a:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    495e:	f240 30e7 	movw	r0, #999	; 0x3e7
    4962:	2100      	movs	r1, #0
    4964:	611a      	str	r2, [r3, #16]
    4966:	fbe7 0104 	umlal	r0, r1, r7, r4
    496a:	2300      	movs	r3, #0
    496c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4970:	f7fc f844 	bl	9fc <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    4974:	2c00      	cmp	r4, #0
    4976:	4b09      	ldr	r3, [pc, #36]	; (499c <k_sched_time_slice_set+0x5c>)
    4978:	dc09      	bgt.n	498e <k_sched_time_slice_set+0x4e>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    497a:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    497c:	4b08      	ldr	r3, [pc, #32]	; (49a0 <k_sched_time_slice_set+0x60>)
    497e:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    4980:	f7ff ffc8 	bl	4914 <z_reset_time_slice>
	__asm__ volatile(
    4984:	f386 8811 	msr	BASEPRI, r6
    4988:	f3bf 8f6f 	isb	sy
	}
}
    498c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    498e:	2802      	cmp	r0, #2
    4990:	bfb8      	it	lt
    4992:	2002      	movlt	r0, #2
    4994:	e7f1      	b.n	497a <k_sched_time_slice_set+0x3a>
    4996:	bf00      	nop
    4998:	20000be0 	.word	0x20000be0
    499c:	20000c10 	.word	0x20000c10
    49a0:	20000c0c 	.word	0x20000c0c

000049a4 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    49a4:	b949      	cbnz	r1, 49ba <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    49a6:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    49aa:	b930      	cbnz	r0, 49ba <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    49ac:	4b05      	ldr	r3, [pc, #20]	; (49c4 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    49ae:	69da      	ldr	r2, [r3, #28]
    49b0:	689b      	ldr	r3, [r3, #8]
    49b2:	429a      	cmp	r2, r3
    49b4:	d001      	beq.n	49ba <z_reschedule+0x16>
	ret = arch_swap(key);
    49b6:	f7fd bd6f 	b.w	2498 <arch_swap>
    49ba:	f381 8811 	msr	BASEPRI, r1
    49be:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    49c2:	4770      	bx	lr
    49c4:	20000be0 	.word	0x20000be0

000049c8 <k_sched_lock>:
	__asm__ volatile(
    49c8:	f04f 0320 	mov.w	r3, #32
    49cc:	f3ef 8111 	mrs	r1, BASEPRI
    49d0:	f383 8812 	msr	BASEPRI_MAX, r3
    49d4:	f3bf 8f6f 	isb	sy
    49d8:	4b04      	ldr	r3, [pc, #16]	; (49ec <k_sched_lock+0x24>)
    49da:	689a      	ldr	r2, [r3, #8]
    49dc:	7bd3      	ldrb	r3, [r2, #15]
    49de:	3b01      	subs	r3, #1
    49e0:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    49e2:	f381 8811 	msr	BASEPRI, r1
    49e6:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    49ea:	4770      	bx	lr
    49ec:	20000be0 	.word	0x20000be0

000049f0 <update_cache>:
{
    49f0:	b538      	push	{r3, r4, r5, lr}
    49f2:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    49f4:	480c      	ldr	r0, [pc, #48]	; (4a28 <update_cache+0x38>)
    49f6:	4d0d      	ldr	r5, [pc, #52]	; (4a2c <update_cache+0x3c>)
    49f8:	f001 fbd4 	bl	61a4 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    49fc:	4604      	mov	r4, r0
    49fe:	b900      	cbnz	r0, 4a02 <update_cache+0x12>
    4a00:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    4a02:	68ab      	ldr	r3, [r5, #8]
    4a04:	b94a      	cbnz	r2, 4a1a <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    4a06:	7b5a      	ldrb	r2, [r3, #13]
    4a08:	06d2      	lsls	r2, r2, #27
    4a0a:	d106      	bne.n	4a1a <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    4a0c:	69a2      	ldr	r2, [r4, #24]
    4a0e:	b922      	cbnz	r2, 4a1a <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    4a10:	89da      	ldrh	r2, [r3, #14]
    4a12:	2a7f      	cmp	r2, #127	; 0x7f
    4a14:	d901      	bls.n	4a1a <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    4a16:	61eb      	str	r3, [r5, #28]
}
    4a18:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    4a1a:	429c      	cmp	r4, r3
    4a1c:	d001      	beq.n	4a22 <update_cache+0x32>
			z_reset_time_slice();
    4a1e:	f7ff ff79 	bl	4914 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    4a22:	61ec      	str	r4, [r5, #28]
}
    4a24:	e7f8      	b.n	4a18 <update_cache+0x28>
    4a26:	bf00      	nop
    4a28:	20000c00 	.word	0x20000c00
    4a2c:	20000be0 	.word	0x20000be0

00004a30 <move_thread_to_end_of_prio_q>:
{
    4a30:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    4a32:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    4a36:	7b43      	ldrb	r3, [r0, #13]
    4a38:	2a00      	cmp	r2, #0
{
    4a3a:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    4a3c:	da04      	bge.n	4a48 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4a3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4a42:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    4a44:	f001 fb86 	bl	6154 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4a48:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
    4a4a:	4a17      	ldr	r2, [pc, #92]	; (4aa8 <move_thread_to_end_of_prio_q+0x78>)
    4a4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4a50:	4610      	mov	r0, r2
    4a52:	734b      	strb	r3, [r1, #13]
    4a54:	f850 3f20 	ldr.w	r3, [r0, #32]!
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4a58:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4a5a:	4283      	cmp	r3, r0
    4a5c:	bf08      	it	eq
    4a5e:	2300      	moveq	r3, #0
    4a60:	2b00      	cmp	r3, #0
    4a62:	bf38      	it	cc
    4a64:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4a66:	b1cb      	cbz	r3, 4a9c <move_thread_to_end_of_prio_q+0x6c>
	int32_t b1 = thread_1->base.prio;
    4a68:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    4a6c:	f993 400e 	ldrsb.w	r4, [r3, #14]
	if (b1 != b2) {
    4a70:	42a6      	cmp	r6, r4
    4a72:	d00f      	beq.n	4a94 <move_thread_to_end_of_prio_q+0x64>
		return b2 - b1;
    4a74:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    4a76:	2c00      	cmp	r4, #0
    4a78:	dd0c      	ble.n	4a94 <move_thread_to_end_of_prio_q+0x64>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    4a7a:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    4a7c:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    4a80:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    4a82:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    4a84:	6890      	ldr	r0, [r2, #8]
    4a86:	1a43      	subs	r3, r0, r1
    4a88:	4258      	negs	r0, r3
}
    4a8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    4a8e:	4158      	adcs	r0, r3
    4a90:	f7ff bfae 	b.w	49f0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4a94:	42ab      	cmp	r3, r5
    4a96:	d001      	beq.n	4a9c <move_thread_to_end_of_prio_q+0x6c>
    4a98:	681b      	ldr	r3, [r3, #0]
    4a9a:	e7e4      	b.n	4a66 <move_thread_to_end_of_prio_q+0x36>
	node->prev = tail;
    4a9c:	e9c1 0500 	strd	r0, r5, [r1]
	tail->next = node;
    4aa0:	6029      	str	r1, [r5, #0]
	list->tail = node;
    4aa2:	6251      	str	r1, [r2, #36]	; 0x24
}
    4aa4:	e7ee      	b.n	4a84 <move_thread_to_end_of_prio_q+0x54>
    4aa6:	bf00      	nop
    4aa8:	20000be0 	.word	0x20000be0

00004aac <z_time_slice>:
{
    4aac:	b570      	push	{r4, r5, r6, lr}
    4aae:	4601      	mov	r1, r0
	__asm__ volatile(
    4ab0:	f04f 0320 	mov.w	r3, #32
    4ab4:	f3ef 8411 	mrs	r4, BASEPRI
    4ab8:	f383 8812 	msr	BASEPRI_MAX, r3
    4abc:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    4ac0:	4b16      	ldr	r3, [pc, #88]	; (4b1c <z_time_slice+0x70>)
    4ac2:	4a17      	ldr	r2, [pc, #92]	; (4b20 <z_time_slice+0x74>)
    4ac4:	6898      	ldr	r0, [r3, #8]
    4ac6:	6815      	ldr	r5, [r2, #0]
    4ac8:	42a8      	cmp	r0, r5
    4aca:	461d      	mov	r5, r3
    4acc:	d106      	bne.n	4adc <z_time_slice+0x30>
			z_reset_time_slice();
    4ace:	f7ff ff21 	bl	4914 <z_reset_time_slice>
	__asm__ volatile(
    4ad2:	f384 8811 	msr	BASEPRI, r4
    4ad6:	f3bf 8f6f 	isb	sy
}
    4ada:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    4adc:	2600      	movs	r6, #0
    4ade:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    4ae0:	4a10      	ldr	r2, [pc, #64]	; (4b24 <z_time_slice+0x78>)
    4ae2:	6812      	ldr	r2, [r2, #0]
    4ae4:	b1ba      	cbz	r2, 4b16 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    4ae6:	89c2      	ldrh	r2, [r0, #14]
    4ae8:	2a7f      	cmp	r2, #127	; 0x7f
    4aea:	d814      	bhi.n	4b16 <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
    4aec:	7b42      	ldrb	r2, [r0, #13]
    4aee:	06d2      	lsls	r2, r2, #27
    4af0:	d111      	bne.n	4b16 <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    4af2:	4a0d      	ldr	r2, [pc, #52]	; (4b28 <z_time_slice+0x7c>)
    4af4:	f990 600e 	ldrsb.w	r6, [r0, #14]
    4af8:	6812      	ldr	r2, [r2, #0]
    4afa:	4296      	cmp	r6, r2
    4afc:	db0b      	blt.n	4b16 <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
    4afe:	4a0b      	ldr	r2, [pc, #44]	; (4b2c <z_time_slice+0x80>)
    4b00:	4290      	cmp	r0, r2
    4b02:	d008      	beq.n	4b16 <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
    4b04:	691a      	ldr	r2, [r3, #16]
    4b06:	428a      	cmp	r2, r1
    4b08:	dc02      	bgt.n	4b10 <z_time_slice+0x64>
			move_thread_to_end_of_prio_q(_current);
    4b0a:	f7ff ff91 	bl	4a30 <move_thread_to_end_of_prio_q>
    4b0e:	e7de      	b.n	4ace <z_time_slice+0x22>
			_current_cpu->slice_ticks -= ticks;
    4b10:	1a52      	subs	r2, r2, r1
    4b12:	611a      	str	r2, [r3, #16]
    4b14:	e7dd      	b.n	4ad2 <z_time_slice+0x26>
		_current_cpu->slice_ticks = 0;
    4b16:	2300      	movs	r3, #0
    4b18:	612b      	str	r3, [r5, #16]
    4b1a:	e7da      	b.n	4ad2 <z_time_slice+0x26>
    4b1c:	20000be0 	.word	0x20000be0
    4b20:	20000c08 	.word	0x20000c08
    4b24:	20000c10 	.word	0x20000c10
    4b28:	20000c0c 	.word	0x20000c0c
    4b2c:	200003d0 	.word	0x200003d0

00004b30 <ready_thread>:
{
    4b30:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    4b32:	f990 300d 	ldrsb.w	r3, [r0, #13]
    4b36:	7b42      	ldrb	r2, [r0, #13]
    4b38:	2b00      	cmp	r3, #0
    4b3a:	db2d      	blt.n	4b98 <ready_thread+0x68>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4b3c:	06d3      	lsls	r3, r2, #27
    4b3e:	d12b      	bne.n	4b98 <ready_thread+0x68>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(const struct _timeout *to)
{
	return !sys_dnode_is_linked(&to->node);
    4b40:	6983      	ldr	r3, [r0, #24]
    4b42:	bb4b      	cbnz	r3, 4b98 <ready_thread+0x68>
	return list->head == list;
    4b44:	4915      	ldr	r1, [pc, #84]	; (4b9c <ready_thread+0x6c>)
	thread->base.thread_state |= _THREAD_QUEUED;
    4b46:	f062 027f 	orn	r2, r2, #127	; 0x7f
    4b4a:	7342      	strb	r2, [r0, #13]
    4b4c:	460a      	mov	r2, r1
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4b4e:	6a4d      	ldr	r5, [r1, #36]	; 0x24
	return list->head == list;
    4b50:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4b54:	4294      	cmp	r4, r2
    4b56:	bf18      	it	ne
    4b58:	4623      	movne	r3, r4
    4b5a:	2b00      	cmp	r3, #0
    4b5c:	bf38      	it	cc
    4b5e:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4b60:	b1ab      	cbz	r3, 4b8e <ready_thread+0x5e>
	int32_t b1 = thread_1->base.prio;
    4b62:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    4b66:	f993 400e 	ldrsb.w	r4, [r3, #14]
	if (b1 != b2) {
    4b6a:	42a6      	cmp	r6, r4
    4b6c:	d00b      	beq.n	4b86 <ready_thread+0x56>
		return b2 - b1;
    4b6e:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    4b70:	2c00      	cmp	r4, #0
    4b72:	dd08      	ble.n	4b86 <ready_thread+0x56>
	sys_dnode_t *const prev = successor->prev;
    4b74:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4b76:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    4b7a:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    4b7c:	6058      	str	r0, [r3, #4]
}
    4b7e:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    4b80:	2000      	movs	r0, #0
    4b82:	f7ff bf35 	b.w	49f0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4b86:	42ab      	cmp	r3, r5
    4b88:	d001      	beq.n	4b8e <ready_thread+0x5e>
    4b8a:	681b      	ldr	r3, [r3, #0]
    4b8c:	e7e8      	b.n	4b60 <ready_thread+0x30>
	node->prev = tail;
    4b8e:	e9c0 2500 	strd	r2, r5, [r0]
	tail->next = node;
    4b92:	6028      	str	r0, [r5, #0]
	list->tail = node;
    4b94:	6248      	str	r0, [r1, #36]	; 0x24
}
    4b96:	e7f2      	b.n	4b7e <ready_thread+0x4e>
}
    4b98:	bc70      	pop	{r4, r5, r6}
    4b9a:	4770      	bx	lr
    4b9c:	20000be0 	.word	0x20000be0

00004ba0 <z_sched_start>:
{
    4ba0:	b510      	push	{r4, lr}
	__asm__ volatile(
    4ba2:	f04f 0220 	mov.w	r2, #32
    4ba6:	f3ef 8411 	mrs	r4, BASEPRI
    4baa:	f382 8812 	msr	BASEPRI_MAX, r2
    4bae:	f3bf 8f6f 	isb	sy
	if (z_has_thread_started(thread)) {
    4bb2:	7b42      	ldrb	r2, [r0, #13]
    4bb4:	0751      	lsls	r1, r2, #29
    4bb6:	d404      	bmi.n	4bc2 <z_sched_start+0x22>
	__asm__ volatile(
    4bb8:	f384 8811 	msr	BASEPRI, r4
    4bbc:	f3bf 8f6f 	isb	sy
}
    4bc0:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4bc2:	f022 0204 	bic.w	r2, r2, #4
    4bc6:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    4bc8:	f7ff ffb2 	bl	4b30 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    4bcc:	4621      	mov	r1, r4
    4bce:	4802      	ldr	r0, [pc, #8]	; (4bd8 <z_sched_start+0x38>)
}
    4bd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    4bd4:	f7ff bee6 	b.w	49a4 <z_reschedule>
    4bd8:	20001042 	.word	0x20001042

00004bdc <unready_thread>:
{
    4bdc:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    4bde:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    4be2:	7b43      	ldrb	r3, [r0, #13]
    4be4:	2a00      	cmp	r2, #0
{
    4be6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    4be8:	da04      	bge.n	4bf4 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4bea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4bee:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4bf0:	f001 fab0 	bl	6154 <sys_dlist_remove>
	update_cache(thread == _current);
    4bf4:	4b04      	ldr	r3, [pc, #16]	; (4c08 <unready_thread+0x2c>)
    4bf6:	6898      	ldr	r0, [r3, #8]
    4bf8:	1a43      	subs	r3, r0, r1
    4bfa:	4258      	negs	r0, r3
    4bfc:	4158      	adcs	r0, r3
}
    4bfe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    4c02:	f7ff bef5 	b.w	49f0 <update_cache>
    4c06:	bf00      	nop
    4c08:	20000be0 	.word	0x20000be0

00004c0c <pend>:
{
    4c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4c10:	4606      	mov	r6, r0
    4c12:	4614      	mov	r4, r2
    4c14:	461d      	mov	r5, r3
	__asm__ volatile(
    4c16:	f04f 0320 	mov.w	r3, #32
    4c1a:	f3ef 8711 	mrs	r7, BASEPRI
    4c1e:	f383 8812 	msr	BASEPRI_MAX, r3
    4c22:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    4c26:	f001 faf9 	bl	621c <add_to_waitq_locked>
	__asm__ volatile(
    4c2a:	f387 8811 	msr	BASEPRI, r7
    4c2e:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4c32:	1c6b      	adds	r3, r5, #1
    4c34:	bf08      	it	eq
    4c36:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    4c3a:	d008      	beq.n	4c4e <pend+0x42>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4c3c:	4622      	mov	r2, r4
    4c3e:	462b      	mov	r3, r5
    4c40:	f106 0018 	add.w	r0, r6, #24
    4c44:	4903      	ldr	r1, [pc, #12]	; (4c54 <pend+0x48>)
}
    4c46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4c4a:	f000 bae9 	b.w	5220 <z_add_timeout>
    4c4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4c52:	bf00      	nop
    4c54:	000061d9 	.word	0x000061d9

00004c58 <z_pend_curr>:
{
    4c58:	b510      	push	{r4, lr}
	pending_current = _current;
    4c5a:	4b07      	ldr	r3, [pc, #28]	; (4c78 <z_pend_curr+0x20>)
    4c5c:	6898      	ldr	r0, [r3, #8]
    4c5e:	4b07      	ldr	r3, [pc, #28]	; (4c7c <z_pend_curr+0x24>)
{
    4c60:	460c      	mov	r4, r1
	pending_current = _current;
    4c62:	6018      	str	r0, [r3, #0]
{
    4c64:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    4c66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    4c6a:	f7ff ffcf 	bl	4c0c <pend>
    4c6e:	4620      	mov	r0, r4
}
    4c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4c74:	f7fd bc10 	b.w	2498 <arch_swap>
    4c78:	20000be0 	.word	0x20000be0
    4c7c:	20000c08 	.word	0x20000c08

00004c80 <z_set_prio>:
{
    4c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c82:	4604      	mov	r4, r0
	__asm__ volatile(
    4c84:	f04f 0320 	mov.w	r3, #32
    4c88:	f3ef 8611 	mrs	r6, BASEPRI
    4c8c:	f383 8812 	msr	BASEPRI_MAX, r3
    4c90:	f3bf 8f6f 	isb	sy
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4c94:	7b43      	ldrb	r3, [r0, #13]
    4c96:	06da      	lsls	r2, r3, #27
    4c98:	b249      	sxtb	r1, r1
    4c9a:	d138      	bne.n	4d0e <z_set_prio+0x8e>
	return !sys_dnode_is_linked(&to->node);
    4c9c:	6985      	ldr	r5, [r0, #24]
		if (need_sched) {
    4c9e:	2d00      	cmp	r5, #0
    4ca0:	d135      	bne.n	4d0e <z_set_prio+0x8e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4ca2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4ca6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4ca8:	f001 fa54 	bl	6154 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4cac:	7b43      	ldrb	r3, [r0, #13]
				thread->base.prio = prio;
    4cae:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    4cb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4cb4:	7343      	strb	r3, [r0, #13]
	return list->head == list;
    4cb6:	4817      	ldr	r0, [pc, #92]	; (4d14 <z_set_prio+0x94>)
    4cb8:	4603      	mov	r3, r0
    4cba:	f853 7f20 	ldr.w	r7, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4cbe:	429f      	cmp	r7, r3
    4cc0:	bf18      	it	ne
    4cc2:	463d      	movne	r5, r7
    4cc4:	2d00      	cmp	r5, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4cc6:	6a47      	ldr	r7, [r0, #36]	; 0x24
    4cc8:	461a      	mov	r2, r3
    4cca:	462b      	mov	r3, r5
    4ccc:	bf38      	it	cc
    4cce:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4cd0:	b1c3      	cbz	r3, 4d04 <z_set_prio+0x84>
	int32_t b2 = thread_2->base.prio;
    4cd2:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    4cd6:	42a9      	cmp	r1, r5
    4cd8:	d010      	beq.n	4cfc <z_set_prio+0x7c>
		return b2 - b1;
    4cda:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    4cdc:	2d00      	cmp	r5, #0
    4cde:	dd0d      	ble.n	4cfc <z_set_prio+0x7c>
	sys_dnode_t *const prev = successor->prev;
    4ce0:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4ce2:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4ce6:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4ce8:	605c      	str	r4, [r3, #4]
			update_cache(1);
    4cea:	2001      	movs	r0, #1
    4cec:	f7ff fe80 	bl	49f0 <update_cache>
    4cf0:	2001      	movs	r0, #1
	__asm__ volatile(
    4cf2:	f386 8811 	msr	BASEPRI, r6
    4cf6:	f3bf 8f6f 	isb	sy
}
    4cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    4cfc:	42bb      	cmp	r3, r7
    4cfe:	d001      	beq.n	4d04 <z_set_prio+0x84>
    4d00:	681b      	ldr	r3, [r3, #0]
    4d02:	e7e5      	b.n	4cd0 <z_set_prio+0x50>
	node->prev = tail;
    4d04:	e9c4 2700 	strd	r2, r7, [r4]
	tail->next = node;
    4d08:	603c      	str	r4, [r7, #0]
	list->tail = node;
    4d0a:	6244      	str	r4, [r0, #36]	; 0x24
}
    4d0c:	e7ed      	b.n	4cea <z_set_prio+0x6a>
			thread->base.prio = prio;
    4d0e:	73a1      	strb	r1, [r4, #14]
    4d10:	2000      	movs	r0, #0
    4d12:	e7ee      	b.n	4cf2 <z_set_prio+0x72>
    4d14:	20000be0 	.word	0x20000be0

00004d18 <z_impl_k_thread_suspend>:
{
    4d18:	b570      	push	{r4, r5, r6, lr}
    4d1a:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    4d1c:	3018      	adds	r0, #24
    4d1e:	f001 fac8 	bl	62b2 <z_abort_timeout>
	__asm__ volatile(
    4d22:	f04f 0320 	mov.w	r3, #32
    4d26:	f3ef 8611 	mrs	r6, BASEPRI
    4d2a:	f383 8812 	msr	BASEPRI_MAX, r3
    4d2e:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    4d32:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    4d36:	7b63      	ldrb	r3, [r4, #13]
    4d38:	2a00      	cmp	r2, #0
    4d3a:	da05      	bge.n	4d48 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4d40:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4d42:	4620      	mov	r0, r4
    4d44:	f001 fa06 	bl	6154 <sys_dlist_remove>
		update_cache(thread == _current);
    4d48:	4d0b      	ldr	r5, [pc, #44]	; (4d78 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4d4a:	7b63      	ldrb	r3, [r4, #13]
    4d4c:	68a8      	ldr	r0, [r5, #8]
    4d4e:	f043 0310 	orr.w	r3, r3, #16
    4d52:	7363      	strb	r3, [r4, #13]
    4d54:	1b03      	subs	r3, r0, r4
    4d56:	4258      	negs	r0, r3
    4d58:	4158      	adcs	r0, r3
    4d5a:	f7ff fe49 	bl	49f0 <update_cache>
	__asm__ volatile(
    4d5e:	f386 8811 	msr	BASEPRI, r6
    4d62:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    4d66:	68ab      	ldr	r3, [r5, #8]
    4d68:	42a3      	cmp	r3, r4
    4d6a:	d103      	bne.n	4d74 <z_impl_k_thread_suspend+0x5c>
}
    4d6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    4d70:	f001 ba0e 	b.w	6190 <z_reschedule_unlocked>
}
    4d74:	bd70      	pop	{r4, r5, r6, pc}
    4d76:	bf00      	nop
    4d78:	20000be0 	.word	0x20000be0

00004d7c <k_sched_unlock>:
{
    4d7c:	b510      	push	{r4, lr}
	__asm__ volatile(
    4d7e:	f04f 0320 	mov.w	r3, #32
    4d82:	f3ef 8411 	mrs	r4, BASEPRI
    4d86:	f383 8812 	msr	BASEPRI_MAX, r3
    4d8a:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    4d8e:	4b08      	ldr	r3, [pc, #32]	; (4db0 <k_sched_unlock+0x34>)
    4d90:	689a      	ldr	r2, [r3, #8]
    4d92:	7bd3      	ldrb	r3, [r2, #15]
    4d94:	3301      	adds	r3, #1
    4d96:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4d98:	2000      	movs	r0, #0
    4d9a:	f7ff fe29 	bl	49f0 <update_cache>
	__asm__ volatile(
    4d9e:	f384 8811 	msr	BASEPRI, r4
    4da2:	f3bf 8f6f 	isb	sy
}
    4da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    4daa:	f001 b9f1 	b.w	6190 <z_reschedule_unlocked>
    4dae:	bf00      	nop
    4db0:	20000be0 	.word	0x20000be0

00004db4 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    4db4:	4b04      	ldr	r3, [pc, #16]	; (4dc8 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    4db6:	2100      	movs	r1, #0
    4db8:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    4dbc:	e9c3 2208 	strd	r2, r2, [r3, #32]
    4dc0:	4608      	mov	r0, r1
    4dc2:	f7ff bdbd 	b.w	4940 <k_sched_time_slice_set>
    4dc6:	bf00      	nop
    4dc8:	20000be0 	.word	0x20000be0

00004dcc <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    4dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    4dce:	f04f 0320 	mov.w	r3, #32
    4dd2:	f3ef 8411 	mrs	r4, BASEPRI
    4dd6:	f383 8812 	msr	BASEPRI_MAX, r3
    4dda:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    4dde:	491b      	ldr	r1, [pc, #108]	; (4e4c <z_impl_k_yield+0x80>)
    4de0:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4de2:	7b43      	ldrb	r3, [r0, #13]
    4de4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4de8:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4dea:	f001 f9b3 	bl	6154 <sys_dlist_remove>
	}
	queue_thread(_current);
    4dee:	688a      	ldr	r2, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    4df0:	7b53      	ldrb	r3, [r2, #13]
	return list->head == list;
    4df2:	4608      	mov	r0, r1
    4df4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4df8:	7353      	strb	r3, [r2, #13]
    4dfa:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4dfe:	6a4e      	ldr	r6, [r1, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4e00:	4283      	cmp	r3, r0
    4e02:	bf08      	it	eq
    4e04:	2300      	moveq	r3, #0
    4e06:	2b00      	cmp	r3, #0
    4e08:	bf38      	it	cc
    4e0a:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4e0c:	b1cb      	cbz	r3, 4e42 <z_impl_k_yield+0x76>
	int32_t b1 = thread_1->base.prio;
    4e0e:	f992 700e 	ldrsb.w	r7, [r2, #14]
	int32_t b2 = thread_2->base.prio;
    4e12:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
    4e16:	42af      	cmp	r7, r5
    4e18:	d00f      	beq.n	4e3a <z_impl_k_yield+0x6e>
		return b2 - b1;
    4e1a:	1bed      	subs	r5, r5, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    4e1c:	2d00      	cmp	r5, #0
    4e1e:	dd0c      	ble.n	4e3a <z_impl_k_yield+0x6e>
	sys_dnode_t *const prev = successor->prev;
    4e20:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    4e22:	e9c2 3100 	strd	r3, r1, [r2]
	prev->next = node;
    4e26:	600a      	str	r2, [r1, #0]
	successor->prev = node;
    4e28:	605a      	str	r2, [r3, #4]
	update_cache(1);
    4e2a:	2001      	movs	r0, #1
    4e2c:	f7ff fde0 	bl	49f0 <update_cache>
    4e30:	4620      	mov	r0, r4
	z_swap(&sched_spinlock, key);
}
    4e32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4e36:	f7fd bb2f 	b.w	2498 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    4e3a:	42b3      	cmp	r3, r6
    4e3c:	d001      	beq.n	4e42 <z_impl_k_yield+0x76>
    4e3e:	681b      	ldr	r3, [r3, #0]
    4e40:	e7e4      	b.n	4e0c <z_impl_k_yield+0x40>
	node->prev = tail;
    4e42:	e9c2 0600 	strd	r0, r6, [r2]
	tail->next = node;
    4e46:	6032      	str	r2, [r6, #0]
	list->tail = node;
    4e48:	624a      	str	r2, [r1, #36]	; 0x24
}
    4e4a:	e7ee      	b.n	4e2a <z_impl_k_yield+0x5e>
    4e4c:	20000be0 	.word	0x20000be0

00004e50 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    4e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4e54:	4604      	mov	r4, r0
    4e56:	460d      	mov	r5, r1
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    4e58:	ea54 0105 	orrs.w	r1, r4, r5
    4e5c:	d104      	bne.n	4e68 <z_tick_sleep+0x18>
	z_impl_k_yield();
    4e5e:	f7ff ffb5 	bl	4dcc <z_impl_k_yield>
		k_yield();
		return 0;
    4e62:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    4e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    4e68:	f06f 0101 	mvn.w	r1, #1
    4e6c:	1a0a      	subs	r2, r1, r0
    4e6e:	f04f 31ff 	mov.w	r1, #4294967295
    4e72:	eb61 0305 	sbc.w	r3, r1, r5
    4e76:	2a01      	cmp	r2, #1
    4e78:	f173 0300 	sbcs.w	r3, r3, #0
    4e7c:	da2a      	bge.n	4ed4 <z_tick_sleep+0x84>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4e7e:	f001 fa58 	bl	6332 <sys_clock_tick_get_32>
    4e82:	1906      	adds	r6, r0, r4
    4e84:	f04f 0320 	mov.w	r3, #32
    4e88:	f3ef 8811 	mrs	r8, BASEPRI
    4e8c:	f383 8812 	msr	BASEPRI_MAX, r3
    4e90:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    4e94:	4f11      	ldr	r7, [pc, #68]	; (4edc <z_tick_sleep+0x8c>)
    4e96:	4b12      	ldr	r3, [pc, #72]	; (4ee0 <z_tick_sleep+0x90>)
    4e98:	68b8      	ldr	r0, [r7, #8]
    4e9a:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    4e9c:	f7ff fe9e 	bl	4bdc <unready_thread>
	z_add_thread_timeout(_current, timeout);
    4ea0:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4ea2:	4910      	ldr	r1, [pc, #64]	; (4ee4 <z_tick_sleep+0x94>)
    4ea4:	4622      	mov	r2, r4
    4ea6:	462b      	mov	r3, r5
    4ea8:	3018      	adds	r0, #24
    4eaa:	f000 f9b9 	bl	5220 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4eae:	68ba      	ldr	r2, [r7, #8]
    4eb0:	7b53      	ldrb	r3, [r2, #13]
    4eb2:	f043 0310 	orr.w	r3, r3, #16
    4eb6:	7353      	strb	r3, [r2, #13]
    4eb8:	4640      	mov	r0, r8
    4eba:	f7fd faed 	bl	2498 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4ebe:	f001 fa38 	bl	6332 <sys_clock_tick_get_32>
    4ec2:	1a30      	subs	r0, r6, r0
    4ec4:	eb66 0106 	sbc.w	r1, r6, r6
	if (ticks > 0) {
    4ec8:	2801      	cmp	r0, #1
    4eca:	f171 0300 	sbcs.w	r3, r1, #0
		return ticks;
    4ece:	bfb8      	it	lt
    4ed0:	2000      	movlt	r0, #0
    4ed2:	e7c7      	b.n	4e64 <z_tick_sleep+0x14>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4ed4:	f06f 0601 	mvn.w	r6, #1
    4ed8:	1a36      	subs	r6, r6, r0
    4eda:	e7d3      	b.n	4e84 <z_tick_sleep+0x34>
    4edc:	20000be0 	.word	0x20000be0
    4ee0:	20000c08 	.word	0x20000c08
    4ee4:	000061d9 	.word	0x000061d9

00004ee8 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    4ee8:	b508      	push	{r3, lr}
    4eea:	460b      	mov	r3, r1
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4eec:	3301      	adds	r3, #1
    4eee:	bf08      	it	eq
    4ef0:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    4ef4:	d106      	bne.n	4f04 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    4ef6:	4b08      	ldr	r3, [pc, #32]	; (4f18 <z_impl_k_sleep+0x30>)
    4ef8:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4efa:	f7ff ff0d 	bl	4d18 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    4efe:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    4f02:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    4f04:	f7ff ffa4 	bl	4e50 <z_tick_sleep>
		} else {
			return (t * to_hz + off) / from_hz;
    4f08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    4f0c:	fb80 2303 	smull	r2, r3, r0, r3
    4f10:	0bd0      	lsrs	r0, r2, #15
    4f12:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    4f16:	e7f4      	b.n	4f02 <z_impl_k_sleep+0x1a>
    4f18:	20000be0 	.word	0x20000be0

00004f1c <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    4f1c:	4b01      	ldr	r3, [pc, #4]	; (4f24 <z_impl_z_current_get+0x8>)
    4f1e:	6898      	ldr	r0, [r3, #8]
    4f20:	4770      	bx	lr
    4f22:	bf00      	nop
    4f24:	20000be0 	.word	0x20000be0

00004f28 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    4f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4f2c:	4604      	mov	r4, r0
    4f2e:	f04f 0320 	mov.w	r3, #32
    4f32:	f3ef 8611 	mrs	r6, BASEPRI
    4f36:	f383 8812 	msr	BASEPRI_MAX, r3
    4f3a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4f3e:	7b43      	ldrb	r3, [r0, #13]
    4f40:	071a      	lsls	r2, r3, #28
    4f42:	d505      	bpl.n	4f50 <z_thread_abort+0x28>
	__asm__ volatile(
    4f44:	f386 8811 	msr	BASEPRI, r6
    4f48:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4f50:	f023 0220 	bic.w	r2, r3, #32
    4f54:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    4f58:	09d2      	lsrs	r2, r2, #7
    4f5a:	d120      	bne.n	4f9e <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4f5c:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    4f5e:	68a3      	ldr	r3, [r4, #8]
    4f60:	b113      	cbz	r3, 4f68 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    4f62:	4620      	mov	r0, r4
    4f64:	f001 f8fe 	bl	6164 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    4f68:	f104 0018 	add.w	r0, r4, #24
    4f6c:	f001 f9a1 	bl	62b2 <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    4f70:	f104 0758 	add.w	r7, r4, #88	; 0x58
    4f74:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    4f78:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4f7a:	42bd      	cmp	r5, r7
    4f7c:	d000      	beq.n	4f80 <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    4f7e:	b9b5      	cbnz	r5, 4fae <z_thread_abort+0x86>
		update_cache(1);
    4f80:	2001      	movs	r0, #1
    4f82:	f7ff fd35 	bl	49f0 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    4f86:	4b10      	ldr	r3, [pc, #64]	; (4fc8 <z_thread_abort+0xa0>)
    4f88:	689b      	ldr	r3, [r3, #8]
    4f8a:	42a3      	cmp	r3, r4
    4f8c:	d1da      	bne.n	4f44 <z_thread_abort+0x1c>
    4f8e:	f3ef 8305 	mrs	r3, IPSR
    4f92:	2b00      	cmp	r3, #0
    4f94:	d1d6      	bne.n	4f44 <z_thread_abort+0x1c>
    4f96:	4630      	mov	r0, r6
    4f98:	f7fd fa7e 	bl	2498 <arch_swap>
	return ret;
    4f9c:	e7d2      	b.n	4f44 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4f9e:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    4fa2:	f043 0308 	orr.w	r3, r3, #8
    4fa6:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    4fa8:	f001 f8d4 	bl	6154 <sys_dlist_remove>
}
    4fac:	e7d7      	b.n	4f5e <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    4fae:	4628      	mov	r0, r5
    4fb0:	f001 f8d8 	bl	6164 <unpend_thread_no_timeout>
    4fb4:	f105 0018 	add.w	r0, r5, #24
    4fb8:	f001 f97b 	bl	62b2 <z_abort_timeout>
    4fbc:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    4fc0:	4628      	mov	r0, r5
    4fc2:	f7ff fdb5 	bl	4b30 <ready_thread>
    4fc6:	e7d7      	b.n	4f78 <z_thread_abort+0x50>
    4fc8:	20000be0 	.word	0x20000be0

00004fcc <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    4fcc:	b538      	push	{r3, r4, r5, lr}
    4fce:	4604      	mov	r4, r0
	__asm__ volatile(
    4fd0:	f04f 0320 	mov.w	r3, #32
    4fd4:	f3ef 8511 	mrs	r5, BASEPRI
    4fd8:	f383 8812 	msr	BASEPRI_MAX, r3
    4fdc:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    4fe0:	f001 f949 	bl	6276 <z_unpend_first_thread>

	if (thread != NULL) {
    4fe4:	b148      	cbz	r0, 4ffa <z_impl_k_sem_give+0x2e>
    4fe6:	2200      	movs	r2, #0
    4fe8:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    4fea:	f001 f8e5 	bl	61b8 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    4fee:	4629      	mov	r1, r5
    4ff0:	4805      	ldr	r0, [pc, #20]	; (5008 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    4ff2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    4ff6:	f7ff bcd5 	b.w	49a4 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    4ffa:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    4ffe:	429a      	cmp	r2, r3
    5000:	bf18      	it	ne
    5002:	3301      	addne	r3, #1
    5004:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    5006:	e7f2      	b.n	4fee <z_impl_k_sem_give+0x22>
    5008:	20001042 	.word	0x20001042

0000500c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    500c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    500e:	4614      	mov	r4, r2
    5010:	461d      	mov	r5, r3
    5012:	f04f 0320 	mov.w	r3, #32
    5016:	f3ef 8111 	mrs	r1, BASEPRI
    501a:	f383 8812 	msr	BASEPRI_MAX, r3
    501e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    5022:	6883      	ldr	r3, [r0, #8]
    5024:	b143      	cbz	r3, 5038 <z_impl_k_sem_take+0x2c>
		sem->count--;
    5026:	3b01      	subs	r3, #1
    5028:	6083      	str	r3, [r0, #8]
	__asm__ volatile(
    502a:	f381 8811 	msr	BASEPRI, r1
    502e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    5032:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    5034:	b003      	add	sp, #12
    5036:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    5038:	ea54 0305 	orrs.w	r3, r4, r5
    503c:	d106      	bne.n	504c <z_impl_k_sem_take+0x40>
    503e:	f381 8811 	msr	BASEPRI, r1
    5042:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    5046:	f06f 000f 	mvn.w	r0, #15
    504a:	e7f3      	b.n	5034 <z_impl_k_sem_take+0x28>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    504c:	4602      	mov	r2, r0
    504e:	e9cd 4500 	strd	r4, r5, [sp]
    5052:	4802      	ldr	r0, [pc, #8]	; (505c <z_impl_k_sem_take+0x50>)
    5054:	f7ff fe00 	bl	4c58 <z_pend_curr>
	return ret;
    5058:	e7ec      	b.n	5034 <z_impl_k_sem_take+0x28>
    505a:	bf00      	nop
    505c:	20001042 	.word	0x20001042

00005060 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    5060:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    5064:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    5066:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    5068:	2604      	movs	r6, #4
    506a:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    506c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    506e:	7386      	strb	r6, [r0, #14]
	sys_dlist_init(&w->waitq);
    5070:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    5074:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5076:	1dd6      	adds	r6, r2, #7
	list->tail = (sys_dnode_t *)list;
    5078:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    507c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    507e:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5080:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    5084:	3720      	adds	r7, #32
	node->prev = NULL;
    5086:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    508a:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    508e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    5090:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    5092:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5094:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5098:	9202      	str	r2, [sp, #8]
    509a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    509c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    509e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    50a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    50a2:	9200      	str	r2, [sp, #0]
    50a4:	4642      	mov	r2, r8
{
    50a6:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    50a8:	f7fd fa10 	bl	24cc <arch_new_thread>
	if (!_current) {
    50ac:	4b04      	ldr	r3, [pc, #16]	; (50c0 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    50ae:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    50b0:	689b      	ldr	r3, [r3, #8]
    50b2:	b103      	cbz	r3, 50b6 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    50b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    50b6:	6723      	str	r3, [r4, #112]	; 0x70
}
    50b8:	4640      	mov	r0, r8
    50ba:	b004      	add	sp, #16
    50bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    50c0:	20000be0 	.word	0x20000be0

000050c4 <z_init_static_threads>:
{
    50c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    50c8:	4e2a      	ldr	r6, [pc, #168]	; (5174 <z_init_static_threads+0xb0>)
    50ca:	4d2b      	ldr	r5, [pc, #172]	; (5178 <z_init_static_threads+0xb4>)
{
    50cc:	b086      	sub	sp, #24
    50ce:	46b0      	mov	r8, r6
	_FOREACH_STATIC_THREAD(thread_data) {
    50d0:	42b5      	cmp	r5, r6
    50d2:	f105 0430 	add.w	r4, r5, #48	; 0x30
    50d6:	d310      	bcc.n	50fa <z_init_static_threads+0x36>
	k_sched_lock();
    50d8:	f7ff fc76 	bl	49c8 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    50dc:	4c26      	ldr	r4, [pc, #152]	; (5178 <z_init_static_threads+0xb4>)
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    50de:	f8df a09c 	ldr.w	sl, [pc, #156]	; 517c <z_init_static_threads+0xb8>
    50e2:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    50e6:	f240 36e7 	movw	r6, #999	; 0x3e7
    50ea:	2700      	movs	r7, #0
    50ec:	4544      	cmp	r4, r8
    50ee:	d321      	bcc.n	5134 <z_init_static_threads+0x70>
}
    50f0:	b006      	add	sp, #24
    50f2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
    50f6:	f7ff be41 	b.w	4d7c <k_sched_unlock>
		z_setup_new_thread(
    50fa:	f854 3c04 	ldr.w	r3, [r4, #-4]
    50fe:	9305      	str	r3, [sp, #20]
    5100:	f854 3c10 	ldr.w	r3, [r4, #-16]
    5104:	9304      	str	r3, [sp, #16]
    5106:	f854 3c14 	ldr.w	r3, [r4, #-20]
    510a:	9303      	str	r3, [sp, #12]
    510c:	f854 3c18 	ldr.w	r3, [r4, #-24]
    5110:	9302      	str	r3, [sp, #8]
    5112:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    5116:	9301      	str	r3, [sp, #4]
    5118:	f854 3c20 	ldr.w	r3, [r4, #-32]
    511c:	9300      	str	r3, [sp, #0]
    511e:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    5122:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    5126:	f7ff ff9b 	bl	5060 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    512a:	f854 3c30 	ldr.w	r3, [r4, #-48]
    512e:	655d      	str	r5, [r3, #84]	; 0x54
    5130:	4625      	mov	r5, r4
    5132:	e7cd      	b.n	50d0 <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    5134:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5136:	1c5a      	adds	r2, r3, #1
    5138:	d00d      	beq.n	5156 <z_init_static_threads+0x92>
					    K_MSEC(thread_data->init_delay));
    513a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    513e:	4630      	mov	r0, r6
    5140:	4639      	mov	r1, r7
    5142:	fbc9 0103 	smlal	r0, r1, r9, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    5146:	42b9      	cmp	r1, r7
    5148:	bf08      	it	eq
    514a:	42b0      	cmpeq	r0, r6
			schedule_new_thread(thread_data->init_thread,
    514c:	6825      	ldr	r5, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    514e:	d104      	bne.n	515a <z_init_static_threads+0x96>
	z_sched_start(thread);
    5150:	4628      	mov	r0, r5
    5152:	f7ff fd25 	bl	4ba0 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    5156:	3430      	adds	r4, #48	; 0x30
    5158:	e7c8      	b.n	50ec <z_init_static_threads+0x28>
    515a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    515e:	2300      	movs	r3, #0
    5160:	f7fb fc4c 	bl	9fc <__aeabi_uldivmod>
    5164:	4602      	mov	r2, r0
    5166:	460b      	mov	r3, r1
    5168:	f105 0018 	add.w	r0, r5, #24
    516c:	4651      	mov	r1, sl
    516e:	f000 f857 	bl	5220 <z_add_timeout>
    5172:	e7f0      	b.n	5156 <z_init_static_threads+0x92>
    5174:	2000034c 	.word	0x2000034c
    5178:	2000034c 	.word	0x2000034c
    517c:	000061d9 	.word	0x000061d9

00005180 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    5180:	4b03      	ldr	r3, [pc, #12]	; (5190 <elapsed+0x10>)
    5182:	681b      	ldr	r3, [r3, #0]
    5184:	b90b      	cbnz	r3, 518a <elapsed+0xa>
    5186:	f7fe bbf1 	b.w	396c <sys_clock_elapsed>
}
    518a:	2000      	movs	r0, #0
    518c:	4770      	bx	lr
    518e:	bf00      	nop
    5190:	20000c14 	.word	0x20000c14

00005194 <remove_timeout>:
{
    5194:	b530      	push	{r4, r5, lr}
    5196:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5198:	b168      	cbz	r0, 51b6 <remove_timeout+0x22>
    519a:	4a0a      	ldr	r2, [pc, #40]	; (51c4 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    519c:	6852      	ldr	r2, [r2, #4]
    519e:	4290      	cmp	r0, r2
    51a0:	d009      	beq.n	51b6 <remove_timeout+0x22>
	if (next(t) != NULL) {
    51a2:	b143      	cbz	r3, 51b6 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    51a4:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    51a8:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    51ac:	1912      	adds	r2, r2, r4
    51ae:	eb45 0101 	adc.w	r1, r5, r1
    51b2:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    51b6:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    51b8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    51ba:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    51bc:	2300      	movs	r3, #0
	node->prev = NULL;
    51be:	e9c0 3300 	strd	r3, r3, [r0]
}
    51c2:	bd30      	pop	{r4, r5, pc}
    51c4:	200000ec 	.word	0x200000ec

000051c8 <next_timeout>:

static int32_t next_timeout(void)
{
    51c8:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    51ca:	4b13      	ldr	r3, [pc, #76]	; (5218 <next_timeout+0x50>)
    51cc:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    51ce:	429c      	cmp	r4, r3
    51d0:	bf08      	it	eq
    51d2:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    51d4:	f7ff ffd4 	bl	5180 <elapsed>
    51d8:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    51da:	b1bc      	cbz	r4, 520c <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    51dc:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    51e0:	1b40      	subs	r0, r0, r5
    51e2:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    51e6:	2801      	cmp	r0, #1
    51e8:	f171 0300 	sbcs.w	r3, r1, #0
    51ec:	db11      	blt.n	5212 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    51ee:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    51f2:	2300      	movs	r3, #0
    51f4:	4282      	cmp	r2, r0
    51f6:	eb73 0401 	sbcs.w	r4, r3, r1
    51fa:	da00      	bge.n	51fe <next_timeout+0x36>
    51fc:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    51fe:	4b07      	ldr	r3, [pc, #28]	; (521c <next_timeout+0x54>)
    5200:	691b      	ldr	r3, [r3, #16]
    5202:	b113      	cbz	r3, 520a <next_timeout+0x42>
    5204:	4298      	cmp	r0, r3
    5206:	bfa8      	it	ge
    5208:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    520a:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    520c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    5210:	e7f5      	b.n	51fe <next_timeout+0x36>
    5212:	2000      	movs	r0, #0
    5214:	e7f3      	b.n	51fe <next_timeout+0x36>
    5216:	bf00      	nop
    5218:	200000ec 	.word	0x200000ec
    521c:	20000be0 	.word	0x20000be0

00005220 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5220:	f1b3 3fff 	cmp.w	r3, #4294967295
    5224:	bf08      	it	eq
    5226:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    522a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    522e:	4604      	mov	r4, r0
    5230:	4692      	mov	sl, r2
    5232:	469b      	mov	fp, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5234:	d073      	beq.n	531e <z_add_timeout+0xfe>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    5236:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    5238:	f04f 0320 	mov.w	r3, #32
    523c:	f3ef 8511 	mrs	r5, BASEPRI
    5240:	f383 8812 	msr	BASEPRI_MAX, r3
    5244:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    5248:	f06f 0301 	mvn.w	r3, #1
    524c:	ebb3 080a 	subs.w	r8, r3, sl
    5250:	f04f 32ff 	mov.w	r2, #4294967295
    5254:	eb62 090b 	sbc.w	r9, r2, fp
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    5258:	f1b8 0f00 	cmp.w	r8, #0
    525c:	f179 0100 	sbcs.w	r1, r9, #0
    5260:	db1c      	blt.n	529c <z_add_timeout+0x7c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    5262:	4830      	ldr	r0, [pc, #192]	; (5324 <z_add_timeout+0x104>)
    5264:	e9d0 1000 	ldrd	r1, r0, [r0]
    5268:	1a5b      	subs	r3, r3, r1
    526a:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    526e:	ebb3 060a 	subs.w	r6, r3, sl
    5272:	eb62 070b 	sbc.w	r7, r2, fp
    5276:	2e01      	cmp	r6, #1
    5278:	f177 0300 	sbcs.w	r3, r7, #0
    527c:	bfbc      	itt	lt
    527e:	2601      	movlt	r6, #1
    5280:	2700      	movlt	r7, #0
    5282:	e9c4 6704 	strd	r6, r7, [r4, #16]
	return list->head == list;
    5286:	4a28      	ldr	r2, [pc, #160]	; (5328 <z_add_timeout+0x108>)
    5288:	e9d2 3c00 	ldrd	r3, ip, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    528c:	4293      	cmp	r3, r2
    528e:	d11e      	bne.n	52ce <z_add_timeout+0xae>
	node->prev = tail;
    5290:	e9c4 2c00 	strd	r2, ip, [r4]
	tail->next = node;
    5294:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    5298:	6054      	str	r4, [r2, #4]
}
    529a:	e02d      	b.n	52f8 <z_add_timeout+0xd8>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    529c:	f7ff ff70 	bl	5180 <elapsed>
    52a0:	f11a 0301 	adds.w	r3, sl, #1
    52a4:	9300      	str	r3, [sp, #0]
    52a6:	f14b 0300 	adc.w	r3, fp, #0
    52aa:	9301      	str	r3, [sp, #4]
    52ac:	e9dd 2300 	ldrd	r2, r3, [sp]
    52b0:	1812      	adds	r2, r2, r0
    52b2:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    52b6:	e9c4 2304 	strd	r2, r3, [r4, #16]
    52ba:	e7e4      	b.n	5286 <z_add_timeout+0x66>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    52bc:	ebb6 0008 	subs.w	r0, r6, r8
    52c0:	eb67 0109 	sbc.w	r1, r7, r9
	return (node == list->tail) ? NULL : node->next;
    52c4:	4563      	cmp	r3, ip
    52c6:	e9c4 0104 	strd	r0, r1, [r4, #16]
    52ca:	d0e1      	beq.n	5290 <z_add_timeout+0x70>
    52cc:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    52ce:	2b00      	cmp	r3, #0
    52d0:	d0de      	beq.n	5290 <z_add_timeout+0x70>
			if (t->dticks > to->dticks) {
    52d2:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
    52d6:	e9d4 6704 	ldrd	r6, r7, [r4, #16]
    52da:	4546      	cmp	r6, r8
    52dc:	eb77 0109 	sbcs.w	r1, r7, r9
    52e0:	daec      	bge.n	52bc <z_add_timeout+0x9c>
				t->dticks -= to->dticks;
    52e2:	ebb8 0006 	subs.w	r0, r8, r6
    52e6:	eb69 0107 	sbc.w	r1, r9, r7
    52ea:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    52ee:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    52f0:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    52f4:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    52f6:	605c      	str	r4, [r3, #4]
	return list->head == list;
    52f8:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    52fa:	4293      	cmp	r3, r2
    52fc:	d00b      	beq.n	5316 <z_add_timeout+0xf6>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    52fe:	429c      	cmp	r4, r3
    5300:	d109      	bne.n	5316 <z_add_timeout+0xf6>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    5302:	f7ff ff61 	bl	51c8 <next_timeout>

			if (next_time == 0 ||
    5306:	b118      	cbz	r0, 5310 <z_add_timeout+0xf0>
			    _current_cpu->slice_ticks != next_time) {
    5308:	4b08      	ldr	r3, [pc, #32]	; (532c <z_add_timeout+0x10c>)
			if (next_time == 0 ||
    530a:	691b      	ldr	r3, [r3, #16]
    530c:	4283      	cmp	r3, r0
    530e:	d002      	beq.n	5316 <z_add_timeout+0xf6>
				sys_clock_set_timeout(next_time, false);
    5310:	2100      	movs	r1, #0
    5312:	f7fe fafb 	bl	390c <sys_clock_set_timeout>
	__asm__ volatile(
    5316:	f385 8811 	msr	BASEPRI, r5
    531a:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    531e:	b003      	add	sp, #12
    5320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5324:	200004d0 	.word	0x200004d0
    5328:	200000ec 	.word	0x200000ec
    532c:	20000be0 	.word	0x20000be0

00005330 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    5330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5334:	4606      	mov	r6, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    5336:	f7ff fbb9 	bl	4aac <z_time_slice>
	__asm__ volatile(
    533a:	f04f 0320 	mov.w	r3, #32
    533e:	f3ef 8411 	mrs	r4, BASEPRI
    5342:	f383 8812 	msr	BASEPRI_MAX, r3
    5346:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    534a:	4d2c      	ldr	r5, [pc, #176]	; (53fc <sys_clock_announce+0xcc>)
    534c:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 5400 <sys_clock_announce+0xd0>
	return list->head == list;
    5350:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 5404 <sys_clock_announce+0xd4>
    5354:	602e      	str	r6, [r5, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    5356:	4651      	mov	r1, sl
    5358:	f8d5 c000 	ldr.w	ip, [r5]
    535c:	f8db 0000 	ldr.w	r0, [fp]
    5360:	4662      	mov	r2, ip
    5362:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5364:	4558      	cmp	r0, fp
    5366:	e9da 8900 	ldrd	r8, r9, [sl]
    536a:	e9cd 2300 	strd	r2, r3, [sp]
    536e:	d00d      	beq.n	538c <sys_clock_announce+0x5c>
    5370:	b160      	cbz	r0, 538c <sys_clock_announce+0x5c>
    5372:	e9d0 6704 	ldrd	r6, r7, [r0, #16]
    5376:	45b4      	cmp	ip, r6
    5378:	41bb      	sbcs	r3, r7
    537a:	da1e      	bge.n	53ba <sys_clock_announce+0x8a>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    537c:	9b00      	ldr	r3, [sp, #0]
    537e:	ebb6 0c03 	subs.w	ip, r6, r3
    5382:	9b01      	ldr	r3, [sp, #4]
    5384:	eb67 0603 	sbc.w	r6, r7, r3
    5388:	e9c0 c604 	strd	ip, r6, [r0, #16]
	}

	curr_tick += announce_remaining;
    538c:	9b00      	ldr	r3, [sp, #0]
    538e:	eb13 0208 	adds.w	r2, r3, r8
    5392:	9b01      	ldr	r3, [sp, #4]
	announce_remaining = 0;
    5394:	f04f 0600 	mov.w	r6, #0
	curr_tick += announce_remaining;
    5398:	eb43 0309 	adc.w	r3, r3, r9
    539c:	e9c1 2300 	strd	r2, r3, [r1]
	announce_remaining = 0;
    53a0:	602e      	str	r6, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    53a2:	f7ff ff11 	bl	51c8 <next_timeout>
    53a6:	4631      	mov	r1, r6
    53a8:	f7fe fab0 	bl	390c <sys_clock_set_timeout>
	__asm__ volatile(
    53ac:	f384 8811 	msr	BASEPRI, r4
    53b0:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    53b4:	b003      	add	sp, #12
    53b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    53ba:	eb18 0806 	adds.w	r8, r8, r6
		t->dticks = 0;
    53be:	f04f 0200 	mov.w	r2, #0
    53c2:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    53c6:	eb49 79e6 	adc.w	r9, r9, r6, asr #31
		t->dticks = 0;
    53ca:	e9c0 2304 	strd	r2, r3, [r0, #16]
		announce_remaining -= dt;
    53ce:	ebac 0606 	sub.w	r6, ip, r6
		curr_tick += dt;
    53d2:	e9ca 8900 	strd	r8, r9, [sl]
		announce_remaining -= dt;
    53d6:	602e      	str	r6, [r5, #0]
		remove_timeout(t);
    53d8:	f7ff fedc 	bl	5194 <remove_timeout>
    53dc:	f384 8811 	msr	BASEPRI, r4
    53e0:	f3bf 8f6f 	isb	sy
		t->fn(t);
    53e4:	6883      	ldr	r3, [r0, #8]
    53e6:	4798      	blx	r3
	__asm__ volatile(
    53e8:	f04f 0320 	mov.w	r3, #32
    53ec:	f3ef 8411 	mrs	r4, BASEPRI
    53f0:	f383 8812 	msr	BASEPRI_MAX, r3
    53f4:	f3bf 8f6f 	isb	sy

	/* Note that we need to use the underlying arch-specific lock
	 * implementation.  The "irq_lock()" API in SMP context is
	 * actually a wrapper for a global spinlock!
	 */
	k.key = arch_irq_lock();
    53f8:	4901      	ldr	r1, [pc, #4]	; (5400 <sys_clock_announce+0xd0>)
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    53fa:	e7ad      	b.n	5358 <sys_clock_announce+0x28>
    53fc:	20000c14 	.word	0x20000c14
    5400:	200004d0 	.word	0x200004d0
    5404:	200000ec 	.word	0x200000ec

00005408 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    5408:	b510      	push	{r4, lr}
    540a:	f04f 0320 	mov.w	r3, #32
    540e:	f3ef 8411 	mrs	r4, BASEPRI
    5412:	f383 8812 	msr	BASEPRI_MAX, r3
    5416:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    541a:	f7fe faa7 	bl	396c <sys_clock_elapsed>
    541e:	4b06      	ldr	r3, [pc, #24]	; (5438 <sys_clock_tick_get+0x30>)
    5420:	e9d3 2300 	ldrd	r2, r3, [r3]
    5424:	1812      	adds	r2, r2, r0
    5426:	f143 0300 	adc.w	r3, r3, #0
	__asm__ volatile(
    542a:	f384 8811 	msr	BASEPRI, r4
    542e:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    5432:	4610      	mov	r0, r2
    5434:	4619      	mov	r1, r3
    5436:	bd10      	pop	{r4, pc}
    5438:	200004d0 	.word	0x200004d0

0000543c <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    543c:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    543e:	4806      	ldr	r0, [pc, #24]	; (5458 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    5440:	4a06      	ldr	r2, [pc, #24]	; (545c <z_data_copy+0x20>)
    5442:	4907      	ldr	r1, [pc, #28]	; (5460 <z_data_copy+0x24>)
    5444:	1a12      	subs	r2, r2, r0
    5446:	f000 fbf1 	bl	5c2c <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    544a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    544e:	4a05      	ldr	r2, [pc, #20]	; (5464 <z_data_copy+0x28>)
    5450:	4905      	ldr	r1, [pc, #20]	; (5468 <z_data_copy+0x2c>)
    5452:	4806      	ldr	r0, [pc, #24]	; (546c <z_data_copy+0x30>)
    5454:	f000 bbea 	b.w	5c2c <memcpy>
    5458:	20000000 	.word	0x20000000
    545c:	2000039c 	.word	0x2000039c
    5460:	000069d0 	.word	0x000069d0
    5464:	00000000 	.word	0x00000000
    5468:	000069d0 	.word	0x000069d0
    546c:	20000000 	.word	0x20000000

00005470 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    5470:	4a02      	ldr	r2, [pc, #8]	; (547c <boot_banner+0xc>)
    5472:	4903      	ldr	r1, [pc, #12]	; (5480 <boot_banner+0x10>)
    5474:	4803      	ldr	r0, [pc, #12]	; (5484 <boot_banner+0x14>)
    5476:	f000 bb81 	b.w	5b7c <printk>
    547a:	bf00      	nop
    547c:	000068b8 	.word	0x000068b8
    5480:	00006998 	.word	0x00006998
    5484:	000069a7 	.word	0x000069a7

00005488 <nrf_cc3xx_platform_init_no_rng>:
    5488:	b510      	push	{r4, lr}
    548a:	4c0a      	ldr	r4, [pc, #40]	; (54b4 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    548c:	6823      	ldr	r3, [r4, #0]
    548e:	b11b      	cbz	r3, 5498 <nrf_cc3xx_platform_init_no_rng+0x10>
    5490:	2301      	movs	r3, #1
    5492:	6023      	str	r3, [r4, #0]
    5494:	2000      	movs	r0, #0
    5496:	bd10      	pop	{r4, pc}
    5498:	f000 f8d6 	bl	5648 <CC_LibInitNoRng>
    549c:	2800      	cmp	r0, #0
    549e:	d0f7      	beq.n	5490 <nrf_cc3xx_platform_init_no_rng+0x8>
    54a0:	3801      	subs	r0, #1
    54a2:	2806      	cmp	r0, #6
    54a4:	d803      	bhi.n	54ae <nrf_cc3xx_platform_init_no_rng+0x26>
    54a6:	4b04      	ldr	r3, [pc, #16]	; (54b8 <nrf_cc3xx_platform_init_no_rng+0x30>)
    54a8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    54ac:	bd10      	pop	{r4, pc}
    54ae:	4803      	ldr	r0, [pc, #12]	; (54bc <nrf_cc3xx_platform_init_no_rng+0x34>)
    54b0:	bd10      	pop	{r4, pc}
    54b2:	bf00      	nop
    54b4:	20000c18 	.word	0x20000c18
    54b8:	00006734 	.word	0x00006734
    54bc:	ffff8ffe 	.word	0xffff8ffe

000054c0 <nrf_cc3xx_platform_abort>:
    54c0:	f3bf 8f4f 	dsb	sy
    54c4:	4905      	ldr	r1, [pc, #20]	; (54dc <nrf_cc3xx_platform_abort+0x1c>)
    54c6:	4b06      	ldr	r3, [pc, #24]	; (54e0 <nrf_cc3xx_platform_abort+0x20>)
    54c8:	68ca      	ldr	r2, [r1, #12]
    54ca:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    54ce:	4313      	orrs	r3, r2
    54d0:	60cb      	str	r3, [r1, #12]
    54d2:	f3bf 8f4f 	dsb	sy
    54d6:	bf00      	nop
    54d8:	e7fd      	b.n	54d6 <nrf_cc3xx_platform_abort+0x16>
    54da:	bf00      	nop
    54dc:	e000ed00 	.word	0xe000ed00
    54e0:	05fa0004 	.word	0x05fa0004

000054e4 <CC_PalAbort>:
    54e4:	b4f0      	push	{r4, r5, r6, r7}
    54e6:	4f09      	ldr	r7, [pc, #36]	; (550c <CC_PalAbort+0x28>)
    54e8:	4e09      	ldr	r6, [pc, #36]	; (5510 <CC_PalAbort+0x2c>)
    54ea:	4c0a      	ldr	r4, [pc, #40]	; (5514 <CC_PalAbort+0x30>)
    54ec:	4a0a      	ldr	r2, [pc, #40]	; (5518 <CC_PalAbort+0x34>)
    54ee:	4d0b      	ldr	r5, [pc, #44]	; (551c <CC_PalAbort+0x38>)
    54f0:	490b      	ldr	r1, [pc, #44]	; (5520 <CC_PalAbort+0x3c>)
    54f2:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    54f6:	603b      	str	r3, [r7, #0]
    54f8:	6852      	ldr	r2, [r2, #4]
    54fa:	6033      	str	r3, [r6, #0]
    54fc:	6023      	str	r3, [r4, #0]
    54fe:	2400      	movs	r4, #0
    5500:	602b      	str	r3, [r5, #0]
    5502:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    5506:	bcf0      	pop	{r4, r5, r6, r7}
    5508:	4710      	bx	r2
    550a:	bf00      	nop
    550c:	5002b400 	.word	0x5002b400
    5510:	5002b404 	.word	0x5002b404
    5514:	5002b408 	.word	0x5002b408
    5518:	200000f4 	.word	0x200000f4
    551c:	5002b40c 	.word	0x5002b40c
    5520:	5002a000 	.word	0x5002a000

00005524 <nrf_cc3xx_platform_set_abort>:
    5524:	e9d0 1200 	ldrd	r1, r2, [r0]
    5528:	4b01      	ldr	r3, [pc, #4]	; (5530 <nrf_cc3xx_platform_set_abort+0xc>)
    552a:	e9c3 1200 	strd	r1, r2, [r3]
    552e:	4770      	bx	lr
    5530:	200000f4 	.word	0x200000f4

00005534 <mutex_free>:
    5534:	b510      	push	{r4, lr}
    5536:	4604      	mov	r4, r0
    5538:	b130      	cbz	r0, 5548 <mutex_free+0x14>
    553a:	6863      	ldr	r3, [r4, #4]
    553c:	06db      	lsls	r3, r3, #27
    553e:	d502      	bpl.n	5546 <mutex_free+0x12>
    5540:	2300      	movs	r3, #0
    5542:	6023      	str	r3, [r4, #0]
    5544:	6063      	str	r3, [r4, #4]
    5546:	bd10      	pop	{r4, pc}
    5548:	4b02      	ldr	r3, [pc, #8]	; (5554 <mutex_free+0x20>)
    554a:	4803      	ldr	r0, [pc, #12]	; (5558 <mutex_free+0x24>)
    554c:	685b      	ldr	r3, [r3, #4]
    554e:	4798      	blx	r3
    5550:	e7f3      	b.n	553a <mutex_free+0x6>
    5552:	bf00      	nop
    5554:	200000f4 	.word	0x200000f4
    5558:	00006750 	.word	0x00006750

0000555c <mutex_unlock>:
    555c:	b168      	cbz	r0, 557a <mutex_unlock+0x1e>
    555e:	6843      	ldr	r3, [r0, #4]
    5560:	b13b      	cbz	r3, 5572 <mutex_unlock+0x16>
    5562:	06db      	lsls	r3, r3, #27
    5564:	d507      	bpl.n	5576 <mutex_unlock+0x1a>
    5566:	f3bf 8f5f 	dmb	sy
    556a:	2300      	movs	r3, #0
    556c:	6003      	str	r3, [r0, #0]
    556e:	4618      	mov	r0, r3
    5570:	4770      	bx	lr
    5572:	4803      	ldr	r0, [pc, #12]	; (5580 <mutex_unlock+0x24>)
    5574:	4770      	bx	lr
    5576:	4803      	ldr	r0, [pc, #12]	; (5584 <mutex_unlock+0x28>)
    5578:	4770      	bx	lr
    557a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    557e:	4770      	bx	lr
    5580:	ffff8fea 	.word	0xffff8fea
    5584:	ffff8fe9 	.word	0xffff8fe9

00005588 <mutex_init>:
    5588:	b510      	push	{r4, lr}
    558a:	4604      	mov	r4, r0
    558c:	b120      	cbz	r0, 5598 <mutex_init+0x10>
    558e:	2200      	movs	r2, #0
    5590:	2311      	movs	r3, #17
    5592:	6022      	str	r2, [r4, #0]
    5594:	6063      	str	r3, [r4, #4]
    5596:	bd10      	pop	{r4, pc}
    5598:	4801      	ldr	r0, [pc, #4]	; (55a0 <mutex_init+0x18>)
    559a:	f7ff ffa3 	bl	54e4 <CC_PalAbort>
    559e:	e7f6      	b.n	558e <mutex_init+0x6>
    55a0:	00006778 	.word	0x00006778

000055a4 <mutex_lock>:
    55a4:	b1c0      	cbz	r0, 55d8 <mutex_lock+0x34>
    55a6:	6843      	ldr	r3, [r0, #4]
    55a8:	b1a3      	cbz	r3, 55d4 <mutex_lock+0x30>
    55aa:	06db      	lsls	r3, r3, #27
    55ac:	d510      	bpl.n	55d0 <mutex_lock+0x2c>
    55ae:	2201      	movs	r2, #1
    55b0:	f3bf 8f5b 	dmb	ish
    55b4:	e850 3f00 	ldrex	r3, [r0]
    55b8:	e840 2100 	strex	r1, r2, [r0]
    55bc:	2900      	cmp	r1, #0
    55be:	d1f9      	bne.n	55b4 <mutex_lock+0x10>
    55c0:	f3bf 8f5b 	dmb	ish
    55c4:	2b01      	cmp	r3, #1
    55c6:	d0f3      	beq.n	55b0 <mutex_lock+0xc>
    55c8:	f3bf 8f5f 	dmb	sy
    55cc:	2000      	movs	r0, #0
    55ce:	4770      	bx	lr
    55d0:	4803      	ldr	r0, [pc, #12]	; (55e0 <mutex_lock+0x3c>)
    55d2:	4770      	bx	lr
    55d4:	4803      	ldr	r0, [pc, #12]	; (55e4 <mutex_lock+0x40>)
    55d6:	4770      	bx	lr
    55d8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    55dc:	4770      	bx	lr
    55de:	bf00      	nop
    55e0:	ffff8fe9 	.word	0xffff8fe9
    55e4:	ffff8fea 	.word	0xffff8fea

000055e8 <nrf_cc3xx_platform_set_mutexes>:
    55e8:	b570      	push	{r4, r5, r6, lr}
    55ea:	e9d0 2300 	ldrd	r2, r3, [r0]
    55ee:	4c13      	ldr	r4, [pc, #76]	; (563c <nrf_cc3xx_platform_set_mutexes+0x54>)
    55f0:	4d13      	ldr	r5, [pc, #76]	; (5640 <nrf_cc3xx_platform_set_mutexes+0x58>)
    55f2:	e9c4 2300 	strd	r2, r3, [r4]
    55f6:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    55fa:	e9c4 6302 	strd	r6, r3, [r4, #8]
    55fe:	4b11      	ldr	r3, [pc, #68]	; (5644 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    5600:	6808      	ldr	r0, [r1, #0]
    5602:	6018      	str	r0, [r3, #0]
    5604:	6848      	ldr	r0, [r1, #4]
    5606:	6058      	str	r0, [r3, #4]
    5608:	6888      	ldr	r0, [r1, #8]
    560a:	6098      	str	r0, [r3, #8]
    560c:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    5610:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    5614:	60de      	str	r6, [r3, #12]
    5616:	6118      	str	r0, [r3, #16]
    5618:	06cb      	lsls	r3, r1, #27
    561a:	d50d      	bpl.n	5638 <nrf_cc3xx_platform_set_mutexes+0x50>
    561c:	2300      	movs	r3, #0
    561e:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    5622:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    5626:	f505 7088 	add.w	r0, r5, #272	; 0x110
    562a:	4790      	blx	r2
    562c:	6823      	ldr	r3, [r4, #0]
    562e:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    5632:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    5636:	4718      	bx	r3
    5638:	bd70      	pop	{r4, r5, r6, pc}
    563a:	bf00      	nop
    563c:	20000104 	.word	0x20000104
    5640:	20001044 	.word	0x20001044
    5644:	20000114 	.word	0x20000114

00005648 <CC_LibInitNoRng>:
    5648:	b510      	push	{r4, lr}
    564a:	f000 f833 	bl	56b4 <CC_HalInit>
    564e:	b120      	cbz	r0, 565a <CC_LibInitNoRng+0x12>
    5650:	2403      	movs	r4, #3
    5652:	f000 f867 	bl	5724 <CC_PalTerminate>
    5656:	4620      	mov	r0, r4
    5658:	bd10      	pop	{r4, pc}
    565a:	f000 f835 	bl	56c8 <CC_PalInit>
    565e:	b990      	cbnz	r0, 5686 <CC_LibInitNoRng+0x3e>
    5660:	f000 f8b0 	bl	57c4 <CC_PalPowerSaveModeSelect>
    5664:	b990      	cbnz	r0, 568c <CC_LibInitNoRng+0x44>
    5666:	4b0f      	ldr	r3, [pc, #60]	; (56a4 <CC_LibInitNoRng+0x5c>)
    5668:	681b      	ldr	r3, [r3, #0]
    566a:	0e1b      	lsrs	r3, r3, #24
    566c:	2bf0      	cmp	r3, #240	; 0xf0
    566e:	d108      	bne.n	5682 <CC_LibInitNoRng+0x3a>
    5670:	4a0d      	ldr	r2, [pc, #52]	; (56a8 <CC_LibInitNoRng+0x60>)
    5672:	4b0e      	ldr	r3, [pc, #56]	; (56ac <CC_LibInitNoRng+0x64>)
    5674:	6812      	ldr	r2, [r2, #0]
    5676:	429a      	cmp	r2, r3
    5678:	d00a      	beq.n	5690 <CC_LibInitNoRng+0x48>
    567a:	2407      	movs	r4, #7
    567c:	f000 f81c 	bl	56b8 <CC_HalTerminate>
    5680:	e7e7      	b.n	5652 <CC_LibInitNoRng+0xa>
    5682:	2406      	movs	r4, #6
    5684:	e7fa      	b.n	567c <CC_LibInitNoRng+0x34>
    5686:	2404      	movs	r4, #4
    5688:	4620      	mov	r0, r4
    568a:	bd10      	pop	{r4, pc}
    568c:	2400      	movs	r4, #0
    568e:	e7f5      	b.n	567c <CC_LibInitNoRng+0x34>
    5690:	2001      	movs	r0, #1
    5692:	f000 f897 	bl	57c4 <CC_PalPowerSaveModeSelect>
    5696:	4604      	mov	r4, r0
    5698:	2800      	cmp	r0, #0
    569a:	d1f7      	bne.n	568c <CC_LibInitNoRng+0x44>
    569c:	4b04      	ldr	r3, [pc, #16]	; (56b0 <CC_LibInitNoRng+0x68>)
    569e:	6018      	str	r0, [r3, #0]
    56a0:	e7d9      	b.n	5656 <CC_LibInitNoRng+0xe>
    56a2:	bf00      	nop
    56a4:	5002b928 	.word	0x5002b928
    56a8:	5002ba24 	.word	0x5002ba24
    56ac:	20e00000 	.word	0x20e00000
    56b0:	5002ba0c 	.word	0x5002ba0c

000056b4 <CC_HalInit>:
    56b4:	2000      	movs	r0, #0
    56b6:	4770      	bx	lr

000056b8 <CC_HalTerminate>:
    56b8:	2000      	movs	r0, #0
    56ba:	4770      	bx	lr

000056bc <CC_HalMaskInterrupt>:
    56bc:	4b01      	ldr	r3, [pc, #4]	; (56c4 <CC_HalMaskInterrupt+0x8>)
    56be:	6018      	str	r0, [r3, #0]
    56c0:	4770      	bx	lr
    56c2:	bf00      	nop
    56c4:	5002ba04 	.word	0x5002ba04

000056c8 <CC_PalInit>:
    56c8:	b510      	push	{r4, lr}
    56ca:	4811      	ldr	r0, [pc, #68]	; (5710 <CC_PalInit+0x48>)
    56cc:	f000 f848 	bl	5760 <CC_PalMutexCreate>
    56d0:	b100      	cbz	r0, 56d4 <CC_PalInit+0xc>
    56d2:	bd10      	pop	{r4, pc}
    56d4:	480f      	ldr	r0, [pc, #60]	; (5714 <CC_PalInit+0x4c>)
    56d6:	f000 f843 	bl	5760 <CC_PalMutexCreate>
    56da:	2800      	cmp	r0, #0
    56dc:	d1f9      	bne.n	56d2 <CC_PalInit+0xa>
    56de:	4c0e      	ldr	r4, [pc, #56]	; (5718 <CC_PalInit+0x50>)
    56e0:	4620      	mov	r0, r4
    56e2:	f000 f83d 	bl	5760 <CC_PalMutexCreate>
    56e6:	2800      	cmp	r0, #0
    56e8:	d1f3      	bne.n	56d2 <CC_PalInit+0xa>
    56ea:	4b0c      	ldr	r3, [pc, #48]	; (571c <CC_PalInit+0x54>)
    56ec:	480c      	ldr	r0, [pc, #48]	; (5720 <CC_PalInit+0x58>)
    56ee:	601c      	str	r4, [r3, #0]
    56f0:	f000 f836 	bl	5760 <CC_PalMutexCreate>
    56f4:	4601      	mov	r1, r0
    56f6:	2800      	cmp	r0, #0
    56f8:	d1eb      	bne.n	56d2 <CC_PalInit+0xa>
    56fa:	f000 f82d 	bl	5758 <CC_PalDmaInit>
    56fe:	4604      	mov	r4, r0
    5700:	b108      	cbz	r0, 5706 <CC_PalInit+0x3e>
    5702:	4620      	mov	r0, r4
    5704:	bd10      	pop	{r4, pc}
    5706:	f000 f83f 	bl	5788 <CC_PalPowerSaveModeInit>
    570a:	4620      	mov	r0, r4
    570c:	e7fa      	b.n	5704 <CC_PalInit+0x3c>
    570e:	bf00      	nop
    5710:	2000014c 	.word	0x2000014c
    5714:	20000140 	.word	0x20000140
    5718:	20000148 	.word	0x20000148
    571c:	20000150 	.word	0x20000150
    5720:	20000144 	.word	0x20000144

00005724 <CC_PalTerminate>:
    5724:	b508      	push	{r3, lr}
    5726:	4808      	ldr	r0, [pc, #32]	; (5748 <CC_PalTerminate+0x24>)
    5728:	f000 f824 	bl	5774 <CC_PalMutexDestroy>
    572c:	4807      	ldr	r0, [pc, #28]	; (574c <CC_PalTerminate+0x28>)
    572e:	f000 f821 	bl	5774 <CC_PalMutexDestroy>
    5732:	4807      	ldr	r0, [pc, #28]	; (5750 <CC_PalTerminate+0x2c>)
    5734:	f000 f81e 	bl	5774 <CC_PalMutexDestroy>
    5738:	4806      	ldr	r0, [pc, #24]	; (5754 <CC_PalTerminate+0x30>)
    573a:	f000 f81b 	bl	5774 <CC_PalMutexDestroy>
    573e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5742:	f000 b80b 	b.w	575c <CC_PalDmaTerminate>
    5746:	bf00      	nop
    5748:	2000014c 	.word	0x2000014c
    574c:	20000140 	.word	0x20000140
    5750:	20000148 	.word	0x20000148
    5754:	20000144 	.word	0x20000144

00005758 <CC_PalDmaInit>:
    5758:	2000      	movs	r0, #0
    575a:	4770      	bx	lr

0000575c <CC_PalDmaTerminate>:
    575c:	4770      	bx	lr
    575e:	bf00      	nop

00005760 <CC_PalMutexCreate>:
    5760:	b508      	push	{r3, lr}
    5762:	4b03      	ldr	r3, [pc, #12]	; (5770 <CC_PalMutexCreate+0x10>)
    5764:	6802      	ldr	r2, [r0, #0]
    5766:	681b      	ldr	r3, [r3, #0]
    5768:	6810      	ldr	r0, [r2, #0]
    576a:	4798      	blx	r3
    576c:	2000      	movs	r0, #0
    576e:	bd08      	pop	{r3, pc}
    5770:	20000104 	.word	0x20000104

00005774 <CC_PalMutexDestroy>:
    5774:	b508      	push	{r3, lr}
    5776:	4b03      	ldr	r3, [pc, #12]	; (5784 <CC_PalMutexDestroy+0x10>)
    5778:	6802      	ldr	r2, [r0, #0]
    577a:	685b      	ldr	r3, [r3, #4]
    577c:	6810      	ldr	r0, [r2, #0]
    577e:	4798      	blx	r3
    5780:	2000      	movs	r0, #0
    5782:	bd08      	pop	{r3, pc}
    5784:	20000104 	.word	0x20000104

00005788 <CC_PalPowerSaveModeInit>:
    5788:	b570      	push	{r4, r5, r6, lr}
    578a:	4c09      	ldr	r4, [pc, #36]	; (57b0 <CC_PalPowerSaveModeInit+0x28>)
    578c:	4d09      	ldr	r5, [pc, #36]	; (57b4 <CC_PalPowerSaveModeInit+0x2c>)
    578e:	6920      	ldr	r0, [r4, #16]
    5790:	68ab      	ldr	r3, [r5, #8]
    5792:	4798      	blx	r3
    5794:	b118      	cbz	r0, 579e <CC_PalPowerSaveModeInit+0x16>
    5796:	4b08      	ldr	r3, [pc, #32]	; (57b8 <CC_PalPowerSaveModeInit+0x30>)
    5798:	4808      	ldr	r0, [pc, #32]	; (57bc <CC_PalPowerSaveModeInit+0x34>)
    579a:	685b      	ldr	r3, [r3, #4]
    579c:	4798      	blx	r3
    579e:	4a08      	ldr	r2, [pc, #32]	; (57c0 <CC_PalPowerSaveModeInit+0x38>)
    57a0:	68eb      	ldr	r3, [r5, #12]
    57a2:	6920      	ldr	r0, [r4, #16]
    57a4:	2100      	movs	r1, #0
    57a6:	6011      	str	r1, [r2, #0]
    57a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    57ac:	4718      	bx	r3
    57ae:	bf00      	nop
    57b0:	20000114 	.word	0x20000114
    57b4:	20000104 	.word	0x20000104
    57b8:	200000f4 	.word	0x200000f4
    57bc:	0000679c 	.word	0x0000679c
    57c0:	20000c2c 	.word	0x20000c2c

000057c4 <CC_PalPowerSaveModeSelect>:
    57c4:	b570      	push	{r4, r5, r6, lr}
    57c6:	4d1a      	ldr	r5, [pc, #104]	; (5830 <CC_PalPowerSaveModeSelect+0x6c>)
    57c8:	4e1a      	ldr	r6, [pc, #104]	; (5834 <CC_PalPowerSaveModeSelect+0x70>)
    57ca:	4604      	mov	r4, r0
    57cc:	68b2      	ldr	r2, [r6, #8]
    57ce:	6928      	ldr	r0, [r5, #16]
    57d0:	4790      	blx	r2
    57d2:	b9f0      	cbnz	r0, 5812 <CC_PalPowerSaveModeSelect+0x4e>
    57d4:	b15c      	cbz	r4, 57ee <CC_PalPowerSaveModeSelect+0x2a>
    57d6:	4c18      	ldr	r4, [pc, #96]	; (5838 <CC_PalPowerSaveModeSelect+0x74>)
    57d8:	6823      	ldr	r3, [r4, #0]
    57da:	b1ab      	cbz	r3, 5808 <CC_PalPowerSaveModeSelect+0x44>
    57dc:	2b01      	cmp	r3, #1
    57de:	d01a      	beq.n	5816 <CC_PalPowerSaveModeSelect+0x52>
    57e0:	3b01      	subs	r3, #1
    57e2:	6023      	str	r3, [r4, #0]
    57e4:	6928      	ldr	r0, [r5, #16]
    57e6:	68f3      	ldr	r3, [r6, #12]
    57e8:	4798      	blx	r3
    57ea:	2000      	movs	r0, #0
    57ec:	bd70      	pop	{r4, r5, r6, pc}
    57ee:	4c12      	ldr	r4, [pc, #72]	; (5838 <CC_PalPowerSaveModeSelect+0x74>)
    57f0:	6821      	ldr	r1, [r4, #0]
    57f2:	b939      	cbnz	r1, 5804 <CC_PalPowerSaveModeSelect+0x40>
    57f4:	4b11      	ldr	r3, [pc, #68]	; (583c <CC_PalPowerSaveModeSelect+0x78>)
    57f6:	4a12      	ldr	r2, [pc, #72]	; (5840 <CC_PalPowerSaveModeSelect+0x7c>)
    57f8:	2001      	movs	r0, #1
    57fa:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    57fe:	6813      	ldr	r3, [r2, #0]
    5800:	2b00      	cmp	r3, #0
    5802:	d1fc      	bne.n	57fe <CC_PalPowerSaveModeSelect+0x3a>
    5804:	3101      	adds	r1, #1
    5806:	6021      	str	r1, [r4, #0]
    5808:	68f3      	ldr	r3, [r6, #12]
    580a:	6928      	ldr	r0, [r5, #16]
    580c:	4798      	blx	r3
    580e:	2000      	movs	r0, #0
    5810:	bd70      	pop	{r4, r5, r6, pc}
    5812:	480c      	ldr	r0, [pc, #48]	; (5844 <CC_PalPowerSaveModeSelect+0x80>)
    5814:	bd70      	pop	{r4, r5, r6, pc}
    5816:	4a0a      	ldr	r2, [pc, #40]	; (5840 <CC_PalPowerSaveModeSelect+0x7c>)
    5818:	6813      	ldr	r3, [r2, #0]
    581a:	2b00      	cmp	r3, #0
    581c:	d1fc      	bne.n	5818 <CC_PalPowerSaveModeSelect+0x54>
    581e:	4a07      	ldr	r2, [pc, #28]	; (583c <CC_PalPowerSaveModeSelect+0x78>)
    5820:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    5824:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    5828:	f7ff ff48 	bl	56bc <CC_HalMaskInterrupt>
    582c:	6823      	ldr	r3, [r4, #0]
    582e:	e7d7      	b.n	57e0 <CC_PalPowerSaveModeSelect+0x1c>
    5830:	20000114 	.word	0x20000114
    5834:	20000104 	.word	0x20000104
    5838:	20000c2c 	.word	0x20000c2c
    583c:	5002a000 	.word	0x5002a000
    5840:	5002b910 	.word	0x5002b910
    5844:	ffff8fe9 	.word	0xffff8fe9

00005848 <z_impl_gpio_pin_interrupt_configure>:
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    5848:	0413      	lsls	r3, r2, #16
{
    584a:	b430      	push	{r4, r5}
	const struct gpio_driver_api *api =
    584c:	6884      	ldr	r4, [r0, #8]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    584e:	d507      	bpl.n	5860 <z_impl_gpio_pin_interrupt_configure+0x18>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
    5850:	6905      	ldr	r5, [r0, #16]
    5852:	2301      	movs	r3, #1
    5854:	682d      	ldr	r5, [r5, #0]
    5856:	408b      	lsls	r3, r1
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    5858:	422b      	tst	r3, r5
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
    585a:	bf18      	it	ne
    585c:	f482 22c0 	eorne.w	r2, r2, #393216	; 0x60000
	return api->pin_interrupt_configure(port, pin, mode, trig);
    5860:	69a4      	ldr	r4, [r4, #24]
    5862:	f402 23c0 	and.w	r3, r2, #393216	; 0x60000
    5866:	46a4      	mov	ip, r4
    5868:	f402 32b0 	and.w	r2, r2, #90112	; 0x16000
}
    586c:	bc30      	pop	{r4, r5}
	return api->pin_interrupt_configure(port, pin, mode, trig);
    586e:	4760      	bx	ip

00005870 <z_impl_gpio_pin_configure>:
{
    5870:	b4f0      	push	{r4, r5, r6, r7}
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    5872:	04d4      	lsls	r4, r2, #19
	const struct gpio_driver_api *api =
    5874:	6887      	ldr	r7, [r0, #8]
	struct gpio_driver_data *data =
    5876:	6906      	ldr	r6, [r0, #16]
{
    5878:	4613      	mov	r3, r2
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    587a:	d506      	bpl.n	588a <z_impl_gpio_pin_configure+0x1a>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    587c:	f412 6f40 	tst.w	r2, #3072	; 0xc00
    5880:	d003      	beq.n	588a <z_impl_gpio_pin_configure+0x1a>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    5882:	07da      	lsls	r2, r3, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    5884:	bf48      	it	mi
    5886:	f483 6340 	eormi.w	r3, r3, #3072	; 0xc00
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    588a:	6834      	ldr	r4, [r6, #0]
    588c:	2501      	movs	r5, #1
    588e:	408d      	lsls	r5, r1
    5890:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    5894:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
    5896:	bf4c      	ite	mi
    5898:	432c      	orrmi	r4, r5
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    589a:	43ac      	bicpl	r4, r5
	return api->pin_configure(port, pin, flags);
    589c:	683b      	ldr	r3, [r7, #0]
    589e:	6034      	str	r4, [r6, #0]
}
    58a0:	bcf0      	pop	{r4, r5, r6, r7}
	return api->pin_configure(port, pin, flags);
    58a2:	4718      	bx	r3

000058a4 <gpio_add_callback>:
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
    58a4:	6883      	ldr	r3, [r0, #8]
    58a6:	69db      	ldr	r3, [r3, #28]
    58a8:	b10b      	cbz	r3, 58ae <gpio_add_callback+0xa>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
    58aa:	2201      	movs	r2, #1
    58ac:	4718      	bx	r3
}
    58ae:	f06f 0085 	mvn.w	r0, #133	; 0x85
    58b2:	4770      	bx	lr

000058b4 <gpio_pin_get_dt>:
{
    58b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
    58b6:	4603      	mov	r3, r0
	return gpio_pin_get(spec->port, spec->pin);
    58b8:	6800      	ldr	r0, [r0, #0]
    58ba:	791c      	ldrb	r4, [r3, #4]
	const struct gpio_driver_data *const data =
    58bc:	6905      	ldr	r5, [r0, #16]
	return api->port_get_raw(port, value);
    58be:	6883      	ldr	r3, [r0, #8]
    58c0:	a901      	add	r1, sp, #4
    58c2:	685b      	ldr	r3, [r3, #4]
    58c4:	4798      	blx	r3
	if (ret == 0) {
    58c6:	b940      	cbnz	r0, 58da <gpio_pin_get_dt+0x26>
		*value ^= data->invert;
    58c8:	682b      	ldr	r3, [r5, #0]
    58ca:	9a01      	ldr	r2, [sp, #4]
    58cc:	405a      	eors	r2, r3
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
    58ce:	2301      	movs	r3, #1
    58d0:	40a3      	lsls	r3, r4
    58d2:	421a      	tst	r2, r3
    58d4:	bf14      	ite	ne
    58d6:	2001      	movne	r0, #1
    58d8:	2000      	moveq	r0, #0
}
    58da:	b003      	add	sp, #12
    58dc:	bd30      	pop	{r4, r5, pc}

000058de <button1_pressed>:
}
    58de:	4770      	bx	lr

000058e0 <k_msleep>:
 *
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
    58e0:	b538      	push	{r3, r4, r5, lr}
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
    58e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    58e6:	f240 34e7 	movw	r4, #999	; 0x3e7
    58ea:	2500      	movs	r5, #0
    58ec:	fbc1 4500 	smlal	r4, r5, r1, r0
    58f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    58f4:	2300      	movs	r3, #0
    58f6:	4620      	mov	r0, r4
    58f8:	4629      	mov	r1, r5
    58fa:	f7fb f87f 	bl	9fc <__aeabi_uldivmod>
	return k_sleep(Z_TIMEOUT_MS(ms));
}
    58fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return z_impl_k_sleep(timeout);
    5902:	f7ff baf1 	b.w	4ee8 <z_impl_k_sleep>

00005906 <button3_pressed>:
    5906:	4770      	bx	lr

00005908 <button4_pressed>:
    5908:	4770      	bx	lr

0000590a <button2_pressed>:
    590a:	4770      	bx	lr

0000590c <gpio_pin_interrupt_configure_dt.constprop.0>:
static inline int gpio_pin_interrupt_configure_dt(const struct gpio_dt_spec *spec,
    590c:	4603      	mov	r3, r0
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
    590e:	6800      	ldr	r0, [r0, #0]
    5910:	7919      	ldrb	r1, [r3, #4]
    5912:	f44f 22b8 	mov.w	r2, #376832	; 0x5c000
    5916:	f7ff bf97 	b.w	5848 <z_impl_gpio_pin_interrupt_configure>

0000591a <encode_uint>:
{
    591a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    591e:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    5920:	78d3      	ldrb	r3, [r2, #3]
{
    5922:	4614      	mov	r4, r2
	switch (specifier) {
    5924:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    5926:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    592a:	4606      	mov	r6, r0
    592c:	460f      	mov	r7, r1
    592e:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    5930:	d02d      	beq.n	598e <encode_uint+0x74>
    5932:	d828      	bhi.n	5986 <encode_uint+0x6c>
		return 16;
    5934:	2b58      	cmp	r3, #88	; 0x58
    5936:	bf14      	ite	ne
    5938:	250a      	movne	r5, #10
    593a:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    593c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    5940:	46aa      	mov	sl, r5
    5942:	f04f 0b00 	mov.w	fp, #0
    5946:	4652      	mov	r2, sl
    5948:	465b      	mov	r3, fp
    594a:	4630      	mov	r0, r6
    594c:	4639      	mov	r1, r7
    594e:	f7fb f855 	bl	9fc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5952:	2a09      	cmp	r2, #9
    5954:	b2d3      	uxtb	r3, r2
    5956:	d81f      	bhi.n	5998 <encode_uint+0x7e>
    5958:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    595a:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    595c:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    595e:	bf08      	it	eq
    5960:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5962:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    5966:	d301      	bcc.n	596c <encode_uint+0x52>
    5968:	45c8      	cmp	r8, r9
    596a:	d812      	bhi.n	5992 <encode_uint+0x78>
	if (conv->flag_hash) {
    596c:	7823      	ldrb	r3, [r4, #0]
    596e:	069b      	lsls	r3, r3, #26
    5970:	d505      	bpl.n	597e <encode_uint+0x64>
		if (radix == 8) {
    5972:	2d08      	cmp	r5, #8
    5974:	d116      	bne.n	59a4 <encode_uint+0x8a>
			conv->altform_0 = true;
    5976:	78a3      	ldrb	r3, [r4, #2]
    5978:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    597c:	70a3      	strb	r3, [r4, #2]
}
    597e:	4640      	mov	r0, r8
    5980:	b003      	add	sp, #12
    5982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    5986:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    598a:	2b70      	cmp	r3, #112	; 0x70
    598c:	e7d3      	b.n	5936 <encode_uint+0x1c>
	switch (specifier) {
    598e:	2508      	movs	r5, #8
    5990:	e7d4      	b.n	593c <encode_uint+0x22>
		value /= radix;
    5992:	4606      	mov	r6, r0
    5994:	460f      	mov	r7, r1
    5996:	e7d6      	b.n	5946 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5998:	9a01      	ldr	r2, [sp, #4]
    599a:	2a19      	cmp	r2, #25
    599c:	bf94      	ite	ls
    599e:	3337      	addls	r3, #55	; 0x37
    59a0:	3357      	addhi	r3, #87	; 0x57
    59a2:	e7da      	b.n	595a <encode_uint+0x40>
		} else if (radix == 16) {
    59a4:	2d10      	cmp	r5, #16
    59a6:	d1ea      	bne.n	597e <encode_uint+0x64>
			conv->altform_0c = true;
    59a8:	78a3      	ldrb	r3, [r4, #2]
    59aa:	f043 0310 	orr.w	r3, r3, #16
    59ae:	e7e5      	b.n	597c <encode_uint+0x62>

000059b0 <outs>:
{
    59b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    59b4:	4607      	mov	r7, r0
    59b6:	4688      	mov	r8, r1
    59b8:	4615      	mov	r5, r2
    59ba:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    59bc:	4614      	mov	r4, r2
    59be:	42b4      	cmp	r4, r6
    59c0:	eba4 0005 	sub.w	r0, r4, r5
    59c4:	d302      	bcc.n	59cc <outs+0x1c>
    59c6:	b93e      	cbnz	r6, 59d8 <outs+0x28>
    59c8:	7823      	ldrb	r3, [r4, #0]
    59ca:	b12b      	cbz	r3, 59d8 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    59cc:	f814 0b01 	ldrb.w	r0, [r4], #1
    59d0:	4641      	mov	r1, r8
    59d2:	47b8      	blx	r7
		if (rc < 0) {
    59d4:	2800      	cmp	r0, #0
    59d6:	daf2      	bge.n	59be <outs+0xe>
}
    59d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000059dc <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    59dc:	4770      	bx	lr

000059de <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    59de:	4603      	mov	r3, r0
    59e0:	b158      	cbz	r0, 59fa <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    59e2:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    59e4:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    59e8:	2a01      	cmp	r2, #1
    59ea:	d003      	beq.n	59f4 <sys_notify_validate+0x16>
    59ec:	2a03      	cmp	r2, #3
    59ee:	d104      	bne.n	59fa <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    59f0:	6802      	ldr	r2, [r0, #0]
    59f2:	b112      	cbz	r2, 59fa <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    59f4:	2000      	movs	r0, #0
    59f6:	6098      	str	r0, [r3, #8]
    59f8:	4770      	bx	lr
		return -EINVAL;
    59fa:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    59fe:	4770      	bx	lr

00005a00 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5a00:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    5a02:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    5a04:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    5a08:	2a03      	cmp	r2, #3
    5a0a:	f04f 0200 	mov.w	r2, #0
{
    5a0e:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    5a10:	bf0c      	ite	eq
    5a12:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    5a14:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    5a16:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    5a18:	4770      	bx	lr

00005a1a <abort_function>:
{
    5a1a:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    5a1c:	2000      	movs	r0, #0
    5a1e:	f7fc fc59 	bl	22d4 <sys_reboot>

00005a22 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5a22:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    5a24:	f013 0307 	ands.w	r3, r3, #7
    5a28:	d105      	bne.n	5a36 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    5a2a:	6803      	ldr	r3, [r0, #0]
    5a2c:	2b00      	cmp	r3, #0
		evt = EVT_START;
    5a2e:	bf0c      	ite	eq
    5a30:	2000      	moveq	r0, #0
    5a32:	2003      	movne	r0, #3
    5a34:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    5a36:	2b02      	cmp	r3, #2
    5a38:	d105      	bne.n	5a46 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    5a3a:	8b43      	ldrh	r3, [r0, #26]
    5a3c:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    5a3e:	bf14      	ite	ne
    5a40:	2000      	movne	r0, #0
    5a42:	2004      	moveq	r0, #4
    5a44:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    5a46:	2b01      	cmp	r3, #1
    5a48:	d105      	bne.n	5a56 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    5a4a:	6803      	ldr	r3, [r0, #0]
    5a4c:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    5a4e:	bf0c      	ite	eq
    5a50:	2000      	moveq	r0, #0
    5a52:	2005      	movne	r0, #5
    5a54:	4770      	bx	lr
	int evt = EVT_NOP;
    5a56:	2000      	movs	r0, #0
}
    5a58:	4770      	bx	lr

00005a5a <notify_one>:
{
    5a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5a5e:	460d      	mov	r5, r1
    5a60:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5a62:	4619      	mov	r1, r3
    5a64:	1d28      	adds	r0, r5, #4
{
    5a66:	4690      	mov	r8, r2
    5a68:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5a6a:	f7ff ffc9 	bl	5a00 <sys_notify_finalize>
	if (cb) {
    5a6e:	4604      	mov	r4, r0
    5a70:	b138      	cbz	r0, 5a82 <notify_one+0x28>
		cb(mgr, cli, state, res);
    5a72:	4633      	mov	r3, r6
    5a74:	4642      	mov	r2, r8
    5a76:	4629      	mov	r1, r5
    5a78:	4638      	mov	r0, r7
    5a7a:	46a4      	mov	ip, r4
}
    5a7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    5a80:	4760      	bx	ip
}
    5a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005a86 <transition_complete>:
{
    5a86:	b410      	push	{r4}
	__asm__ volatile(
    5a88:	f04f 0420 	mov.w	r4, #32
    5a8c:	f3ef 8211 	mrs	r2, BASEPRI
    5a90:	f384 8812 	msr	BASEPRI_MAX, r4
    5a94:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    5a98:	6141      	str	r1, [r0, #20]
}
    5a9a:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    5a9c:	2101      	movs	r1, #1
    5a9e:	f7fc ba05 	b.w	1eac <process_event>

00005aa2 <validate_args>:
{
    5aa2:	b510      	push	{r4, lr}
    5aa4:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    5aa6:	b140      	cbz	r0, 5aba <validate_args+0x18>
    5aa8:	b139      	cbz	r1, 5aba <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    5aaa:	1d08      	adds	r0, r1, #4
    5aac:	f7ff ff97 	bl	59de <sys_notify_validate>
	if ((rv == 0)
    5ab0:	b928      	cbnz	r0, 5abe <validate_args+0x1c>
	    && ((cli->notify.flags
    5ab2:	68a3      	ldr	r3, [r4, #8]
    5ab4:	f033 0303 	bics.w	r3, r3, #3
    5ab8:	d001      	beq.n	5abe <validate_args+0x1c>
		rv = -EINVAL;
    5aba:	f06f 0015 	mvn.w	r0, #21
}
    5abe:	bd10      	pop	{r4, pc}

00005ac0 <onoff_manager_init>:
{
    5ac0:	b538      	push	{r3, r4, r5, lr}
    5ac2:	460c      	mov	r4, r1
	if ((mgr == NULL)
    5ac4:	4605      	mov	r5, r0
    5ac6:	b158      	cbz	r0, 5ae0 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    5ac8:	b151      	cbz	r1, 5ae0 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    5aca:	680b      	ldr	r3, [r1, #0]
    5acc:	b143      	cbz	r3, 5ae0 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    5ace:	684b      	ldr	r3, [r1, #4]
    5ad0:	b133      	cbz	r3, 5ae0 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    5ad2:	221c      	movs	r2, #28
    5ad4:	2100      	movs	r1, #0
    5ad6:	f000 f8b4 	bl	5c42 <memset>
    5ada:	612c      	str	r4, [r5, #16]
	return 0;
    5adc:	2000      	movs	r0, #0
}
    5ade:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    5ae0:	f06f 0015 	mvn.w	r0, #21
    5ae4:	e7fb      	b.n	5ade <onoff_manager_init+0x1e>

00005ae6 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    5ae6:	b570      	push	{r4, r5, r6, lr}
    5ae8:	4604      	mov	r4, r0
    5aea:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    5aec:	f7ff ffd9 	bl	5aa2 <validate_args>

	if (rv < 0) {
    5af0:	1e05      	subs	r5, r0, #0
    5af2:	db31      	blt.n	5b58 <onoff_request+0x72>
    5af4:	f04f 0320 	mov.w	r3, #32
    5af8:	f3ef 8111 	mrs	r1, BASEPRI
    5afc:	f383 8812 	msr	BASEPRI_MAX, r3
    5b00:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    5b04:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5b06:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    5b08:	f64f 75ff 	movw	r5, #65535	; 0xffff
    5b0c:	42ab      	cmp	r3, r5
    5b0e:	f000 0207 	and.w	r2, r0, #7
    5b12:	d02e      	beq.n	5b72 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    5b14:	2a02      	cmp	r2, #2
    5b16:	d10e      	bne.n	5b36 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    5b18:	3301      	adds	r3, #1
    5b1a:	8363      	strh	r3, [r4, #26]
	rv = state;
    5b1c:	4615      	mov	r5, r2
		notify = true;
    5b1e:	2301      	movs	r3, #1
	__asm__ volatile(
    5b20:	f381 8811 	msr	BASEPRI, r1
    5b24:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    5b28:	b1b3      	cbz	r3, 5b58 <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
    5b2a:	2300      	movs	r3, #0
    5b2c:	4631      	mov	r1, r6
    5b2e:	4620      	mov	r0, r4
    5b30:	f7ff ff93 	bl	5a5a <notify_one>
    5b34:	e010      	b.n	5b58 <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
    5b36:	0783      	lsls	r3, r0, #30
    5b38:	d001      	beq.n	5b3e <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    5b3a:	2a06      	cmp	r2, #6
    5b3c:	d10e      	bne.n	5b5c <onoff_request+0x76>
	parent->next = child;
    5b3e:	2300      	movs	r3, #0
    5b40:	6033      	str	r3, [r6, #0]
Z_GENLIST_APPEND(slist, snode)
    5b42:	6863      	ldr	r3, [r4, #4]
    5b44:	b993      	cbnz	r3, 5b6c <onoff_request+0x86>
	list->head = node;
    5b46:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    5b4a:	4615      	mov	r5, r2
    5b4c:	b962      	cbnz	r2, 5b68 <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
    5b4e:	460a      	mov	r2, r1
    5b50:	4620      	mov	r0, r4
    5b52:	2102      	movs	r1, #2
    5b54:	f7fc f9aa 	bl	1eac <process_event>
		}
	}

	return rv;
}
    5b58:	4628      	mov	r0, r5
    5b5a:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    5b5c:	2a05      	cmp	r2, #5
    5b5e:	bf0c      	ite	eq
    5b60:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    5b64:	f06f 0504 	mvnne.w	r5, #4
    5b68:	2300      	movs	r3, #0
    5b6a:	e7d9      	b.n	5b20 <onoff_request+0x3a>
	parent->next = child;
    5b6c:	601e      	str	r6, [r3, #0]
	list->tail = node;
    5b6e:	6066      	str	r6, [r4, #4]
}
    5b70:	e7eb      	b.n	5b4a <onoff_request+0x64>
		rv = -EAGAIN;
    5b72:	f06f 050a 	mvn.w	r5, #10
    5b76:	e7f7      	b.n	5b68 <onoff_request+0x82>

00005b78 <arch_printk_char_out>:
}
    5b78:	2000      	movs	r0, #0
    5b7a:	4770      	bx	lr

00005b7c <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    5b7c:	b40f      	push	{r0, r1, r2, r3}
    5b7e:	b507      	push	{r0, r1, r2, lr}
    5b80:	a904      	add	r1, sp, #16
    5b82:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    5b86:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    5b88:	f7fc fb96 	bl	22b8 <vprintk>
	}
	va_end(ap);
}
    5b8c:	b003      	add	sp, #12
    5b8e:	f85d eb04 	ldr.w	lr, [sp], #4
    5b92:	b004      	add	sp, #16
    5b94:	4770      	bx	lr

00005b96 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    5b96:	2200      	movs	r2, #0
    5b98:	e9c0 2200 	strd	r2, r2, [r0]
    5b9c:	6082      	str	r2, [r0, #8]
}
    5b9e:	4770      	bx	lr

00005ba0 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    5ba0:	4604      	mov	r4, r0
    5ba2:	b508      	push	{r3, lr}
    5ba4:	4608      	mov	r0, r1
    5ba6:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    5ba8:	461a      	mov	r2, r3
    5baa:	47a0      	blx	r4
	return z_impl_z_current_get();
    5bac:	f7ff f9b6 	bl	4f1c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    5bb0:	f7fc fe5a 	bl	2868 <z_impl_k_thread_abort>

00005bb4 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    5bb4:	f000 ba61 	b.w	607a <z_fatal_error>

00005bb8 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    5bb8:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    5bba:	6800      	ldr	r0, [r0, #0]
    5bbc:	f000 ba5d 	b.w	607a <z_fatal_error>

00005bc0 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    5bc0:	2100      	movs	r1, #0
    5bc2:	2001      	movs	r0, #1
    5bc4:	f7ff bff6 	b.w	5bb4 <z_arm_fatal_error>

00005bc8 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    5bc8:	b508      	push	{r3, lr}
	handler();
    5bca:	f7fc fbd5 	bl	2378 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    5bce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    5bd2:	f7fc bcc7 	b.w	2564 <z_arm_exc_exit>

00005bd6 <_stdout_hook_default>:
}
    5bd6:	f04f 30ff 	mov.w	r0, #4294967295
    5bda:	4770      	bx	lr

00005bdc <fputc>:
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&c, *(uintptr_t *)&stream, K_SYSCALL_ZEPHYR_FPUTC);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_fputc(c, stream);
    5bdc:	f7fc bf2a 	b.w	2a34 <z_impl_zephyr_fputc>

00005be0 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    5be0:	3901      	subs	r1, #1
    5be2:	4603      	mov	r3, r0
    5be4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    5be8:	b90a      	cbnz	r2, 5bee <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    5bea:	701a      	strb	r2, [r3, #0]

	return dest;
}
    5bec:	4770      	bx	lr
		*d = *s;
    5bee:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    5bf2:	e7f7      	b.n	5be4 <strcpy+0x4>

00005bf4 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    5bf4:	4603      	mov	r3, r0
	size_t n = 0;
    5bf6:	2000      	movs	r0, #0

	while (*s != '\0') {
    5bf8:	5c1a      	ldrb	r2, [r3, r0]
    5bfa:	b902      	cbnz	r2, 5bfe <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    5bfc:	4770      	bx	lr
		n++;
    5bfe:	3001      	adds	r0, #1
    5c00:	e7fa      	b.n	5bf8 <strlen+0x4>

00005c02 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    5c02:	4603      	mov	r3, r0
	size_t n = 0;
    5c04:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    5c06:	5c1a      	ldrb	r2, [r3, r0]
    5c08:	b10a      	cbz	r2, 5c0e <strnlen+0xc>
    5c0a:	4288      	cmp	r0, r1
    5c0c:	d100      	bne.n	5c10 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    5c0e:	4770      	bx	lr
		n++;
    5c10:	3001      	adds	r0, #1
    5c12:	e7f8      	b.n	5c06 <strnlen+0x4>

00005c14 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    5c14:	1e43      	subs	r3, r0, #1
    5c16:	3901      	subs	r1, #1
    5c18:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    5c1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    5c20:	4282      	cmp	r2, r0
    5c22:	d101      	bne.n	5c28 <strcmp+0x14>
    5c24:	2a00      	cmp	r2, #0
    5c26:	d1f7      	bne.n	5c18 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    5c28:	1a10      	subs	r0, r2, r0
    5c2a:	4770      	bx	lr

00005c2c <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    5c2c:	b510      	push	{r4, lr}
    5c2e:	1e43      	subs	r3, r0, #1
    5c30:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    5c32:	4291      	cmp	r1, r2
    5c34:	d100      	bne.n	5c38 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    5c36:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    5c38:	f811 4b01 	ldrb.w	r4, [r1], #1
    5c3c:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    5c40:	e7f7      	b.n	5c32 <memcpy+0x6>

00005c42 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    5c42:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    5c44:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    5c46:	4603      	mov	r3, r0
	while (n > 0) {
    5c48:	4293      	cmp	r3, r2
    5c4a:	d100      	bne.n	5c4e <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    5c4c:	4770      	bx	lr
		*(d_byte++) = c_byte;
    5c4e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    5c52:	e7f9      	b.n	5c48 <memset+0x6>

00005c54 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    5c54:	b084      	sub	sp, #16
    5c56:	ab04      	add	r3, sp, #16
    5c58:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    5c5c:	f89d 3004 	ldrb.w	r3, [sp, #4]
    5c60:	2b06      	cmp	r3, #6
    5c62:	d108      	bne.n	5c76 <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    5c64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5c68:	2201      	movs	r2, #1
    5c6a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5c6e:	f3bf 8f4f 	dsb	sy
        __WFE();
    5c72:	bf20      	wfe
    while (true)
    5c74:	e7fd      	b.n	5c72 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    5c76:	b004      	add	sp, #16
    5c78:	4770      	bx	lr

00005c7a <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    5c7a:	b084      	sub	sp, #16
    5c7c:	ab04      	add	r3, sp, #16
    5c7e:	e903 0007 	stmdb	r3, {r0, r1, r2}
    5c82:	2300      	movs	r3, #0
    5c84:	f383 8811 	msr	BASEPRI, r3
    5c88:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    5c8c:	b004      	add	sp, #16
    5c8e:	4770      	bx	lr

00005c90 <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    5c90:	6902      	ldr	r2, [r0, #16]
    5c92:	b2cb      	uxtb	r3, r1
    5c94:	210c      	movs	r1, #12
    5c96:	fb03 2101 	mla	r1, r3, r1, r2
    5c9a:	6c08      	ldr	r0, [r1, #64]	; 0x40
}
    5c9c:	f000 0007 	and.w	r0, r0, #7
    5ca0:	4770      	bx	lr

00005ca2 <set_off_state>:
	__asm__ volatile(
    5ca2:	f04f 0320 	mov.w	r3, #32
    5ca6:	f3ef 8211 	mrs	r2, BASEPRI
    5caa:	f383 8812 	msr	BASEPRI_MAX, r3
    5cae:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5cb2:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    5cb4:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    5cb8:	d001      	beq.n	5cbe <set_off_state+0x1c>
    5cba:	428b      	cmp	r3, r1
    5cbc:	d107      	bne.n	5cce <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    5cbe:	2301      	movs	r3, #1
    5cc0:	6003      	str	r3, [r0, #0]
	int err = 0;
    5cc2:	2000      	movs	r0, #0
	__asm__ volatile(
    5cc4:	f382 8811 	msr	BASEPRI, r2
    5cc8:	f3bf 8f6f 	isb	sy
}
    5ccc:	4770      	bx	lr
		err = -EPERM;
    5cce:	f04f 30ff 	mov.w	r0, #4294967295
    5cd2:	e7f7      	b.n	5cc4 <set_off_state+0x22>

00005cd4 <set_starting_state>:
{
    5cd4:	b510      	push	{r4, lr}
	__asm__ volatile(
    5cd6:	f04f 0320 	mov.w	r3, #32
    5cda:	f3ef 8211 	mrs	r2, BASEPRI
    5cde:	f383 8812 	msr	BASEPRI_MAX, r3
    5ce2:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5ce6:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    5ce8:	f003 0407 	and.w	r4, r3, #7
    5cec:	2c01      	cmp	r4, #1
    5cee:	d106      	bne.n	5cfe <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    5cf0:	6001      	str	r1, [r0, #0]
	int err = 0;
    5cf2:	2000      	movs	r0, #0
	__asm__ volatile(
    5cf4:	f382 8811 	msr	BASEPRI, r2
    5cf8:	f3bf 8f6f 	isb	sy
}
    5cfc:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    5cfe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    5d02:	428b      	cmp	r3, r1
		err = -EALREADY;
    5d04:	bf14      	ite	ne
    5d06:	f04f 30ff 	movne.w	r0, #4294967295
    5d0a:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    5d0e:	e7f1      	b.n	5cf4 <set_starting_state+0x20>

00005d10 <set_on_state>:
	__asm__ volatile(
    5d10:	f04f 0320 	mov.w	r3, #32
    5d14:	f3ef 8211 	mrs	r2, BASEPRI
    5d18:	f383 8812 	msr	BASEPRI_MAX, r3
    5d1c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    5d20:	6803      	ldr	r3, [r0, #0]
    5d22:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    5d26:	f043 0302 	orr.w	r3, r3, #2
    5d2a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    5d2c:	f382 8811 	msr	BASEPRI, r2
    5d30:	f3bf 8f6f 	isb	sy
}
    5d34:	4770      	bx	lr

00005d36 <onoff_started_callback>:
	return &data->mgr[type];
    5d36:	6900      	ldr	r0, [r0, #16]
{
    5d38:	b410      	push	{r4}
	return &data->mgr[type];
    5d3a:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    5d3c:	241c      	movs	r4, #28
    5d3e:	fb03 0004 	mla	r0, r3, r4, r0
    5d42:	2100      	movs	r1, #0
}
    5d44:	bc10      	pop	{r4}
	notify(mgr, 0);
    5d46:	4710      	bx	r2

00005d48 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    5d48:	2000      	movs	r0, #0
    5d4a:	f7fd be29 	b.w	39a0 <nrfx_clock_start>

00005d4e <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    5d4e:	2000      	movs	r0, #0
    5d50:	f7fd be58 	b.w	3a04 <nrfx_clock_stop>

00005d54 <blocking_start_callback>:
{
    5d54:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    5d56:	f7ff b939 	b.w	4fcc <z_impl_k_sem_give>

00005d5a <api_stop>:
{
    5d5a:	b538      	push	{r3, r4, r5, lr}
    5d5c:	b2cc      	uxtb	r4, r1
	err = set_off_state(&subdata->flags, ctx);
    5d5e:	230c      	movs	r3, #12
{
    5d60:	4605      	mov	r5, r0
	err = set_off_state(&subdata->flags, ctx);
    5d62:	4363      	muls	r3, r4
    5d64:	6900      	ldr	r0, [r0, #16]
    5d66:	3340      	adds	r3, #64	; 0x40
    5d68:	2180      	movs	r1, #128	; 0x80
    5d6a:	4418      	add	r0, r3
    5d6c:	f7ff ff99 	bl	5ca2 <set_off_state>
	if (err < 0) {
    5d70:	2800      	cmp	r0, #0
    5d72:	db05      	blt.n	5d80 <api_stop+0x26>
	get_sub_config(dev, type)->stop();
    5d74:	6869      	ldr	r1, [r5, #4]
    5d76:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    5d7a:	6863      	ldr	r3, [r4, #4]
    5d7c:	4798      	blx	r3
	return 0;
    5d7e:	2000      	movs	r0, #0
}
    5d80:	bd38      	pop	{r3, r4, r5, pc}

00005d82 <api_start>:
{
    5d82:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5d86:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    5d88:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5d8a:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    5d8c:	436f      	muls	r7, r5
{
    5d8e:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    5d90:	f107 0040 	add.w	r0, r7, #64	; 0x40
    5d94:	2180      	movs	r1, #128	; 0x80
    5d96:	4420      	add	r0, r4
{
    5d98:	4690      	mov	r8, r2
    5d9a:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    5d9c:	f7ff ff9a 	bl	5cd4 <set_starting_state>
	if (err < 0) {
    5da0:	2800      	cmp	r0, #0
    5da2:	db07      	blt.n	5db4 <api_start+0x32>
	subdata->cb = cb;
    5da4:	443c      	add	r4, r7
	subdata->user_data = user_data;
    5da6:	e9c4 890e 	strd	r8, r9, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    5daa:	6873      	ldr	r3, [r6, #4]
    5dac:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    5db0:	4798      	blx	r3
	return 0;
    5db2:	2000      	movs	r0, #0
}
    5db4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00005db8 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5db8:	6843      	ldr	r3, [r0, #4]
    5dba:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    5dbc:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    5dc0:	600b      	str	r3, [r1, #0]
}
    5dc2:	2000      	movs	r0, #0
    5dc4:	4770      	bx	lr

00005dc6 <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5dc6:	6843      	ldr	r3, [r0, #4]
    5dc8:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    5dca:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    5dce:	4042      	eors	r2, r0
    5dd0:	400a      	ands	r2, r1
    5dd2:	4042      	eors	r2, r0
    p_reg->OUT = value;
    5dd4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    5dd8:	2000      	movs	r0, #0
    5dda:	4770      	bx	lr

00005ddc <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5ddc:	6843      	ldr	r3, [r0, #4]
    5dde:	685b      	ldr	r3, [r3, #4]
}
    5de0:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    5de2:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    5de6:	4770      	bx	lr

00005de8 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5de8:	6843      	ldr	r3, [r0, #4]
    5dea:	685b      	ldr	r3, [r3, #4]
}
    5dec:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    5dee:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    5df2:	4770      	bx	lr

00005df4 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5df4:	6843      	ldr	r3, [r0, #4]
    5df6:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    5df8:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    5dfc:	404b      	eors	r3, r1
    p_reg->OUT = value;
    5dfe:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    5e02:	2000      	movs	r0, #0
    5e04:	4770      	bx	lr

00005e06 <gpio_nrfx_manage_callback>:
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5e06:	6903      	ldr	r3, [r0, #16]
Z_GENLIST_IS_EMPTY(slist)
    5e08:	6858      	ldr	r0, [r3, #4]
{
    5e0a:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    5e0c:	b158      	cbz	r0, 5e26 <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5e0e:	2400      	movs	r4, #0
    5e10:	4281      	cmp	r1, r0
    5e12:	d113      	bne.n	5e3c <gpio_nrfx_manage_callback+0x36>
Z_GENLIST_REMOVE(slist, snode)
    5e14:	6808      	ldr	r0, [r1, #0]
    5e16:	b95c      	cbnz	r4, 5e30 <gpio_nrfx_manage_callback+0x2a>
    5e18:	689c      	ldr	r4, [r3, #8]
	list->head = node;
    5e1a:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    5e1c:	42a1      	cmp	r1, r4
    5e1e:	d100      	bne.n	5e22 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    5e20:	6098      	str	r0, [r3, #8]
	parent->next = child;
    5e22:	2000      	movs	r0, #0
    5e24:	6008      	str	r0, [r1, #0]
	if (set) {
    5e26:	b972      	cbnz	r2, 5e46 <gpio_nrfx_manage_callback+0x40>
	return 0;
    5e28:	2000      	movs	r0, #0
}
    5e2a:	bd30      	pop	{r4, r5, pc}
    5e2c:	4628      	mov	r0, r5
    5e2e:	e7ef      	b.n	5e10 <gpio_nrfx_manage_callback+0xa>
    5e30:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    5e32:	6898      	ldr	r0, [r3, #8]
    5e34:	4281      	cmp	r1, r0
	list->tail = node;
    5e36:	bf08      	it	eq
    5e38:	609c      	streq	r4, [r3, #8]
}
    5e3a:	e7f2      	b.n	5e22 <gpio_nrfx_manage_callback+0x1c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    5e3c:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5e3e:	4604      	mov	r4, r0
    5e40:	2d00      	cmp	r5, #0
    5e42:	d1f3      	bne.n	5e2c <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    5e44:	b13a      	cbz	r2, 5e56 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
    5e46:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
    5e48:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    5e4a:	6898      	ldr	r0, [r3, #8]
	list->head = node;
    5e4c:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    5e4e:	2800      	cmp	r0, #0
    5e50:	d1ea      	bne.n	5e28 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    5e52:	6099      	str	r1, [r3, #8]
}
    5e54:	e7e9      	b.n	5e2a <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    5e56:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5e5a:	e7e6      	b.n	5e2a <gpio_nrfx_manage_callback+0x24>

00005e5c <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    5e5c:	6843      	ldr	r3, [r0, #4]
    5e5e:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    5e60:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    5e64:	05d1      	lsls	r1, r2, #23
    5e66:	d518      	bpl.n	5e9a <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5e68:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5e6c:	b1aa      	cbz	r2, 5e9a <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    5e6e:	f04f 0120 	mov.w	r1, #32
    5e72:	f3ef 8211 	mrs	r2, BASEPRI
    5e76:	f381 8812 	msr	BASEPRI_MAX, r1
    5e7a:	f3bf 8f6f 	isb	sy
    5e7e:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5e82:	b131      	cbz	r1, 5e92 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5e84:	2100      	movs	r1, #0
    5e86:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    5e8a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5e8e:	2101      	movs	r1, #1
    5e90:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    5e92:	f382 8811 	msr	BASEPRI, r2
    5e96:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5e9a:	6842      	ldr	r2, [r0, #4]
    5e9c:	6852      	ldr	r2, [r2, #4]
    5e9e:	06d2      	lsls	r2, r2, #27
    5ea0:	d515      	bpl.n	5ece <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    5ea2:	f04f 0120 	mov.w	r1, #32
    5ea6:	f3ef 8211 	mrs	r2, BASEPRI
    5eaa:	f381 8812 	msr	BASEPRI_MAX, r1
    5eae:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5eb2:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    5eb6:	b111      	cbz	r1, 5ebe <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5eb8:	2100      	movs	r1, #0
    5eba:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    5ebe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    5ec2:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    5ec6:	f382 8811 	msr	BASEPRI, r2
    5eca:	f3bf 8f6f 	isb	sy
}
    5ece:	4770      	bx	lr

00005ed0 <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    5ed0:	6902      	ldr	r2, [r0, #16]
{
    5ed2:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    5ed4:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    5ed8:	e883 0003 	stmia.w	r3, {r0, r1}
}
    5edc:	2000      	movs	r0, #0
    5ede:	4770      	bx	lr

00005ee0 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    5ee0:	6843      	ldr	r3, [r0, #4]
    5ee2:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5ee4:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    5ee8:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5eec:	4770      	bx	lr

00005eee <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    5eee:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    5ef0:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5ef2:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5ef6:	b940      	cbnz	r0, 5f0a <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    5ef8:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    5efa:	0792      	lsls	r2, r2, #30
    5efc:	d406      	bmi.n	5f0c <is_tx_ready+0x1e>
    5efe:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    5f02:	3800      	subs	r0, #0
    5f04:	bf18      	it	ne
    5f06:	2001      	movne	r0, #1
    5f08:	4770      	bx	lr
    5f0a:	2001      	movs	r0, #1
}
    5f0c:	4770      	bx	lr

00005f0e <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    5f0e:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    5f10:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    5f12:	681b      	ldr	r3, [r3, #0]
    5f14:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5f18:	b148      	cbz	r0, 5f2e <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    5f1a:	7c52      	ldrb	r2, [r2, #17]
    5f1c:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5f1e:	2000      	movs	r0, #0
    5f20:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    5f24:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5f28:	2201      	movs	r2, #1
    5f2a:	601a      	str	r2, [r3, #0]
	return 0;
    5f2c:	4770      	bx	lr
		return -1;
    5f2e:	f04f 30ff 	mov.w	r0, #4294967295
}
    5f32:	4770      	bx	lr

00005f34 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    5f34:	b510      	push	{r4, lr}
    5f36:	2200      	movs	r2, #0
    5f38:	4604      	mov	r4, r0
    5f3a:	2101      	movs	r1, #1
    5f3c:	2002      	movs	r0, #2
    5f3e:	f7fc fa77 	bl	2430 <z_arm_irq_priority_set>
    5f42:	2002      	movs	r0, #2
    5f44:	f7fc fa56 	bl	23f4 <arch_irq_enable>
    5f48:	4620      	mov	r0, r4
    5f4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5f4e:	f7fd ba2d 	b.w	33ac <uarte_instance_init.isra.0>

00005f52 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    5f52:	b510      	push	{r4, lr}
    5f54:	2200      	movs	r2, #0
    5f56:	4604      	mov	r4, r0
    5f58:	2101      	movs	r1, #1
    5f5a:	2028      	movs	r0, #40	; 0x28
    5f5c:	f7fc fa68 	bl	2430 <z_arm_irq_priority_set>
    5f60:	2028      	movs	r0, #40	; 0x28
    5f62:	f7fc fa47 	bl	23f4 <arch_irq_enable>
    5f66:	4620      	mov	r0, r4
    5f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5f6c:	f7fd ba1e 	b.w	33ac <uarte_instance_init.isra.0>

00005f70 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    5f70:	4770      	bx	lr

00005f72 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    5f72:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    5f74:	2000      	movs	r0, #0
    5f76:	f7fc fd9b 	bl	2ab0 <sys_arch_reboot>

00005f7a <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    5f7a:	f7ff ba85 	b.w	5488 <nrf_cc3xx_platform_init_no_rng>

00005f7e <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    5f7e:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    5f80:	f7fb feca 	bl	1d18 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    5f84:	f7fb ff7c 	bl	1e80 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    5f88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    5f8c:	f7ff ba7c 	b.w	5488 <nrf_cc3xx_platform_init_no_rng>

00005f90 <nrfx_clock_enable>:
{
    5f90:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5f92:	2000      	movs	r0, #0
    5f94:	f7fc fa3e 	bl	2414 <arch_irq_is_enabled>
    5f98:	b918      	cbnz	r0, 5fa2 <nrfx_clock_enable+0x12>
}
    5f9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    5f9e:	f7fc ba29 	b.w	23f4 <arch_irq_enable>
    5fa2:	bd08      	pop	{r3, pc}

00005fa4 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    5fa4:	4700      	bx	r0

00005fa6 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    5fa6:	f000 b9c8 	b.w	633a <z_impl_k_busy_wait>

00005faa <nrf_gpio_reconfigure>:
{
    5faa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5fac:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5fae:	a801      	add	r0, sp, #4
{
    5fb0:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    5fb4:	4617      	mov	r7, r2
    5fb6:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5fb8:	f7fd fde4 	bl	3b84 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5fbc:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    5fbe:	2f00      	cmp	r7, #0
    5fc0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    5fc4:	bf14      	ite	ne
    5fc6:	2302      	movne	r3, #2
    5fc8:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    5fca:	2900      	cmp	r1, #0
    5fcc:	bf18      	it	ne
    5fce:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    5fd2:	2d00      	cmp	r5, #0
    5fd4:	bf14      	ite	ne
    5fd6:	f04f 0c0c 	movne.w	ip, #12
    5fda:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    5fde:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    5fe0:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    5fe4:	bf14      	ite	ne
    5fe6:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    5fea:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    5fee:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    5ff0:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    5ff4:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    5ff8:	bf14      	ite	ne
    5ffa:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    5ffe:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    6002:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    6006:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    600a:	b101      	cbz	r1, 600e <nrf_gpio_reconfigure+0x64>
    600c:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    600e:	b10f      	cbz	r7, 6014 <nrf_gpio_reconfigure+0x6a>
    6010:	783f      	ldrb	r7, [r7, #0]
    6012:	007f      	lsls	r7, r7, #1
    6014:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    6016:	b10d      	cbz	r5, 601c <nrf_gpio_reconfigure+0x72>
    6018:	782d      	ldrb	r5, [r5, #0]
    601a:	00ad      	lsls	r5, r5, #2
    601c:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    601e:	b10c      	cbz	r4, 6024 <nrf_gpio_reconfigure+0x7a>
    6020:	7822      	ldrb	r2, [r4, #0]
    6022:	0214      	lsls	r4, r2, #8
    6024:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    6026:	b10e      	cbz	r6, 602c <nrf_gpio_reconfigure+0x82>
    6028:	7836      	ldrb	r6, [r6, #0]
    602a:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    602c:	432c      	orrs	r4, r5
    602e:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    6030:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    6034:	b003      	add	sp, #12
    6036:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006038 <nrf_gpio_cfg_sense_set>:
{
    6038:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    603a:	f10d 030f 	add.w	r3, sp, #15
    603e:	9301      	str	r3, [sp, #4]
    6040:	2300      	movs	r3, #0
{
    6042:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    6046:	9300      	str	r3, [sp, #0]
    6048:	461a      	mov	r2, r3
    604a:	4619      	mov	r1, r3
    604c:	f7ff ffad 	bl	5faa <nrf_gpio_reconfigure>
}
    6050:	b005      	add	sp, #20
    6052:	f85d fb04 	ldr.w	pc, [sp], #4

00006056 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    6056:	f7fe b9ed 	b.w	4434 <_DoInit>

0000605a <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    605a:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    605c:	f7ff fffb 	bl	6056 <SEGGER_RTT_Init>

	return 0;
}
    6060:	2000      	movs	r0, #0
    6062:	bd08      	pop	{r3, pc}

00006064 <z_device_state_init>:
}
    6064:	4770      	bx	lr

00006066 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    6066:	b138      	cbz	r0, 6078 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    6068:	68c3      	ldr	r3, [r0, #12]
    606a:	8818      	ldrh	r0, [r3, #0]
    606c:	f3c0 0008 	ubfx	r0, r0, #0, #9
    6070:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    6074:	4258      	negs	r0, r3
    6076:	4158      	adcs	r0, r3
}
    6078:	4770      	bx	lr

0000607a <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    607a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    607c:	4605      	mov	r5, r0
    607e:	460e      	mov	r6, r1
	__asm__ volatile(
    6080:	f04f 0320 	mov.w	r3, #32
    6084:	f3ef 8711 	mrs	r7, BASEPRI
    6088:	f383 8812 	msr	BASEPRI_MAX, r3
    608c:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    6090:	f7fe ff44 	bl	4f1c <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    6094:	4631      	mov	r1, r6
    6096:	4604      	mov	r4, r0
    6098:	4628      	mov	r0, r5
    609a:	f7ff ff6a 	bl	5f72 <k_sys_fatal_error_handler>
	__asm__ volatile(
    609e:	f387 8811 	msr	BASEPRI, r7
    60a2:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    60a6:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    60a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    60ac:	f7fc bbdc 	b.w	2868 <z_impl_k_thread_abort>

000060b0 <z_pm_save_idle_exit>:
{
    60b0:	b508      	push	{r3, lr}
	pm_system_resume();
    60b2:	f7fc f82f 	bl	2114 <pm_system_resume>
}
    60b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    60ba:	f7ff bf59 	b.w	5f70 <sys_clock_idle_exit>

000060be <k_mem_slab_init>:
{
    60be:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    60c0:	2400      	movs	r4, #0
    60c2:	6184      	str	r4, [r0, #24]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    60c4:	ea41 0402 	orr.w	r4, r1, r2
    60c8:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    60cc:	e9c0 3202 	strd	r3, r2, [r0, #8]
	slab->buffer = buffer;
    60d0:	6101      	str	r1, [r0, #16]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    60d2:	d10c      	bne.n	60ee <k_mem_slab_init+0x30>
	slab->free_list = NULL;
    60d4:	6144      	str	r4, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    60d6:	42a3      	cmp	r3, r4
    60d8:	d103      	bne.n	60e2 <k_mem_slab_init+0x24>
	list->tail = (sys_dnode_t *)list;
    60da:	e9c0 0000 	strd	r0, r0, [r0]
}
    60de:	2000      	movs	r0, #0
}
    60e0:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    60e2:	6945      	ldr	r5, [r0, #20]
    60e4:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    60e6:	3401      	adds	r4, #1
		slab->free_list = p;
    60e8:	6141      	str	r1, [r0, #20]
		p += slab->block_size;
    60ea:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    60ec:	e7f3      	b.n	60d6 <k_mem_slab_init+0x18>
		return -EINVAL;
    60ee:	f06f 0015 	mvn.w	r0, #21
	return rc;
    60f2:	e7f5      	b.n	60e0 <k_mem_slab_init+0x22>

000060f4 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    60f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    60f6:	4604      	mov	r4, r0
    60f8:	460d      	mov	r5, r1
	__asm__ volatile(
    60fa:	f04f 0320 	mov.w	r3, #32
    60fe:	f3ef 8611 	mrs	r6, BASEPRI
    6102:	f383 8812 	msr	BASEPRI_MAX, r3
    6106:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    610a:	6947      	ldr	r7, [r0, #20]
    610c:	b977      	cbnz	r7, 612c <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    610e:	f000 f8b2 	bl	6276 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    6112:	b158      	cbz	r0, 612c <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6114:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    6116:	6142      	str	r2, [r0, #20]
    6118:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    611a:	f000 f84d 	bl	61b8 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    611e:	4631      	mov	r1, r6
    6120:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6124:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
    6128:	f7fe bc3c 	b.w	49a4 <z_reschedule>
	**(char ***) mem = slab->free_list;
    612c:	682b      	ldr	r3, [r5, #0]
    612e:	6962      	ldr	r2, [r4, #20]
    6130:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    6132:	682b      	ldr	r3, [r5, #0]
    6134:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    6136:	69a3      	ldr	r3, [r4, #24]
    6138:	3b01      	subs	r3, #1
    613a:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    613c:	f386 8811 	msr	BASEPRI, r6
    6140:	f3bf 8f6f 	isb	sy
}
    6144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006146 <z_impl_k_mutex_init>:
{
    6146:	4603      	mov	r3, r0
	mutex->owner = NULL;
    6148:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    614a:	e9c3 0002 	strd	r0, r0, [r3, #8]
    614e:	e9c3 3300 	strd	r3, r3, [r3]
}
    6152:	4770      	bx	lr

00006154 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    6154:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    6158:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    615a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    615c:	2300      	movs	r3, #0
	node->prev = NULL;
    615e:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    6162:	4770      	bx	lr

00006164 <unpend_thread_no_timeout>:
{
    6164:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    6166:	f7ff fff5 	bl	6154 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    616a:	7b43      	ldrb	r3, [r0, #13]
    616c:	f023 0302 	bic.w	r3, r3, #2
    6170:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    6172:	2300      	movs	r3, #0
    6174:	6083      	str	r3, [r0, #8]
}
    6176:	bd08      	pop	{r3, pc}

00006178 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6178:	4603      	mov	r3, r0
    617a:	b920      	cbnz	r0, 6186 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    617c:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    6180:	b90a      	cbnz	r2, 6186 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    6182:	f7fc b989 	b.w	2498 <arch_swap>
    6186:	f383 8811 	msr	BASEPRI, r3
    618a:	f3bf 8f6f 	isb	sy
}
    618e:	4770      	bx	lr

00006190 <z_reschedule_unlocked>:
	__asm__ volatile(
    6190:	f04f 0320 	mov.w	r3, #32
    6194:	f3ef 8011 	mrs	r0, BASEPRI
    6198:	f383 8812 	msr	BASEPRI_MAX, r3
    619c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    61a0:	f7ff bfea 	b.w	6178 <z_reschedule_irqlock>

000061a4 <z_priq_dumb_best>:
{
    61a4:	4603      	mov	r3, r0
	return list->head == list;
    61a6:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    61a8:	4283      	cmp	r3, r0
    61aa:	d003      	beq.n	61b4 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    61ac:	2800      	cmp	r0, #0
    61ae:	bf38      	it	cc
    61b0:	2000      	movcc	r0, #0
    61b2:	4770      	bx	lr
	struct k_thread *thread = NULL;
    61b4:	2000      	movs	r0, #0
}
    61b6:	4770      	bx	lr

000061b8 <z_ready_thread>:
{
    61b8:	b510      	push	{r4, lr}
    61ba:	f04f 0320 	mov.w	r3, #32
    61be:	f3ef 8411 	mrs	r4, BASEPRI
    61c2:	f383 8812 	msr	BASEPRI_MAX, r3
    61c6:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    61ca:	f7fe fcb1 	bl	4b30 <ready_thread>
	__asm__ volatile(
    61ce:	f384 8811 	msr	BASEPRI, r4
    61d2:	f3bf 8f6f 	isb	sy
}
    61d6:	bd10      	pop	{r4, pc}

000061d8 <z_thread_timeout>:
{
    61d8:	b510      	push	{r4, lr}
    61da:	4601      	mov	r1, r0
	__asm__ volatile(
    61dc:	f04f 0320 	mov.w	r3, #32
    61e0:	f3ef 8411 	mrs	r4, BASEPRI
    61e4:	f383 8812 	msr	BASEPRI_MAX, r3
    61e8:	f3bf 8f6f 	isb	sy
		if (!killed) {
    61ec:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    61f0:	f013 0f28 	tst.w	r3, #40	; 0x28
    61f4:	d10d      	bne.n	6212 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    61f6:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    61fa:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    61fc:	b10b      	cbz	r3, 6202 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    61fe:	f7ff ffb1 	bl	6164 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6202:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    6206:	f023 0314 	bic.w	r3, r3, #20
    620a:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    620e:	f7fe fc8f 	bl	4b30 <ready_thread>
	__asm__ volatile(
    6212:	f384 8811 	msr	BASEPRI, r4
    6216:	f3bf 8f6f 	isb	sy
}
    621a:	bd10      	pop	{r4, pc}

0000621c <add_to_waitq_locked>:
{
    621c:	b538      	push	{r3, r4, r5, lr}
    621e:	4604      	mov	r4, r0
    6220:	460d      	mov	r5, r1
	unready_thread(thread);
    6222:	f7fe fcdb 	bl	4bdc <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6226:	7b63      	ldrb	r3, [r4, #13]
    6228:	f043 0302 	orr.w	r3, r3, #2
    622c:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    622e:	b1b5      	cbz	r5, 625e <add_to_waitq_locked+0x42>
	return list->head == list;
    6230:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    6232:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6234:	429d      	cmp	r5, r3
    6236:	bf08      	it	eq
    6238:	2300      	moveq	r3, #0
    623a:	2b00      	cmp	r3, #0
    623c:	bf38      	it	cc
    623e:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6240:	b19b      	cbz	r3, 626a <add_to_waitq_locked+0x4e>
	int32_t b1 = thread_1->base.prio;
    6242:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6246:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    624a:	4291      	cmp	r1, r2
    624c:	d008      	beq.n	6260 <add_to_waitq_locked+0x44>
		return b2 - b1;
    624e:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    6250:	2a00      	cmp	r2, #0
    6252:	dd05      	ble.n	6260 <add_to_waitq_locked+0x44>
	sys_dnode_t *const prev = successor->prev;
    6254:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6256:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    625a:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    625c:	605c      	str	r4, [r3, #4]
}
    625e:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    6260:	686a      	ldr	r2, [r5, #4]
    6262:	4293      	cmp	r3, r2
    6264:	d001      	beq.n	626a <add_to_waitq_locked+0x4e>
    6266:	681b      	ldr	r3, [r3, #0]
    6268:	e7ea      	b.n	6240 <add_to_waitq_locked+0x24>
	sys_dnode_t *const tail = list->tail;
    626a:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    626c:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    6270:	601c      	str	r4, [r3, #0]
	list->tail = node;
    6272:	606c      	str	r4, [r5, #4]
    6274:	e7f3      	b.n	625e <add_to_waitq_locked+0x42>

00006276 <z_unpend_first_thread>:
{
    6276:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6278:	f04f 0320 	mov.w	r3, #32
    627c:	f3ef 8511 	mrs	r5, BASEPRI
    6280:	f383 8812 	msr	BASEPRI_MAX, r3
    6284:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    6288:	f7ff ff8c 	bl	61a4 <z_priq_dumb_best>
		if (thread != NULL) {
    628c:	4604      	mov	r4, r0
    628e:	b120      	cbz	r0, 629a <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    6290:	f7ff ff68 	bl	6164 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    6294:	3018      	adds	r0, #24
    6296:	f000 f80c 	bl	62b2 <z_abort_timeout>
	__asm__ volatile(
    629a:	f385 8811 	msr	BASEPRI, r5
    629e:	f3bf 8f6f 	isb	sy
}
    62a2:	4620      	mov	r0, r4
    62a4:	bd38      	pop	{r3, r4, r5, pc}

000062a6 <k_is_in_isr>:
    62a6:	f3ef 8005 	mrs	r0, IPSR
}
    62aa:	3800      	subs	r0, #0
    62ac:	bf18      	it	ne
    62ae:	2001      	movne	r0, #1
    62b0:	4770      	bx	lr

000062b2 <z_abort_timeout>:
{
    62b2:	b510      	push	{r4, lr}
	__asm__ volatile(
    62b4:	f04f 0220 	mov.w	r2, #32
    62b8:	f3ef 8411 	mrs	r4, BASEPRI
    62bc:	f382 8812 	msr	BASEPRI_MAX, r2
    62c0:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    62c4:	6803      	ldr	r3, [r0, #0]
    62c6:	b13b      	cbz	r3, 62d8 <z_abort_timeout+0x26>
			remove_timeout(to);
    62c8:	f7fe ff64 	bl	5194 <remove_timeout>
			ret = 0;
    62cc:	2000      	movs	r0, #0
	__asm__ volatile(
    62ce:	f384 8811 	msr	BASEPRI, r4
    62d2:	f3bf 8f6f 	isb	sy
}
    62d6:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    62d8:	f06f 0015 	mvn.w	r0, #21
    62dc:	e7f7      	b.n	62ce <z_abort_timeout+0x1c>

000062de <z_get_next_timeout_expiry>:
{
    62de:	b510      	push	{r4, lr}
	__asm__ volatile(
    62e0:	f04f 0320 	mov.w	r3, #32
    62e4:	f3ef 8411 	mrs	r4, BASEPRI
    62e8:	f383 8812 	msr	BASEPRI_MAX, r3
    62ec:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    62f0:	f7fe ff6a 	bl	51c8 <next_timeout>
	__asm__ volatile(
    62f4:	f384 8811 	msr	BASEPRI, r4
    62f8:	f3bf 8f6f 	isb	sy
}
    62fc:	bd10      	pop	{r4, pc}

000062fe <z_set_timeout_expiry>:
{
    62fe:	b570      	push	{r4, r5, r6, lr}
    6300:	4604      	mov	r4, r0
    6302:	460d      	mov	r5, r1
	__asm__ volatile(
    6304:	f04f 0320 	mov.w	r3, #32
    6308:	f3ef 8611 	mrs	r6, BASEPRI
    630c:	f383 8812 	msr	BASEPRI_MAX, r3
    6310:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    6314:	f7fe ff58 	bl	51c8 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    6318:	2801      	cmp	r0, #1
    631a:	dd05      	ble.n	6328 <z_set_timeout_expiry+0x2a>
    631c:	42a0      	cmp	r0, r4
    631e:	db03      	blt.n	6328 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    6320:	4629      	mov	r1, r5
    6322:	4620      	mov	r0, r4
    6324:	f7fd faf2 	bl	390c <sys_clock_set_timeout>
	__asm__ volatile(
    6328:	f386 8811 	msr	BASEPRI, r6
    632c:	f3bf 8f6f 	isb	sy
}
    6330:	bd70      	pop	{r4, r5, r6, pc}

00006332 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    6332:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    6334:	f7ff f868 	bl	5408 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    6338:	bd08      	pop	{r3, pc}

0000633a <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    633a:	b108      	cbz	r0, 6340 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    633c:	f7fc bbce 	b.w	2adc <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    6340:	4770      	bx	lr

00006342 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    6342:	4770      	bx	lr

00006344 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    6344:	f7fd bf8e 	b.w	4264 <SystemInit>
