{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557760061618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557760061622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 18:07:41 2019 " "Processing started: Mon May 13 18:07:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557760061622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557760061622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework -c Homework " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework -c Homework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557760061622 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "const.qip " "Tcl Script File const.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE const.qip " "set_global_assignment -name QIP_FILE const.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1557760061746 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1557760061746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557760061990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557760061990 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE10_LITE_Golden_Top.v " "Can't analyze file -- file DE10_LITE_Golden_Top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557760069639 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\$display\";  expecting \"endgenerate\" matrix_op.v(79) " "Verilog HDL syntax error at matrix_op.v(79) near text: \"\$display\";  expecting \"endgenerate\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "matrix_op.v" "" { Text "F:/altera 17.1 lite/homework/matrix_op.v" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1557760069641 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "matrix_op matrix_op.v(1) " "Ignored design unit \"matrix_op\" at matrix_op.v(1) due to previous errors" {  } { { "matrix_op.v" "" { Text "F:/altera 17.1 lite/homework/matrix_op.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557760069641 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "summ matrix_op.v(87) " "Ignored design unit \"summ\" at matrix_op.v(87) due to previous errors" {  } { { "matrix_op.v" "" { Text "F:/altera 17.1 lite/homework/matrix_op.v" 87 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557760069641 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sub matrix_op.v(96) " "Ignored design unit \"sub\" at matrix_op.v(96) due to previous errors" {  } { { "matrix_op.v" "" { Text "F:/altera 17.1 lite/homework/matrix_op.v" 96 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557760069641 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "set matrix_op.v(105) " "Ignored design unit \"set\" at matrix_op.v(105) due to previous errors" {  } { { "matrix_op.v" "" { Text "F:/altera 17.1 lite/homework/matrix_op.v" 105 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557760069642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_op.v 0 0 " "Found 0 design units, including 0 entities, in source file matrix_op.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557760069642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework.bdf 1 1 " "Found 1 design units, including 1 entities, in source file homework.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Homework " "Found entity 1: Homework" {  } { { "Homework.bdf" "" { Schematic "F:/altera 17.1 lite/homework/Homework.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557760069644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557760069644 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "matrix_2x2.sv " "Can't analyze file -- file matrix_2x2.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557760069647 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557760069697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 18:07:49 2019 " "Processing ended: Mon May 13 18:07:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557760069697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557760069697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557760069697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557760069697 ""}
