

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16'
================================================================
* Date:           Mon Oct 13 17:12:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_2_VITIS_LOOP_115_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1250|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     334|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     334|   1331|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln115_fu_249_p2       |         +|   0|  0|   38|          31|           1|
    |add_ln117_fu_290_p2       |         +|   0|  0|   24|          17|          17|
    |add_ln119_1_fu_299_p2     |         +|   0|  0|   17|          17|          17|
    |add_ln119_fu_284_p2       |         +|   0|  0|   17|          17|          17|
    |add_ln122_fu_456_p2       |         +|   0|  0|   39|          32|           1|
    |add_ln192_1_fu_215_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln192_fu_206_p2       |         +|   0|  0|  102|          95|           1|
    |add_ln196_fu_334_p2       |         +|   0|  0|   32|          32|           2|
    |add_ln197_fu_370_p2       |         +|   0|  0|   32|          32|           2|
    |p_2_fu_430_p2             |         +|   0|  0|   39|          32|           1|
    |s_2_fu_340_p2             |         +|   0|  0|   32|          32|          32|
    |s_4_fu_376_p2             |         +|   0|  0|   32|          32|          32|
    |sub_ln122_fu_440_p2       |         -|   0|  0|   40|           1|          33|
    |icmp_ln115_fu_196_p2      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln118_fu_412_p2      |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln120_fu_418_p2      |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln121_fu_424_p2      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln122_fu_450_p2      |      icmp|   0|  0|   40|          33|          33|
    |icmp_ln192_fu_201_p2      |      icmp|   0|  0|  102|          95|          95|
    |icmp_ln196_fu_328_p2      |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln197_fu_364_p2      |      icmp|   0|  0|   38|          31|           1|
    |or_ln120_fu_470_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln121_1_fu_496_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln121_fu_476_p2        |        or|   0|  0|    2|           1|           1|
    |n_2_fu_462_p3             |    select|   0|  0|   32|           1|          32|
    |n_3_fu_482_p3             |    select|   0|  0|   32|           1|          32|
    |p_3_fu_502_p3             |    select|   0|  0|   32|           1|          32|
    |s_3_fu_346_p3             |    select|   0|  0|   32|           1|          32|
    |s_5_fu_382_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln192_1_fu_405_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln192_fu_229_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln193_1_fu_391_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln193_2_fu_398_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln193_fu_221_p3    |    select|   0|  0|   31|           1|          31|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln121_fu_490_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1250|         767|         711|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |c_fu_74                           |   9|          2|   31|         62|
    |indvar_flatten18_fu_86            |   9|          2|   95|        190|
    |j_2_fu_82                         |   9|          2|   64|        128|
    |n_fu_66                           |   9|          2|   32|         64|
    |p_fu_70                           |   9|          2|   32|         64|
    |s_fu_78                           |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  81|         18|  289|        578|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_fu_74                           |  31|   0|   31|          0|
    |icmp_ln115_reg_582                |   1|   0|    1|          0|
    |icmp_ln115_reg_582_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln192_reg_589                |   1|   0|    1|          0|
    |icmp_ln192_reg_589_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten18_fu_86            |  95|   0|   95|          0|
    |j_2_fu_82                         |  64|   0|   64|          0|
    |n_fu_66                           |  32|   0|   32|          0|
    |p_fu_70                           |  32|   0|   32|          0|
    |s_fu_78                           |  32|   0|   32|          0|
    |trunc_ln117_reg_603               |  17|   0|   17|          0|
    |trunc_ln119_1_reg_598             |  11|   0|   11|          0|
    |trunc_ln119_reg_593               |   9|   0|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 334|   0|  334|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16|  return value|
|zext_ln192_3     |   in|   31|     ap_none|                                                                    zext_ln192_3|        scalar|
|s_11             |   in|   32|     ap_none|                                                                            s_11|        scalar|
|cols_non_t       |   in|   32|     ap_none|                                                                      cols_non_t|        scalar|
|mul_ln191_1      |   in|   95|     ap_none|                                                                     mul_ln191_1|        scalar|
|mul_ln117_2      |   in|   17|     ap_none|                                                                     mul_ln117_2|        scalar|
|M_e_address0     |  out|   17|   ap_memory|                                                                             M_e|         array|
|M_e_ce0          |  out|    1|   ap_memory|                                                                             M_e|         array|
|M_e_q0           |   in|   32|   ap_memory|                                                                             M_e|         array|
|M_e_address1     |  out|   17|   ap_memory|                                                                             M_e|         array|
|M_e_ce1          |  out|    1|   ap_memory|                                                                             M_e|         array|
|M_e_q1           |   in|   32|   ap_memory|                                                                             M_e|         array|
|s_16_out         |  out|   32|      ap_vld|                                                                        s_16_out|       pointer|
|s_16_out_ap_vld  |  out|    1|      ap_vld|                                                                        s_16_out|       pointer|
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 7 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:115->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [fmm_hls_greedy_potential.cpp:190->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 9 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:111->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 10 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln117_2_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln117_2"   --->   Operation 12 'read' 'mul_ln117_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_ln191_1_read = read i95 @_ssdm_op_Read.ap_auto.i95, i95 %mul_ln191_1"   --->   Operation 13 'read' 'mul_ln191_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cols_non_t_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_non_t"   --->   Operation 14 'read' 'cols_non_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %s_11"   --->   Operation 15 'read' 's_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln192_3_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln192_3"   --->   Operation 16 'read' 'zext_ln192_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln192_3_cast = zext i31 %zext_ln192_3_read"   --->   Operation 17 'zext' 'zext_ln192_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%store_ln0 = store i95 0, i95 %indvar_flatten18"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (1.14ns)   --->   "%store_ln111 = store i64 %zext_ln192_3_cast, i64 %j_2" [fmm_hls_greedy_potential.cpp:111->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 19 'store' 'store_ln111' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%store_ln190 = store i32 %s_11_read, i32 %s" [fmm_hls_greedy_potential.cpp:190->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 20 'store' 'store_ln190' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%store_ln115 = store i31 0, i31 %c" [fmm_hls_greedy_potential.cpp:115->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 21 'store' 'store_ln115' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%store_ln194 = store i32 0, i32 %p" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 22 'store' 'store_ln194' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%store_ln194 = store i32 0, i32 %n" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 23 'store' 'store_ln194' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i.i.i.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_2 = load i31 %c" [fmm_hls_greedy_potential.cpp:115->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 25 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i95 %indvar_flatten18" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 26 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i31 %c_2" [fmm_hls_greedy_potential.cpp:115->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 27 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%icmp_ln115 = icmp_slt  i32 %zext_ln115, i32 %cols_non_t_read" [fmm_hls_greedy_potential.cpp:115->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 28 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (3.35ns)   --->   "%icmp_ln192 = icmp_eq  i95 %indvar_flatten18_load, i95 %mul_ln191_1_read" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 29 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 3.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (3.35ns)   --->   "%add_ln192 = add i95 %indvar_flatten18_load, i95 1" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 30 'add' 'add_ln192' <Predicate = true> <Delay = 3.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %_ZL13compute_pp_nnRK6MatrixiiRiS2_.exit.i.i.i.i, void %for.cond.cleanup4.i.i.i.i.exitStub" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 31 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j_2_load = load i64 %j_2" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 32 'load' 'j_2_load' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.64ns)   --->   "%add_ln192_1 = add i64 %j_2_load, i64 1" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 33 'add' 'add_ln192_1' <Predicate = (!icmp_ln192)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%select_ln193 = select i1 %icmp_ln115, i31 %c_2, i31 0" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 34 'select' 'select_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%select_ln192 = select i1 %icmp_ln115, i64 %j_2_load, i64 %add_ln192_1" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 35 'select' 'select_ln192' <Predicate = (!icmp_ln192)> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i64 %select_ln192" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 36 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i64 %select_ln192" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 37 'trunc' 'trunc_ln119_1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i31 %select_ln193" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 38 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.89ns)   --->   "%add_ln115 = add i31 %select_ln193, i31 1" [fmm_hls_greedy_potential.cpp:115->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 39 'add' 'add_ln115' <Predicate = (!icmp_ln192)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.14ns)   --->   "%store_ln192 = store i95 %add_ln192, i95 %indvar_flatten18" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 40 'store' 'store_ln192' <Predicate = (!icmp_ln192)> <Delay = 1.14>
ST_2 : Operation 41 [1/1] (1.14ns)   --->   "%store_ln111 = store i64 %select_ln192, i64 %j_2" [fmm_hls_greedy_potential.cpp:111->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 41 'store' 'store_ln111' <Predicate = (!icmp_ln192)> <Delay = 1.14>
ST_2 : Operation 42 [1/1] (1.14ns)   --->   "%store_ln115 = store i31 %add_ln115, i31 %c" [fmm_hls_greedy_potential.cpp:115->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 42 'store' 'store_ln115' <Predicate = (!icmp_ln192)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln119, i8 0" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 43 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln119_1, i6 0" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 44 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119 = add i17 %p_shl, i17 %p_shl3" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 45 'add' 'add_ln119' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln117 = add i17 %mul_ln117_2_read, i17 %trunc_ln117" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 46 'add' 'add_ln117' <Predicate = (!icmp_ln192)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i17 %add_ln117" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 47 'zext' 'zext_ln117' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln117" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 48 'getelementptr' 'M_e_addr' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.86ns) (root node of TernaryAdder)   --->   "%add_ln119_1 = add i17 %add_ln119, i17 %trunc_ln117" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 49 'add' 'add_ln119_1' <Predicate = (!icmp_ln192)> <Delay = 2.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i17 %add_ln119_1" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 50 'zext' 'zext_ln119' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%M_e_addr_1 = getelementptr i32 %M_e, i64 0, i64 %zext_ln119" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 51 'getelementptr' 'M_e_addr_1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.41ns)   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 52 'load' 'e1' <Predicate = (!icmp_ln192)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 53 [2/2] (2.41ns)   --->   "%e2 = load i17 %M_e_addr_1" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 53 'load' 'e2' <Predicate = (!icmp_ln192)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 4 <SV = 3> <Delay = 9.53>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%n_1 = load i32 %n" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 54 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_1 = load i32 %p" [fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 55 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%s_1 = load i32 %s" [fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 56 'load' 's_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 57 'specpipeline' 'specpipeline_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_1, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.89ns)   --->   "%icmp_ln196 = icmp_sgt  i31 %tmp, i31 0" [fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 59 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i32 %p_1, i32 4294967295" [fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 60 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.21ns) (root node of TernaryAdder)   --->   "%s_2 = add i32 %add_ln196, i32 %s_1" [fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 61 'add' 's_2' <Predicate = true> <Delay = 3.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.65ns)   --->   "%s_3 = select i1 %icmp_ln196, i32 %s_2, i32 %s_1" [fmm_hls_greedy_potential.cpp:196->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 62 'select' 's_3' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_1, i32 1, i32 31" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 63 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.89ns)   --->   "%icmp_ln197 = icmp_sgt  i31 %tmp_2, i31 0" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 64 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197 = add i32 %s_3, i32 4294967295" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 65 'add' 'add_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (3.21ns) (root node of TernaryAdder)   --->   "%s_4 = add i32 %add_ln197, i32 %n_1" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 66 'add' 's_4' <Predicate = true> <Delay = 3.21> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.65ns)   --->   "%s_5 = select i1 %icmp_ln197, i32 %s_4, i32 %s_3" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 67 'select' 's_5' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 68 'specpipeline' 'specpipeline_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_192_2_VITIS_LOOP_115_1_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.65ns)   --->   "%select_ln193_1 = select i1 %icmp_ln115, i32 %p_1, i32 0" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 70 'select' 'select_ln193_1' <Predicate = (!icmp_ln192)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.65ns)   --->   "%select_ln193_2 = select i1 %icmp_ln115, i32 %n_1, i32 0" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 71 'select' 'select_ln193_2' <Predicate = (!icmp_ln192)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:193->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 72 'specpipeline' 'specpipeline_ln193' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.65ns)   --->   "%select_ln192_1 = select i1 %icmp_ln115, i32 %s_1, i32 %s_5" [fmm_hls_greedy_potential.cpp:192->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 73 'select' 'select_ln192_1' <Predicate = (!icmp_ln192)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:116->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 74 'specpipeline' 'specpipeline_ln116' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 75 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:117->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 75 'load' 'e1' <Predicate = (!icmp_ln192)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 76 [1/1] (1.91ns)   --->   "%icmp_ln118 = icmp_eq  i32 %e1, i32 0" [fmm_hls_greedy_potential.cpp:118->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 76 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln192)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e2 = load i17 %M_e_addr_1" [fmm_hls_greedy_potential.cpp:119->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 77 'load' 'e2' <Predicate = (!icmp_ln192)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 78 [1/1] (1.91ns)   --->   "%icmp_ln120 = icmp_eq  i32 %e2, i32 0" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 78 'icmp' 'icmp_ln120' <Predicate = (!icmp_ln192)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.91ns)   --->   "%icmp_ln121 = icmp_eq  i32 %e1, i32 %e2" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 79 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln192)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.91ns)   --->   "%p_2 = add i32 %select_ln193_1, i32 1" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 80 'add' 'p_2' <Predicate = (!icmp_ln192)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i32 %e2" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 81 'sext' 'sext_ln122' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.91ns)   --->   "%sub_ln122 = sub i33 0, i33 %sext_ln122" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 82 'sub' 'sub_ln122' <Predicate = (!icmp_ln192)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i32 %e1" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 83 'sext' 'sext_ln122_1' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.95ns)   --->   "%icmp_ln122 = icmp_eq  i33 %sext_ln122_1, i33 %sub_ln122" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 84 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln192)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln122 = add i32 %select_ln193_2, i32 1" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 85 'add' 'add_ln122' <Predicate = (!icmp_ln192)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node n_3)   --->   "%n_2 = select i1 %icmp_ln122, i32 %add_ln122, i32 %select_ln193_2" [fmm_hls_greedy_potential.cpp:122->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 86 'select' 'n_2' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.71ns)   --->   "%or_ln120 = or i1 %icmp_ln118, i1 %icmp_ln120" [fmm_hls_greedy_potential.cpp:120->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 87 'or' 'or_ln120' <Predicate = (!icmp_ln192)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node n_3)   --->   "%or_ln121 = or i1 %or_ln120, i1 %icmp_ln121" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 88 'or' 'or_ln121' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.71ns) (out node of the LUT)   --->   "%n_3 = select i1 %or_ln121, i32 %select_ln193_2, i32 %n_2" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 89 'select' 'n_3' <Predicate = (!icmp_ln192)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%xor_ln121 = xor i1 %icmp_ln121, i1 1" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 90 'xor' 'xor_ln121' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%or_ln121_1 = or i1 %or_ln120, i1 %xor_ln121" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 91 'or' 'or_ln121_1' <Predicate = (!icmp_ln192)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.71ns) (out node of the LUT)   --->   "%p_3 = select i1 %or_ln121_1, i32 %select_ln193_1, i32 %p_2" [fmm_hls_greedy_potential.cpp:121->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 92 'select' 'p_3' <Predicate = (!icmp_ln192)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.14ns)   --->   "%store_ln190 = store i32 %select_ln192_1, i32 %s" [fmm_hls_greedy_potential.cpp:190->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 93 'store' 'store_ln190' <Predicate = (!icmp_ln192)> <Delay = 1.14>
ST_4 : Operation 94 [1/1] (1.14ns)   --->   "%store_ln194 = store i32 %p_3, i32 %p" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 94 'store' 'store_ln194' <Predicate = (!icmp_ln192)> <Delay = 1.14>
ST_4 : Operation 95 [1/1] (1.14ns)   --->   "%store_ln194 = store i32 %n_3, i32 %n" [fmm_hls_greedy_potential.cpp:194->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 95 'store' 'store_ln194' <Predicate = (!icmp_ln192)> <Delay = 1.14>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.body.i.i.i.i.i" [fmm_hls_greedy_potential.cpp:115->fmm_hls_greedy_potential.cpp:195->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 96 'br' 'br_ln115' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln197 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %s_16_out, i32 %s_5" [fmm_hls_greedy_potential.cpp:197->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:233->fmm_hls_greedy_potential.cpp:261]   --->   Operation 97 'write' 'write_ln197' <Predicate = (icmp_ln192)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 1.14>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln192_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_non_t]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln191_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln117_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s_16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca        ) [ 01111]
p                     (alloca        ) [ 01111]
c                     (alloca        ) [ 01100]
s                     (alloca        ) [ 01111]
j_2                   (alloca        ) [ 01100]
indvar_flatten18      (alloca        ) [ 01100]
mul_ln117_2_read      (read          ) [ 01110]
mul_ln191_1_read      (read          ) [ 01100]
cols_non_t_read       (read          ) [ 01100]
s_11_read             (read          ) [ 00000]
zext_ln192_3_read     (read          ) [ 00000]
zext_ln192_3_cast     (zext          ) [ 00000]
store_ln0             (store         ) [ 00000]
store_ln111           (store         ) [ 00000]
store_ln190           (store         ) [ 00000]
store_ln115           (store         ) [ 00000]
store_ln194           (store         ) [ 00000]
store_ln194           (store         ) [ 00000]
br_ln0                (br            ) [ 00000]
c_2                   (load          ) [ 00000]
indvar_flatten18_load (load          ) [ 00000]
zext_ln115            (zext          ) [ 00000]
icmp_ln115            (icmp          ) [ 01011]
icmp_ln192            (icmp          ) [ 01111]
add_ln192             (add           ) [ 00000]
br_ln192              (br            ) [ 00000]
j_2_load              (load          ) [ 00000]
add_ln192_1           (add           ) [ 00000]
select_ln193          (select        ) [ 00000]
select_ln192          (select        ) [ 00000]
trunc_ln119           (trunc         ) [ 01010]
trunc_ln119_1         (trunc         ) [ 01010]
trunc_ln117           (trunc         ) [ 01010]
add_ln115             (add           ) [ 00000]
store_ln192           (store         ) [ 00000]
store_ln111           (store         ) [ 00000]
store_ln115           (store         ) [ 00000]
p_shl                 (bitconcatenate) [ 00000]
p_shl3                (bitconcatenate) [ 00000]
add_ln119             (add           ) [ 00000]
add_ln117             (add           ) [ 00000]
zext_ln117            (zext          ) [ 00000]
M_e_addr              (getelementptr ) [ 01001]
add_ln119_1           (add           ) [ 00000]
zext_ln119            (zext          ) [ 00000]
M_e_addr_1            (getelementptr ) [ 01001]
n_1                   (load          ) [ 00000]
p_1                   (load          ) [ 00000]
s_1                   (load          ) [ 00000]
specpipeline_ln193    (specpipeline  ) [ 00000]
tmp                   (partselect    ) [ 00000]
icmp_ln196            (icmp          ) [ 00000]
add_ln196             (add           ) [ 00000]
s_2                   (add           ) [ 00000]
s_3                   (select        ) [ 00000]
tmp_2                 (partselect    ) [ 00000]
icmp_ln197            (icmp          ) [ 00000]
add_ln197             (add           ) [ 00000]
s_4                   (add           ) [ 00000]
s_5                   (select        ) [ 00000]
specpipeline_ln193    (specpipeline  ) [ 00000]
specloopname_ln0      (specloopname  ) [ 00000]
select_ln193_1        (select        ) [ 00000]
select_ln193_2        (select        ) [ 00000]
specpipeline_ln193    (specpipeline  ) [ 00000]
select_ln192_1        (select        ) [ 00000]
specpipeline_ln116    (specpipeline  ) [ 00000]
e1                    (load          ) [ 00000]
icmp_ln118            (icmp          ) [ 00000]
e2                    (load          ) [ 00000]
icmp_ln120            (icmp          ) [ 00000]
icmp_ln121            (icmp          ) [ 00000]
p_2                   (add           ) [ 00000]
sext_ln122            (sext          ) [ 00000]
sub_ln122             (sub           ) [ 00000]
sext_ln122_1          (sext          ) [ 00000]
icmp_ln122            (icmp          ) [ 00000]
add_ln122             (add           ) [ 00000]
n_2                   (select        ) [ 00000]
or_ln120              (or            ) [ 00000]
or_ln121              (or            ) [ 00000]
n_3                   (select        ) [ 00000]
xor_ln121             (xor           ) [ 00000]
or_ln121_1            (or            ) [ 00000]
p_3                   (select        ) [ 00000]
store_ln190           (store         ) [ 00000]
store_ln194           (store         ) [ 00000]
store_ln194           (store         ) [ 00000]
br_ln115              (br            ) [ 00000]
write_ln197           (write         ) [ 00000]
ret_ln0               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln192_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln192_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols_non_t">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_non_t"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln191_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln191_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln117_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln117_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_16_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_16_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i95"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i11.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_192_2_VITIS_LOOP_115_1_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="n_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten18_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten18/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mul_ln117_2_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="17" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln117_2_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mul_ln191_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="95" slack="0"/>
<pin id="98" dir="0" index="1" bw="95" slack="0"/>
<pin id="99" dir="1" index="2" bw="95" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln191_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cols_non_t_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_non_t_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="s_11_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_11_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln192_3_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="0" index="1" bw="31" slack="0"/>
<pin id="117" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln192_3_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln197_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln197/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="M_e_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="17" slack="0"/>
<pin id="131" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="M_e_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="17" slack="0"/>
<pin id="138" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="17" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
<pin id="149" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e1/3 e2/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln192_3_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_3_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="95" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln111_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln190_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln115_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="31" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln194_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln194_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="c_2_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="1"/>
<pin id="188" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvar_flatten18_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="95" slack="1"/>
<pin id="191" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten18_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln115_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln115_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln192_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="95" slack="0"/>
<pin id="203" dir="0" index="1" bw="95" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln192_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="95" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_2_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln192_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln193_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="31" slack="0"/>
<pin id="224" dir="0" index="2" bw="31" slack="0"/>
<pin id="225" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln193/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln192_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="64" slack="0"/>
<pin id="233" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln192/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln119_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln119_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln117_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="0"/>
<pin id="247" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln115_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln192_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="95" slack="0"/>
<pin id="257" dir="0" index="1" bw="95" slack="1"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln111_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="1"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln115_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="0" index="1" bw="31" slack="1"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_shl_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="0" index="1" bw="9" slack="1"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_shl3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="17" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="1"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln119_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="0"/>
<pin id="286" dir="0" index="1" bw="17" slack="0"/>
<pin id="287" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln117_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="17" slack="2"/>
<pin id="292" dir="0" index="1" bw="17" slack="1"/>
<pin id="293" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln117_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln119_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="17" slack="0"/>
<pin id="301" dir="0" index="1" bw="17" slack="1"/>
<pin id="302" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln119_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="n_1_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="3"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_1_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="3"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="s_1_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="3"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln196_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="31" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln196_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="s_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_2/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="s_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_3/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln197_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="0" index="1" bw="31" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln197_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="s_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="s_4/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="s_5_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_5/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln193_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="2"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln193_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln193_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="2"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln193_2/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln192_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="2"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln192_1/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln118_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln120_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln121_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln122_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sub_ln122_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln122/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln122_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln122_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="33" slack="0"/>
<pin id="452" dir="0" index="1" bw="33" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln122_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="n_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_2/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln120_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln121_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="n_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="32" slack="0"/>
<pin id="486" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_3/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln121_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln121_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln121_1/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="32" slack="0"/>
<pin id="506" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_3/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln190_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="3"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln194_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="3"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln194_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="3"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/4 "/>
</bind>
</comp>

<comp id="525" class="1005" name="n_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="539" class="1005" name="c_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="31" slack="0"/>
<pin id="541" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="546" class="1005" name="s_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="553" class="1005" name="j_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="560" class="1005" name="indvar_flatten18_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="95" slack="0"/>
<pin id="562" dir="1" index="1" bw="95" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten18 "/>
</bind>
</comp>

<comp id="567" class="1005" name="mul_ln117_2_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="17" slack="2"/>
<pin id="569" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln117_2_read "/>
</bind>
</comp>

<comp id="572" class="1005" name="mul_ln191_1_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="95" slack="1"/>
<pin id="574" dir="1" index="1" bw="95" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln191_1_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="cols_non_t_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_non_t_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln115_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="2"/>
<pin id="584" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln192_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln192 "/>
</bind>
</comp>

<comp id="593" class="1005" name="trunc_ln119_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="1"/>
<pin id="595" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln119 "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln119_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="1"/>
<pin id="600" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln119_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="trunc_ln117_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="17" slack="1"/>
<pin id="605" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln117 "/>
</bind>
</comp>

<comp id="609" class="1005" name="M_e_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="17" slack="1"/>
<pin id="611" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="M_e_addr_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="17" slack="1"/>
<pin id="616" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="127" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="155"><net_src comp="114" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="108" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="189" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="189" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="196" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="186" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="196" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="212" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="215" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="229" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="221" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="221" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="206" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="229" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="249" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="270" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="297"><net_src comp="290" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="303"><net_src comp="284" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="312" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="26" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="312" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="54" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="315" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="328" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="315" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="309" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="368"><net_src comp="354" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="346" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="309" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="364" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="346" pin="3"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="382" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="396"><net_src comp="312" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="309" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="28" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="315" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="382" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="141" pin="7"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="141" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="141" pin="7"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="141" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="391" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="14" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="141" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="141" pin="7"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="440" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="398" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="14" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="450" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="398" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="412" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="418" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="424" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="398" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="462" pin="3"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="424" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="62" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="470" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="391" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="430" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="405" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="502" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="482" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="66" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="531"><net_src comp="525" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="535"><net_src comp="70" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="542"><net_src comp="74" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="549"><net_src comp="78" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="556"><net_src comp="82" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="563"><net_src comp="86" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="566"><net_src comp="560" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="570"><net_src comp="90" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="575"><net_src comp="96" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="580"><net_src comp="102" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="585"><net_src comp="196" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="592"><net_src comp="201" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="237" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="601"><net_src comp="241" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="606"><net_src comp="245" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="612"><net_src comp="127" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="617"><net_src comp="134" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {}
	Port: s_16_out | {4 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 : zext_ln192_3 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 : s_11 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 : cols_non_t | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 : mul_ln191_1 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 : mul_ln117_2 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16 : M_e | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln111 : 1
		store_ln115 : 1
		store_ln194 : 1
		store_ln194 : 1
	State 2
		zext_ln115 : 1
		icmp_ln115 : 2
		icmp_ln192 : 1
		add_ln192 : 1
		br_ln192 : 2
		add_ln192_1 : 1
		select_ln193 : 3
		select_ln192 : 3
		trunc_ln119 : 4
		trunc_ln119_1 : 4
		trunc_ln117 : 4
		add_ln115 : 4
		store_ln192 : 2
		store_ln111 : 4
		store_ln115 : 5
	State 3
		add_ln119 : 1
		zext_ln117 : 1
		M_e_addr : 2
		add_ln119_1 : 2
		zext_ln119 : 3
		M_e_addr_1 : 4
		e1 : 3
		e2 : 5
	State 4
		tmp : 1
		icmp_ln196 : 2
		add_ln196 : 1
		s_2 : 2
		s_3 : 3
		tmp_2 : 1
		icmp_ln197 : 2
		add_ln197 : 4
		s_4 : 5
		s_5 : 6
		select_ln193_1 : 1
		select_ln193_2 : 1
		select_ln192_1 : 7
		icmp_ln118 : 1
		icmp_ln120 : 1
		icmp_ln121 : 1
		p_2 : 2
		sext_ln122 : 1
		sub_ln122 : 2
		sext_ln122_1 : 1
		icmp_ln122 : 3
		add_ln122 : 2
		n_2 : 4
		or_ln120 : 2
		or_ln121 : 2
		n_3 : 5
		xor_ln121 : 2
		or_ln121_1 : 2
		p_3 : 2
		store_ln190 : 8
		store_ln194 : 3
		store_ln194 : 6
		write_ln197 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln192_fu_206       |    0    |   102   |
|          |       add_ln192_1_fu_215      |    0    |    71   |
|          |        add_ln115_fu_249       |    0    |    38   |
|          |        add_ln119_fu_284       |    0    |    17   |
|          |        add_ln117_fu_290       |    0    |    24   |
|    add   |       add_ln119_1_fu_299      |    0    |    17   |
|          |        add_ln196_fu_334       |    0    |    32   |
|          |           s_2_fu_340          |    0    |    32   |
|          |        add_ln197_fu_370       |    0    |    32   |
|          |           s_4_fu_376          |    0    |    32   |
|          |           p_2_fu_430          |    0    |    39   |
|          |        add_ln122_fu_456       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln115_fu_196       |    0    |    39   |
|          |       icmp_ln192_fu_201       |    0    |   102   |
|          |       icmp_ln196_fu_328       |    0    |    38   |
|   icmp   |       icmp_ln197_fu_364       |    0    |    38   |
|          |       icmp_ln118_fu_412       |    0    |    39   |
|          |       icmp_ln120_fu_418       |    0    |    39   |
|          |       icmp_ln121_fu_424       |    0    |    39   |
|          |       icmp_ln122_fu_450       |    0    |    40   |
|----------|-------------------------------|---------|---------|
|          |      select_ln193_fu_221      |    0    |    31   |
|          |      select_ln192_fu_229      |    0    |    64   |
|          |           s_3_fu_346          |    0    |    32   |
|          |           s_5_fu_382          |    0    |    32   |
|  select  |     select_ln193_1_fu_391     |    0    |    32   |
|          |     select_ln193_2_fu_398     |    0    |    32   |
|          |     select_ln192_1_fu_405     |    0    |    32   |
|          |           n_2_fu_462          |    0    |    32   |
|          |           n_3_fu_482          |    0    |    32   |
|          |           p_3_fu_502          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln122_fu_440       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |        or_ln120_fu_470        |    0    |    2    |
|    or    |        or_ln121_fu_476        |    0    |    2    |
|          |       or_ln121_1_fu_496       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln121_fu_490       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |  mul_ln117_2_read_read_fu_90  |    0    |    0    |
|          |  mul_ln191_1_read_read_fu_96  |    0    |    0    |
|   read   |  cols_non_t_read_read_fu_102  |    0    |    0    |
|          |     s_11_read_read_fu_108     |    0    |    0    |
|          | zext_ln192_3_read_read_fu_114 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln197_write_fu_120   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln192_3_cast_fu_152   |    0    |    0    |
|   zext   |       zext_ln115_fu_192       |    0    |    0    |
|          |       zext_ln117_fu_294       |    0    |    0    |
|          |       zext_ln119_fu_304       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln119_fu_237      |    0    |    0    |
|   trunc  |      trunc_ln119_1_fu_241     |    0    |    0    |
|          |       trunc_ln117_fu_245      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          p_shl_fu_270         |    0    |    0    |
|          |         p_shl3_fu_277         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|           tmp_fu_318          |    0    |    0    |
|          |          tmp_2_fu_354         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln122_fu_436       |    0    |    0    |
|          |      sext_ln122_1_fu_446      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1247  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   M_e_addr_1_reg_614   |   17   |
|    M_e_addr_reg_609    |   17   |
|        c_reg_539       |   31   |
| cols_non_t_read_reg_577|   32   |
|   icmp_ln115_reg_582   |    1   |
|   icmp_ln192_reg_589   |    1   |
|indvar_flatten18_reg_560|   95   |
|       j_2_reg_553      |   64   |
|mul_ln117_2_read_reg_567|   17   |
|mul_ln191_1_read_reg_572|   95   |
|        n_reg_525       |   32   |
|        p_reg_532       |   32   |
|        s_reg_546       |   32   |
|   trunc_ln117_reg_603  |   17   |
|  trunc_ln119_1_reg_598 |   11   |
|   trunc_ln119_reg_593  |    9   |
+------------------------+--------+
|          Total         |   503  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_141 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   34   ||  2.292  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1247  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   18   |
|  Register |    -   |   503  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   503  |  1265  |
+-----------+--------+--------+--------+
