# üîê RSA Encryption System on ZYNQ FPGA

<div align="center">

![Platform](https://img.shields.io/badge/Platform-Xilinx%20ZYNQ-orange?style=for-the-badge&logo=xilinx)
![Language](https://img.shields.io/badge/Language-Verilog%20%7C%20C-blue?style=for-the-badge&logo=c)
![Crypto](https://img.shields.io/badge/Algorithm-RSA-red?style=for-the-badge&logo=lock)
![Status](https://img.shields.io/badge/Status-Complete-brightgreen?style=for-the-badge)

**A hardware-software co-design implementation of RSA encryption and decryption on the Xilinx ZYNQ platform**

*Verilog and FPGA Workshop ‚Äî Project 3*

**Student:** ABABAKER NAZAR ABDELHAMID OSMAN &nbsp;|&nbsp; **Matric No:** A23KE0001

</div>

---

## üìñ Table of Contents

- [Overview](#-overview)
- [System Architecture](#-system-architecture)
- [RSA Parameters](#-rsa-parameters)
- [State Machine](#-state-machine)
- [Hardware Interface](#-hardware-interface)
- [Code Structure](#-code-structure)
- [Results & Demo](#-results--demo)
- [Build Instructions](#-build-instructions)
- [Project Files](#-project-files)

---

## üåü Overview

This project implements a **real-time RSA cryptographic system** on the Xilinx ZYNQ SoC, combining the power of FPGA logic with embedded ARM processing. Users can encrypt and decrypt integer messages using physical switches and a push button ‚Äî no keyboard required.

### ‚ú® Key Features

| Feature | Detail |
|--------|--------|
| üîÅ **Dual-mode operation** | Toggle between Encrypt and Decrypt via push button |
| üéõÔ∏è **Hardware input** | Message provided via onboard switches |
| üí° **LED output** | Encrypted/decrypted result shown on LEDs |
| ‚ö° **FPGA + ARM** | FPGA handles I/O state machine; ZYNQ ARM runs RSA math |
| üî¢ **RSA algorithm** | Modular exponentiation (square-and-multiply) |

---

## üèóÔ∏è System Architecture

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ                        ZYNQ SoC                             ‚îÇ
‚îÇ                                                             ‚îÇ
‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    AXI Bus    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ
‚îÇ  ‚îÇ              ‚îÇ‚óÑ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ                        ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ  FPGA (PL)   ‚îÇ               ‚îÇ   ARM Cortex-A9 (PS)   ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ              ‚îÇ               ‚îÇ                        ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ GPIO ctrl ‚îÇ               ‚îÇ  ‚Ä¢ mod_exp() function  ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ State FSM ‚îÇ               ‚îÇ  ‚Ä¢ RSA calculation     ‚îÇ  ‚îÇ
‚îÇ  ‚îÇ  ‚Ä¢ LED driver‚îÇ               ‚îÇ  ‚Ä¢ XGpio interface     ‚îÇ  ‚îÇ
‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò               ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ
‚îÇ         ‚îÇ                                   ‚îÇ               ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
          ‚îÇ                                   ‚îÇ
    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                       ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
    ‚îÇ Switches  ‚îÇ                       ‚îÇ    LEDs    ‚îÇ
    ‚îÇ (Input)   ‚îÇ                       ‚îÇ  (Output)  ‚îÇ
    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                       ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
          ‚îÇ
    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
    ‚îÇ Push Button‚îÇ
    ‚îÇ (Mode Ctrl)‚îÇ
    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

## üî¢ RSA Parameters

This project uses a **simplified RSA scheme** for demonstration purposes:

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ           RSA Configuration              ‚îÇ
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ  Modulus (N)         ‚îÇ        15         ‚îÇ
‚îÇ  Encryption Exp (e)  ‚îÇ         7         ‚îÇ
‚îÇ  Decryption Exp (d)  ‚îÇ         3         ‚îÇ
‚îÇ  Key relationship    ‚îÇ  e¬∑d ‚â° 1 (mod œÜN) ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

> **Modular Exponentiation:** `result = base^exponent mod N`
> 
> Uses the efficient **square-and-multiply** algorithm with O(log n) complexity.

### Algorithm (C)

```c
int mod_exp(int base, int exponent, int mod) {
    int result = 1;
    base = base % mod;
    while (exponent > 0) {
        if (exponent % 2 == 1)
            result = (result * base) % mod;
        exponent = exponent >> 1;
        base = (base * base) % mod;
    }
    return result;
}
```

---

## üîÑ State Machine

The push button cycles the system through **3 states**:

```
         ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
         ‚îÇ                                 ‚îÇ
         ‚ñº           BTN press             ‚îÇ
    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫ ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
    ‚îÇ STATE 0 ‚îÇ                    ‚îÇ    STATE 1    ‚îÇ
    ‚îÇ   IDLE  ‚îÇ                    ‚îÇ    ENCRYPT    ‚îÇ
    ‚îÇ (No op) ‚îÇ ‚óÑ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ ‚îÇ  cipher = m^7 ‚îÇ
    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    BTN press x2    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚ñ≤                                 ‚îÇ
         ‚îÇ                        BTN press‚îÇ
         ‚îÇ                                 ‚ñº
         ‚îÇ                        ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
         ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ  ‚îÇ    STATE 2    ‚îÇ
              BTN press           ‚îÇ    DECRYPT    ‚îÇ
                                  ‚îÇ  plain = c^3  ‚îÇ
                                  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

| State | Value | Action | LED Display |
|-------|-------|--------|-------------|
| **IDLE** | `0` | Wait for input | ‚Äî |
| **ENCRYPT** | `1` | `m^7 mod 15` | Ciphertext |
| **DECRYPT** | `2` | `c^3 mod 15` | Plaintext |

---

## üéõÔ∏è Hardware Interface

### Inputs

| Component | Role |
|-----------|------|
| **Switches [3:0]** | Input message (integer value) |
| **Push Button** | Toggle operation mode |

### Outputs

| Component | Role |
|-----------|------|
| **LEDs [3:0]** | Display encrypted or decrypted result |

### GPIO Configuration (Vitis/ZYNQ)

```c
XGpio_SetDataDirection(&gpio, BTN_CHANNEL, 0xFF);  // Buttons ‚Üí INPUT
XGpio_SetDataDirection(&gpio, LED_CHANNEL, 0x00);  // LEDs    ‚Üí OUTPUT
```

---

## üóÇÔ∏è Code Structure

```
project3-rsa-zynq/
‚îÇ
‚îú‚îÄ‚îÄ üìÑ rsa_c_code.c          # Pure C RSA ‚Äî standalone test (no hardware)
‚îú‚îÄ‚îÄ üìÑ rsa_zynq.c            # ZYNQ embedded C ‚Äî runs on ARM core
‚îú‚îÄ‚îÄ üìÑ top.v                 # Top-level Verilog (FPGA fabric)
‚îú‚îÄ‚îÄ üìÑ cons.xdc              # ZYNQ constraint file (pin mapping)
‚îÇ
‚îú‚îÄ‚îÄ üìÅ block_design/
‚îÇ   ‚îî‚îÄ‚îÄ design_1.bd          # Vivado block design (AXI + GPIO + ZYNQ PS)
‚îÇ
‚îî‚îÄ‚îÄ üìÑ README.md             # This file
```

---

## ‚úÖ Results & Demo

### Test Case 1 ‚Äî Encrypt message `9`

```
Input:    9
Operation: 9^7 mod 15
Result:   ‚úÖ Encrypted = 9
```

### Test Case 2 ‚Äî Decrypt message `2`

```
Input:    2
Operation: 2^3 mod 15
Result:   ‚úÖ Decrypted = 8
```

### Test Case 3 ‚Äî Encrypt message `3`

```
Input:    3
Operation: 3^7 mod 15
Result:   ‚úÖ Encrypted = 12
```

> All results verified using both the standalone C program and the online [Omni RSA Calculator](https://www.omnicalculator.com/math/rsa).

---

## üî® Build Instructions

### Prerequisites

- Xilinx **Vivado 2024.1** (or compatible)
- Xilinx **Vitis 2024.1**
- ZYNQ-7000 development board (e.g., Zybo Z7, ZedBoard)

### Steps

**1. Create the Block Design in Vivado**
```
Open Vivado ‚Üí New Project ‚Üí Add design_1.bd
Run Block Automation ‚Üí Validate Design ‚Üí Generate Bitstream
Export Hardware (.xsa) including bitstream
```

**2. Build the Software in Vitis**
```
Open Vitis ‚Üí Create Platform Project (import .xsa)
Create Application Project ‚Üí Add rsa_zynq.c
Build Project ‚Üí Launch on Hardware
```

**3. Program the FPGA**
```
Program Device with generated bitstream
Run the ARM application via JTAG/UART
Use switches to input message ‚Üí push button to encrypt/decrypt ‚Üí read LEDs
```

---

## üìÅ Project Files

üîó **Full project available here:**

> [Google Drive ‚Äî Project 3 Files](https://drive.google.com/drive/folders/1WISE3SZAgxaMWay2oY_0_SWD09AhqkLN?usp=sharing)

---

## üìö Concepts Demonstrated

- ‚úÖ FPGA finite state machine design
- ‚úÖ Hardware-software co-design on ZYNQ SoC
- ‚úÖ AXI GPIO IP integration in Vivado block design
- ‚úÖ RSA modular exponentiation in embedded C
- ‚úÖ Real-time I/O using physical switches, buttons, and LEDs
- ‚úÖ Vitis embedded software development flow

---

<div align="center">

*Verilog & FPGA Workshop ‚Äî Project 3 | Universiti Malaysia Perlis*

</div>
