#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 18 20:59:15 2019
# Process ID: 13828
# Current directory: C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1
# Command line: vivado.exe -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1/top_level.vdi
# Journal file: C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace

*** Halting run - EA reset detected ***



    while executing
"start_step init_design"
    (file "top_level.tcl" line 66)
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 20:59:22 2019...
#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 18 21:17:13 2019
# Process ID: 7044
# Current directory: C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1
# Command line: vivado.exe -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file: C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1/top_level.vdi
# Journal file: C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 406.137 ; gain = 44.273
Command: link_design -top top_level -part xczu29dr-ffvf1760-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_2/top_level_clk_wiz_2.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/top_level_microblaze_mcs_0_2.dcp' for cell 'microblaze_mcs_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_util_vector_logic_0_3/top_level_util_vector_logic_0_3.dcp' for cell 'not_0'
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/top_level_microblaze_mcs_0_2_board.xdc] for cell 'microblaze_mcs_0/inst'
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/top_level_microblaze_mcs_0_2_board.xdc] for cell 'microblaze_mcs_0/inst'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_0/bd_c570_microblaze_I_0.xdc] for cell 'microblaze_mcs_0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_0/bd_c570_microblaze_I_0.xdc] for cell 'microblaze_mcs_0/inst/microblaze_I/U0'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_1/bd_c570_rst_0_0_board.xdc] for cell 'microblaze_mcs_0/inst/rst_0/U0'
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_1/bd_c570_rst_0_0_board.xdc] for cell 'microblaze_mcs_0/inst/rst_0/U0'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_1/bd_c570_rst_0_0.xdc] for cell 'microblaze_mcs_0/inst/rst_0/U0'
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_1/bd_c570_rst_0_0.xdc] for cell 'microblaze_mcs_0/inst/rst_0/U0'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_2/bd_c570_ilmb_0.xdc] for cell 'microblaze_mcs_0/inst/ilmb/U0'
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_2/bd_c570_ilmb_0.xdc] for cell 'microblaze_mcs_0/inst/ilmb/U0'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_3/bd_c570_dlmb_0.xdc] for cell 'microblaze_mcs_0/inst/dlmb/U0'
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_3/bd_c570_dlmb_0.xdc] for cell 'microblaze_mcs_0/inst/dlmb/U0'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_7/bd_c570_mdm_0_0.xdc] for cell 'microblaze_mcs_0/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_7/bd_c570_mdm_0_0.xdc:51]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2008.684 ; gain = 512.070
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_7/bd_c570_mdm_0_0.xdc] for cell 'microblaze_mcs_0/inst/mdm_0/U0'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_9/bd_c570_iomodule_0_0_board.xdc] for cell 'microblaze_mcs_0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_2/bd_0/ip/ip_9/bd_c570_iomodule_0_0_board.xdc] for cell 'microblaze_mcs_0/inst/iomodule_0/U0'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_2/top_level_clk_wiz_2_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_2/top_level_clk_wiz_2_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_2/top_level_clk_wiz_2.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_2/top_level_clk_wiz_2.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_2/top_level_clk_wiz_2.xdc:57]
Finished Parsing XDC File [c:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/sources_1/bd/top_level/ip/top_level_clk_wiz_2/top_level_clk_wiz_2.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/constrs_1/new/el_des.xdc]
Finished Parsing XDC File [C:/fpga_projects/board_microblaze_test/board_microblaze_test.srcs/constrs_1/new/el_des.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_level'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2008.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2008.684 ; gain = 1602.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2008.684 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 211e4ba0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2031.539 ; gain = 22.855

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22005afb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 2186.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 154 cells and removed 190 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fd71842b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.905 . Memory (MB): peak = 2186.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 44 cells and removed 99 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2045c4a7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 600 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2045c4a7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.074 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2045c4a7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14419a4c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.074 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             154  |             190  |                                              1  |
|  Constant propagation         |              44  |              99  |                                              0  |
|  Sweep                        |               1  |             600  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2186.074 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 28a1678d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.074 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.360 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 28a1678d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 4241.281 ; gain = 0.000
Ending Power Optimization Task | Checksum: 28a1678d4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 4241.281 ; gain = 2055.207

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28a1678d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4241.281 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4241.281 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 28a1678d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 4241.281 ; gain = 2232.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.466 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1/top_level_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c9e484a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 4241.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2f87f37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 187c8c67f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 187c8c67f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 187c8c67f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 129a03c0e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4241.281 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14f75ef4c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1eb08f4b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1eb08f4b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 217965c98

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15b8eb594

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1433678ce

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1b657c707

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 130d3ddbd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 14e37e5f4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 166dcced8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 111b9d55b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1af05fa8a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1af05fa8a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a144ae2f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a144ae2f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.612. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 188d27b40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 188d27b40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 188d27b40

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 4241.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2004b6cf3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2ae94e22c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ae94e22c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 4241.281 ; gain = 0.000
Ending Placer Task | Checksum: 1d71be267

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 4241.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1/top_level_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 4241.281 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8540653a ConstDB: 0 ShapeSum: da628b7a RouteDB: 7778f1b3

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1750cd5ad

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4241.281 ; gain = 0.000
Post Restoration Checksum: NetGraph: b419714f NumContArr: 9de52e3c Constraints: 7c94d988 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ce937913

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ce937913

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ce937913

Time (s): cpu = 00:01:18 ; elapsed = 00:01:03 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 12842aa50

Time (s): cpu = 00:01:20 ; elapsed = 00:01:05 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2c01e9d6b

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.658  | TNS=0.000  | WHS=-0.158 | THS=-6.582 |

Phase 2 Router Initialization | Checksum: 251f655b0

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 4241.281 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00126773 %
  Global Horizontal Routing Utilization  = 0.00118897 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1802
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1391
  Number of Partially Routed Nets     = 411
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2fba823cf

Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 300
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.530  | TNS=0.000  | WHS=-0.466 | THS=-1.376 |

Phase 4.1 Global Iteration 0 | Checksum: 2a45d3161

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2a1e58910

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2a1e58910

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2663a68d2

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.530  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2663a68d2

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2663a68d2

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2663a68d2

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26b548c55

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.530  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2c96443e6

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 4241.281 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2c96443e6

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0877691 %
  Global Horizontal Routing Utilization  = 0.0763581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2b58f436d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2b58f436d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b58f436d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 4241.281 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.530  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2b58f436d

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:33 ; elapsed = 00:01:14 . Memory (MB): peak = 4241.281 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:16 . Memory (MB): peak = 4241.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.293 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1/top_level_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/fpga_projects/board_microblaze_test/board_microblaze_test.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4241.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 21:21:31 2019...
