<profile>

<section name = "Vitis HLS Report for 'MultiSine'" level="0">
<item name = "Date">Sun Dec  7 14:56:52 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">MultiSine</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.932 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">389, 389, 3.890 us, 3.890 us, 385, 385, loop auto-rewind stp (delay=1 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_46_1_VITIS_LOOP_49_2">387, 387, 5, 1, 1, 384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 267, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 338, 255, -</column>
<column name="Memory">6, -, 64, 4, 0</column>
<column name="Multiplexer">-, -, 0, 180, -</column>
<column name="Register">-, -, 252, 32, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">8, 0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 2, 0, 338, 255, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="accumulators_U">accumulators_RAM_AUTO_1R1W, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="sine_lut_U">sine_lut_ROM_AUTO_1R, 6, 0, 0, 0, 4096, 24, 1, 98304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln46_1_fu_323_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln46_2_fu_299_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln46_fu_317_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln49_fu_433_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln51_1_fu_397_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln51_fu_329_p2">+, 0, 0, 16, 9, 6</column>
<column name="sineIdx_1_fu_305_p2">+, 0, 0, 16, 9, 1</column>
<column name="sub_ln49_fu_427_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_condition_118">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_402">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_405">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_287_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln46_fu_335_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln49_fu_311_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="i_fu_271_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln46_2_fu_279_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln48_fu_255_p3">select, 0, 0, 9, 1, 9</column>
<column name="sineIdx_fu_263_p3">select, 0, 0, 9, 1, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_ln4612_fu_104">9, 2, 4, 8</column>
<column name="add_ln46_113_fu_108">9, 2, 9, 18</column>
<column name="add_ln5114_fu_112">9, 2, 9, 18</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln4911_phi_fu_184_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_add_ln4612_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_add_ln46_113_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_add_ln5114_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_i7_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten5_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_indvars_iv78_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_sineIdx6_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_sineIdx_110_load">9, 2, 9, 18</column>
<column name="empty_fu_120">9, 2, 32, 64</column>
<column name="i7_fu_92">9, 2, 4, 8</column>
<column name="indvar_flatten5_fu_84">9, 2, 9, 18</column>
<column name="indvars_iv78_fu_96">9, 2, 9, 18</column>
<column name="sineIdx6_fu_88">9, 2, 9, 18</column>
<column name="sineIdx_110_fu_100">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accumulators_addr_reg_527">3, 0, 3, 0</column>
<column name="accumulators_addr_reg_527_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="accumulators_load19_fu_116">32, 0, 32, 0</column>
<column name="add_ln4612_fu_104">4, 0, 4, 0</column>
<column name="add_ln46_113_fu_108">9, 0, 9, 0</column>
<column name="add_ln5114_fu_112">9, 0, 9, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="empty_fu_120">32, 0, 32, 0</column>
<column name="first_iter_0_reg_523">1, 0, 1, 0</column>
<column name="i7_fu_92">4, 0, 4, 0</column>
<column name="icmp_ln46_reg_543">1, 0, 1, 0</column>
<column name="icmp_ln49_reg_538">1, 0, 1, 0</column>
<column name="icmp_ln49_reg_538_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten5_fu_84">9, 0, 9, 0</column>
<column name="indvars_iv78_fu_96">9, 0, 9, 0</column>
<column name="phaseInc_load_reg_547">32, 0, 32, 0</column>
<column name="select_ln48_reg_518">9, 0, 9, 0</column>
<column name="sineIdx6_fu_88">9, 0, 9, 0</column>
<column name="sineIdx_110_fu_100">9, 0, 9, 0</column>
<column name="select_ln48_reg_518">64, 32, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 12, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 12, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, MultiSine, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, MultiSine, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, MultiSine, return value</column>
</table>
</item>
</section>
</profile>
