head	1.35;
access;
symbols;
locks; strict;
comment	@i@;


1.35
date	2015.02.02.06.56.00;	author komurav1;	state Exp;
branches;
next	1.34;

1.34
date	2015.02.02.06.27.52;	author komurav1;	state Exp;
branches;
next	1.33;

1.33
date	2015.01.31.21.10.53;	author komurav1;	state Exp;
branches;
next	1.32;

1.32
date	2014.12.17.04.46.00;	author komurav1;	state Exp;
branches;
next	1.31;

1.31
date	2014.12.17.04.43.53;	author komurav1;	state Exp;
branches;
next	1.30;

1.30
date	2014.12.10.06.08.51;	author komurav1;	state Exp;
branches;
next	1.29;

1.29
date	2014.09.02.16.09.46;	author komurav1;	state Exp;
branches;
next	1.28;

1.28
date	2014.06.27.03.53.27;	author mdsincl2;	state Exp;
branches;
next	1.27;

1.27
date	2014.04.01.18.51.41;	author sung12;	state Exp;
branches;
next	1.26;

1.26
date	2014.02.17.15.09.11;	author komurav1;	state Exp;
branches;
next	1.25;

1.25
date	2013.06.17.17.53.01;	author mdsincl2;	state Exp;
branches;
next	1.24;

1.24
date	2013.04.17.19.46.15;	author sung12;	state Exp;
branches;
next	1.23;

1.23
date	2013.02.13.20.44.18;	author sung12;	state Exp;
branches;
next	1.22;

1.22
date	2013.02.13.01.34.34;	author sung12;	state Exp;
branches;
next	1.21;

1.21
date	2012.08.07.16.28.34;	author mdsincl2;	state Exp;
branches;
next	1.20;

1.20
date	2012.08.07.16.27.30;	author mdsincl2;	state Exp;
branches;
next	1.19;

1.19
date	2012.05.02.15.58.28;	author mdsincl2;	state Exp;
branches;
next	1.18;

1.18
date	2011.10.19.19.41.09;	author sung12;	state Exp;
branches;
next	1.17;

1.17
date	2011.10.17.19.37.20;	author sung12;	state Exp;
branches;
next	1.16;

1.16
date	2011.09.07.20.42.52;	author komurav1;	state Exp;
branches;
next	1.15;

1.15
date	2011.09.07.15.31.09;	author komurav1;	state Exp;
branches;
next	1.14;

1.14
date	2011.02.03.17.12.35;	author komurav1;	state Exp;
branches;
next	1.13;

1.13
date	2010.12.09.01.50.47;	author bynchoi1;	state Exp;
branches;
next	1.12;

1.12
date	2010.05.17.20.35.40;	author bynchoi1;	state Exp;
branches;
next	1.11;

1.11
date	2010.05.01.19.00.50;	author bynchoi1;	state Exp;
branches;
next	1.10;

1.10
date	2010.04.29.18.28.46;	author bynchoi1;	state Exp;
branches;
next	1.9;

1.9
date	2010.04.29.17.41.39;	author bynchoi1;	state Exp;
branches;
next	1.8;

1.8
date	2010.04.26.20.14.15;	author bynchoi1;	state Exp;
branches;
next	1.7;

1.7
date	2010.04.02.06.51.07;	author komurav1;	state Exp;
branches;
next	1.6;

1.6
date	2010.03.31.06.43.47;	author komurav1;	state Exp;
branches;
next	1.5;

1.5
date	2010.03.01.20.37.41;	author shari2;	state Exp;
branches;
next	1.4;

1.4
date	2010.02.28.21.08.22;	author shari2;	state Exp;
branches;
next	1.3;

1.3
date	2010.01.07.08.58.21;	author komurav1;	state Exp;
branches;
next	1.2;

1.2
date	2009.03.13.16.32.27;	author komurav1;	state Exp;
branches;
next	1.1;

1.1
date	2009.03.13.15.58.15;	author komurav1;	state Exp;
branches;
next	;


desc
@publications page
@


1.35
log
@*** empty log message ***
@
text
@<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
<title>DeNovo: Publications</title>
<link href="style/style1.css" rel="stylesheet" type="text/css" />
<style type="text/css">
.style4 {
	font-size: medium;
}
.projects {
	font-size: medium;
}
.style5 {
	border-left-style: solid;
	border-left-width: 1px;
	border-right: 1px solid #C0C0C0;
	border-top-style: solid;
	border-top-width: 1px;
	border-bottom: 1px solid #C0C0C0;
}
ol {
	padding: 0px;
	margin: 0px;
	list-style-type: none;
	position: absolute;
	display: none;

}
td.projects:hover ol, td.projects.over ol {
	display: block;
}
.style9 {
	text-decoration: none;
}
a.style9:hover{
	opacity: 0.8;
	filter:alpha(opacity=80);
}
.style10 {
	color: #CCCCCC;
}
.style11 {
	color: #FFFFFF;
}
.style12 {
	text-align: left;
}
</style>
</head>

<body>
<table width="100%" border="0" cellspacing="0" cellpadding="0">
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="header_column">
	<table width="100%" border="0" cellspacing="10" cellpadding="0">
      <tr>
        <td class="logo_area" style="font-size: x-large; height: 48px;">
          <a class="style9" href="index.html"><span class="style11"><strong>DeNovo: Rethinking Hardware for Disciplined Parallelism</strong></span></a></td>
        <th class="logo_area" rowspan="3">
          &nbsp;</th>
        <!-- <td width="300"> -->
        <!--   <form id="form1" name="form1" method="post" action=""> -->
		<!--   	Search the website <br /> -->
        <!--     <input name="search_text" type="text" id="search_text" /> -->
        <!--     <input type="submit" name="Submit" value="Search" /> -->
        <!--   </form> -->
        <!-- </td> -->
      </tr>
      <tr>
        <th class="sub_logo_area" style="font-size: 18px">
           <a class="style9" href="http://rsim.cs.uiuc.edu"><span class="style11"><strong>Sarita Adve's Research Group</strong></span></a>
          </th>
          
      </tr>
      <tr>
        <th class="sub_logo_area">
          <a class="style9" href="http://illinois.edu"><span class="style10">University of Illinois at Urbana-Champaign</span></a></th>
      </tr>
    </table></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
	  <td class="horizontal_column">&nbsp;</td>
    <td >
	<table width="100%" border="0" cellpadding="0" cellspacing="0" class="linkcontainer">
        <tr>
          <td class="projects">
          <div class="navigation" style="font-size: medium"> <a href="index.html" class="main_link">
				  Home</a></div>

	  </td>
          <!-- <td><div class="navigation"><a href="#" class="main_link">DeNovo Home</a></div></td> -->
          <td class="style4"><div class="navigation" style="font-size: medium"><a class="main_link" href="people.html">
			  People</a></div></td>
          <td><div class="navigation" style="font-size: medium"><a href="pubs.html" class="main_link">
			  Publications</a></div></td>
          <td><div class="navigation" style="font-size: medium">
			  <a href="funding.html" class="main_link" style="width: 100%">
			  Funding</a></div></td>
          <td><div class="navigation" style="font-size: medium"><a href="http://rsim.cs.uiuc.edu/news.html" class="main_link">News</a></div></td>
      </tr>
      </table>

    </td>
    <td class="horizontal_column">&nbsp;</td>
  </tr>
<!--   <tr> -->
<!--     <td class="shadow_left">&nbsp;</td> -->
<!--     <td class="below_header"> -->
<!-- A large part of the complexity and inefficiency in current hardware concurrency mechanisms arguably arises from a software-oblivious approach to hardware design. The DeNovo project seeks to rethink concurrent hardware from the ground up, given the assumption that most future software will use disciplined concurrency models for better dependability. -->
<!--     </td> -->
<!--     <td class="shadow_right">&nbsp;</td> -->
<!--   </tr> -->
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="main_content_box">
	<table width="100%" cellspacing="0" cellpadding="0" class="style5">
      <tr>
        <td class="body_content" style="font-size: small; text-align: center;" valign="top">
		<p></p>
		<p class="style12"><b>
		<span style="font-size: 18pt; font-family: Arial;">Publications</span></b>
          (<a href="http://rsim.cs.illinois.edu/pubs.html">Group publications</a>)
        </p>
		<ul>
                        <li class="style12" style="">
                        <a href="http://denovo.cs.illinois.edu/Pubs/15-ISPASS.pdf">
                        Eliminating On-Chip Traffic Waste: Are We There Yet?</a>, 
                        Robert Smolinski, Rakesh Komuravelli, Hyojin Sung, and Sarita V. Adve,
                        <i style="">IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS),</i> March 2015. Find an extended version of the paper 
			<a href="http://denovo.cs.illinois.edu/Pubs/15-ISPASS-extended.pdf">here</a>.
                        <br />&nbsp;<br /> </li>
                        <li class="style12" style="">
                        <a href="http://rsim.cs.uiuc.edu/Pubs/Komuravelli_Rakesh_PhDThesis.pdf">
                        Exploiting Software Information for an Efficient Memory Hierarchy</a>, 
                        Rakesh Komuravelli,
                        <i style="">Ph.D. thesis, University of Illinois, Urbana-Champaign,</i> 2014.
                        <br />&nbsp;<br /> </li>

                      <li class="style12" style="">
                      <a href="http://dl.acm.org/citation.cfm?id=2663345">
                      Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>,
                      Rakesh Komuravelli, Sarita V. Adve, and Ching-Tsun Chou,
                      in <i>ACM Transactions on Architecture and Code Optimization (TACO), </i>
                      December 2014. 
                      <br /> <br />
                      </li>
                      <li class="style12" style="">
                      <a href="">
                      DeNovoND: Efficient Hardware for Disciplined Non-Determinism </a>,
                      Hyojin Sung, Rakesh Komuravelli, and Sarita V. Adve, 
                      <i> IEEE Micro</i>, special issue on the Top Picks from
                      the 2013 Computer Architecture Conferences, May - June 2014.
                      (One of twelve papers chosen.)
                      <br /> <br />
                      </li>
                      <li class="style12" style="">
                      <a href="http://denovo.cs.illinois.edu/Pubs/13-ASPLOS-denovond.pdf">
                      DeNovoND: Efficient Hardware Support for Disciplined Non-determinism </a>,
                      Hyojin Sung, Rakesh Komuravelli, and Sarita V. Adve,
                      in the <i>Proceedings of 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </i>
                      March 2013. 
                      <br /> <br />
                      </li>
                        <li class="style12" style="">
                        <a href="http://denovo.cs.illinois.edu/Pubs/12-HotPar-VAdve.pdf">
                        Virtual Instruction Set Computing for Heterogeneous Systems<a/>,
                        Vikram Adve, Sarita Adve, Rakesh Komuravelli,
                        Matthew D. Sinclair, and Prakalp Srivastava,
                        <i>4th USENIX Workshop on Hot Topics in Parallelism
                        (HotPar)</i>, June 2012.
                        <br /><br />
                        </li>
                        <li class="style12" style="">
                        <a href="http://denovo.cs.illinois.edu/Pubs/11-pact-denovo.pdf">
			DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>,
			Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V. Adve, Vikram S. Adve, Nicholas P. Carter, and Ching-Tsun Chou,
                        <i style="">20th International Conference on Parallel Architectures and Compilation Techniques (PACT),</i> 2011, <b style="">Best Paper Award.</b>
                        <br />&nbsp;<br /> </li>

                        <li class="style12" style="">
                        <a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-POPL-2011-Nondet.pdf">
			Safe Nondeterminism in a Deterministic-by-Default Parallel Language</a>,
			R. Bocchino, S. Heumann, N. Honarmand, S. Adve, V. Adve, A. Welc, and T. Shpeisman,
                        <i style="">38th Symposium on Principles of Programming Languages (POPL),</i> 2011.
                        <br />&nbsp;<br /> </li>

                        <li class="style12" style="">
                        <a href="http://denovo.cs.illinois.edu/Pubs/komuravelli.ms.thesis.pdf">
			Verification and Performance of the DeNovo Cache Coherence Protocol</a>,
			Rakesh Komuravelli,
                        <i style="">Master's thesis, University of Illinois, Urbana-Champaign,</i> 2010.
                        <br />&nbsp;<br /> </li>

			<li class="style12" style="">
            <a href="http://denovo.cs.illinois.edu/Pubs/10-hpg-parkd.pdf">
			Parallel SAH k-D Tree Construction</a>,
			Byn Choi, Rakesh Komuravelli, Victor Lu, Hyojin Sung, Robert L. Bocchino, Sarita V. Adve, and John C. Hart,
            <i style="">High Performance Graphics (HPG),</i> 2010.
            <br />&nbsp;<br /> </li>

			<li class="style12" style="">
			<a href="http://denovo.cs.illinois.edu/Pubs/10-hotpar-denovo.pdf">DeNovo: Rethinking Hardware for Disciplined Parallelism</a>, Byn Choi, 
			Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram S. Adve,
		<i style=""> Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://denovo.cs.illinois.edu/Pubs/10-cpc-dpj.pdf">
                        A Language for Deterministic-by-Default Parallel Programming</a>, 
			Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                        Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, 
			Mohsen Vakilian, and Marc Snir, <i style="">15th Workshop 
			on Compilers for Parallel Computing (CPC 2010).</i> 
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://denovo.cs.illinois.edu/Pubs/10-cacm-memory-models.pdf">Memory Models: A Case for Rethinking
Parallel Languages and Hardware</a>, Sarita V. Adve, Hans-J. Boehm, to appear in the
			<i style=""> Communications of the ACM (CACM)</i>.
			<br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf">
			A Type and Effect System for Deterministic Parallel Java</a>, 
			Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                        Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, and 
			Mohsen Vakilian, in the <i>Proceedings of the International Conference on Object-Oriented 
			Programming, Systems, Languages, and Applications (OOPSLA),</i> 2009. <br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://denovo.cs.illinois.edu/Pubs/hotpar2009.pdf">
			Parallel Programming Must Be Deterministic By Default</a>, 
			Robert Bocchino, Vikram S. Adve, Sarita V. Adve, and Marc Snir, <i style="">
			First USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 
			2009. <br /><br />
			</li>
			<li class="style12" style="">
			<a href="http://www.upcrc.illinois.edu/whitepaper.php">
			Parallel Computing Research at Illinois: The UPCRC Agenda</a>, 
			Sarita V. Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, 
			Maria J. Garzaran, John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, 
			Laxmikant V. Kale, Rakesh Kumar, Darko Marinov, Klara Nahrstedt, 
			David Padua, Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, 
			Dan Roth, Marc Snir, Josep Torrellas, and Craig Zilles, 
			Nov 2008.
			<br /><br />
			</li>
		
		</ul>
			
			
			
		<p class="style12"><b>
		<span style="font-size: 18pt; font-family: Arial;">Talks</span></b></p>
		<ul>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/15-rakesh-hipeac.pptx">
                    Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>, High Performance and Embedded Architecture and Compilation, January 2015.
                  </li>

      <li class="style12" style="margin-bottom: 12pt;">
        <a href="http://rsim.cs.uiuc.edu/Talks/14-wisconsin.pptx">
        DeNovo: A Software Driven Rethinking of the Memory Hierarchy</a>, 
        University of Wisconsin-Madison, February 2014.
      </li>
      <li class="style12" style="margin-bottom: 12pt;">
         Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
         at Qualcomm Research, September 2013.
      </li>
      <li class="style12" style="margin-bottom: 12pt;">
        Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
        at Qualcomm Research, May 2013.
      </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/13-denovond-asplos.pptx">
			DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism</a>, 
			in ASPLOS 2013, March 2013. </li>
      <li class="style12" style="margin-bottom: 12pt;">
        <a href="http://rsim.cs.uiuc.edu/Talks/13-wodet.pptx">
          The Imperative of Disciplined Parallelism: A Hardware Architect's Perspective</a>. 
          Keynote at the 4th Workshop on Determinism and Correctness in Parallel Programming (WoDet), held with ASPLOS'13, March 2013.
      </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/11-denovo-pact.pptx">
			DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>, 
			in the best paper session of PACT 2011, October 2011. </li>
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-seminar.pptx">
			DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>, 
			in the "UPCRC Seminar", sponsored by Intel and Microsoft, December 2010. </li>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-summit.pptx">
			DeNovo: Rethinking Hardware for Disciplined Parallelism</a>, 
			in the "UPCRC Illinois Summit", sponsored by Intel and Microsoft, March 2010. </li>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-acar.pptx">
			Rethinking Hardware and Software for Disciplined Parallelism</a>, 
			in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, Feb 2010. </li>

			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-MI-denovo.pptx">
			Memory Models: A Case for Rethinking Parallel Languages and Hardware</a>, 
			a distinguished lecture by Sarita Adve at University of Michigan, Feb 2010. </li>
			
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/09-podc-spaa-memory-models.ppt">
			Memory Models: A Case for Rethinking Parallel Languages and Hardware</a>, 
			keynote talk at a plenary session of PODC and SPAA, Aug 2009. </li>
			


		</ul>
		<p class="style12">&nbsp;<br /><br /></p>
		  </td>
      </tr>
    </table></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="middle_spacer"><div class="bottom_content"></div></td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
  <tr>
    <td class="shadow_left">&nbsp;</td>
    <td class="bottom_link_container">
      <p>
      </p>
      <p>
        <!-- All Right Reserved &copy; 2006 by bprizze<br /> -->
        <!-- http://heartlessg.4uhost.info Web Master -->
      </p>
      <p/>
    </td>
    <td class="shadow_right">&nbsp;</td>
  </tr>
</table>
</body>
</html>
@


1.34
log
@ispass
@
text
@d259 5
@


1.33
log
@ispass paper
@
text
@d129 1
a129 1
                        <a href="http://denovo.cs.illinois.edu/Pubs/15-ISPASS-extended.pdf">
d132 2
a133 1
                        <i style="">IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS),</i> March 2015.
@


1.32
log
@space
@
text
@d129 6
@


1.31
log
@link to Rakesh's taco pape
@
text
@d136 2
a137 2
                      <a hrec="http://dl.acm.org/citation.cfm?id=2663345">
                      Revisiting the Complexity of Hardware Cache Coherence and Some Implications </a>,
@


1.30
log
@rakesh thesis
@
text
@d136 1
a136 1
                      <a>
d139 1
a139 1
                      To appear in <i>ACM Transactions on Architecture and Code Optimization (TACO), </i>
@


1.29
log
@taco paper on denovo website
@
text
@d128 7
@


1.28
log
@Updated talks with Sarita Wisconsin and WoDet slides
@
text
@d129 8
d138 1
a138 1
                      DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism </a>,
d140 1
a140 1
                      To appear in <i> IEEE Micro</i>, special issue on the Top Picks from
@


1.27
log
@*** empty log message ***
@
text
@d238 9
d254 5
@


1.26
log
@adding micro top picks msg
@
text
@d129 9
d140 1
a140 1
                      Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve,
d142 1
a142 1
                      March 2013, <b style="">Selected for IEEE Micro Top picks.</b>
@


1.25
log
@Added Qualcomm Hetero talk.
@
text
@d133 1
a133 1
                      March 2013.
@


1.24
log
@*** empty log message ***
@
text
@d228 4
@


1.23
log
@*** empty log message ***
@
text
@d228 4
a231 1

@


1.22
log
@*** empty log message ***
@
text
@d132 1
a132 1
                      <i> 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </i>
@


1.21
log
@Fixed text on DeNovo webpage for 2012 HotPar VISC paper.
@
text
@d128 8
@


1.20
log
@Added PDF for 2012 HotPar VISC paper to DeNovo publications page.
@
text
@d133 1
a133 1
                        to appear in <i>4th USENIX Workshop on Hot Topics in Parallelism
@


1.19
log
@Added VISC HotPar 2012 paper to publications for DeNovo.
@
text
@d129 2
a130 1
                        Virtual Instruction Set Computing for Heterogeneous Systems,
@


1.18
log
@*** empty log message ***
@
text
@d129 8
@


1.17
log
@adding best paper award to denovo publication
,
@
text
@d213 4
@


1.16
log
@adding paper link to CPC
@
text
@d132 1
a132 1
                        <i style="">20th International Conference on Parallel Architectures and Compilation Techniques (PACT),</i> 2011.
@


1.15
log
@adding two new pubs
@
text
@d163 2
a164 1
			<a>"A Language for Deterministic-by-Default Parallel Programming"</a>, 
@


1.14
log
@adding komuravelli masters thesis
@
text
@d129 14
d166 1
a166 1
			Mohsen Vakilian, and Marc Snir, to appear at the <i style="">15th Workshop 
@


1.13
log
@*** empty log message ***
@
text
@d128 7
@


1.12
log
@*** empty log message ***
@
text
@d191 5
@


1.11
log
@*** empty log message ***
@
text
@d129 7
@


1.10
log
@*** empty log message ***
@
text
@d124 3
a126 1
		<span style="font-size: 18pt; font-family: Arial;">Publications</span></b></p>
d131 1
a131 1
			to appear at the <i style=""> Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
@


1.9
log
@*** empty log message ***
@
text
@d128 1
a128 1
			Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram V. Adve,
@


1.8
log
@*** empty log message ***
@
text
@d127 1
a127 1
			<a>"DeNovo: Rethinking Hardware for Disciplined Parallelism"</a>, Byn Choi, 
d155 1
a155 1
			<a href="http://rsim.cs.illinois.edu/denovo/hotpar2009.pdf">
@


1.7
log
@*** empty log message ***
@
text
@d141 1
a141 1
			<a href="http://rsim.cs.illinois.edu/Pubs/10-cacm-memory-models.pdf">Memory Models: A Case for Rethinking
@


1.6
log
@adding UPCRC summit talk slides
@
text
@d127 14
d149 3
a151 3
			R. Bocchino, V. Adve, D. Dig., S. Adve, S. Heumann, R. Komuravelli, 
			J. Overbey, P. Simmons, H. Sung, and M. Vakilian, in the 
			<i>Proceedings of the International Conference on Object-Oriented 
d157 1
a157 1
			R. Bocchino, V. Adve, S. Adve, and M. Snir, <i style="">
@


1.5
log
@*** empty log message ***
@
text
@d166 11
a186 5
			<li class="style12" style="margin-bottom: 12pt;">
			<a href="http://rsim.cs.uiuc.edu/Talks/10-acar.pptx">
			Rethinking Hardware and Software for Disciplined Parallelism</a>, 
			in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, Feb 2009. </li>

@


1.4
log
@*** empty log message ***
@
text
@a198 1
        <a href="http://rsim.cs.uiuc.edu/swat" class="bottom_link">Old Website</a>
@


1.3
log
@adding two more pubs
@
text
@d1 211
a211 103
<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns="http://www.w3.org/TR/REC-html40">
<head>
<title>Publications</title>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">


<style>
<!--
div.Section1
	{page:Section1;}
span.MsoHyperlink
	{color:#333366;
	text-decoration:underline;
	text-underline:single;}
span.SpellE
	{}
-->
</style>
</head>

<body bgcolor="#FFFFFF" text="#333366" link="#333366" vlink="#993300" alink="#CC6600">
<table width="800" border="0" cellpadding="0" cellspacing="0" height="909">
  <tr align="left" valign="bottom"> 
    <td colspan="3" width="800" height="75"> <p>
    <img src="denovo.gif" width="800" height="75"></p></td>
  </tr>
  <tr align="left" valign="top"> 
    <td width="137" bordercolor="#e7ebf0" bgcolor="#e7ebf0" rowspan="2" height="834"> 
      <p><font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif"><b><br>&nbsp;</b></font></p>
      <p><b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
           <a href="../index.html">Group Home</a></font>
         </b>
      </p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
           <a href="http://rsim.cs.uiuc.edu/denovo">Denovo Home</a></font>
         </b>
      </p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
           <a href="./people.html">People</a></font>
         </b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
         <b> </b></font>
      </p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
           <a href="./links.html">Links</a></font>
         </b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
         <b> </b></font>
      </p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
           <a>Publications</a></font>
         </b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
         <b> </b></font>
      </p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
           <a href="funding.html">Funding</a></font>
         </b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
         <b> </b></font>
      </p>
<!--      <p><b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
           <a href="./pubs.html">Publications</a></font>
         </b>
      </p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
           <a href="./funding.html">Funding</a></font>
         </b><br>
         <font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif"><br>
         <br>
         </font>
      </p>-->
    </td>
    <td width="7" height="309">&nbsp;</td>
    <td width="664" height="834" rowspan="2"> 


  <p>

  <p><br>
  <b><span style='font-size:18.0pt;font-family:Arial'>Publications</span></b></p>

<p>
<a href="http://rsim.cs.uiuc.edu/Pubs/10-cacm-memory-models.pdf">Memory Models: A Case for Rethinking Parallel Languages and Hardware </a>, S. V. Adve and H.-J. Boehm, to appear in the <i>Communications of the ACM (CACM)</i>. <br>
<br>
<a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf"><span class="style_3">A Type and Effect System for Deterministic Parallel Java</span>,</a>
R. Bocchino, V. Adve, D. Dig., S. Adve, S. Heumann, R. Komuravelli, J. Overbey,
P. Simmons, H. Sung, and M. Vakilian, in Proceedings of the <i>International 
Conference on Object-Oriented Programming, Systems, Languages, and Applications (OOPSLA),</i> 2009.
</p>
<p>
<a href="hotpar2009.pdf">Parallel Programming Must Be Deterministic by Default, </a>R. Bocchino, V. Adve, S. Adve, and M. Snir. First USENIX Workshop on Hot Topics in Parallelism (HotPar), 2009.<br>
</p>
<p>
<a href="http://www.upcrc.illinois.edu/whitepaper.php">Parallel Computing Research at Illinois: The UPCRC Agenda, </a> Sarita V. Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, Rakesh Kumar, Darko Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, Dan Roth, Marc Snir, Josep Torrellas, and Craig Zilles,  http://www.upcrc.illinois.edu/whitepaper.php, November 2008.<br>
</p>
  </td>
 </tr>
</table>

<p class=MsoNormal><span style='color:windowtext'>&nbsp;<o:p></o:p></span></p>

</div>

</body>

</html>
@


1.2
log
@renamed paper.pdf to hotpar2009.pdf
@
text
@d80 6
a85 1
<a href="http://www.upcrc.illinois.edu/whitepaper.php">Parallel Computing Research at Illinois: The UPCRC Agenda, </a> Sarita V. Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, Maria J. Garzaran, John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, Laxmikant V. Kale, Rakesh Kumar, Darko Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, Dan Roth, Marc Snir, Josep Torrellas, and Craig Zilles,  http://www.upcrc.illinois.edu/whitepaper.php, November 2008.<br>
d90 3
@


1.1
log
@Initial revision
@
text
@d79 1
d81 4
a84 1

@
