Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 19 18:29:24 2017
| Host         : xorgstation running 64-bit unknown
| Command      : report_methodology -file uc_system_wrapper_methodology_drc_routed.rpt -pb uc_system_wrapper_methodology_drc_routed.pb -rpx uc_system_wrapper_methodology_drc_routed.rpx
| Design       : uc_system_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_uc_system_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 20         |
| TIMING-20 | Warning  | Non-clocked latch             | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on capturetrig relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset_mb relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_0_rxd relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[0] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[10] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[11] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[12] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[13] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[14] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[15] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[1] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[2] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[3] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[4] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[5] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[6] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[7] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[8] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_0_tri_o[9] relative to clock(s) clk_mb
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_0_txd relative to clock(s) clk_mb
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch uc_system_i/output_compare_0/inst/outs_reg cannot be properly analyzed as its control pin uc_system_i/output_compare_0/inst/outs_reg/G is not reached by a timing clock
Related violations: <none>


