

================================================================
== Vitis HLS Report for 'conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2'
================================================================
* Date:           Sat Feb 14 12:50:36 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.875 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      793|      793|  7.930 us|  7.930 us|  785|  785|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_27_2  |      791|      791|         9|          1|          1|   784|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     116|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|     196|     158|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      81|    -|
|Register         |        -|     -|     169|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     365|     419|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_5ns_7ns_11_1_1_U17  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |mul_5ns_7ns_11_1_1_U19  |mul_5ns_7ns_11_1_1  |        0|   0|   0|  30|    0|
    |urem_5ns_5ns_5_9_1_U16  |urem_5ns_5ns_5_9_1  |        0|   0|  98|  49|    0|
    |urem_5ns_5ns_5_9_1_U18  |urem_5ns_5ns_5_9_1  |        0|   0|  98|  49|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0| 196| 158|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_239_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln26_2_fu_376_p2       |         +|   0|  0|  16|           7|           7|
    |add_ln26_fu_251_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln27_fu_331_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln29_3_fu_386_p2       |         +|   0|  0|  16|           7|           7|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_233_p2        |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln27_fu_257_p2        |      icmp|   0|  0|  12|           5|           4|
    |select_ln26_1_fu_271_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln26_fu_263_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 116|          53|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_84                               |   9|          2|    5|         10|
    |img_stream_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_fu_88                  |   9|          2|   10|         20|
    |j_fu_80                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   43|         86|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i_fu_84                           |   5|   0|    5|          0|
    |indvar_flatten_fu_88              |  10|   0|   10|          0|
    |j_fu_80                           |   5|   0|    5|          0|
    |trunc_ln27_1_reg_457              |   2|   0|    2|          0|
    |trunc_ln_reg_453                  |   2|   0|    2|          0|
    |trunc_ln27_1_reg_457              |  64|  32|    2|          0|
    |trunc_ln_reg_453                  |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 169|  64|   45|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2|  return value|
|img_stream_dout            |   in|   32|     ap_fifo|                                              img_stream|       pointer|
|img_stream_num_data_valid  |   in|    3|     ap_fifo|                                              img_stream|       pointer|
|img_stream_fifo_cap        |   in|    3|     ap_fifo|                                              img_stream|       pointer|
|img_stream_empty_n         |   in|    1|     ap_fifo|                                              img_stream|       pointer|
|img_stream_read            |  out|    1|     ap_fifo|                                              img_stream|       pointer|
|image_r_address0           |  out|    7|   ap_memory|                                                 image_r|         array|
|image_r_ce0                |  out|    1|   ap_memory|                                                 image_r|         array|
|image_r_we0                |  out|    1|   ap_memory|                                                 image_r|         array|
|image_r_d0                 |  out|   32|   ap_memory|                                                 image_r|         array|
|image_1_address0           |  out|    7|   ap_memory|                                                 image_1|         array|
|image_1_ce0                |  out|    1|   ap_memory|                                                 image_1|         array|
|image_1_we0                |  out|    1|   ap_memory|                                                 image_1|         array|
|image_1_d0                 |  out|   32|   ap_memory|                                                 image_1|         array|
|image_2_address0           |  out|    7|   ap_memory|                                                 image_2|         array|
|image_2_ce0                |  out|    1|   ap_memory|                                                 image_2|         array|
|image_2_we0                |  out|    1|   ap_memory|                                                 image_2|         array|
|image_2_d0                 |  out|   32|   ap_memory|                                                 image_2|         array|
|image_3_address0           |  out|    7|   ap_memory|                                                 image_3|         array|
|image_3_ce0                |  out|    1|   ap_memory|                                                 image_3|         array|
|image_3_we0                |  out|    1|   ap_memory|                                                 image_3|         array|
|image_3_d0                 |  out|   32|   ap_memory|                                                 image_3|         array|
|image_4_address0           |  out|    7|   ap_memory|                                                 image_4|         array|
|image_4_ce0                |  out|    1|   ap_memory|                                                 image_4|         array|
|image_4_we0                |  out|    1|   ap_memory|                                                 image_4|         array|
|image_4_d0                 |  out|   32|   ap_memory|                                                 image_4|         array|
|image_5_address0           |  out|    7|   ap_memory|                                                 image_5|         array|
|image_5_ce0                |  out|    1|   ap_memory|                                                 image_5|         array|
|image_5_we0                |  out|    1|   ap_memory|                                                 image_5|         array|
|image_5_d0                 |  out|   32|   ap_memory|                                                 image_5|         array|
|image_6_address0           |  out|    7|   ap_memory|                                                 image_6|         array|
|image_6_ce0                |  out|    1|   ap_memory|                                                 image_6|         array|
|image_6_we0                |  out|    1|   ap_memory|                                                 image_6|         array|
|image_6_d0                 |  out|   32|   ap_memory|                                                 image_6|         array|
|image_7_address0           |  out|    7|   ap_memory|                                                 image_7|         array|
|image_7_ce0                |  out|    1|   ap_memory|                                                 image_7|         array|
|image_7_we0                |  out|    1|   ap_memory|                                                 image_7|         array|
|image_7_d0                 |  out|   32|   ap_memory|                                                 image_7|         array|
|image_8_address0           |  out|    7|   ap_memory|                                                 image_8|         array|
|image_8_ce0                |  out|    1|   ap_memory|                                                 image_8|         array|
|image_8_we0                |  out|    1|   ap_memory|                                                 image_8|         array|
|image_8_d0                 |  out|   32|   ap_memory|                                                 image_8|         array|
+---------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn.cpp:27]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn.cpp:26]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_stream, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln26 = store i5 0, i5 %i" [cnn.cpp:26]   --->   Operation 17 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln27 = store i5 0, i5 %j" [cnn.cpp:27]   --->   Operation 18 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [cnn.cpp:26]   --->   Operation 19 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnn.cpp:26]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln26 = icmp_eq  i10 %indvar_flatten_load, i10 784" [cnn.cpp:26]   --->   Operation 21 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln26_1 = add i10 %indvar_flatten_load, i10 1" [cnn.cpp:26]   --->   Operation 22 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc7, void %VITIS_LOOP_41_6.preheader.exitStub" [cnn.cpp:26]   --->   Operation 23 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [cnn.cpp:27]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [cnn.cpp:26]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln26 = add i5 %i_load, i5 1" [cnn.cpp:26]   --->   Operation 26 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln27 = icmp_eq  i5 %j_load, i5 28" [cnn.cpp:27]   --->   Operation 27 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.41ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i5 0, i5 %j_load" [cnn.cpp:26]   --->   Operation 28 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.41ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i5 %add_ln26, i5 %i_load" [cnn.cpp:26]   --->   Operation 29 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [9/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 30 'urem' 'urem_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %select_ln26_1" [cnn.cpp:26]   --->   Operation 31 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.51ns)   --->   "%mul_ln26 = mul i11 %zext_ln26_1, i11 52" [cnn.cpp:26]   --->   Operation 32 'mul' 'mul_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln26, i32 9, i32 10" [cnn.cpp:26]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [9/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 34 'urem' 'urem_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %select_ln26" [cnn.cpp:27]   --->   Operation 35 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.51ns)   --->   "%mul_ln27 = mul i11 %zext_ln27, i11 52" [cnn.cpp:27]   --->   Operation 36 'mul' 'mul_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul_ln27, i32 9, i32 10" [cnn.cpp:27]   --->   Operation 37 'partselect' 'trunc_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.73ns)   --->   "%switch_ln29 = switch i2 %trunc_ln, void %arrayidx64.case.2, i2 0, void %arrayidx64.case.0, i2 1, void %arrayidx64.case.1" [cnn.cpp:29]   --->   Operation 38 'switch' 'switch_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.73>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%switch_ln29 = switch i2 %trunc_ln27_1, void %arrayidx64.case.2122, i2 0, void %arrayidx64.case.0120, i2 1, void %arrayidx64.case.1121" [cnn.cpp:29]   --->   Operation 39 'switch' 'switch_ln29' <Predicate = (!icmp_ln26 & trunc_ln == 1)> <Delay = 0.73>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit" [cnn.cpp:29]   --->   Operation 40 'br' 'br_ln29' <Predicate = (!icmp_ln26 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.73ns)   --->   "%switch_ln29 = switch i2 %trunc_ln27_1, void %arrayidx64.case.2117, i2 0, void %arrayidx64.case.0115, i2 1, void %arrayidx64.case.1116" [cnn.cpp:29]   --->   Operation 41 'switch' 'switch_ln29' <Predicate = (!icmp_ln26 & trunc_ln == 0)> <Delay = 0.73>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit" [cnn.cpp:29]   --->   Operation 42 'br' 'br_ln29' <Predicate = (!icmp_ln26 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%switch_ln29 = switch i2 %trunc_ln27_1, void %arrayidx64.case.2127, i2 0, void %arrayidx64.case.0125, i2 1, void %arrayidx64.case.1126" [cnn.cpp:29]   --->   Operation 43 'switch' 'switch_ln29' <Predicate = (!icmp_ln26 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.73>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit" [cnn.cpp:29]   --->   Operation 44 'br' 'br_ln29' <Predicate = (!icmp_ln26 & trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln27 = add i5 %select_ln26, i5 1" [cnn.cpp:27]   --->   Operation 45 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln26 = store i10 %add_ln26_1, i10 %indvar_flatten" [cnn.cpp:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln26 = store i5 %select_ln26_1, i5 %i" [cnn.cpp:26]   --->   Operation 47 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln27 = store i5 %add_ln27, i5 %j" [cnn.cpp:27]   --->   Operation 48 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [cnn.cpp:27]   --->   Operation 49 'br' 'br_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 50 [8/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 50 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [8/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 51 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.06>
ST_3 : Operation 52 [7/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 52 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [7/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 53 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 54 [6/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 54 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [6/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 55 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.06>
ST_5 : Operation 56 [5/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 56 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [5/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 57 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.06>
ST_6 : Operation 58 [4/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 58 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [4/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 59 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.06>
ST_7 : Operation 60 [3/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 60 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [3/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 61 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.06>
ST_8 : Operation 62 [2/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 62 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [2/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 63 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 3.20>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_26_1_VITIS_LOOP_27_2_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/9] (1.06ns)   --->   "%urem_ln26 = urem i5 %select_ln26_1, i5 10" [cnn.cpp:26]   --->   Operation 66 'urem' 'urem_ln26' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i5 %urem_ln26" [cnn.cpp:29]   --->   Operation 67 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %urem_ln26, i1 0" [cnn.cpp:29]   --->   Operation 68 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln29, i3 0" [cnn.cpp:29]   --->   Operation 69 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %tmp" [cnn.cpp:29]   --->   Operation 70 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_2 = add i7 %tmp_91, i7 %zext_ln29" [cnn.cpp:26]   --->   Operation 71 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cnn.cpp:28]   --->   Operation 72 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/9] (1.06ns)   --->   "%urem_ln27 = urem i5 %select_ln26, i5 10" [cnn.cpp:27]   --->   Operation 73 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.06> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %urem_ln27" [cnn.cpp:29]   --->   Operation 74 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i7 %add_ln26_2, i7 %zext_ln29_1" [cnn.cpp:29]   --->   Operation 75 'add' 'add_ln29_3' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i7 %add_ln29_3" [cnn.cpp:29]   --->   Operation 76 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i32 %image_r, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 77 'getelementptr' 'image_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%image_1_addr = getelementptr i32 %image_1, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 78 'getelementptr' 'image_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%image_2_addr = getelementptr i32 %image_2, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 79 'getelementptr' 'image_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%image_3_addr = getelementptr i32 %image_3, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 80 'getelementptr' 'image_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%image_4_addr = getelementptr i32 %image_4, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 81 'getelementptr' 'image_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%image_5_addr = getelementptr i32 %image_5, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 82 'getelementptr' 'image_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%image_6_addr = getelementptr i32 %image_6, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 83 'getelementptr' 'image_6_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%image_7_addr = getelementptr i32 %image_7, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 84 'getelementptr' 'image_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%image_8_addr = getelementptr i32 %image_8, i64 0, i64 %zext_ln29_2" [cnn.cpp:29]   --->   Operation 85 'getelementptr' 'image_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.83ns)   --->   "%img_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %img_stream" [cnn.cpp:29]   --->   Operation 86 'read' 'img_stream_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %img_stream_read" [cnn.cpp:29]   --->   Operation 87 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_4_addr" [cnn.cpp:29]   --->   Operation 88 'store' 'store_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit119" [cnn.cpp:29]   --->   Operation 89 'br' 'br_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_3_addr" [cnn.cpp:29]   --->   Operation 90 'store' 'store_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit119" [cnn.cpp:29]   --->   Operation 91 'br' 'br_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_5_addr" [cnn.cpp:29]   --->   Operation 92 'store' 'store_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit119" [cnn.cpp:29]   --->   Operation 93 'br' 'br_ln29' <Predicate = (trunc_ln == 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_1_addr" [cnn.cpp:29]   --->   Operation 94 'store' 'store_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit114" [cnn.cpp:29]   --->   Operation 95 'br' 'br_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_addr" [cnn.cpp:29]   --->   Operation 96 'store' 'store_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit114" [cnn.cpp:29]   --->   Operation 97 'br' 'br_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_2_addr" [cnn.cpp:29]   --->   Operation 98 'store' 'store_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit114" [cnn.cpp:29]   --->   Operation 99 'br' 'br_ln29' <Predicate = (trunc_ln == 0 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_7_addr" [cnn.cpp:29]   --->   Operation 100 'store' 'store_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit124" [cnn.cpp:29]   --->   Operation 101 'br' 'br_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 == 1)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_6_addr" [cnn.cpp:29]   --->   Operation 102 'store' 'store_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit124" [cnn.cpp:29]   --->   Operation 103 'br' 'br_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 == 0)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln29 = store i32 %bitcast_ln29, i7 %image_8_addr" [cnn.cpp:29]   --->   Operation 104 'store' 'store_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx64.exit124" [cnn.cpp:29]   --->   Operation 105 'br' 'br_ln29' <Predicate = (trunc_ln != 0 & trunc_ln != 1 & trunc_ln27_1 != 0 & trunc_ln27_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ image_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ image_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ image_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ image_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ image_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ image_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ image_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ image_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ img_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100000000]
i                     (alloca           ) [ 0100000000]
indvar_flatten        (alloca           ) [ 0100000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
store_ln27            (store            ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
indvar_flatten_load   (load             ) [ 0000000000]
icmp_ln26             (icmp             ) [ 0111111110]
add_ln26_1            (add              ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
j_load                (load             ) [ 0000000000]
i_load                (load             ) [ 0000000000]
add_ln26              (add              ) [ 0000000000]
icmp_ln27             (icmp             ) [ 0000000000]
select_ln26           (select           ) [ 0111111111]
select_ln26_1         (select           ) [ 0111111111]
zext_ln26_1           (zext             ) [ 0000000000]
mul_ln26              (mul              ) [ 0000000000]
trunc_ln              (partselect       ) [ 0111111111]
zext_ln27             (zext             ) [ 0000000000]
mul_ln27              (mul              ) [ 0000000000]
trunc_ln27_1          (partselect       ) [ 0111111111]
switch_ln29           (switch           ) [ 0000000000]
switch_ln29           (switch           ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
switch_ln29           (switch           ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
switch_ln29           (switch           ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
add_ln27              (add              ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
store_ln27            (store            ) [ 0000000000]
br_ln27               (br               ) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
urem_ln26             (urem             ) [ 0000000000]
trunc_ln29            (trunc            ) [ 0000000000]
tmp                   (bitconcatenate   ) [ 0000000000]
tmp_91                (bitconcatenate   ) [ 0000000000]
zext_ln29             (zext             ) [ 0000000000]
add_ln26_2            (add              ) [ 0000000000]
specpipeline_ln28     (specpipeline     ) [ 0000000000]
urem_ln27             (urem             ) [ 0000000000]
zext_ln29_1           (zext             ) [ 0000000000]
add_ln29_3            (add              ) [ 0000000000]
zext_ln29_2           (zext             ) [ 0000000000]
image_addr            (getelementptr    ) [ 0000000000]
image_1_addr          (getelementptr    ) [ 0000000000]
image_2_addr          (getelementptr    ) [ 0000000000]
image_3_addr          (getelementptr    ) [ 0000000000]
image_4_addr          (getelementptr    ) [ 0000000000]
image_5_addr          (getelementptr    ) [ 0000000000]
image_6_addr          (getelementptr    ) [ 0000000000]
image_7_addr          (getelementptr    ) [ 0000000000]
image_8_addr          (getelementptr    ) [ 0000000000]
img_stream_read       (read             ) [ 0000000000]
bitcast_ln29          (bitcast          ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
store_ln29            (store            ) [ 0000000000]
br_ln29               (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="image_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="image_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="image_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="image_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_stream">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_stream"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_26_1_VITIS_LOOP_27_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="img_stream_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_stream_read/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="image_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/9 "/>
</bind>
</comp>

<comp id="105" class="1004" name="image_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_1_addr/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="image_2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_2_addr/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="image_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_3_addr/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="image_4_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_4_addr/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="image_5_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="7" slack="0"/>
<pin id="137" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_5_addr/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="image_6_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_6_addr/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="image_7_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_7_addr/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="image_8_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_8_addr/9 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln29_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln29_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln29_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln29_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln29_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln29_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln29_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln29_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln29_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln26_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln27_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln26_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="10" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln26_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln26_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln27_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln26_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln26_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="0" index="2" bw="5" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln26/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln26_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="mul_ln26_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="11" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="0" index="3" bw="5" slack="0"/>
<pin id="300" dir="1" index="4" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln27/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln27_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="mul_ln27_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln27_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="0" index="3" bw="5" slack="0"/>
<pin id="326" dir="1" index="4" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln27_1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln27_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln26_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="10" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln26_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln27_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln29_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_91_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_91/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln29_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln26_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/9 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln29_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln29_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln29_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="bitcast_ln29_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/9 "/>
</bind>
</comp>

<comp id="418" class="1005" name="j_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="425" class="1005" name="i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="432" class="1005" name="indvar_flatten_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln26_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="7"/>
<pin id="441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="443" class="1005" name="select_ln26_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="448" class="1005" name="select_ln26_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="1"/>
<pin id="450" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="trunc_ln_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="8"/>
<pin id="455" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="457" class="1005" name="trunc_ln27_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="8"/>
<pin id="459" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln27_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="78" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="76" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="76" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="76" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="76" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="76" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="126" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="119" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="133" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="105" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="98" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="112" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="147" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="140" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="154" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="230" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="245" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="245" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="257" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="251" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="248" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="271" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="50" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="309"><net_src comp="263" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="263" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="335"><net_src comp="263" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="239" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="271" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="331" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="279" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="66" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="279" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="70" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="352" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="356" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="364" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="305" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="376" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="403"><net_src comp="392" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="404"><net_src comp="392" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="408"><net_src comp="92" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="416"><net_src comp="405" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="417"><net_src comp="405" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="421"><net_src comp="80" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="428"><net_src comp="84" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="435"><net_src comp="88" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="442"><net_src comp="233" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="263" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="451"><net_src comp="271" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="456"><net_src comp="295" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="321" pin="4"/><net_sink comp="457" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_r | {9 }
	Port: image_1 | {9 }
	Port: image_2 | {9 }
	Port: image_3 | {9 }
	Port: image_4 | {9 }
	Port: image_5 | {9 }
	Port: image_6 | {9 }
	Port: image_7 | {9 }
	Port: image_8 | {9 }
	Port: img_stream | {}
 - Input state : 
	Port: conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 : img_stream | {9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		store_ln27 : 1
		indvar_flatten_load : 1
		icmp_ln26 : 2
		add_ln26_1 : 2
		br_ln26 : 3
		j_load : 1
		i_load : 1
		add_ln26 : 2
		icmp_ln27 : 2
		select_ln26 : 3
		select_ln26_1 : 3
		urem_ln26 : 4
		zext_ln26_1 : 4
		mul_ln26 : 5
		trunc_ln : 6
		urem_ln27 : 4
		zext_ln27 : 4
		mul_ln27 : 5
		trunc_ln27_1 : 6
		switch_ln29 : 7
		switch_ln29 : 7
		switch_ln29 : 7
		switch_ln29 : 7
		add_ln27 : 4
		store_ln26 : 3
		store_ln26 : 4
		store_ln27 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		trunc_ln29 : 1
		tmp : 1
		tmp_91 : 2
		zext_ln29 : 2
		add_ln26_2 : 3
		zext_ln29_1 : 1
		add_ln29_3 : 4
		zext_ln29_2 : 5
		image_addr : 6
		image_1_addr : 6
		image_2_addr : 6
		image_3_addr : 6
		image_4_addr : 6
		image_5_addr : 6
		image_6_addr : 6
		image_7_addr : 6
		image_8_addr : 6
		store_ln29 : 7
		store_ln29 : 7
		store_ln29 : 7
		store_ln29 : 7
		store_ln29 : 7
		store_ln29 : 7
		store_ln29 : 7
		store_ln29 : 7
		store_ln29 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   urem   |         grp_fu_279         |    0    |    98   |    49   |
|          |         grp_fu_305         |    0    |    98   |    49   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln26_1_fu_239     |    0    |    0    |    17   |
|          |       add_ln26_fu_251      |    0    |    0    |    12   |
|    add   |       add_ln27_fu_331      |    0    |    0    |    12   |
|          |      add_ln26_2_fu_376     |    0    |    0    |    16   |
|          |      add_ln29_3_fu_386     |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln26_fu_289      |    0    |    0    |    30   |
|          |       mul_ln27_fu_315      |    0    |    0    |    30   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln26_fu_233      |    0    |    0    |    17   |
|          |      icmp_ln27_fu_257      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln26_fu_263     |    0    |    0    |    5    |
|          |    select_ln26_1_fu_271    |    0    |    0    |    5    |
|----------|----------------------------|---------|---------|---------|
|   read   | img_stream_read_read_fu_92 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln26_1_fu_285     |    0    |    0    |    0    |
|          |      zext_ln27_fu_311      |    0    |    0    |    0    |
|   zext   |      zext_ln29_fu_372      |    0    |    0    |    0    |
|          |     zext_ln29_1_fu_382     |    0    |    0    |    0    |
|          |     zext_ln29_2_fu_392     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_295      |    0    |    0    |    0    |
|          |     trunc_ln27_1_fu_321    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln29_fu_352     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_356         |    0    |    0    |    0    |
|          |        tmp_91_fu_364       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |   196   |   270   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_425      |    5   |
|   icmp_ln26_reg_439  |    1   |
|indvar_flatten_reg_432|   10   |
|       j_reg_418      |    5   |
| select_ln26_1_reg_448|    5   |
|  select_ln26_reg_443 |    5   |
| trunc_ln27_1_reg_457 |    2   |
|   trunc_ln_reg_453   |    2   |
+----------------------+--------+
|         Total        |   35   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_279 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
| grp_fu_305 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   20   ||  0.854  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   196  |   270  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   35   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   231  |   288  |
+-----------+--------+--------+--------+--------+
