// Seed: 2597460271
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  logic id_3;
  assign id_3 = 1;
  always @(posedge id_3) id_2 <= 1;
  type_10(
      id_4, 1
  );
  logic id_5;
  assign id_3 = 1;
  assign id_1 = 1;
  logic id_6, id_7;
  type_13 id_8 (
      .id_0(1),
      .id_1(id_5),
      .id_2(1),
      .id_3(id_3)
  );
endmodule
