$date
	Thu Aug 12 19:42:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dvsd_cmp $end
$var wire 1 ! less_than $end
$var wire 1 " greater_than $end
$var wire 1 # equal_to $end
$var reg 4 $ A_in [3:0] $end
$var reg 4 % B_in [3:0] $end
$scope module uut $end
$var wire 4 & A_in [3:0] $end
$var wire 4 ' B_in [3:0] $end
$var reg 1 # equal_to $end
$var reg 1 " greater_than $end
$var reg 1 ! less_than $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 '
b1000 &
b1001 %
b1000 $
0#
0"
1!
$end
#100000
1"
0!
b110 %
b110 '
b1010 $
b1010 &
#200000
0"
1#
b10 %
b10 '
b10 $
b10 &
#300000
1"
0#
b1110 %
b1110 '
b1111 $
b1111 &
#400000
0"
1!
b111 %
b111 '
b11 $
b11 &
#500000
b1101 %
b1101 '
b1011 $
b1011 &
#600000
1#
0!
b111 %
b111 '
b111 $
b111 &
#700000
0#
1!
b1100 %
b1100 '
b1 $
b1 &
#800000
1"
0!
b100 %
b100 '
b101 $
b101 &
#900000
b1001 %
b1001 '
b1110 $
b1110 &
#1000000
0"
1#
b0 %
b0 '
b0 $
b0 &
#1100000
1"
0#
b1011 %
b1011 '
b1100 $
b1100 &
#1200000
0"
1!
b1001 %
b1001 '
b1000 $
b1000 &
#1300000
1"
0!
b110 %
b110 '
b1010 $
b1010 &
#1400000
0"
1#
b10 %
b10 '
b10 $
b10 &
#1500000
1"
0#
b1110 %
b1110 '
b1111 $
b1111 &
#1600000
0"
1!
b111 %
b111 '
b11 $
b11 &
#1700000
b1101 %
b1101 '
b1011 $
b1011 &
#1800000
1#
0!
b111 %
b111 '
b111 $
b111 &
#1900000
0#
1!
b1100 %
b1100 '
b1 $
b1 &
#2000000
1"
0!
b100 %
b100 '
b101 $
b101 &
#2100000
b1001 %
b1001 '
b1110 $
b1110 &
#2200000
0"
1#
b0 %
b0 '
b0 $
b0 &
#2300000
1"
0#
b1011 %
b1011 '
b1100 $
b1100 &
#2400000
