#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb  4 23:38:19 2020
# Process ID: 11974
# Current directory: /ectf/pl
# Command line: vivado -mode batch -source ..//pl/proj/gen_bitstream.tcl -tclargs --project_file ..//pl/proj/test/test.xpr
# Log file: /ectf/pl/vivado.log
# Journal file: /ectf/pl/vivado.jou
#-----------------------------------------------------------
source ..//pl/proj/gen_bitstream.tcl
# set origin_dir "."
# set project_bd "$origin_dir/src/bd/system/system.bd"
# set synth_comp "synth_design Complete!"
# set impl_run "Running Design Initialization..."
# set bitstream_comp "write_bitstream Complete!"
# if { $::argc > 0 } {
#   for {set i 0} {$i < [llength $::argc]} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--project_file" { incr i; set project_file [lindex $::argv $i] }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, expecting --project_file arg.\n"
#           return 1
#         }
#       }
#     }
#   }
#   open_project $project_file
#   open_bd_design $project_bd
# }
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ectf/pl/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_25M
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - data_lmb_bram_if_cntlr_1
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - data_lmb_v10_1
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - dma_axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - dma_blk_mem_gen_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - fifo_count_axi_gpio_0
Adding cell -- xilinx.com:module_ref:i2s_output:1.0 - i2s_output_1
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ins_lmb_bram_if_cntlr_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ins_lmb_v10_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - int_axi_gpio_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_dma_axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:IP:PWM:2.0 - rgb_PWM_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - share_axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - share_axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - share_blk_mem_gen_1
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /int_axi_gpio_0/gpio_io_o(undef) and /axi_intc_0/intr(intr)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </microblaze_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </microblaze_0/Instruction>
Excluding </mdm_0/S_AXI/Reg> from </mdm_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> from </mdm_0/Data>
Excluding </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> from </mdm_0/Data>
Successfully read diagram <system> from BD file <./src/bd/system/system.bd>
# puts "Launching Synthesis"
Launching Synthesis
# save_bd_design
Wrote  : </ectf/pl/src/bd/system/ui/bd_c954508f.ui> 
# launch_runs synth_1 -jobs 2
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Device 21-403] Loading part xc7z007sclg400-1
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1629] </processing_system7_0/S_AXI_GP0/GP0_M_AXI_GP0> is excluded from all addressable master spaces.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-927] Following properties on pin /i2s_output_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_25M_clk_out1 
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
Wrote  : </ectf/pl/src/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/xbar/s_axi_awid'(3) to net 's04_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/xbar/s_axi_arid'(3) to net 's04_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/share_blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA1_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/share_blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA1_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dma_blk_mem_gen_1/addrb'(32) to net 'dma_axi_bram_ctrl_1_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_WID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dma_blk_mem_gen_1/addra'(32) to net 'mb_dma_axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mdm_0/M_AXI_RID'(1) to net 'mdm_0_M_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mdm_0/M_AXI_BID'(1) to net 'mdm_0_M_AXI_BID'(3) - Only lower order bits will be connected.
VHDL Output written to : /ectf/pl/src/bd/system/synth/system.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(3) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(3) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/xbar/s_axi_awid'(3) to net 's04_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mb_axi_mem_interconnect_0/xbar/s_axi_arid'(3) to net 's04_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_bid'(12) to net 'auto_pc_to_s00_couplers_BID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_rid'(12) to net 'auto_pc_to_s00_couplers_RID'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_awid'(13) to net 's00_couplers_to_xbar_AWID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps7_0_axi_periph/xbar/s_axi_arid'(13) to net 's00_couplers_to_xbar_ARID'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/share_blk_mem_gen_1/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA1_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/share_blk_mem_gen_1/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA1_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dma_blk_mem_gen_1/addrb'(32) to net 'dma_axi_bram_ctrl_1_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_AWID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_WID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'mb_axi_mem_interconnect_0_M00_AXI_ARID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dma_blk_mem_gen_1/addra'(32) to net 'mb_dma_axi_bram_ctrl_0_BRAM_PORTA_ADDR'(15) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mdm_0/M_AXI_RID'(1) to net 'mdm_0_M_AXI_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mdm_0/M_AXI_BID'(1) to net 'mdm_0_M_AXI_BID'(3) - Only lower order bits will be connected.
VHDL Output written to : /ectf/pl/src/bd/system/sim/system.vhd
VHDL Output written to : /ectf/pl/src/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_25M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_lmb_bram_if_cntlr_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_lmb_v10_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dma_axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dma_blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_count_axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_output_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ins_lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ins_lmb_v10_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_dma_axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb_PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block share_axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block share_axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block share_blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_9/system_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_8/system_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_10/system_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/s03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/ectf/pl/src/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mb_axi_mem_interconnect_0/s02_couplers/auto_pc .
Exporting to file /ectf/pl/src/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /ectf/pl/src/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /ectf/pl/src/bd/system/synth/system.hwdef
[Tue Feb  4 23:40:27 2020] Launched system_axi_intc_0_0_synth_1, system_blk_mem_gen_0_0_synth_1, system_axi_dma_0_0_synth_1, system_axis_data_fifo_0_0_synth_1, system_clk_wiz_25M_0_synth_1, system_data_lmb_bram_if_cntlr_1_0_synth_1, system_data_lmb_v10_1_0_synth_1, system_dma_axi_bram_ctrl_1_0_synth_1, system_dma_blk_mem_gen_1_0_synth_1, system_fifo_count_axi_gpio_0_0_synth_1, system_i2s_output_1_0_synth_1, system_ins_lmb_bram_if_cntlr_0_0_synth_1, system_ins_lmb_v10_0_0_synth_1, system_int_axi_gpio_0_0_synth_1, system_mb_dma_axi_bram_ctrl_0_0_synth_1, system_mdm_0_0_synth_1, system_microblaze_0_0_synth_1, system_proc_sys_reset_0_0_synth_1, system_processing_system7_0_0_synth_1, system_rgb_PWM_0_0_synth_1, system_rst_ps7_0_100M_0_synth_1, system_share_axi_bram_ctrl_0_0_synth_1, system_share_axi_bram_ctrl_1_0_synth_1, system_share_blk_mem_gen_1_0_synth_1, system_xadc_wiz_0_0_synth_1, system_xlconcat_2_0_synth_1, system_xlconstant_0_0_synth_1, system_xlconstant_1_0_synth_1, system_xbar_1_synth_1, system_xbar_0_synth_1, system_auto_pc_7_synth_1, system_auto_pc_8_synth_1, system_auto_pc_10_synth_1, system_auto_pc_0_synth_1, system_auto_pc_9_synth_1, system_auto_pc_6_synth_1, system_auto_pc_2_synth_1, system_auto_pc_3_synth_1, system_auto_pc_1_synth_1, system_auto_pc_4_synth_1, system_auto_pc_5_synth_1...
Run output will be captured here:
system_axi_intc_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_axi_intc_0_0_synth_1/runme.log
system_blk_mem_gen_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_blk_mem_gen_0_0_synth_1/runme.log
system_axi_dma_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_axi_dma_0_0_synth_1/runme.log
system_axis_data_fifo_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_axis_data_fifo_0_0_synth_1/runme.log
system_clk_wiz_25M_0_synth_1: /ectf/pl/proj/test/test.runs/system_clk_wiz_25M_0_synth_1/runme.log
system_data_lmb_bram_if_cntlr_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_data_lmb_bram_if_cntlr_1_0_synth_1/runme.log
system_data_lmb_v10_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_data_lmb_v10_1_0_synth_1/runme.log
system_dma_axi_bram_ctrl_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_dma_axi_bram_ctrl_1_0_synth_1/runme.log
system_dma_blk_mem_gen_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_dma_blk_mem_gen_1_0_synth_1/runme.log
system_fifo_count_axi_gpio_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_fifo_count_axi_gpio_0_0_synth_1/runme.log
system_i2s_output_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_i2s_output_1_0_synth_1/runme.log
system_ins_lmb_bram_if_cntlr_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_ins_lmb_bram_if_cntlr_0_0_synth_1/runme.log
system_ins_lmb_v10_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_ins_lmb_v10_0_0_synth_1/runme.log
system_int_axi_gpio_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_int_axi_gpio_0_0_synth_1/runme.log
system_mb_dma_axi_bram_ctrl_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_mb_dma_axi_bram_ctrl_0_0_synth_1/runme.log
system_mdm_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_mdm_0_0_synth_1/runme.log
system_microblaze_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_microblaze_0_0_synth_1/runme.log
system_proc_sys_reset_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_proc_sys_reset_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_processing_system7_0_0_synth_1/runme.log
system_rgb_PWM_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_rgb_PWM_0_0_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: /ectf/pl/proj/test/test.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
system_share_axi_bram_ctrl_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_share_axi_bram_ctrl_0_0_synth_1/runme.log
system_share_axi_bram_ctrl_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_share_axi_bram_ctrl_1_0_synth_1/runme.log
system_share_blk_mem_gen_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_share_blk_mem_gen_1_0_synth_1/runme.log
system_xadc_wiz_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_xadc_wiz_0_0_synth_1/runme.log
system_xlconcat_2_0_synth_1: /ectf/pl/proj/test/test.runs/system_xlconcat_2_0_synth_1/runme.log
system_xlconstant_0_0_synth_1: /ectf/pl/proj/test/test.runs/system_xlconstant_0_0_synth_1/runme.log
system_xlconstant_1_0_synth_1: /ectf/pl/proj/test/test.runs/system_xlconstant_1_0_synth_1/runme.log
system_xbar_1_synth_1: /ectf/pl/proj/test/test.runs/system_xbar_1_synth_1/runme.log
system_xbar_0_synth_1: /ectf/pl/proj/test/test.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_7_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_7_synth_1/runme.log
system_auto_pc_8_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_8_synth_1/runme.log
system_auto_pc_10_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_10_synth_1/runme.log
system_auto_pc_0_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_9_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_9_synth_1/runme.log
system_auto_pc_6_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_6_synth_1/runme.log
system_auto_pc_2_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_3_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_3_synth_1/runme.log
system_auto_pc_1_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_4_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_4_synth_1/runme.log
system_auto_pc_5_synth_1: /ectf/pl/proj/test/test.runs/system_auto_pc_5_synth_1/runme.log
[Tue Feb  4 23:40:27 2020] Launched synth_1...
Run output will be captured here: /ectf/pl/proj/test/test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:23 ; elapsed = 00:01:50 . Memory (MB): peak = 1720.859 ; gain = 454.758 ; free physical = 12351 ; free virtual = 15094
# time {
#   while { [get_property STATUS [get_runs synth_1]] != $synth_comp } {
#   }
# }
# puts "Launching Implementation"
Launching Implementation
# save_bd_design
# launch_runs impl_1 -jobs 2
[Wed Feb  5 00:57:32 2020] Launched impl_1...
Run output will be captured here: /ectf/pl/proj/test/test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1724.895 ; gain = 0.027 ; free physical = 11675 ; free virtual = 14536
# wait_on_run impl_1
[Wed Feb  5 00:57:32 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ectf/pl/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1181.539 ; gain = 39.336 ; free physical = 11462 ; free virtual = 14322
Command: link_design -top system_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.dcp' for cell 'system_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.dcp' for cell 'system_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_blk_mem_gen_0_0/system_blk_mem_gen_0_0.dcp' for cell 'system_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.dcp' for cell 'system_i/clk_wiz_25M'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_data_lmb_bram_if_cntlr_1_0/system_data_lmb_bram_if_cntlr_1_0.dcp' for cell 'system_i/data_lmb_bram_if_cntlr_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.dcp' for cell 'system_i/data_lmb_v10_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_dma_axi_bram_ctrl_1_0/system_dma_axi_bram_ctrl_1_0.dcp' for cell 'system_i/dma_axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_dma_blk_mem_gen_1_0/system_dma_blk_mem_gen_1_0.dcp' for cell 'system_i/dma_blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0.dcp' for cell 'system_i/fifo_count_axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_i2s_output_1_0/system_i2s_output_1_0.dcp' for cell 'system_i/i2s_output_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_ins_lmb_bram_if_cntlr_0_0/system_ins_lmb_bram_if_cntlr_0_0.dcp' for cell 'system_i/ins_lmb_bram_if_cntlr_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_ins_lmb_v10_0_0/system_ins_lmb_v10_0_0.dcp' for cell 'system_i/ins_lmb_v10_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0.dcp' for cell 'system_i/int_axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_mb_dma_axi_bram_ctrl_0_0/system_mb_dma_axi_bram_ctrl_0_0.dcp' for cell 'system_i/mb_dma_axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.dcp' for cell 'system_i/mdm_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_rgb_PWM_0_0/system_rgb_PWM_0_0.dcp' for cell 'system_i/rgb_PWM_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_share_axi_bram_ctrl_0_0/system_share_axi_bram_ctrl_0_0.dcp' for cell 'system_i/share_axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_share_axi_bram_ctrl_1_0/system_share_axi_bram_ctrl_1_0.dcp' for cell 'system_i/share_axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_share_blk_mem_gen_1_0/system_share_blk_mem_gen_1_0.dcp' for cell 'system_i/share_blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xlconcat_2_0/system_xlconcat_2_0.dcp' for cell 'system_i/xlconcat_2'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0.dcp' for cell 'system_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_4/system_auto_pc_4.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_5/system_auto_pc_5.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_6/system_auto_pc_6.dcp' for cell 'system_i/mb_axi_mem_interconnect_0/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_7/system_auto_pc_7.dcp' for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_8/system_auto_pc_8.dcp' for cell 'system_i/ps7_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_9/system_auto_pc_9.dcp' for cell 'system_i/ps7_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/ectf/pl/src/bd/system/ip/system_auto_pc_10/system_auto_pc_10.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_25M/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_25M/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/ectf/pl/proj/test/test.runs/impl_1/.Xil/Vivado-17725-vagrant-eCTF/dcp8/system_clk_wiz_25M_0.edf:297]
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0_board.xdc] for cell 'system_i/clk_wiz_25M/inst'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0_board.xdc] for cell 'system_i/clk_wiz_25M/inst'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.xdc] for cell 'system_i/clk_wiz_25M/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2175.086 ; gain = 534.523 ; free physical = 10597 ; free virtual = 13527
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_clk_wiz_25M_0/system_clk_wiz_25M_0.xdc] for cell 'system_i/clk_wiz_25M/inst'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.xdc] for cell 'system_i/data_lmb_v10_1/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_data_lmb_v10_1_0/system_data_lmb_v10_1_0.xdc] for cell 'system_i/data_lmb_v10_1/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0_board.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0_board.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_fifo_count_axi_gpio_0_0/system_fifo_count_axi_gpio_0_0.xdc] for cell 'system_i/fifo_count_axi_gpio_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_ins_lmb_v10_0_0/system_ins_lmb_v10_0_0.xdc] for cell 'system_i/ins_lmb_v10_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_ins_lmb_v10_0_0/system_ins_lmb_v10_0_0.xdc] for cell 'system_i/ins_lmb_v10_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0_board.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0_board.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_int_axi_gpio_0_0/system_int_axi_gpio_0_0.xdc] for cell 'system_i/int_axi_gpio_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.xdc] for cell 'system_i/mdm_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_mdm_0_0/system_mdm_0_0.xdc] for cell 'system_i/mdm_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Parsing XDC File [/ectf/pl/src/constraints/Cora-Z7-Master.xdc]
Finished Parsing XDC File [/ectf/pl/src/constraints/Cora-Z7-Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/ectf/pl/src/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0_clocks.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/ectf/pl/src/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0_clocks.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /ectf/pl/src/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 19 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

57 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:30 . Memory (MB): peak = 2179.113 ; gain = 997.574 ; free physical = 10691 ; free virtual = 13552
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2243.117 ; gain = 64.004 ; free physical = 10685 ; free virtual = 13546

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a17c47c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10687 ; free virtual = 13548
INFO: [Opt 31-389] Phase Retarget created 1130 cells and removed 1262 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 20 inverter(s) to 63 load pin(s).
Phase 2 Constant propagation | Checksum: 1ca9300d6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10688 ; free virtual = 13549
INFO: [Opt 31-389] Phase Constant propagation created 898 cells and removed 3560 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b5ca137c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10686 ; free virtual = 13548
INFO: [Opt 31-389] Phase Sweep created 25 cells and removed 3706 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b5ca137c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10687 ; free virtual = 13548
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b5ca137c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10687 ; free virtual = 13549
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10687 ; free virtual = 13548
Ending Logic Optimization Task | Checksum: 1c925827b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10687 ; free virtual = 13548
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2243.117 ; gain = 64.004 ; free physical = 10687 ; free virtual = 13548
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10684 ; free virtual = 13548
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10675 ; free virtual = 13543
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /ectf/pl/proj/test/test.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10662 ; free virtual = 13531
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c1e73c56

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10662 ; free virtual = 13531
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10664 ; free virtual = 13532

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 283df4dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2243.117 ; gain = 0.000 ; free physical = 10641 ; free virtual = 13509

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: edd47d50

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2277.699 ; gain = 34.582 ; free physical = 10593 ; free virtual = 13461

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: edd47d50

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2277.699 ; gain = 34.582 ; free physical = 10593 ; free virtual = 13461
Phase 1 Placer Initialization | Checksum: edd47d50

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2277.699 ; gain = 34.582 ; free physical = 10593 ; free virtual = 13461

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 203ee40ae

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10571 ; free virtual = 13439

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 203ee40ae

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10571 ; free virtual = 13439

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22485399f

Time (s): cpu = 00:01:49 ; elapsed = 00:00:46 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10570 ; free virtual = 13438

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f1b4e1a4

Time (s): cpu = 00:01:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13438

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15f4b0dbe

Time (s): cpu = 00:01:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13438

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1420e928f

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10555 ; free virtual = 13424

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c8a6a0d9

Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10556 ; free virtual = 13424

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c8a6a0d9

Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10556 ; free virtual = 13424
Phase 3 Detail Placement | Checksum: 1c8a6a0d9

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10556 ; free virtual = 13424

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aaed0218

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-33] Processed net system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aaed0218

Time (s): cpu = 00:02:18 ; elapsed = 00:01:17 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13437
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.549. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1699996db

Time (s): cpu = 00:02:18 ; elapsed = 00:01:18 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13437
Phase 4.1 Post Commit Optimization | Checksum: 1699996db

Time (s): cpu = 00:02:19 ; elapsed = 00:01:18 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13437

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1699996db

Time (s): cpu = 00:02:19 ; elapsed = 00:01:18 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13437

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1699996db

Time (s): cpu = 00:02:20 ; elapsed = 00:01:19 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13437

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ea554d3e

Time (s): cpu = 00:02:20 ; elapsed = 00:01:19 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13437
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ea554d3e

Time (s): cpu = 00:02:20 ; elapsed = 00:01:19 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10569 ; free virtual = 13437
Ending Placer Task | Checksum: 172336f40

Time (s): cpu = 00:02:20 ; elapsed = 00:01:19 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10583 ; free virtual = 13452
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:28 ; elapsed = 00:01:24 . Memory (MB): peak = 2365.391 ; gain = 122.273 ; free physical = 10583 ; free virtual = 13452
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2365.391 ; gain = 0.000 ; free physical = 10544 ; free virtual = 13441
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2365.391 ; gain = 0.000 ; free physical = 10571 ; free virtual = 13449
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2365.391 ; gain = 0.000 ; free physical = 10560 ; free virtual = 13438
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2365.391 ; gain = 0.000 ; free physical = 10569 ; free virtual = 13447
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2365.391 ; gain = 0.000 ; free physical = 10568 ; free virtual = 13447
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2365.391 ; gain = 0.000 ; free physical = 10525 ; free virtual = 13431
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 13441
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 76dc38d7 ConstDB: 0 ShapeSum: fb573669 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 191358580

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2369.363 ; gain = 3.973 ; free physical = 10466 ; free virtual = 13354
Post Restoration Checksum: NetGraph: d8617a6d NumContArr: b8d40b13 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 191358580

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2369.363 ; gain = 3.973 ; free physical = 10468 ; free virtual = 13356

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 191358580

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2379.352 ; gain = 13.961 ; free physical = 10439 ; free virtual = 13327

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 191358580

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2379.352 ; gain = 13.961 ; free physical = 10439 ; free virtual = 13327
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b45dde2e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 2403.539 ; gain = 38.148 ; free physical = 10419 ; free virtual = 13307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=-0.358 | THS=-252.257|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 24a23d450

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2403.539 ; gain = 38.148 ; free physical = 10417 ; free virtual = 13305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 2232ba4dc

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2403.539 ; gain = 38.148 ; free physical = 10416 ; free virtual = 13304
Phase 2 Router Initialization | Checksum: 1fd3ae459

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 2403.539 ; gain = 38.148 ; free physical = 10416 ; free virtual = 13304

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f19cd8e6

Time (s): cpu = 00:01:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 10410 ; free virtual = 13298

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2715
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.599  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a3797e3f

Time (s): cpu = 00:03:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11458 ; free virtual = 14338

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.599  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f93163e4

Time (s): cpu = 00:04:14 ; elapsed = 00:01:03 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340
Phase 4 Rip-up And Reroute | Checksum: f93163e4

Time (s): cpu = 00:04:14 ; elapsed = 00:01:03 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f93163e4

Time (s): cpu = 00:04:15 ; elapsed = 00:01:03 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f93163e4

Time (s): cpu = 00:04:15 ; elapsed = 00:01:04 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340
Phase 5 Delay and Skew Optimization | Checksum: f93163e4

Time (s): cpu = 00:04:15 ; elapsed = 00:01:04 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11b1a1d22

Time (s): cpu = 00:04:18 ; elapsed = 00:01:05 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.713  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ed9ff900

Time (s): cpu = 00:04:19 ; elapsed = 00:01:05 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340
Phase 6 Post Hold Fix | Checksum: ed9ff900

Time (s): cpu = 00:04:19 ; elapsed = 00:01:05 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.9154 %
  Global Horizontal Routing Utilization  = 14.9444 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 110f1a01d

Time (s): cpu = 00:04:19 ; elapsed = 00:01:05 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 110f1a01d

Time (s): cpu = 00:04:19 ; elapsed = 00:01:05 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8408e9fc

Time (s): cpu = 00:04:21 ; elapsed = 00:01:06 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.713  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8408e9fc

Time (s): cpu = 00:04:21 ; elapsed = 00:01:06 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11460 ; free virtual = 14340
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:21 ; elapsed = 00:01:06 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11498 ; free virtual = 14378

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:31 ; elapsed = 00:01:11 . Memory (MB): peak = 2495.523 ; gain = 130.133 ; free physical = 11498 ; free virtual = 14378
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2519.535 ; gain = 0.000 ; free physical = 11453 ; free virtual = 14369
INFO: [Common 17-1381] The checkpoint '/ectf/pl/proj/test/test.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2519.535 ; gain = 24.012 ; free physical = 11484 ; free virtual = 14375
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /ectf/pl/proj/test/test.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /ectf/pl/proj/test/test.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 2615.582 ; gain = 0.000 ; free physical = 11348 ; free virtual = 14239
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2658.691 ; gain = 43.109 ; free physical = 11306 ; free virtual = 14210
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 01:03:47 2020...
[Wed Feb  5 01:03:47 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:11:32 ; elapsed = 00:06:16 . Memory (MB): peak = 1724.895 ; gain = 0.000 ; free physical = 12662 ; free virtual = 15568
# puts "Launching Write Bitstream"
Launching Write Bitstream
# launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb  5 01:03:48 2020] Launched impl_1...
Run output will be captured here: /ectf/pl/proj/test/test.runs/impl_1/runme.log
# time {
#   while { [get_property STATUS [get_runs impl_1]] != $bitstream_comp } {
#   }
# }
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 01:05:43 2020...
