<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_93952DF2-D77D-4807-AD81-F1DE4C99EDEA"><title>DMIC 2-Load Branch Topology</title><body><section id="SECTION_610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C"><fig id="FIG_dmic_2-load_branch_clk_topology_diagram_1"><title>DMIC 2-Load Branch CLK Topology Diagram</title><image href="FIG_dmic 2-load branch clk topology diagram_1.jpg" scalefit="yes" id="IMG_dmic_2-load_branch_clk_topology_diagram_1_jpg" /></fig><fig id="FIG_dmic_2-load_branch_data_topology_diagram_1"><title>DMIC 2-Load Branch DATA Topology Diagram</title><image href="FIG_dmic 2-load branch data topology diagram_1.jpg" scalefit="yes" id="IMG_dmic_2-load_branch_data_topology_diagram_1_jpg" /></fig><table id="TABLE_610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C_1"><title>DMIC 2-Load Branch Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1 &amp; C1</p></entry><entry><p>[1] EMI RC filter placeholder: Stuff R1 with 0 Ω  and unstuff C1 by default. Refer to EMC section for details.  </p><p>[2] To be placed only for DMIC_CLK.</p><p>[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the CPU but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</p></entry></row><row><entry><p>R2</p></entry><entry><p>50 Ω.</p><p>[1] R2 is recommended to be placed immediate after the branches.</p><p>[2] If the branches not immediately split after connector, please follow rule [1].</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Length matching between branch</p></entry><entry><p>Branch 1 and branch 2 need to be length matched within 2.54 mm.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>N/A</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.125 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>[1] GPP_D: 40 Ω.</p><p>[2] GPP_S: 50 Ω, slew 11. </p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>DMIC_CLK_A[0:1], DMICA_CLK_A[0:1], DMIC_DATA[0:1],DMICA_DATA[0:1].</p></entry></row></tbody></tgroup></table><table id="TABLE_610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Rx</p></entry><entry><p>7</p></entry></row><row><entry><p>Tx</p></entry><entry><p>7</p></entry></row></tbody></tgroup></table></section><section id="SECTION_83998DE5-4CDD-4B4F-8EDA-183194E0F4A1"><title>Segment Lengths</title><table id="TABLE_83998DE5-4CDD-4B4F-8EDA-183194E0F4A1_1"><title>DMIC 2-Load Branch Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>254</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>127</p></entry></row><row><entry><p>M_cable</p></entry><entry><p>Cable</p></entry><entry><p>508</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;​  2) Total topology length = 1028.7 mm.</p></section></body></topic>