static void F_1 ( T_1 V_1 )\r\n{\r\nF_2 ( V_2 , ! ! V_1 ) ;\r\nF_3 ( 3 ) ;\r\n}\r\nstatic void F_4 ( T_1 V_1 )\r\n{\r\nF_2 ( V_3 , ! ! V_1 ) ;\r\nF_3 ( 3 ) ;\r\n}\r\nstatic void F_5 ( T_1 V_1 )\r\n{\r\nF_2 ( V_4 , ! ! V_1 ) ;\r\nF_3 ( 3 ) ;\r\n}\r\nstatic inline void F_6 ( int line , int V_1 )\r\n{\r\nif ( V_1 )\r\nV_5 |= ( 1 << line ) ;\r\nelse\r\nV_5 &= ~ ( 1 << line ) ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nint V_6 ;\r\nF_8 ( V_2 , 1 ) ;\r\nF_8 ( V_3 , 1 ) ;\r\nfor ( V_6 = 0 ; V_6 < 8 ; V_6 ++ ) {\r\nF_1 ( 0 ) ;\r\nF_4 ( V_5 & ( 0x80 >> V_6 ) ) ;\r\nF_1 ( 1 ) ;\r\n}\r\nF_5 ( 1 ) ;\r\nF_5 ( 0 ) ;\r\nF_1 ( 0 ) ;\r\nF_4 ( 1 ) ;\r\nF_1 ( 1 ) ;\r\n}\r\nstatic int F_9 ( int V_7 , unsigned int V_8 )\r\n{\r\nint V_9 = V_7 ? V_10 : V_11 ;\r\nswitch ( V_8 ) {\r\ncase V_12 :\r\ncase V_13 :\r\nF_6 ( V_9 , 0 ) ;\r\nF_7 () ;\r\nreturn V_13 ;\r\ncase V_14 :\r\nF_6 ( V_9 , 1 ) ;\r\nF_7 () ;\r\nreturn V_14 ;\r\ndefault:\r\nreturn - V_15 ;\r\n}\r\n}\r\nstatic T_2 F_10 ( int V_16 , void * V_17 )\r\n{\r\nint V_7 = ( V_16 == F_11 ( V_18 ) ) ;\r\nint V_6 = F_12 ( V_7 ? V_18 : V_19 ) ;\r\nV_20 [ V_7 ] ( V_17 , ! V_6 ) ;\r\nreturn V_21 ;\r\n}\r\nstatic int F_13 ( int V_7 , void * V_17 ,\r\nvoid (* F_14)( void * V_17 , int V_22 ) )\r\n{\r\nint V_6 , V_16 ;\r\nif ( ! V_7 )\r\nV_16 = F_11 ( V_19 ) ;\r\nelse\r\nV_16 = F_11 ( V_18 ) ;\r\nV_6 = F_12 ( V_7 ? V_18 : V_19 ) ;\r\nF_14 ( V_17 , ! V_6 ) ;\r\nV_20 [ ! ! V_7 ] = F_14 ;\r\nif ( ( V_6 = F_15 ( V_16 , F_10 , 0 , L_1 , V_17 ) ) != 0 ) {\r\nF_16 ( V_23 L_2 ,\r\nV_16 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nF_6 ( V_7 ? V_24 : V_25 , 0 ) ;\r\nF_7 () ;\r\nF_2 ( V_7 ? V_26 : V_27 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_17 ( int V_7 , void * V_17 )\r\n{\r\nF_18 ( V_7 ? F_11 ( V_18 ) :\r\nF_11 ( V_19 ) , V_17 ) ;\r\nV_20 [ ! ! V_7 ] = NULL ;\r\nF_6 ( V_7 ? V_24 : V_25 , 1 ) ;\r\nF_7 () ;\r\nF_2 ( V_7 ? V_26 : V_27 , 1 ) ;\r\n}\r\nstatic inline T_1 T_3 F_19 ( T_1 T_4 * V_28 , T_5 V_29 )\r\n{\r\n#ifdef F_20\r\nreturn F_21 ( V_28 + V_29 ) ;\r\n#else\r\nreturn F_21 ( V_28 + ( V_29 ^ 3 ) ) ;\r\n#endif\r\n}\r\nstatic inline T_6 T_3 F_22 ( T_1 T_4 * V_28 , T_5 V_29 )\r\n{\r\n#ifdef F_20\r\nreturn F_23 ( V_28 + V_29 ) ;\r\n#else\r\nreturn F_23 ( V_28 + ( V_29 ^ 2 ) ) ;\r\n#endif\r\n}\r\nstatic void T_3 F_24 ( void )\r\n{\r\nT_1 T_4 * V_28 ;\r\nint V_6 , V_30 = 1 ;\r\nF_25 () ;\r\nif ( ( V_28 = F_26 ( V_31 , 0x80 ) ) == NULL )\r\nF_16 ( V_23 L_3\r\nL_4 ) ;\r\nelse {\r\nV_32 = F_27 ( V_28 + V_33 ) ;\r\nV_34 = F_27 ( V_28 + V_35 ) ;\r\nfor ( V_6 = 0 ; V_6 < V_36 ; V_6 ++ ) {\r\nV_37 [ 0 ] . V_38 [ V_6 ] =\r\nF_19 ( V_28 , V_39 + V_6 ) ;\r\nV_37 [ 1 ] . V_38 [ V_6 ] =\r\nF_19 ( V_28 , V_40 + V_6 ) ;\r\n}\r\nF_28 ( V_41 , V_28 ) ;\r\nV_42 = F_22 ( V_28 , V_43 ) ;\r\nV_42 <<= 16 ;\r\nV_42 |= F_22 ( V_28 , V_43 + 2 ) ;\r\nV_44 = F_22 ( V_28 , V_43 + 4 ) ;\r\nV_44 <<= 16 ;\r\nV_44 |= F_22 ( V_28 , V_43 + 6 ) ;\r\nF_28 ( V_45 , V_28 ) ;\r\nF_29 ( V_28 ) ;\r\n}\r\nswitch ( V_34 & ( V_46 | V_47 ) ) {\r\ncase V_46 :\r\nmemset ( & V_48 [ 1 ] , 0 , sizeof( V_48 [ 1 ] ) ) ;\r\nV_49 . V_50 = 1 ;\r\nbreak;\r\ncase V_47 :\r\nV_49 . V_51 . V_52 = & V_48 [ 1 ] ;\r\nV_49 . V_53 = & V_54 [ 1 ] ;\r\nV_49 . V_50 = 1 ;\r\nbreak;\r\n}\r\nif ( V_34 & ( V_46 | V_47 ) )\r\nV_55 [ V_30 ++ ] = & V_49 ;\r\nif ( V_34 & V_56 )\r\nV_55 [ V_30 ++ ] = & V_57 [ 0 ] ;\r\nif ( V_34 & V_58 )\r\nV_55 [ V_30 ++ ] = & V_57 [ 1 ] ;\r\nif ( V_34 & V_59 )\r\nV_55 [ V_30 ++ ] = & V_60 [ 0 ] ;\r\nif ( V_34 & V_61 )\r\nV_55 [ V_30 ++ ] = & V_60 [ 1 ] ;\r\nif ( V_34 & V_62 )\r\nV_55 [ V_30 ++ ] = & V_63 ;\r\nF_30 ( V_2 , L_5 ) ;\r\nF_30 ( V_3 , L_6 ) ;\r\nF_30 ( V_4 , L_7 ) ;\r\nF_30 ( V_27 , L_8 ) ;\r\nF_30 ( V_26 , L_9 ) ;\r\nF_30 ( V_19 , L_10 ) ;\r\nF_30 ( V_18 , L_11 ) ;\r\nF_8 ( V_2 , 1 ) ;\r\nF_8 ( V_3 , 1 ) ;\r\nF_8 ( V_4 , 0 ) ;\r\nF_8 ( V_27 , 1 ) ;\r\nF_8 ( V_26 , 1 ) ;\r\nF_31 ( V_19 ) ;\r\nF_31 ( V_18 ) ;\r\nF_32 ( F_11 ( V_19 ) , V_64 ) ;\r\nF_32 ( F_11 ( V_18 ) , V_64 ) ;\r\nF_6 ( V_25 , 1 ) ;\r\nF_6 ( V_24 , 1 ) ;\r\nF_6 ( V_65 , 1 ) ;\r\nF_6 ( V_66 , 1 ) ;\r\nF_7 () ;\r\nF_33 ( 1 ) ;\r\nV_67 . V_68 = F_34 ( 0 ) ;\r\nV_67 . V_69 = F_34 ( 0 ) + V_70 - 1 ;\r\nF_35 ( V_55 , V_30 ) ;\r\n}\r\nstatic void T_3 F_36 ( void )\r\n{\r\nF_32 ( F_11 ( V_71 ) , V_72 ) ;\r\nF_32 ( F_11 ( V_73 ) , V_72 ) ;\r\nF_32 ( F_11 ( V_74 ) , V_72 ) ;\r\nF_32 ( F_11 ( V_75 ) , V_72 ) ;\r\nF_37 () ;\r\n}\r\nstatic void T_3 F_38 ( void )\r\n{\r\nif ( ( V_34 & V_76 ) >= 2 &&\r\n( V_34 & V_76 ) < 5 ) {\r\nT_5 V_1 , V_29 = F_39 ( 32 - V_77 ) | 0xE0 ;\r\nif ( ! F_40 ( V_29 , V_78 , & V_1 ) ) {\r\nV_1 &= ~ 7 ;\r\nV_1 |= ( V_34 & V_76 ) ;\r\nF_41 ( V_29 , V_79 , V_1 ) ;\r\n}\r\n}\r\n}\r\nstatic int T_3 F_42 ( const struct V_80 * V_51 , T_1 V_81 , T_1 V_82 )\r\n{\r\nswitch( V_81 ) {\r\ncase V_83 : return F_11 ( V_71 ) ;\r\ncase V_84 : return F_11 ( V_73 ) ;\r\ncase V_77 : return F_11 ( V_74 ) ;\r\ndefault: return F_11 ( V_75 ) ;\r\n}\r\n}\r\nstatic int T_3 F_43 ( void )\r\n{\r\nif ( F_44 () &&\r\n( V_34 & ( V_76 | V_85 ) ) )\r\nF_45 ( & V_86 ) ;\r\nreturn 0 ;\r\n}
