Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu Oct 16 16:38:56 2025
| Host              : uxsrv026.ihp-ffo.de running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file CU_top_timing_summary_routed.rpt -pb CU_top_timing_summary_routed.pb -rpx CU_top_timing_summary_routed.rpx -warn_on_violation
| Design            : CU_top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.29 12-02-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  235         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (140)
6. checking no_output_delay (94)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (140)
--------------------------------
 There are 140 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (94)
--------------------------------
 There are 94 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.800        0.000                      0                  610        0.034        0.000                      0                  610        1.958        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.800        0.000                      0                  610        0.034        0.000                      0                  610        1.958        0.000                       0                   307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 splitter_case_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mapper_din_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.562ns (26.851%)  route 1.531ns (73.149%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 6.570 - 5.000 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.171ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.101     2.022    clk_IBUF_BUFG
    SLICE_X86Y193        FDPE                                         r  splitter_case_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y193        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.101 f  splitter_case_reg[0]/Q
                         net (fo=26, routed)          0.435     2.536    splitter_case_reg_n_0_[0]
    SLICE_X85Y195        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.658 f  data_splitter.index[5]_i_4/O
                         net (fo=8, routed)           0.104     2.762    data_splitter.index[5]_i_4_n_0
    SLICE_X85Y196        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     2.851 r  mapper_din_data[4]_i_13/O
                         net (fo=12, routed)          0.417     3.268    mapper_din_data[4]_i_13_n_0
    SLICE_X83Y201        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.366 r  mapper_din_data[4]_i_8/O
                         net (fo=4, routed)           0.237     3.603    mapper_din_data[4]_i_8_n_0
    SLICE_X83Y200        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     3.726 r  mapper_din_data[4]_i_2/O
                         net (fo=1, routed)           0.272     3.998    mapper_din_data[4]_i_2_n_0
    SLICE_X83Y197        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.049 r  mapper_din_data[4]_i_1/O
                         net (fo=1, routed)           0.066     4.115    mapper_din_data[4]_i_1_n_0
    SLICE_X83Y197        FDCE                                         r  mapper_din_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.942     6.570    clk_IBUF_BUFG
    SLICE_X83Y197        FDCE                                         r  mapper_din_data_reg[4]/C
                         clock pessimism              0.356     6.926    
                         clock uncertainty           -0.035     6.890    
    SLICE_X83Y197        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.915    mapper_din_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 payload_process.frame_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            payload_process.frame_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.550ns (28.468%)  route 1.382ns (71.532%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 6.526 - 5.000 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.171ns, distribution 0.914ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.155ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.085     2.006    clk_IBUF_BUFG
    SLICE_X84Y180        FDCE                                         r  payload_process.frame_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.087 r  payload_process.frame_counter_reg[29]/Q
                         net (fo=3, routed)           0.253     2.340    payload_process.frame_counter_reg_n_0_[29]
    SLICE_X83Y180        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.488 r  FSM_onehot_data_state[2]_i_11/O
                         net (fo=1, routed)           0.058     2.546    FSM_onehot_data_state[2]_i_11_n_0
    SLICE_X83Y180        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.691 r  FSM_onehot_data_state[2]_i_7/O
                         net (fo=1, routed)           0.230     2.921    FSM_onehot_data_state[2]_i_7_n_0
    SLICE_X85Y179        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.044 r  FSM_onehot_data_state[2]_i_3/O
                         net (fo=3, routed)           0.294     3.338    FSM_onehot_data_state[2]_i_3_n_0
    SLICE_X83Y174        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     3.391 r  payload_process.frame_counter[31]_i_1/O
                         net (fo=32, routed)          0.547     3.938    payload_process.frame_counter[31]_i_1_n_0
    SLICE_X82Y179        FDCE                                         r  payload_process.frame_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.898     6.526    clk_IBUF_BUFG
    SLICE_X82Y179        FDCE                                         r  payload_process.frame_counter_reg[30]/C
                         clock pessimism              0.309     6.835    
                         clock uncertainty           -0.035     6.800    
    SLICE_X82Y179        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     6.739    payload_process.frame_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 payload_process.frame_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            payload_process.frame_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.550ns (28.468%)  route 1.382ns (71.532%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 6.526 - 5.000 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.171ns, distribution 0.914ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.155ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.085     2.006    clk_IBUF_BUFG
    SLICE_X84Y180        FDCE                                         r  payload_process.frame_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.087 r  payload_process.frame_counter_reg[29]/Q
                         net (fo=3, routed)           0.253     2.340    payload_process.frame_counter_reg_n_0_[29]
    SLICE_X83Y180        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.488 r  FSM_onehot_data_state[2]_i_11/O
                         net (fo=1, routed)           0.058     2.546    FSM_onehot_data_state[2]_i_11_n_0
    SLICE_X83Y180        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.691 r  FSM_onehot_data_state[2]_i_7/O
                         net (fo=1, routed)           0.230     2.921    FSM_onehot_data_state[2]_i_7_n_0
    SLICE_X85Y179        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.044 r  FSM_onehot_data_state[2]_i_3/O
                         net (fo=3, routed)           0.294     3.338    FSM_onehot_data_state[2]_i_3_n_0
    SLICE_X83Y174        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     3.391 r  payload_process.frame_counter[31]_i_1/O
                         net (fo=32, routed)          0.547     3.938    payload_process.frame_counter[31]_i_1_n_0
    SLICE_X82Y179        FDCE                                         r  payload_process.frame_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.898     6.526    clk_IBUF_BUFG
    SLICE_X82Y179        FDCE                                         r  payload_process.frame_counter_reg[31]/C
                         clock pessimism              0.309     6.835    
                         clock uncertainty           -0.035     6.800    
    SLICE_X82Y179        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     6.740    payload_process.frame_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 splitter_case_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mapper_din_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.612ns (29.897%)  route 1.435ns (70.103%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 6.564 - 5.000 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.171ns, distribution 0.930ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.155ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.101     2.022    clk_IBUF_BUFG
    SLICE_X86Y193        FDPE                                         r  splitter_case_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y193        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.101 f  splitter_case_reg[0]/Q
                         net (fo=26, routed)          0.435     2.536    splitter_case_reg_n_0_[0]
    SLICE_X85Y195        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.658 f  data_splitter.index[5]_i_4/O
                         net (fo=8, routed)           0.244     2.902    data_splitter.index[5]_i_4_n_0
    SLICE_X83Y196        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     3.051 r  mapper_din_data[1]_i_23/O
                         net (fo=6, routed)           0.332     3.383    mapper_din_data[1]_i_23_n_0
    SLICE_X85Y200        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.472 r  mapper_din_data[1]_i_14/O
                         net (fo=1, routed)           0.135     3.607    mapper_din_data[1]_i_14_n_0
    SLICE_X84Y200        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     3.658 r  mapper_din_data[1]_i_4/O
                         net (fo=1, routed)           0.240     3.898    mapper_din_data[1]_i_4_n_0
    SLICE_X85Y198        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.020 r  mapper_din_data[1]_i_1/O
                         net (fo=1, routed)           0.049     4.069    mapper_din_data[1]_i_1_n_0
    SLICE_X85Y198        FDCE                                         r  mapper_din_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.936     6.564    clk_IBUF_BUFG
    SLICE_X85Y198        FDCE                                         r  mapper_din_data_reg[1]/C
                         clock pessimism              0.356     6.920    
                         clock uncertainty           -0.035     6.884    
    SLICE_X85Y198        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.909    mapper_din_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 FSM_onehot_data_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.176ns (9.268%)  route 1.723ns (90.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 6.525 - 5.000 ) 
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.171ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.155ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.072     1.993    clk_IBUF_BUFG
    SLICE_X84Y188        FDRE                                         r  FSM_onehot_data_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.072 r  FSM_onehot_data_state_reg[0]/Q
                         net (fo=54, routed)          0.965     3.037    FSM_onehot_data_state_reg_n_0_[0]
    SLICE_X85Y176        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.134 r  scrambler_din_data[31]_i_1/O
                         net (fo=32, routed)          0.758     3.892    scrambler_din_data[31]_i_1_n_0
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.897     6.525    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[29]/C
                         clock pessimism              0.309     6.834    
                         clock uncertainty           -0.035     6.799    
    SLICE_X81Y176        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.739    scrambler_din_data_reg[29]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 FSM_onehot_data_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.176ns (9.268%)  route 1.723ns (90.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 6.525 - 5.000 ) 
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.171ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.155ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.072     1.993    clk_IBUF_BUFG
    SLICE_X84Y188        FDRE                                         r  FSM_onehot_data_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.072 r  FSM_onehot_data_state_reg[0]/Q
                         net (fo=54, routed)          0.965     3.037    FSM_onehot_data_state_reg_n_0_[0]
    SLICE_X85Y176        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.134 r  scrambler_din_data[31]_i_1/O
                         net (fo=32, routed)          0.758     3.892    scrambler_din_data[31]_i_1_n_0
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.897     6.525    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[30]/C
                         clock pessimism              0.309     6.834    
                         clock uncertainty           -0.035     6.799    
    SLICE_X81Y176        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.739    scrambler_din_data_reg[30]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 FSM_onehot_data_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.176ns (9.268%)  route 1.723ns (90.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 6.525 - 5.000 ) 
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.171ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.155ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.072     1.993    clk_IBUF_BUFG
    SLICE_X84Y188        FDRE                                         r  FSM_onehot_data_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.072 r  FSM_onehot_data_state_reg[0]/Q
                         net (fo=54, routed)          0.965     3.037    FSM_onehot_data_state_reg_n_0_[0]
    SLICE_X85Y176        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.134 r  scrambler_din_data[31]_i_1/O
                         net (fo=32, routed)          0.758     3.892    scrambler_din_data[31]_i_1_n_0
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.897     6.525    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[5]/C
                         clock pessimism              0.309     6.834    
                         clock uncertainty           -0.035     6.799    
    SLICE_X81Y176        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.739    scrambler_din_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 FSM_onehot_data_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.176ns (9.268%)  route 1.723ns (90.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 6.525 - 5.000 ) 
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.171ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.155ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.072     1.993    clk_IBUF_BUFG
    SLICE_X84Y188        FDRE                                         r  FSM_onehot_data_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.072 r  FSM_onehot_data_state_reg[0]/Q
                         net (fo=54, routed)          0.965     3.037    FSM_onehot_data_state_reg_n_0_[0]
    SLICE_X85Y176        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.134 r  scrambler_din_data[31]_i_1/O
                         net (fo=32, routed)          0.758     3.892    scrambler_din_data[31]_i_1_n_0
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.897     6.525    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[6]/C
                         clock pessimism              0.309     6.834    
                         clock uncertainty           -0.035     6.799    
    SLICE_X81Y176        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     6.739    scrambler_din_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 payload_process.frame_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            payload_process.frame_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.550ns (29.209%)  route 1.333ns (70.791%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 6.534 - 5.000 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.171ns, distribution 0.914ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.155ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.085     2.006    clk_IBUF_BUFG
    SLICE_X84Y180        FDCE                                         r  payload_process.frame_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.087 r  payload_process.frame_counter_reg[29]/Q
                         net (fo=3, routed)           0.253     2.340    payload_process.frame_counter_reg_n_0_[29]
    SLICE_X83Y180        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.488 r  FSM_onehot_data_state[2]_i_11/O
                         net (fo=1, routed)           0.058     2.546    FSM_onehot_data_state[2]_i_11_n_0
    SLICE_X83Y180        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.691 r  FSM_onehot_data_state[2]_i_7/O
                         net (fo=1, routed)           0.230     2.921    FSM_onehot_data_state[2]_i_7_n_0
    SLICE_X85Y179        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.044 r  FSM_onehot_data_state[2]_i_3/O
                         net (fo=3, routed)           0.294     3.338    FSM_onehot_data_state[2]_i_3_n_0
    SLICE_X83Y174        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     3.391 r  payload_process.frame_counter[31]_i_1/O
                         net (fo=32, routed)          0.498     3.889    payload_process.frame_counter[31]_i_1_n_0
    SLICE_X83Y179        FDCE                                         r  payload_process.frame_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.906     6.534    clk_IBUF_BUFG
    SLICE_X83Y179        FDCE                                         r  payload_process.frame_counter_reg[18]/C
                         clock pessimism              0.309     6.843    
                         clock uncertainty           -0.035     6.808    
    SLICE_X83Y179        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     6.747    payload_process.frame_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.860ns  (required time - arrival time)
  Source:                 payload_process.frame_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            payload_process.frame_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.550ns (29.240%)  route 1.331ns (70.760%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 6.534 - 5.000 ) 
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.085ns (routing 0.171ns, distribution 0.914ns)
  Clock Net Delay (Destination): 0.906ns (routing 0.155ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.085     2.006    clk_IBUF_BUFG
    SLICE_X84Y180        FDCE                                         r  payload_process.frame_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y180        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.087 r  payload_process.frame_counter_reg[29]/Q
                         net (fo=3, routed)           0.253     2.340    payload_process.frame_counter_reg_n_0_[29]
    SLICE_X83Y180        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.488 r  FSM_onehot_data_state[2]_i_11/O
                         net (fo=1, routed)           0.058     2.546    FSM_onehot_data_state[2]_i_11_n_0
    SLICE_X83Y180        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     2.691 r  FSM_onehot_data_state[2]_i_7/O
                         net (fo=1, routed)           0.230     2.921    FSM_onehot_data_state[2]_i_7_n_0
    SLICE_X85Y179        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.044 r  FSM_onehot_data_state[2]_i_3/O
                         net (fo=3, routed)           0.294     3.338    FSM_onehot_data_state[2]_i_3_n_0
    SLICE_X83Y174        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     3.391 r  payload_process.frame_counter[31]_i_1/O
                         net (fo=32, routed)          0.496     3.887    payload_process.frame_counter[31]_i_1_n_0
    SLICE_X83Y179        FDCE                                         r  payload_process.frame_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AP20                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     5.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.906     6.534    clk_IBUF_BUFG
    SLICE_X83Y179        FDCE                                         r  payload_process.frame_counter_reg[10]/C
                         clock pessimism              0.309     6.843    
                         clock uncertainty           -0.035     6.808    
    SLICE_X83Y179        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.747    payload_process.frame_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -3.887    
  -------------------------------------------------------------------
                         slack                                  2.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.080ns (45.714%)  route 0.095ns (54.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.958ns (routing 0.155ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.171ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.958     1.586    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X86Y180        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.644 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=8, routed)           0.073     1.717    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[3]
    SLICE_X85Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.739 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[6]_i_1__0/O
                         net (fo=1, routed)           0.022     1.761    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[6]_i_1__0_n_0
    SLICE_X85Y179        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.055     1.976    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X85Y179        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.309     1.667    
    SLICE_X85Y179        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.727    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.038ns (23.602%)  route 0.123ns (76.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      0.619ns (routing 0.096ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.619     0.979    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X86Y180        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.017 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=8, routed)           0.123     1.140    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[3]
    RAMB18_X8Y70         RAMB18E2                                     r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.751     1.336    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X8Y70         RAMB18E2                                     r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.237     1.099    
    RAMB18_X8Y70         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.006     1.105    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 payload_process.n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            payload_process.n_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      0.590ns (routing 0.096ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.108ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.590     0.950    clk_IBUF_BUFG
    SLICE_X85Y175        FDCE                                         r  payload_process.n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y175        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.989 r  payload_process.n_reg[1]/Q
                         net (fo=12, routed)          0.032     1.021    payload_process.n_reg_n_0_[1]
    SLICE_X85Y175        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.041 r  payload_process.n[2]_i_1/O
                         net (fo=1, routed)           0.006     1.047    payload_process.n[2]_i_1_n_0
    SLICE_X85Y175        FDCE                                         r  payload_process.n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.675     1.260    clk_IBUF_BUFG
    SLICE_X85Y175        FDCE                                         r  payload_process.n_reg[2]/C
                         clock pessimism             -0.304     0.956    
    SLICE_X85Y175        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.003    payload_process.n_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      0.608ns (routing 0.096ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.695ns (routing 0.108ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.608     0.968    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X85Y181        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.007 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/Q
                         net (fo=5, routed)           0.029     1.036    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/Q[5]
    SLICE_X85Y181        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.050 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__1/O
                         net (fo=1, routed)           0.016     1.066    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__1_n_0
    SLICE_X85Y181        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.695     1.280    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X85Y181        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.306     0.974    
    SLICE_X85Y181        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.020    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.615ns (routing 0.096ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.108ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.615     0.975    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X84Y181        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y181        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.014 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/Q
                         net (fo=5, routed)           0.031     1.045    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/Q[5]
    SLICE_X84Y181        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     1.060 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[5]_i_1/O
                         net (fo=1, routed)           0.015     1.075    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[5]_i_1_n_0
    SLICE_X84Y181        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.704     1.289    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X84Y181        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.308     0.981    
    SLICE_X84Y181        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.027    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 symbol_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            symbol_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      0.613ns (routing 0.096ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.108ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.613     0.973    clk_IBUF_BUFG
    SLICE_X85Y194        FDCE                                         r  symbol_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y194        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.012 r  symbol_counter_reg[2]/Q
                         net (fo=5, routed)           0.029     1.041    symbol_counter_reg_n_0_[2]
    SLICE_X85Y194        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.056 r  symbol_counter[2]_i_1/O
                         net (fo=1, routed)           0.017     1.073    symbol_counter[2]
    SLICE_X85Y194        FDCE                                         r  symbol_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.700     1.285    clk_IBUF_BUFG
    SLICE_X85Y194        FDCE                                         r  symbol_counter_reg[2]/C
                         clock pessimism             -0.306     0.979    
    SLICE_X85Y194        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.025    symbol_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 control_unit_process.i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_unit_process.i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      0.610ns (routing 0.096ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.108ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.610     0.970    clk_IBUF_BUFG
    SLICE_X85Y192        FDCE                                         r  control_unit_process.i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.009 r  control_unit_process.i_reg[0]/Q
                         net (fo=4, routed)           0.025     1.034    control_unit_process.i_reg_n_0_[0]
    SLICE_X85Y192        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.067 r  control_unit_process.i[2]_i_1/O
                         net (fo=1, routed)           0.006     1.073    control_unit_process.i[2]_i_1_n_0
    SLICE_X85Y192        FDCE                                         r  control_unit_process.i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.697     1.282    clk_IBUF_BUFG
    SLICE_X85Y192        FDCE                                         r  control_unit_process.i_reg[2]/C
                         clock pessimism             -0.306     0.976    
    SLICE_X85Y192        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.023    control_unit_process.i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 control_unit_process.i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_unit_process.i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      0.610ns (routing 0.096ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.697ns (routing 0.108ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.610     0.970    clk_IBUF_BUFG
    SLICE_X85Y192        FDCE                                         r  control_unit_process.i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.009 r  control_unit_process.i_reg[0]/Q
                         net (fo=4, routed)           0.025     1.034    control_unit_process.i_reg_n_0_[0]
    SLICE_X85Y192        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     1.067 r  control_unit_process.i[3]_i_2/O
                         net (fo=1, routed)           0.006     1.073    control_unit_process.i[3]_i_2_n_0
    SLICE_X85Y192        FDCE                                         r  control_unit_process.i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.697     1.282    clk_IBUF_BUFG
    SLICE_X85Y192        FDCE                                         r  control_unit_process.i_reg[3]/C
                         clock pessimism             -0.306     0.976    
    SLICE_X85Y192        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.023    control_unit_process.i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.062ns (40.523%)  route 0.091ns (59.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.590ns (routing 0.096ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.590     0.950    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X85Y177        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y177        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.989 f  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=13, routed)          0.083     1.072    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/curr_fwft_state[1]
    SLICE_X86Y176        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.023     1.095 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_i_1/O
                         net (fo=1, routed)           0.008     1.103    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0
    SLICE_X86Y176        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.682     1.267    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X86Y176        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                         clock pessimism             -0.262     1.005    
    SLICE_X86Y176        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.052    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 control_unit_process.k_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_unit_process.k_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.053ns (51.456%)  route 0.050ns (48.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      0.611ns (routing 0.096ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.108ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.611     0.971    clk_IBUF_BUFG
    SLICE_X85Y189        FDCE                                         r  control_unit_process.k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y189        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.010 r  control_unit_process.k_reg[4]/Q
                         net (fo=9, routed)           0.033     1.043    control_unit_process.k_reg_n_0_[4]
    SLICE_X85Y189        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.057 r  control_unit_process.k[4]_i_1/O
                         net (fo=1, routed)           0.017     1.074    control_unit_process.k[4]_i_1_n_0
    SLICE_X85Y189        FDCE                                         r  control_unit_process.k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.698     1.283    clk_IBUF_BUFG
    SLICE_X85Y189        FDCE                                         r  control_unit_process.k_reg[4]/C
                         clock pessimism             -0.306     0.977    
    SLICE_X85Y189        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.023    control_unit_process.k_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.000       3.431      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710      BUFGCE_X0Y48   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X84Y188  FSM_onehot_data_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X85Y174  FSM_onehot_data_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X85Y174  FSM_onehot_data_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X84Y188  control_unit_enable_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X85Y192  control_unit_process.delay_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X85Y191  control_unit_process.delay_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         5.000       4.450      SLICE_X85Y191  control_unit_process.delay_cnt_reg[2]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X84Y188  FSM_onehot_data_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X84Y188  FSM_onehot_data_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X85Y174  FSM_onehot_data_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X85Y174  FSM_onehot_data_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X85Y174  FSM_onehot_data_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X85Y174  FSM_onehot_data_state_reg[2]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y70   Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X84Y188  FSM_onehot_data_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X84Y188  FSM_onehot_data_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X85Y174  FSM_onehot_data_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X85Y174  FSM_onehot_data_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X85Y174  FSM_onehot_data_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X85Y174  FSM_onehot_data_state_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.228ns (37.874%)  route 0.374ns (62.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.087ns (routing 0.171ns, distribution 0.916ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.155ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.087     2.008    clk_IBUF_BUFG
    SLICE_X85Y182        FDCE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y182        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.087 f  fifo_reset_reg/Q
                         net (fo=1, routed)           0.213     2.300    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X86Y180        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     2.449 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.161     2.610    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X86Y180        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.957     1.585    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X86Y180        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.099ns (37.358%)  route 0.166ns (62.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.611ns (routing 0.096ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.708ns (routing 0.108ns, distribution 0.600ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.611     0.971    clk_IBUF_BUFG
    SLICE_X85Y182        FDCE                                         r  fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y182        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.010 f  fifo_reset_reg/Q
                         net (fo=1, routed)           0.109     1.119    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X86Y180        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.060     1.179 r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.057     1.236    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X86Y180        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.708     1.293    Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X86Y180        FDRE                                         r  Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dpd_din_data_I_reg[10]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpd_din_data_I[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.615ns  (logic 1.045ns (28.901%)  route 2.570ns (71.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.073ns (routing 0.171ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.073     1.994    clk_IBUF_BUFG
    SLICE_X85Y207        FDRE                                         r  dpd_din_data_I_reg[10]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.073 r  dpd_din_data_I_reg[10]_lopt_replica_8/Q
                         net (fo=1, routed)           2.570     4.643    dpd_din_data_I_reg[10]_lopt_replica_8_1
    B13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.966     5.609 r  dpd_din_data_I_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.609    dpd_din_data_I[7]
    B13                                                               r  dpd_din_data_I[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mapper_din_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mapper_din_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.249ns  (logic 0.992ns (30.531%)  route 2.257ns (69.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.171ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.077     1.998    clk_IBUF_BUFG
    SLICE_X84Y197        FDCE                                         r  mapper_din_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.077 r  mapper_din_data_reg[5]/Q
                         net (fo=1, routed)           2.257     4.334    mapper_din_data_OBUF[5]
    AF17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.913     5.247 r  mapper_din_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.247    mapper_din_data[5]
    AF17                                                              r  mapper_din_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_din_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.112ns  (logic 1.039ns (33.393%)  route 2.073ns (66.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.045ns (routing 0.171ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.045     1.966    clk_IBUF_BUFG
    SLICE_X82Y176        FDCE                                         r  scrambler_din_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y176        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.044 r  scrambler_din_data_reg[21]/Q
                         net (fo=1, routed)           2.073     4.117    scrambler_din_data_OBUF[21]
    AP21                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.961     5.079 r  scrambler_din_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.079    scrambler_din_data[21]
    AP21                                                              r  scrambler_din_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_seed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_seed[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.037ns  (logic 1.064ns (35.045%)  route 1.973ns (64.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.086ns (routing 0.171ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.086     2.007    clk_IBUF_BUFG
    SLICE_X86Y198        FDCE                                         r  scrambler_seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.087 r  scrambler_seed_reg[11]/Q
                         net (fo=1, routed)           1.973     4.060    scrambler_seed_OBUF[11]
    C23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.984     5.045 r  scrambler_seed_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.045    scrambler_seed[11]
    C23                                                               r  scrambler_seed[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_seed_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_seed[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.041ns  (logic 1.065ns (35.031%)  route 1.976ns (64.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.171ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.071     1.992    clk_IBUF_BUFG
    SLICE_X81Y202        FDCE                                         r  scrambler_seed_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y202        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.072 r  scrambler_seed_reg[9]/Q
                         net (fo=1, routed)           1.976     4.048    scrambler_seed_OBUF[9]
    B24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.985     5.034 r  scrambler_seed_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.034    scrambler_seed[9]
    B24                                                               r  scrambler_seed[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_din_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.033ns  (logic 1.015ns (33.471%)  route 2.018ns (66.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.032ns (routing 0.171ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.032     1.953    clk_IBUF_BUFG
    SLICE_X82Y177        FDCE                                         r  scrambler_din_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y177        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.029 r  scrambler_din_data_reg[28]/Q
                         net (fo=1, routed)           2.018     4.047    scrambler_din_data_OBUF[28]
    AT22                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.939     4.987 r  scrambler_din_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.987    scrambler_din_data[28]
    AT22                                                              r  scrambler_din_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpd_din_data_I_reg[10]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpd_din_data_I[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.967ns  (logic 1.059ns (35.692%)  route 1.908ns (64.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.073ns (routing 0.171ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.073     1.994    clk_IBUF_BUFG
    SLICE_X85Y207        FDRE                                         r  dpd_din_data_I_reg[10]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y207        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.073 r  dpd_din_data_I_reg[10]_lopt_replica_2/Q
                         net (fo=1, routed)           1.908     3.981    dpd_din_data_I_reg[10]_lopt_replica_2_1
    A14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.980     4.961 r  dpd_din_data_I_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.961    dpd_din_data_I[1]
    A14                                                               r  dpd_din_data_I[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_seed_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_seed[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 1.063ns (36.337%)  route 1.863ns (63.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.067ns (routing 0.171ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.067     1.988    clk_IBUF_BUFG
    SLICE_X81Y201        FDCE                                         r  scrambler_seed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y201        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.067 r  scrambler_seed_reg[20]/Q
                         net (fo=1, routed)           1.863     3.930    scrambler_seed_OBUF[20]
    E24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.984     4.915 r  scrambler_seed_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.915    scrambler_seed[20]
    E24                                                               r  scrambler_seed[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpd_din_data_I_reg[10]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpd_din_data_I[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 1.060ns (36.359%)  route 1.856ns (63.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.073ns (routing 0.171ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.073     1.994    clk_IBUF_BUFG
    SLICE_X85Y207        FDRE                                         r  dpd_din_data_I_reg[10]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y207        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.073 r  dpd_din_data_I_reg[10]_lopt_replica_4/Q
                         net (fo=1, routed)           1.856     3.929    dpd_din_data_I_reg[10]_lopt_replica_4_1
    A11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.981     4.911 r  dpd_din_data_I_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.911    dpd_din_data_I[3]
    A11                                                               r  dpd_din_data_I[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dpd_din_data_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dpd_din_data_I[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.909ns  (logic 1.049ns (36.070%)  route 1.860ns (63.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.078ns (routing 0.171ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.557     0.557 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.557    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.557 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.893    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.921 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         1.078     1.999    clk_IBUF_BUFG
    SLICE_X85Y207        FDRE                                         r  dpd_din_data_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y207        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.078 r  dpd_din_data_I_reg[10]/Q
                         net (fo=1, routed)           1.860     3.938    dpd_din_data_I_OBUF[1]
    C13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.970     4.909 r  dpd_din_data_I_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.909    dpd_din_data_I[9]
    C13                                                               r  dpd_din_data_I[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scrambler_din_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.468ns (53.589%)  route 0.405ns (46.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.096ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.583     0.943    clk_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.982 r  scrambler_din_data_reg[0]/Q
                         net (fo=1, routed)           0.405     1.387    scrambler_din_data_OBUF[0]
    AF20                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     1.816 r  scrambler_din_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.816    scrambler_din_data[0]
    AF20                                                              r  scrambler_din_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_din_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.901ns  (logic 0.489ns (54.250%)  route 0.412ns (45.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.096ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.584     0.944    clk_IBUF_BUFG
    SLICE_X82Y175        FDCE                                         r  scrambler_din_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y175        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.982 r  scrambler_din_data_reg[2]/Q
                         net (fo=1, routed)           0.412     1.394    scrambler_din_data_OBUF[2]
    AG18                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.451     1.844 r  scrambler_din_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.844    scrambler_din_data[2]
    AG18                                                              r  scrambler_din_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_din_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.473ns (52.365%)  route 0.430ns (47.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.096ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.583     0.943    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y176        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.982 r  scrambler_din_data_reg[5]/Q
                         net (fo=1, routed)           0.430     1.412    scrambler_din_data_OBUF[5]
    AH20                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.434     1.846 r  scrambler_din_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.846    scrambler_din_data[5]
    AH20                                                              r  scrambler_din_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_din_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.470ns (51.496%)  route 0.443ns (48.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.096ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.583     0.943    clk_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y177        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.982 r  scrambler_din_data_reg[1]/Q
                         net (fo=1, routed)           0.443     1.425    scrambler_din_data_OBUF[1]
    AF19                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.431     1.856 r  scrambler_din_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.856    scrambler_din_data[1]
    AF19                                                              r  scrambler_din_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_control_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_control_enable
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.899ns  (logic 0.495ns (55.063%)  route 0.404ns (44.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.599ns (routing 0.096ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.599     0.959    clk_IBUF_BUFG
    SLICE_X81Y191        FDCE                                         r  scrambler_control_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y191        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.998 r  scrambler_control_enable_reg/Q
                         net (fo=1, routed)           0.404     1.402    scrambler_control_enable_OBUF
    L23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.456     1.858 r  scrambler_control_enable_OBUF_inst/O
                         net (fo=0)                   0.000     1.858    scrambler_control_enable
    L23                                                               r  scrambler_control_enable (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_seed_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_seed[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.488ns (53.450%)  route 0.425ns (46.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.598ns (routing 0.096ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.598     0.958    clk_IBUF_BUFG
    SLICE_X81Y202        FDCE                                         r  scrambler_seed_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y202        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.998 r  scrambler_seed_reg[29]/Q
                         net (fo=1, routed)           0.425     1.423    scrambler_seed_OBUF[29]
    J20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.448     1.871 r  scrambler_seed_OBUF[29]_inst/O
                         net (fo=0)                   0.000     1.871    scrambler_seed[29]
    J20                                                               r  scrambler_seed[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mapper_selected_mod_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mapper_selected_mod[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.919ns  (logic 0.490ns (53.324%)  route 0.429ns (46.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.598ns (routing 0.096ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.598     0.958    clk_IBUF_BUFG
    SLICE_X81Y199        FDCE                                         r  mapper_selected_mod_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y199        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.997 r  mapper_selected_mod_reg[2]/Q
                         net (fo=1, routed)           0.429     1.426    mapper_selected_mod_OBUF[2]
    K24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.451     1.877 r  mapper_selected_mod_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.877    mapper_selected_mod[2]
    K24                                                               r  mapper_selected_mod[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_seed_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_seed[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.510ns (54.232%)  route 0.430ns (45.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.595ns (routing 0.096ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.595     0.955    clk_IBUF_BUFG
    SLICE_X81Y200        FDCE                                         r  scrambler_seed_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y200        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.996 r  scrambler_seed_reg[31]/Q
                         net (fo=1, routed)           0.430     1.426    scrambler_seed_OBUF[31]
    J21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.469     1.894 r  scrambler_seed_OBUF[31]_inst/O
                         net (fo=0)                   0.000     1.894    scrambler_seed[31]
    J21                                                               r  scrambler_seed[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scrambler_din_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            scrambler_din_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.472ns (49.399%)  route 0.484ns (50.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.096ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.583     0.943    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y176        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.982 r  scrambler_din_data_reg[6]/Q
                         net (fo=1, routed)           0.484     1.466    scrambler_din_data_OBUF[6]
    AJ20                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.433     1.899 r  scrambler_din_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.899    scrambler_din_data[6]
    AJ20                                                              r  scrambler_din_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mapper_selected_mod_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mapper_selected_mod[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.937ns  (logic 0.505ns (53.873%)  route 0.432ns (46.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.605ns (routing 0.096ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.192     0.192 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.192    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.192 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.343    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.360 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.605     0.965    clk_IBUF_BUFG
    SLICE_X82Y201        FDCE                                         r  mapper_selected_mod_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y201        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.004 r  mapper_selected_mod_reg[0]/Q
                         net (fo=1, routed)           0.432     1.436    mapper_selected_mod_OBUF[0]
    H21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.466     1.901 r  mapper_selected_mod_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.901    mapper_selected_mod[0]
    H21                                                               r  mapper_selected_mod[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           556 Endpoints
Min Delay           556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_splitter.index_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 0.594ns (13.233%)  route 3.896ns (86.767%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.938ns (routing 0.155ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.321     3.862    reset_IBUF
    SLICE_X83Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.915 r  data_splitter.index[5]_i_1/O
                         net (fo=6, routed)           0.575     4.490    index0
    SLICE_X85Y196        FDRE                                         r  data_splitter.index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.938     1.566    clk_IBUF_BUFG
    SLICE_X85Y196        FDRE                                         r  data_splitter.index_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_splitter.index_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 0.594ns (13.233%)  route 3.896ns (86.767%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.938ns (routing 0.155ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.321     3.862    reset_IBUF
    SLICE_X83Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.915 r  data_splitter.index[5]_i_1/O
                         net (fo=6, routed)           0.575     4.490    index0
    SLICE_X85Y196        FDRE                                         r  data_splitter.index_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.938     1.566    clk_IBUF_BUFG
    SLICE_X85Y196        FDRE                                         r  data_splitter.index_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_splitter.index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 0.594ns (13.602%)  route 3.774ns (86.398%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.944ns (routing 0.155ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.321     3.862    reset_IBUF
    SLICE_X83Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.915 r  data_splitter.index[5]_i_1/O
                         net (fo=6, routed)           0.453     4.368    index0
    SLICE_X83Y195        FDRE                                         r  data_splitter.index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.944     1.572    clk_IBUF_BUFG
    SLICE_X83Y195        FDRE                                         r  data_splitter.index_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_splitter.index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 0.594ns (13.602%)  route 3.774ns (86.398%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.944ns (routing 0.155ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.321     3.862    reset_IBUF
    SLICE_X83Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.915 r  data_splitter.index[5]_i_1/O
                         net (fo=6, routed)           0.453     4.368    index0
    SLICE_X83Y195        FDRE                                         r  data_splitter.index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.944     1.572    clk_IBUF_BUFG
    SLICE_X83Y195        FDRE                                         r  data_splitter.index_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_splitter.index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 0.594ns (13.615%)  route 3.770ns (86.385%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.937ns (routing 0.155ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.321     3.862    reset_IBUF
    SLICE_X83Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.915 r  data_splitter.index[5]_i_1/O
                         net (fo=6, routed)           0.449     4.364    index0
    SLICE_X84Y195        FDRE                                         r  data_splitter.index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.937     1.565    clk_IBUF_BUFG
    SLICE_X84Y195        FDRE                                         r  data_splitter.index_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_splitter.index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 0.594ns (13.618%)  route 3.769ns (86.382%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.937ns (routing 0.155ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.321     3.862    reset_IBUF
    SLICE_X83Y195        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.915 r  data_splitter.index[5]_i_1/O
                         net (fo=6, routed)           0.448     4.363    index0
    SLICE_X84Y195        FDRE                                         r  data_splitter.index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.937     1.565    clk_IBUF_BUFG
    SLICE_X84Y195        FDRE                                         r  data_splitter.index_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            splitter_data_in_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 0.541ns (12.486%)  route 3.793ns (87.514%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.938ns (routing 0.155ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.793     4.334    reset_IBUF
    SLICE_X83Y200        FDCE                                         f  splitter_data_in_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.938     1.566    clk_IBUF_BUFG
    SLICE_X83Y200        FDCE                                         r  splitter_data_in_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            splitter_data_in_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 0.541ns (12.524%)  route 3.780ns (87.476%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.934ns (routing 0.155ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.780     4.321    reset_IBUF
    SLICE_X84Y200        FDCE                                         f  splitter_data_in_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.934     1.562    clk_IBUF_BUFG
    SLICE_X84Y200        FDCE                                         r  splitter_data_in_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            splitter_data_in_reg[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 0.541ns (12.524%)  route 3.780ns (87.476%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.934ns (routing 0.155ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW13                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.541     0.541 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.541    reset_IBUF_inst/OUT
    AW13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.541 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=198, routed)         3.780     4.321    reset_IBUF
    SLICE_X84Y200        FDCE                                         f  splitter_data_in_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.934     1.562    clk_IBUF_BUFG
    SLICE_X84Y200        FDCE                                         r  splitter_data_in_reg[23]/C

Slack:                    inf
  Source:                 interleaver_dout_valid
                            (input port)
  Destination:            splitter_data_in_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 0.847ns (19.679%)  route 3.457ns (80.321%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW15                                              0.000     0.000 r  interleaver_dout_valid (IN)
                         net (fo=0)                   0.000     0.000    interleaver_dout_valid_IBUF_inst/I
    AW15                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.539     0.539 r  interleaver_dout_valid_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.539    interleaver_dout_valid_IBUF_inst/OUT
    AW15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.539 r  interleaver_dout_valid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           2.538     3.077    interleaver_dout_valid_IBUF
    SLICE_X85Y193        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     3.235 r  splitter_case[1]_i_2/O
                         net (fo=2, routed)           0.188     3.423    splitter_case[1]_i_2_n_0
    SLICE_X86Y193        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.150     3.573 r  splitter_data_in[31]_i_1/O
                         net (fo=32, routed)          0.731     4.304    splitter_data_in[31]_i_1_n_0
    SLICE_X82Y197        FDCE                                         r  splitter_data_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.307     0.307 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.307    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.307 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.604    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.628 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.932     1.560    clk_IBUF_BUFG
    SLICE_X82Y197        FDCE                                         r  splitter_data_in_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_fec[2]
                            (input port)
  Destination:            scrambler_din_data_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.251ns (39.376%)  route 0.387ns (60.624%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  tx_fec[2] (IN)
                         net (fo=0)                   0.000     0.000    tx_fec_IBUF[2]_inst/I
    M19                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  tx_fec_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    tx_fec_IBUF[2]_inst/OUT
    M19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  tx_fec_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.571    tx_fec_IBUF[2]
    SLICE_X81Y177        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     0.621 r  scrambler_din_data[31]_i_2/O
                         net (fo=1, routed)           0.017     0.638    scrambler_din_data[31]_i_2_n_0
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.667     1.252    clk_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[31]/C

Slack:                    inf
  Source:                 tx_modulation[1]
                            (input port)
  Destination:            mapper_selected_mod_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.195ns (29.873%)  route 0.457ns (70.127%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.686ns (routing 0.108ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK19                                              0.000     0.000 r  tx_modulation[1] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_IBUF[1]_inst/I
    AK19                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.195     0.195 r  tx_modulation_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    tx_modulation_IBUF[1]_inst/OUT
    AK19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.195 r  tx_modulation_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          0.457     0.652    tx_modulation_IBUF[1]
    SLICE_X81Y198        FDCE                                         r  mapper_selected_mod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.686     1.271    clk_IBUF_BUFG
    SLICE_X81Y198        FDCE                                         r  mapper_selected_mod_reg[1]/C

Slack:                    inf
  Source:                 tx_fec[0]
                            (input port)
  Destination:            scrambler_din_data_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.237ns (36.142%)  route 0.418ns (63.858%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  tx_fec[0] (IN)
                         net (fo=0)                   0.000     0.000    tx_fec_IBUF[0]_inst/I
    L21                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.202     0.202 r  tx_fec_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.202    tx_fec_IBUF[0]_inst/OUT
    L21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.202 r  tx_fec_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.402     0.604    tx_fec_IBUF[0]
    SLICE_X81Y176        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     0.639 r  scrambler_din_data[29]_i_1/O
                         net (fo=1, routed)           0.016     0.655    scrambler_din_data[29]_i_1_n_0
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.667     1.252    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[29]/C

Slack:                    inf
  Source:                 tx_fec[3]
                            (input port)
  Destination:            scrambler_din_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.281ns (42.645%)  route 0.378ns (57.355%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  tx_fec[3] (IN)
                         net (fo=0)                   0.000     0.000    tx_fec_IBUF[3]_inst/I
    N20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.221     0.221 r  tx_fec_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.221    tx_fec_IBUF[3]_inst/OUT
    N20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.221 r  tx_fec_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.362     0.583    tx_fec_IBUF[3]
    SLICE_X81Y177        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     0.643 r  scrambler_din_data[0]_i_1/O
                         net (fo=1, routed)           0.016     0.659    scrambler_din_data[0]_i_1_n_0
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.667     1.252    clk_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[0]/C

Slack:                    inf
  Source:                 tx_fec[7]
                            (input port)
  Destination:            scrambler_din_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.249ns (37.604%)  route 0.413ns (62.396%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G24                                               0.000     0.000 r  tx_fec[7] (IN)
                         net (fo=0)                   0.000     0.000    tx_fec_IBUF[7]_inst/I
    G24                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.234     0.234 r  tx_fec_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.234    tx_fec_IBUF[7]_inst/OUT
    G24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.234 r  tx_fec_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.398     0.632    tx_fec_IBUF[7]
    SLICE_X81Y177        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.647 r  scrambler_din_data[4]_i_1/O
                         net (fo=1, routed)           0.015     0.662    scrambler_din_data[4]_i_1_n_0
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.667     1.252    clk_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[4]/C

Slack:                    inf
  Source:                 tx_modulation[1]
                            (input port)
  Destination:            scrambler_din_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.276ns (41.165%)  route 0.394ns (58.835%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT6=2)
  Clock Path Skew:        1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK19                                              0.000     0.000 r  tx_modulation[1] (IN)
                         net (fo=0)                   0.000     0.000    tx_modulation_IBUF[1]_inst/I
    AK19                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.195     0.195 r  tx_modulation_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    tx_modulation_IBUF[1]_inst/OUT
    AK19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.195 r  tx_modulation_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          0.328     0.523    tx_modulation_IBUF[1]
    SLICE_X81Y177        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.545 r  scrambler_din_data[1]_i_2/O
                         net (fo=1, routed)           0.050     0.595    scrambler_din_data[1]_i_2_n_0
    SLICE_X81Y177        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.059     0.654 r  scrambler_din_data[1]_i_1/O
                         net (fo=1, routed)           0.016     0.670    scrambler_din_data[1]_i_1_n_0
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.667     1.252    clk_IBUF_BUFG
    SLICE_X81Y177        FDCE                                         r  scrambler_din_data_reg[1]/C

Slack:                    inf
  Source:                 tx_fec[1]
                            (input port)
  Destination:            scrambler_din_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.257ns (38.269%)  route 0.414ns (61.731%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  tx_fec[1] (IN)
                         net (fo=0)                   0.000     0.000    tx_fec_IBUF[1]_inst/I
    N19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.207     0.207 r  tx_fec_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.207    tx_fec_IBUF[1]_inst/OUT
    N19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.207 r  tx_fec_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.604    tx_fec_IBUF[1]
    SLICE_X81Y176        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     0.654 r  scrambler_din_data[30]_i_1/O
                         net (fo=1, routed)           0.017     0.671    scrambler_din_data[30]_i_1_n_0
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.667     1.252    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[30]/C

Slack:                    inf
  Source:                 tx_fec[1]
                            (input port)
  Destination:            encoder_code_rate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.207ns (30.676%)  route 0.467ns (69.324%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.658ns (routing 0.108ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  tx_fec[1] (IN)
                         net (fo=0)                   0.000     0.000    tx_fec_IBUF[1]_inst/I
    N19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.207     0.207 r  tx_fec_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.207    tx_fec_IBUF[1]_inst/OUT
    N19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.207 r  tx_fec_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.467     0.674    tx_fec_IBUF[1]
    SLICE_X81Y155        FDCE                                         r  encoder_code_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.658     1.243    clk_IBUF_BUFG
    SLICE_X81Y155        FDCE                                         r  encoder_code_rate_reg[1]/C

Slack:                    inf
  Source:                 tx_fec[0]
                            (input port)
  Destination:            encoder_code_rate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.202ns (29.317%)  route 0.486ns (70.683%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.658ns (routing 0.108ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  tx_fec[0] (IN)
                         net (fo=0)                   0.000     0.000    tx_fec_IBUF[0]_inst/I
    L21                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.202     0.202 r  tx_fec_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.202    tx_fec_IBUF[0]_inst/OUT
    L21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.202 r  tx_fec_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.486     0.688    tx_fec_IBUF[0]
    SLICE_X81Y155        FDCE                                         r  encoder_code_rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.658     1.243    clk_IBUF_BUFG
    SLICE_X81Y155        FDCE                                         r  encoder_code_rate_reg[0]/C

Slack:                    inf
  Source:                 tx_fec[6]
                            (input port)
  Destination:            scrambler_din_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.266ns (36.513%)  route 0.462ns (63.487%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.671ns (routing 0.108ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  tx_fec[6] (IN)
                         net (fo=0)                   0.000     0.000    tx_fec_IBUF[6]_inst/I
    D20                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.226     0.226 r  tx_fec_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.226    tx_fec_IBUF[6]_inst/OUT
    D20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.226 r  tx_fec_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.444     0.670    tx_fec_IBUF[6]
    SLICE_X81Y176        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.710 r  scrambler_din_data[3]_i_1/O
                         net (fo=1, routed)           0.018     0.728    scrambler_din_data[3]_i_1_n_0
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AP20                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.377     0.377 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.377    clk_IBUF_inst/OUT
    AP20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.377 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.566    clk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.585 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=306, routed)         0.671     1.256    clk_IBUF_BUFG
    SLICE_X81Y176        FDCE                                         r  scrambler_din_data_reg[3]/C





