INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:28:13 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 tehb8/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb8/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 0.870ns (17.556%)  route 4.086ns (82.444%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 7.153 - 6.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=868, unset)          1.282     1.282    tehb8/clk
    SLICE_X14Y110        FDCE                                         r  tehb8/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDCE (Prop_fdce_C_Q)         0.259     1.541 r  tehb8/full_reg_reg/Q
                         net (fo=32, routed)          0.666     2.207    tehb8/full_reg
    SLICE_X15Y106        LUT5 (Prop_lut5_I1_O)        0.043     2.250 r  tehb8/dataOutArray[0]0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     2.250    cmpi3/S[1]
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.517 r  cmpi3/dataOutArray[0]0_carry/CO[3]
                         net (fo=37, routed)          0.675     3.192    tehb9/fifo/O194[0]
    SLICE_X14Y112        LUT3 (Prop_lut3_I0_O)        0.043     3.235 f  tehb9/fifo/outC_address0[12]_INST_0_i_2/O
                         net (fo=9, routed)           0.468     3.703    tehb12/fifo/q2_reg
    SLICE_X3Y112         LUT5 (Prop_lut5_I3_O)        0.043     3.746 f  tehb12/fifo/q2_reg_i_1__2/O
                         net (fo=13, routed)          0.300     4.046    oehb6/oehb_ready
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.043     4.089 r  oehb6/validArray[0]_i_6/O
                         net (fo=1, routed)           0.164     4.253    oehb6/validArray[0]_i_6_n_0
    SLICE_X2Y112         LUT6 (Prop_lut6_I5_O)        0.043     4.296 r  oehb6/validArray[0]_i_2/O
                         net (fo=5, routed)           0.512     4.808    fork11/generateBlocks[1].regblock/reg_value_reg_11
    SLICE_X9Y109         LUT6 (Prop_lut6_I3_O)        0.043     4.851 r  fork11/generateBlocks[1].regblock/reg_value_i_3__0/O
                         net (fo=7, routed)           0.382     5.233    fork11/generateBlocks[1].regblock/reg_value_reg_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.043     5.276 r  fork11/generateBlocks[1].regblock/reg_value_i_2__0/O
                         net (fo=6, routed)           0.510     5.786    fork10/generateBlocks[0].regblock/data_reg_reg[6]_1
    SLICE_X14Y110        LUT6 (Prop_lut6_I3_O)        0.043     5.829 r  fork10/generateBlocks[0].regblock/data_reg[6]_i_1/O
                         net (fo=7, routed)           0.409     6.238    tehb8/E[0]
    SLICE_X15Y106        FDCE                                         r  tehb8/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=868, unset)          1.153     7.153    tehb8/clk
    SLICE_X15Y106        FDCE                                         r  tehb8/data_reg_reg[0]/C
                         clock pessimism              0.107     7.260    
                         clock uncertainty           -0.035     7.225    
    SLICE_X15Y106        FDCE (Setup_fdce_C_CE)      -0.201     7.024    tehb8/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  0.786    




