{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1398206236274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1398206236274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 19:37:16 2014 " "Processing started: Tue Apr 22 19:37:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1398206236274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1398206236274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorCompleto -c MicroprocessadorCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorCompleto -c MicroprocessadorCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1398206236274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1398206236650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControleDeEnderecos-Arquitetura " "Found design unit 1: UnidadeDeControleDeEnderecos-Arquitetura" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237194 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControleDeEnderecos " "Found entity 1: UnidadeDeControleDeEnderecos" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uce_aux " "Found design unit 1: uce_aux" {  } { { "../UnidadeDeControleDeEnderecos/uce_aux.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/uce_aux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontrole/unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontrole/unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-Arquitetura " "Found design unit 1: UnidadeDeControle-Arquitetura" {  } { { "../UnidadeDeControle/UnidadeDeControle.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControle/UnidadeDeControle.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237204 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "../UnidadeDeControle/UnidadeDeControle.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControle/UnidadeDeControle.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontrole/uc_aux.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontrole/uc_aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc_aux " "Found design unit 1: uc_aux" {  } { { "../UnidadeDeControle/uc_aux.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControle/uc_aux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arquiteturaULA " "Found design unit 1: ULA-arquiteturaULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237213 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroSegmento-ArquiteturaRS " "Found design unit 1: RegistroSegmento-ArquiteturaRS" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237218 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroSegmento " "Found entity 1: RegistroSegmento" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registropropositogeral/registropropositogeral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registropropositogeral/registropropositogeral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroPropositoGeral-ArquiteturaRPG " "Found design unit 1: RegistroPropositoGeral-ArquiteturaRPG" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237222 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroPropositoGeral " "Found entity 1: RegistroPropositoGeral" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registroflags/registroflags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registroflags/registroflags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroFlags-ArquiteturaRF " "Found design unit 1: RegistroFlags-ArquiteturaRF" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237227 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroFlags " "Found entity 1: RegistroFlags" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorzeroflag/detectorzeroflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorzeroflag/detectorzeroflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorZeroFlag-ArquiteturaDZF " "Found design unit 1: DetectorZeroFlag-ArquiteturaDZF" {  } { { "../DetectorZeroFlag/DetectorZeroFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorZeroFlag/DetectorZeroFlag.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237232 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorZeroFlag " "Found entity 1: DetectorZeroFlag" {  } { { "../DetectorZeroFlag/DetectorZeroFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorZeroFlag/DetectorZeroFlag.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorparidade/detectorparidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorparidade/detectorparidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorParidade-ArquiteturaDP " "Found design unit 1: DetectorParidade-ArquiteturaDP" {  } { { "../DetectorParidade/DetectorParidade.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorParidade/DetectorParidade.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237236 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorParidade " "Found entity 1: DetectorParidade" {  } { { "../DetectorParidade/DetectorParidade.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorParidade/DetectorParidade.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorauxiliarflag/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorauxiliarflag/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator-ArquiteturaSubtrator " "Found design unit 1: Subtrator-ArquiteturaSubtrator" {  } { { "../DetectorAuxiliarFlag/Subtrator.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Subtrator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237241 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator " "Found entity 1: Subtrator" {  } { { "../DetectorAuxiliarFlag/Subtrator.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Subtrator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorauxiliarflag/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorauxiliarflag/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-ArquiteturaSomador " "Found design unit 1: Somador-ArquiteturaSomador" {  } { { "../DetectorAuxiliarFlag/Somador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Somador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237246 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "../DetectorAuxiliarFlag/Somador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Somador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorauxiliarflag/detectorauxiliarflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/detectorauxiliarflag/detectorauxiliarflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorAuxiliarFlag-ArquiteturaDAF " "Found design unit 1: DetectorAuxiliarFlag-ArquiteturaDAF" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237250 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorAuxiliarFlag " "Found entity 1: DetectorAuxiliarFlag" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demultiplexador-ArquiteturaDemux " "Found design unit 1: Demultiplexador-ArquiteturaDemux" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexador " "Found entity 1: Demultiplexador" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalculadoraEndereco-rtl " "Found design unit 1: CalculadoraEndereco-rtl" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237259 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalculadoraEndereco " "Found entity 1: CalculadoraEndereco" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorCompleto-ArquiteturaMicro " "Found design unit 1: MicroprocessadorCompleto-ArquiteturaMicro" {  } { { "MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237265 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorCompleto " "Found entity 1: MicroprocessadorCompleto" {  } { { "MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorcompletotb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorcompletotb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorCompletoTB-ArquiteturaMicroTB " "Found design unit 1: MicroprocessadorCompletoTB-ArquiteturaMicroTB" {  } { { "MicroprocessadorCompletoTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompletoTB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237271 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorCompletoTB " "Found entity 1: MicroprocessadorCompletoTB" {  } { { "MicroprocessadorCompletoTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompletoTB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1398206237271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1398206237271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MicroprocessadorCompleto " "Elaborating entity \"MicroprocessadorCompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1398206237592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexador Demultiplexador:D1 " "Elaborating entity \"Demultiplexador\" for hierarchy \"Demultiplexador:D1\"" {  } { { "MicroprocessadorCompleto.vhd" "D1" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238190 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Demultiplexador.vhd(25) " "VHDL Process Statement warning at Demultiplexador.vhd(25): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206238290 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Demultiplexador.vhd(27) " "VHDL Process Statement warning at Demultiplexador.vhd(27): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206238290 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_01 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_01\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1398206238290 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_02 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_02\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1398206238291 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238292 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238292 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238292 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238292 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238293 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238293 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238293 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238293 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238293 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238293 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238293 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238294 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238294 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238294 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238294 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238294 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238294 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238294 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238295 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238296 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238296 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238296 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238296 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238296 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:UC " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:UC\"" {  } { { "MicroprocessadorCompleto.vhd" "UC" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:UnidadeLogicaArit " "Elaborating entity \"ULA\" for hierarchy \"ULA:UnidadeLogicaArit\"" {  } { { "MicroprocessadorCompleto.vhd" "UnidadeLogicaArit" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg ULA.vhd(42) " "Verilog HDL or VHDL warning at ULA.vhd(42): object \"reg\" assigned a value but never read" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238504 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaULA ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): signal \"habilitaULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206238505 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enum_op ULA.vhd(72) " "VHDL Process Statement warning at ULA.vhd(72): inferring latch(es) for signal or variable \"enum_op\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1398206238505 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaULA ULA.vhd(91) " "VHDL Process Statement warning at ULA.vhd(91): signal \"habilitaULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206238505 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_comp_b ULA.vhd(72) " "Inferred latch for \"enum_op.op_a_comp_b\" at ULA.vhd(72)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238505 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_nop ULA.vhd(72) " "Inferred latch for \"enum_op.op_nop\" at ULA.vhd(72)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238506 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_xor_b ULA.vhd(72) " "Inferred latch for \"enum_op.op_a_xor_b\" at ULA.vhd(72)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238506 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_sub ULA.vhd(72) " "Inferred latch for \"enum_op.op_sub\" at ULA.vhd(72)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238506 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_subCarry ULA.vhd(72) " "Inferred latch for \"enum_op.op_subCarry\" at ULA.vhd(72)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238506 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_addCarry ULA.vhd(72) " "Inferred latch for \"enum_op.op_addCarry\" at ULA.vhd(72)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238507 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_or_b ULA.vhd(72) " "Inferred latch for \"enum_op.op_a_or_b\" at ULA.vhd(72)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238507 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_add ULA.vhd(72) " "Inferred latch for \"enum_op.op_add\" at ULA.vhd(72)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206238507 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorParidade ULA:UnidadeLogicaArit\|DetectorParidade:dParidade " "Elaborating entity \"DetectorParidade\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorParidade:dParidade\"" {  } { { "../ULA/ULA.vhd" "dParidade" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorAuxiliarFlag ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag " "Elaborating entity \"DetectorAuxiliarFlag\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\"" {  } { { "../ULA/ULA.vhd" "dAuxiliarFlag" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238596 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 DetectorAuxiliarFlag.vhd(51) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(51): object \"c4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238644 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4 DetectorAuxiliarFlag.vhd(52) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(52): object \"b4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra0 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra0\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra1 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra1\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra2 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra2\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra3 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra3\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra4 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs0 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs0\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs1\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs2\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs3 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs3\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs4 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1398206238645 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Somador:Add0 " "Elaborating entity \"Somador\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Somador:Add0\"" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "Add0" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Subtrator:Sub0 " "Elaborating entity \"Subtrator\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Subtrator:Sub0\"" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "Sub0" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorZeroFlag ULA:UnidadeLogicaArit\|DetectorZeroFlag:dZeroFlag " "Elaborating entity \"DetectorZeroFlag\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorZeroFlag:dZeroFlag\"" {  } { { "../ULA/ULA.vhd" "dZeroFlag" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/ULA/ULA.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroPropositoGeral RegistroPropositoGeral:RegistroDados " "Elaborating entity \"RegistroPropositoGeral\" for hierarchy \"RegistroPropositoGeral:RegistroDados\"" {  } { { "MicroprocessadorCompleto.vhd" "RegistroDados" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206238941 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroPropositoGeral.vhd(41) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(41): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239004 "|MicroprocessadorCompleto|RegistroPropositoGeral:RegistroDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroPropositoGeral.vhd(41) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(41): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239004 "|MicroprocessadorCompleto|RegistroPropositoGeral:RegistroDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroPropositoGeral.vhd(67) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(67): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239004 "|MicroprocessadorCompleto|RegistroPropositoGeral:RegistroDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroFlags RegistroFlags:RegFlags " "Elaborating entity \"RegistroFlags\" for hierarchy \"RegistroFlags:RegFlags\"" {  } { { "MicroprocessadorCompleto.vhd" "RegFlags" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206239007 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Flags RegistroFlags.vhd(30) " "VHDL Process Statement warning at RegistroFlags.vhd(30): inferring latch(es) for signal or variable \"Flags\", which holds its previous value in one or more paths through the process" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1398206239062 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[1\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239062 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[3\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[3\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239062 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[5\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[5\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239062 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[12\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[12\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239062 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[13\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[13\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239062 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[14\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[14\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239062 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[15\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[15\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239062 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControleDeEnderecos UnidadeDeControleDeEnderecos:UCE " "Elaborating entity \"UnidadeDeControleDeEnderecos\" for hierarchy \"UnidadeDeControleDeEnderecos:UCE\"" {  } { { "MicroprocessadorCompleto.vhd" "UCE" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206239064 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado UnidadeDeControleDeEnderecos.vhd(104) " "VHDL Process Statement warning at UnidadeDeControleDeEnderecos.vhd(104): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1398206239129 "|MicroprocessadorCompleto|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado.Erro UnidadeDeControleDeEnderecos.vhd(104) " "Inferred latch for \"Estado.Erro\" at UnidadeDeControleDeEnderecos.vhd(104)" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239130 "|MicroprocessadorCompleto|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroSegmento RegistroSegmento:RegS " "Elaborating entity \"RegistroSegmento\" for hierarchy \"RegistroSegmento:RegS\"" {  } { { "MicroprocessadorCompleto.vhd" "RegS" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206239137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(40) " "VHDL Process Statement warning at RegistroSegmento.vhd(40): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239243 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239243 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239243 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239243 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239244 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalculadoraEndereco CalculadoraEndereco:Calc " "Elaborating entity \"CalculadoraEndereco\" for hierarchy \"CalculadoraEndereco:Calc\"" {  } { { "MicroprocessadorCompleto.vhd" "Calc" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1398206239304 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita CalculadoraEndereco.vhd(35) " "VHDL Process Statement warning at CalculadoraEndereco.vhd(35): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1398206239354 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[0\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239354 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[1\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239354 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[2\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239354 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[3\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239354 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[4\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239355 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[5\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239355 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[6\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239355 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[7\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239355 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[8\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239355 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[9\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239355 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[10\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239355 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[11\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239356 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[12\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239356 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[13\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239356 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[14\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239356 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[15\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239356 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[16\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239356 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[17\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239356 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[18\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239357 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[19\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1398206239357 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[0\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[0\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[1\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[1\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[2\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[2\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[3\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[3\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[4\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[4\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[5\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[5\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[6\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[6\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[7\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[7\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[8\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[8\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[9\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[9\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[10\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[10\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[11\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[11\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[12\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[12\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[13\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[13\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[14\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[14\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[15\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[15\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|selecSeg " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|selecSeg\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|incIP " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|incIP\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[1\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[1\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[2\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[2\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|leRegSeg " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|leRegSeg\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|habilitaCalc " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|habilitaCalc\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1398206242997 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1398206242997 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1398206243817 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1398206243817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1398206244047 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1398206244589 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1398206245837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398206245837 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398206247756 "|MicroprocessadorCompleto|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398206247756 "|MicroprocessadorCompleto|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1398206247756 "|MicroprocessadorCompleto|data[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1398206247756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1398206247773 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1398206247773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1398206247773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1398206247773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "531 " "Peak virtual memory: 531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1398206247867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 19:37:27 2014 " "Processing ended: Tue Apr 22 19:37:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1398206247867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1398206247867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1398206247867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1398206247867 ""}
