library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;

entity contador_ace is
port(
signal clk : in std_logic;
signal en: in std_logic;
signal reset_n: in std_logic;
signal mov_u: out std_logic_vector(6 downto 0);
signal mov_d: out std_logic_vector(6 downto 0);
signal mov_c: out std_logic_vector(6 downto 0)
signal mov_gt40: out std_logic);
end contador_ace;

architecture arq of contador_ace is
signal q_reg_u, q_reg_d, q_reg_c: unsigned(6 downto 0);
signal q_next_u, q_next_d, q_next_c: unsigned(6 downto 0);
signal en_u,end_d,end_c, max_u,max_d,max_c, max_value:std_logic;

begin



end arq;