Analysis & Synthesis report for AHT10
Wed Aug 03 09:36:01 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|controler:u_controler|i2c_master:u_i2c|state_c
 11. State Machine - |top|controler:u_controler|AHT10_rw:u_rw_ctrl|state_c
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: seg_driver:u_seg_driver
 19. Parameter Settings for User Entity Instance: controler:u_controler|AHT10_rw:u_rw_ctrl
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Div2
 24. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod2
 25. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Div3
 26. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod3
 27. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod4
 29. Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod1
 30. Port Connectivity Checks: "uart_tx:u_uart_tx"
 31. Port Connectivity Checks: "controler:u_controler|i2c_master:u_i2c"
 32. Signal Tap Logic Analyzer Settings
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 03 09:36:01 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; AHT10                                           ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,937                                           ;
;     Total combinational functions  ; 2,198                                           ;
;     Dedicated logic registers      ; 1,284                                           ;
; Total registers                    ; 1284                                            ;
; Total pins                         ; 20                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 200,704                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; top                ; AHT10              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; ../rtl/uart_tx.v                                                   ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/AHT10/rtl/uart_tx.v                                                          ;             ;
; ../rtl/top.v                                                       ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/AHT10/rtl/top.v                                                              ;             ;
; ../rtl/seg_driver.v                                                ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v                                                       ;             ;
; ../rtl/param.v                                                     ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/AHT10/rtl/param.v                                                            ;             ;
; ../rtl/i2c_master.v                                                ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v                                                       ;             ;
; ../rtl/data_handle.v                                               ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v                                                      ;             ;
; ../rtl/controler.v                                                 ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/AHT10/rtl/controler.v                                                        ;             ;
; ../rtl/AHT10_rw.v                                                  ; yes             ; User Verilog HDL File                        ; I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                           ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                      ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                         ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                  ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                  ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                  ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                ;             ;
; db/altsyncram_ub24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/altsyncram_ub24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                              ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                 ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                         ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                              ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                 ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                  ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                              ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                             ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                     ;             ;
; db/cntr_4hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/cntr_4hi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                 ; altera_sld  ;
; db/ip/sld8b9dc7ab/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                            ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                              ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc                             ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;             ;
; db/lpm_divide_1jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_1jm.tdf                                              ;             ;
; db/sign_div_unsign_ulh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_ulh.tdf                                         ;             ;
; db/alt_u_div_37f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_6bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_6bm.tdf                                              ;             ;
; db/lpm_divide_5jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_5jm.tdf                                              ;             ;
; db/sign_div_unsign_tlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_tlh.tdf                                         ;             ;
; db/alt_u_div_b7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_b7f.tdf                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                                ;             ;
; db/mult_dgt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/mult_dgt.tdf                                                    ;             ;
; db/lpm_divide_3bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_3bm.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_47f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_47f.tdf                                               ;             ;
; db/lpm_divide_fhm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_fhm.tdf                                              ;             ;
; db/sign_div_unsign_7kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_7kh.tdf                                         ;             ;
; db/alt_u_div_24f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_24f.tdf                                               ;             ;
; db/lpm_divide_3jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_3jm.tdf                                              ;             ;
; db/sign_div_unsign_rlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_rlh.tdf                                         ;             ;
; db/alt_u_div_a7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_a7f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,937     ;
;                                             ;           ;
; Total combinational functions               ; 2198      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 614       ;
;     -- 3 input functions                    ; 725       ;
;     -- <=2 input functions                  ; 859       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1498      ;
;     -- arithmetic mode                      ; 700       ;
;                                             ;           ;
; Total registers                             ; 1284      ;
;     -- Dedicated logic registers            ; 1284      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 20        ;
; Total memory bits                           ; 200704    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 832       ;
; Total fan-out                               ; 11630     ;
; Average fan-out                             ; 3.25      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 2198 (0)            ; 1284 (0)                  ; 200704      ; 0            ; 0       ; 0         ; 20   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |controler:u_controler|                                                                                                              ; 215 (0)             ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controler:u_controler                                                                                                                                                                                                                                                                                                                      ; controler                         ; work         ;
;       |AHT10_rw:u_rw_ctrl|                                                                                                              ; 130 (130)           ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controler:u_controler|AHT10_rw:u_rw_ctrl                                                                                                                                                                                                                                                                                                   ; AHT10_rw                          ; work         ;
;       |i2c_master:u_i2c|                                                                                                                ; 85 (85)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|controler:u_controler|i2c_master:u_i2c                                                                                                                                                                                                                                                                                                     ; i2c_master                        ; work         ;
;    |data_handle:u_data_handle|                                                                                                          ; 1230 (300)          ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle                                                                                                                                                                                                                                                                                                                  ; data_handle                       ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div0                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_5jm:auto_generated|                                                                                                ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div0|lpm_divide_5jm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_5jm                    ; work         ;
;             |sign_div_unsign_tlh:divider|                                                                                               ; 190 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_tlh               ; work         ;
;                |alt_u_div_b7f:divider|                                                                                                  ; 190 (190)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_b7f:divider                                                                                                                                                                                                                  ; alt_u_div_b7f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 145 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div1                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_1jm:auto_generated|                                                                                                ; 145 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_1jm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 145 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_37f:divider|                                                                                                  ; 145 (145)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider                                                                                                                                                                                                                  ; alt_u_div_37f                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div2                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_5jm:auto_generated|                                                                                                ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div2|lpm_divide_5jm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_5jm                    ; work         ;
;             |sign_div_unsign_tlh:divider|                                                                                               ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_tlh               ; work         ;
;                |alt_u_div_b7f:divider|                                                                                                  ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_b7f:divider                                                                                                                                                                                                                  ; alt_u_div_b7f                     ; work         ;
;       |lpm_divide:Div3|                                                                                                                 ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div3                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_1jm:auto_generated|                                                                                                ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div3|lpm_divide_1jm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_1jm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_37f:divider|                                                                                                  ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Div3|lpm_divide_1jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider                                                                                                                                                                                                                  ; alt_u_div_37f                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 152 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_6bm:auto_generated|                                                                                                ; 152 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_6bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 152 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_37f:divider|                                                                                                  ; 152 (152)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider                                                                                                                                                                                                                  ; alt_u_div_37f                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_6bm:auto_generated|                                                                                                ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod1|lpm_divide_6bm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_6bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 148 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_37f:divider|                                                                                                  ; 148 (148)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod1|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider                                                                                                                                                                                                                  ; alt_u_div_37f                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_6bm:auto_generated|                                                                                                ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod2|lpm_divide_6bm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_6bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod2|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_37f:divider|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod2|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider                                                                                                                                                                                                                  ; alt_u_div_37f                     ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_6bm:auto_generated|                                                                                                ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod3|lpm_divide_6bm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_6bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 51 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod3|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_37f:divider|                                                                                                  ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod3|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider                                                                                                                                                                                                                  ; alt_u_div_37f                     ; work         ;
;       |lpm_divide:Mod4|                                                                                                                 ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_6bm:auto_generated|                                                                                                ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod4|lpm_divide_6bm:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_6bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod4|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_37f:divider|                                                                                                  ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|data_handle:u_data_handle|lpm_divide:Mod4|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider                                                                                                                                                                                                                  ; alt_u_div_37f                     ; work         ;
;    |seg_driver:u_seg_driver|                                                                                                            ; 59 (59)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_driver:u_seg_driver                                                                                                                                                                                                                                                                                                                    ; seg_driver                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 528 (2)             ; 957 (98)                  ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 526 (0)             ; 859 (0)                   ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 526 (88)            ; 859 (280)                 ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ub24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 200704      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ub24:auto_generated                                                                                                                                                 ; altsyncram_ub24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 117 (1)             ; 261 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 98 (0)              ; 245 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 98 (0)              ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 18 (18)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 140 (11)            ; 123 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_4hi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4hi:auto_generated                                                             ; cntr_4hi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 49 (49)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_tx:u_uart_tx|                                                                                                                  ; 39 (39)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_tx:u_uart_tx                                                                                                                                                                                                                                                                                                                          ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ub24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 49           ; 4096         ; 49           ; 200704 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|controler:u_controler|i2c_master:u_i2c|state_c                                                      ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; Name          ; state_c.STOP ; state_c.SACK ; state_c.READ ; state_c.RACK ; state_c.WRITE ; state_c.START ; state_c.IDLE ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+
; state_c.IDLE  ; 0            ; 0            ; 0            ; 0            ; 0             ; 0             ; 0            ;
; state_c.START ; 0            ; 0            ; 0            ; 0            ; 0             ; 1             ; 1            ;
; state_c.WRITE ; 0            ; 0            ; 0            ; 0            ; 1             ; 0             ; 1            ;
; state_c.RACK  ; 0            ; 0            ; 0            ; 1            ; 0             ; 0             ; 1            ;
; state_c.READ  ; 0            ; 0            ; 1            ; 0            ; 0             ; 0             ; 1            ;
; state_c.SACK  ; 0            ; 1            ; 0            ; 0            ; 0             ; 0             ; 1            ;
; state_c.STOP  ; 1            ; 0            ; 0            ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+--------------+--------------+--------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|controler:u_controler|AHT10_rw:u_rw_ctrl|state_c                                                                                  ;
+-------------------+---------------+--------------+------------------+-----------------+--------------+-------------------+--------------+--------------+
; Name              ; state_c.DELAY ; state_c.READ ; state_c.MEA_WAIT ; state_c.MEASURE ; state_c.INIT ; state_c.CAL_STATE ; state_c.IDLE ; state_c.WAIT ;
+-------------------+---------------+--------------+------------------+-----------------+--------------+-------------------+--------------+--------------+
; state_c.WAIT      ; 0             ; 0            ; 0                ; 0               ; 0            ; 0                 ; 0            ; 0            ;
; state_c.IDLE      ; 0             ; 0            ; 0                ; 0               ; 0            ; 0                 ; 1            ; 1            ;
; state_c.CAL_STATE ; 0             ; 0            ; 0                ; 0               ; 0            ; 1                 ; 0            ; 1            ;
; state_c.INIT      ; 0             ; 0            ; 0                ; 0               ; 1            ; 0                 ; 0            ; 1            ;
; state_c.MEASURE   ; 0             ; 0            ; 0                ; 1               ; 0            ; 0                 ; 0            ; 1            ;
; state_c.MEA_WAIT  ; 0             ; 0            ; 1                ; 0               ; 0            ; 0                 ; 0            ; 1            ;
; state_c.READ      ; 0             ; 1            ; 0                ; 0               ; 0            ; 0                 ; 0            ; 1            ;
; state_c.DELAY     ; 1             ; 0            ; 0                ; 0               ; 0            ; 0                 ; 0            ; 1            ;
+-------------------+---------------+--------------+------------------+-----------------+--------------+-------------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                              ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                               ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[2]   ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[0]   ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[1]   ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; data_handle:u_data_handle|tx[0]                     ; data_handle:u_data_handle|flag                    ; yes                    ;
; data_handle:u_data_handle|tx[1]                     ; data_handle:u_data_handle|flag                    ; yes                    ;
; data_handle:u_data_handle|tx[2]                     ; data_handle:u_data_handle|flag                    ; yes                    ;
; data_handle:u_data_handle|tx[5]                     ; data_handle:u_data_handle|flag                    ; yes                    ;
; data_handle:u_data_handle|tx[4]                     ; data_handle:u_data_handle|flag                    ; yes                    ;
; data_handle:u_data_handle|tx[3]                     ; data_handle:u_data_handle|flag                    ; yes                    ;
; data_handle:u_data_handle|tx[6]                     ; data_handle:u_data_handle|flag                    ; yes                    ;
; data_handle:u_data_handle|tx[7]                     ; data_handle:u_data_handle|flag                    ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3]   ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[5]  ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[6]  ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[7]  ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[4]  ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[1]  ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[2]  ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[3]  ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[0]  ; controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] ; yes                    ;
; Number of user-specified and inferred latches = 20  ;                                                   ;                        ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; uart_tx:u_uart_tx|data[0]             ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1284  ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 606   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 658   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; seg_driver:u_seg_driver|seg_sel[1]                                                                                                                                                                                                                                                                                              ; 2       ;
; seg_driver:u_seg_driver|seg_sel[2]                                                                                                                                                                                                                                                                                              ; 2       ;
; seg_driver:u_seg_driver|seg_sel[3]                                                                                                                                                                                                                                                                                              ; 2       ;
; seg_driver:u_seg_driver|seg_sel[4]                                                                                                                                                                                                                                                                                              ; 2       ;
; seg_driver:u_seg_driver|seg_sel[5]                                                                                                                                                                                                                                                                                              ; 2       ;
; seg_driver:u_seg_driver|seg_dig[6]                                                                                                                                                                                                                                                                                              ; 1       ;
; controler:u_controler|i2c_master:u_i2c|scl                                                                                                                                                                                                                                                                                      ; 2       ;
; uart_tx:u_uart_tx|tx_dout_r                                                                                                                                                                                                                                                                                                     ; 1       ;
; controler:u_controler|i2c_master:u_i2c|sda_out                                                                                                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |top|seg_driver:u_seg_driver|value[0]                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |top|seg_driver:u_seg_driver|value[3]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[2] ;
; 32:1               ; 2 bits    ; 42 LEs        ; 16 LEs               ; 26 LEs                 ; No         ; |top|data_handle:u_data_handle|Mux7                    ;
; 32:1               ; 2 bits    ; 42 LEs        ; 16 LEs               ; 26 LEs                 ; No         ; |top|data_handle:u_data_handle|Mux4                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_driver:u_seg_driver ;
+----------------+------------------+----------------------------------+
; Parameter Name ; Value            ; Type                             ;
+----------------+------------------+----------------------------------+
; MAX_DELAY      ; 1010000100100000 ; Unsigned Binary                  ;
; ZERO           ; 1000000          ; Unsigned Binary                  ;
; ONE            ; 1111001          ; Unsigned Binary                  ;
; TWO            ; 0100100          ; Unsigned Binary                  ;
; THREE          ; 0110000          ; Unsigned Binary                  ;
; FOUR           ; 0011001          ; Unsigned Binary                  ;
; FIVE           ; 0010010          ; Unsigned Binary                  ;
; SIX            ; 0000010          ; Unsigned Binary                  ;
; SEVEN          ; 1111000          ; Unsigned Binary                  ;
; EIGHT          ; 0000000          ; Unsigned Binary                  ;
; NINE           ; 0010000          ; Unsigned Binary                  ;
; A              ; 0001000          ; Unsigned Binary                  ;
; B              ; 0000011          ; Unsigned Binary                  ;
; O              ; 1000000          ; Unsigned Binary                  ;
; U              ; 1000001          ; Unsigned Binary                  ;
; F              ; 1111111          ; Unsigned Binary                  ;
+----------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controler:u_controler|AHT10_rw:u_rw_ctrl ;
+----------------+------------------------------+---------------------------------------+
; Parameter Name ; Value                        ; Type                                  ;
+----------------+------------------------------+---------------------------------------+
; T_40MS         ; 111101000010010000000        ; Unsigned Binary                       ;
; T_80MS         ; 1111010000100100000000       ; Unsigned Binary                       ;
; T_DELAY        ; 0010111110101111000010000000 ; Unsigned Binary                       ;
+----------------+------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 49                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 49                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 173                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 49                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 7              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 7              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_handle:u_data_handle|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------+
; Port Connectivity Checks: "uart_tx:u_uart_tx" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; baud_sel ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controler:u_controler|i2c_master:u_i2c"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; slave_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 49                  ; 49               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 69                          ;
; cycloneiii_ff         ; 236                         ;
;     CLR               ; 56                          ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 145                         ;
;     ENA CLR SCLR      ; 33                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1552                        ;
;     arith             ; 604                         ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 454                         ;
;     normal            ; 948                         ;
;         0 data inputs ; 74                          ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 434                         ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 41.90                       ;
; Average LUT depth     ; 26.85                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                     ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+
; Name                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                 ; Details ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[0]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[0]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[10] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[10] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[11] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[11] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[12] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[12] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[13] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[13] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[14] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[14] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[15] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[15] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[16] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[16] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[17] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[17] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[18] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[18] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[19] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[19] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[1]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[1]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[20] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[20] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[21] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[21] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[22] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[22] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[23] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[23] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[24] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[24] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[25] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[25] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[26] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[26] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[27] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[27] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[28] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[28] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[29] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[29] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[2]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[2]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[30] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[30] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[31] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[31] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[32] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[32] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[33] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[33] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[34] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[34] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[35] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[35] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[36]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[36] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[36]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[36] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[37]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[37] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[37]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[37] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[38]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[38] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[38]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[38] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[39]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[39] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[39]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[39] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[3]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[3]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[4]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[4]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[5]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[5]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[6]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[6]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[7]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[7]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[8]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[8]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[9]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|data[9]  ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout_vld   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|dout_vld ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|dout_vld   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|AHT10_rw:u_rw_ctrl|dout_vld ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[0] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[0] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[1] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[1] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[2] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[2] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[3] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[3] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[4] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[4] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[5] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[5] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[6] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[6] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[7] ; N/A     ;
; controler:u_controler|AHT10_rw:u_rw_ctrl|rd_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controler:u_controler|i2c_master:u_i2c|rx_data[7] ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; clk                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; clk                                               ; N/A     ;
+-----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Aug 03 09:35:22 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AHT10 -c AHT10
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: I:/FPGA/fpga_pro/AHT10/rtl/uart_tx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/top.v
    Info (12023): Found entity 1: top File: I:/FPGA/fpga_pro/AHT10/rtl/top.v Line: 6
Warning (10229): Verilog HDL Expression warning at seg_driver.v(26): truncated literal to match 16 bits File: I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/seg_driver.v
    Info (12023): Found entity 1: seg_driver File: I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /fpga/fpga_pro/aht10/rtl/param.v
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/i2c_master.v
    Info (12023): Found entity 1: i2c_master File: I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/data_handle.v
    Info (12023): Found entity 1: data_handle File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/controler.v
    Info (12023): Found entity 1: controler File: I:/FPGA/fpga_pro/AHT10/rtl/controler.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/fpga_pro/aht10/rtl/aht10_rw.v
    Info (12023): Found entity 1: AHT10_rw File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at top.v(71): created implicit net for "tx_dout" File: I:/FPGA/fpga_pro/AHT10/rtl/top.v Line: 71
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "data_handle" for hierarchy "data_handle:u_data_handle" File: I:/FPGA/fpga_pro/AHT10/rtl/top.v Line: 38
Warning (10230): Verilog HDL assignment warning at data_handle.v(56): truncated value with size 32 to match size of target (31) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 56
Warning (10230): Verilog HDL assignment warning at data_handle.v(69): truncated value with size 32 to match size of target (4) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 69
Warning (10230): Verilog HDL assignment warning at data_handle.v(70): truncated value with size 32 to match size of target (4) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 70
Warning (10230): Verilog HDL assignment warning at data_handle.v(71): truncated value with size 32 to match size of target (4) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 71
Warning (10230): Verilog HDL assignment warning at data_handle.v(72): truncated value with size 32 to match size of target (4) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 72
Warning (10230): Verilog HDL assignment warning at data_handle.v(73): truncated value with size 32 to match size of target (4) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 73
Warning (10230): Verilog HDL assignment warning at data_handle.v(74): truncated value with size 32 to match size of target (4) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at data_handle.v(119): inferring latch(es) for variable "tx", which holds its previous value in one or more paths through the always construct File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Warning (10030): Net "t1[7..4]" at data_handle.v(22) has no driver or initial value, using a default initial value '0' File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 22
Warning (10030): Net "t2[7..4]" at data_handle.v(23) has no driver or initial value, using a default initial value '0' File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 23
Warning (10030): Net "t3[7..4]" at data_handle.v(24) has no driver or initial value, using a default initial value '0' File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 24
Warning (10030): Net "h1[7..4]" at data_handle.v(25) has no driver or initial value, using a default initial value '0' File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 25
Warning (10030): Net "h2[7..4]" at data_handle.v(26) has no driver or initial value, using a default initial value '0' File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 26
Warning (10030): Net "h3[7..4]" at data_handle.v(27) has no driver or initial value, using a default initial value '0' File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 27
Info (10041): Inferred latch for "tx[0]" at data_handle.v(119) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Info (10041): Inferred latch for "tx[1]" at data_handle.v(119) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Info (10041): Inferred latch for "tx[2]" at data_handle.v(119) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Info (10041): Inferred latch for "tx[3]" at data_handle.v(119) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Info (10041): Inferred latch for "tx[4]" at data_handle.v(119) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Info (10041): Inferred latch for "tx[5]" at data_handle.v(119) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Info (10041): Inferred latch for "tx[6]" at data_handle.v(119) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Info (10041): Inferred latch for "tx[7]" at data_handle.v(119) File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 119
Info (12128): Elaborating entity "seg_driver" for hierarchy "seg_driver:u_seg_driver" File: I:/FPGA/fpga_pro/AHT10/rtl/top.v Line: 50
Info (12128): Elaborating entity "controler" for hierarchy "controler:u_controler" File: I:/FPGA/fpga_pro/AHT10/rtl/top.v Line: 63
Info (12128): Elaborating entity "AHT10_rw" for hierarchy "controler:u_controler|AHT10_rw:u_rw_ctrl" File: I:/FPGA/fpga_pro/AHT10/rtl/controler.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at AHT10_rw.v(67): object "flag" assigned a value but never read File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 67
Warning (10230): Verilog HDL assignment warning at AHT10_rw.v(153): truncated value with size 8 to match size of target (1) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 153
Warning (10240): Verilog HDL Always Construct warning at AHT10_rw.v(217): inferring latch(es) for variable "cmd_r", which holds its previous value in one or more paths through the always construct File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 217
Warning (10240): Verilog HDL Always Construct warning at AHT10_rw.v(217): inferring latch(es) for variable "data_r", which holds its previous value in one or more paths through the always construct File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 217
Info (10041): Inferred latch for "data_r[0]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "data_r[1]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "data_r[2]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "data_r[3]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "data_r[4]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "data_r[5]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "data_r[6]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "data_r[7]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "cmd_r[0]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "cmd_r[1]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "cmd_r[2]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (10041): Inferred latch for "cmd_r[3]" at AHT10_rw.v(226) File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
Info (12128): Elaborating entity "i2c_master" for hierarchy "controler:u_controler|i2c_master:u_i2c" File: I:/FPGA/fpga_pro/AHT10/rtl/controler.v Line: 62
Warning (10230): Verilog HDL assignment warning at i2c_master.v(166): truncated value with size 32 to match size of target (9) File: I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v Line: 166
Warning (10230): Verilog HDL assignment warning at i2c_master.v(180): truncated value with size 32 to match size of target (4) File: I:/FPGA/fpga_pro/AHT10/rtl/i2c_master.v Line: 180
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:u_uart_tx" File: I:/FPGA/fpga_pro/AHT10/rtl/top.v Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ub24.tdf
    Info (12023): Found entity 1: altsyncram_ub24 File: I:/FPGA/fpga_pro/AHT10/prj/db/altsyncram_ub24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: I:/FPGA/fpga_pro/AHT10/prj/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: I:/FPGA/fpga_pro/AHT10/prj/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4hi.tdf
    Info (12023): Found entity 1: cntr_4hi File: I:/FPGA/fpga_pro/AHT10/prj/db/cntr_4hi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: I:/FPGA/fpga_pro/AHT10/prj/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: I:/FPGA/fpga_pro/AHT10/prj/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: I:/FPGA/fpga_pro/AHT10/prj/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: I:/FPGA/fpga_pro/AHT10/prj/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.08.03.09:35:41 Progress: Loading sld8b9dc7ab/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/FPGA/fpga_pro/AHT10/prj/db/ip/sld8b9dc7ab/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Div1" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Mod0" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 70
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Div2" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Mod2" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 72
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Div3" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Mod3" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Div0" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Mod4" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 74
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "data_handle:u_data_handle|Mod1" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 71
Info (12130): Elaborated megafunction instantiation "data_handle:u_data_handle|lpm_divide:Div1" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 70
Info (12133): Instantiated megafunction "data_handle:u_data_handle|lpm_divide:Div1" with the following parameter: File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 70
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_1jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_ulh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_37f.tdf
    Info (12023): Found entity 1: alt_u_div_37f File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: I:/FPGA/fpga_pro/AHT10/prj/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: I:/FPGA/fpga_pro/AHT10/prj/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "data_handle:u_data_handle|lpm_divide:Mod0" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 70
Info (12133): Instantiated megafunction "data_handle:u_data_handle|lpm_divide:Mod0" with the following parameter: File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 70
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_6bm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "data_handle:u_data_handle|lpm_divide:Div2" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 72
Info (12133): Instantiated megafunction "data_handle:u_data_handle|lpm_divide:Div2" with the following parameter: File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: I:/FPGA/fpga_pro/AHT10/prj/db/lpm_divide_5jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: I:/FPGA/fpga_pro/AHT10/prj/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_b7f.tdf
    Info (12023): Found entity 1: alt_u_div_b7f File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_b7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "data_handle:u_data_handle|lpm_divide:Div3" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 73
Info (12133): Instantiated megafunction "data_handle:u_data_handle|lpm_divide:Div3" with the following parameter: File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 73
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "data_handle:u_data_handle|lpm_divide:Div0" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 69
Info (12133): Instantiated megafunction "data_handle:u_data_handle|lpm_divide:Div0" with the following parameter: File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 69
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "data_handle:u_data_handle|lpm_divide:Mod4" File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 74
Info (12133): Instantiated megafunction "data_handle:u_data_handle|lpm_divide:Mod4" with the following parameter: File: I:/FPGA/fpga_pro/AHT10/rtl/data_handle.v Line: 74
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[2] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.CAL_STATE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[0] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.CAL_STATE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[1] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.CAL_STATE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|cmd_r[3] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.CAL_STATE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[5] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.CAL_STATE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[6] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.CAL_STATE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[7] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.INIT File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[4] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.CAL_STATE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[1] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.MEASURE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[2] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.MEASURE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[3] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.INIT File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Warning (13012): Latch controler:u_controler|AHT10_rw:u_rw_ctrl|data_r[0] has unsafe behavior File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 226
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controler:u_controler|AHT10_rw:u_rw_ctrl|state_c.CAL_STATE File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 39
Info (13000): Registers with preset signals will power-up high File: I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v Line: 77
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "seg_driver:u_seg_driver|seg_dig[7]" is converted into an equivalent circuit using register "seg_driver:u_seg_driver|seg_dig[7]~_emulated" and latch "seg_driver:u_seg_driver|seg_dig[7]~1" File: I:/FPGA/fpga_pro/AHT10/rtl/seg_driver.v Line: 105
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_30_result_int[0]~0" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 146
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_20_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 91
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_21_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 96
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_24_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 111
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_25_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 116
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_28_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 131
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod0|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_29_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 136
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod3|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_30_result_int[0]~0" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 146
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod3|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_27_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 126
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod3|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_28_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 131
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod3|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_29_result_int[0]~10" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 136
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_b7f:divider|add_sub_27_result_int[1]~14" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_b7f.tdf Line: 126
    Info (17048): Logic cell "data_handle:u_data_handle|lpm_divide:Mod2|lpm_divide_6bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_37f:divider|add_sub_30_result_int[0]~0" File: I:/FPGA/fpga_pro/AHT10/prj/db/alt_u_div_37f.tdf Line: 146
Info (144001): Generated suppressed messages file I:/FPGA/fpga_pro/AHT10/prj/output_files/AHT10.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rx" File: I:/FPGA/fpga_pro/AHT10/rtl/top.v Line: 17
Info (21057): Implemented 3050 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 17 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2976 logic cells
    Info (21064): Implemented 49 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Wed Aug 03 09:36:01 2022
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/FPGA/fpga_pro/AHT10/prj/output_files/AHT10.map.smsg.


