Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: G:/VIVADO/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6d6bac8c038943afbd6b21cadc4cc4c3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot CPU_tb_func_synth xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port GO [E:/final_cpu/final_cpu.srcs/sim_1/imports/sddyzjh/Desktop/CPU_mxh/CPU_tb.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.RegFile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.choose_display
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.divider__parameterized3
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.divider__parameterized0
Compiling module xil_defaultlib.divider__parameterized1
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider__parameterized2
Compiling module xil_defaultlib.clk_divider
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.pcenable
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.syscall
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_0
Compiling module xil_defaultlib.three_counter
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_func_synth
