// Seed: 3135464508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1 == id_1 - 1;
  wire id_7;
  always @(1 or posedge 1) begin
    wait (id_1);
  end
  wire id_8;
  tri1 id_9, id_10 = 1;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  wire id_5;
  always #(1)
    force id_1#(
        .id_3(1'b0),
        .id_2(!(1 == 1))
    ) = 1;
  module_0(
      id_5, id_4, id_5, id_5, id_4, id_2
  );
endmodule
