
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9528
WARNING: [Synth 8-2611] redeclaration of ansi port seven is not allowed [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/bcd_seven.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ButtonDebounce' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/ButtonDebounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'FiftyMilliSecClk' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/ButtonDebounce.v:49]
	Parameter FiftyMilliSecCnt bound to: 2500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FiftyMilliSecClk' (1#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/ButtonDebounce.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ButtonDebounce' (2#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/ButtonDebounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (3#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'BinToBCD' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/BinToBCD.v:28]
INFO: [Synth 8-6155] done synthesizing module 'BinToBCD' (4#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/BinToBCD.v:28]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:22]
	Parameter Second bound to: 100000 - type: integer 
	Parameter halfSecond bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BCDto7Seg' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/BCDto7Seg.v:7]
INFO: [Synth 8-6157] synthesizing module 'bcd_seven' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/bcd_seven.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd_seven' (5#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/bcd_seven.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDto7Seg' (6#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/BCDto7Seg.v:7]
WARNING: [Synth 8-6090] variable 'secCnt' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:74]
WARNING: [Synth 8-6090] variable 'smallcnt' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:75]
WARNING: [Synth 8-6090] variable 'secCnt' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:80]
WARNING: [Synth 8-6090] variable 'smallcnt' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:81]
WARNING: [Synth 8-567] referenced signal 'off' should be on the sensitivity list [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:88]
WARNING: [Synth 8-567] referenced signal 'S3' should be on the sensitivity list [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:88]
WARNING: [Synth 8-567] referenced signal 'S2' should be on the sensitivity list [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:88]
WARNING: [Synth 8-567] referenced signal 'S1' should be on the sensitivity list [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:88]
WARNING: [Synth 8-567] referenced signal 'S0' should be on the sensitivity list [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:88]
INFO: [Synth 8-6155] done synthesizing module 'Display' (7#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/Display.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1005.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/constrs_1/new/Lab_4.xdc]
WARNING: [Vivado 12-584] No ports matched 'MODE[1]'. [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/constrs_1/new/Lab_4.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/constrs_1/new/Lab_4.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MODE[0]'. [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/constrs_1/new/Lab_4.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/constrs_1/new/Lab_4.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/constrs_1/new/Lab_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.srcs/constrs_1/new/Lab_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1065.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1065.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1065.418 ; gain = 59.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1065.418 ; gain = 59.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1065.418 ; gain = 59.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1065.418 ; gain = 59.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 5     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1065.418 ; gain = 59.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1065.418 ; gain = 59.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1065.418 ; gain = 59.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1065.418 ; gain = 59.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.281 ; gain = 68.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.281 ; gain = 68.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.281 ; gain = 68.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.281 ; gain = 68.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.281 ; gain = 68.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.281 ; gain = 68.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   252|
|3     |LUT1   |    44|
|4     |LUT2   |   307|
|5     |LUT3   |   220|
|6     |LUT4   |   265|
|7     |LUT5   |   108|
|8     |LUT6   |   215|
|9     |FDRE   |   235|
|10    |FDSE   |     2|
|11    |IBUF   |     7|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.281 ; gain = 68.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1074.281 ; gain = 8.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1074.281 ; gain = 68.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1086.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1086.316 ; gain = 80.887
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_4/Lab_4.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 12:36:26 2023...
