###############################################################
#  Generated by:      Cadence Innovus 17.17-s050_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sat Feb 13 17:29:03 2021
#  Design:            ExampleRocketSystem
#  Command:           defOut -selected ../outputs/ExampleRocketSystem.floorplan.innovus.macros.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ExampleRocketSystem ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN RC_DEF STRING "/designs/ExampleRocketSystem" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.032 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1860.024 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.032 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1390.040 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1870056 1400072 ) ;

COMPONENTS 52 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_0__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 91147 657752 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_1__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 496722 1155944 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_2__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 415607 408656 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_3__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 496722 657752 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_4__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 415607 906848 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_5__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 172262 408656 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_6__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 10032 1155944 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_7__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 253377 906848 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_8__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 253377 657752 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_9__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 334492 657752 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_10__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 496722 906848 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_11__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 577837 906848 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_12__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 334492 906848 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_13__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 10032 408656 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_14__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 91147 1155944 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_15__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 172262 906848 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_16__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 10032 657752 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_17__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 577837 1155944 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_18__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 334492 408656 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_19__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 496722 408656 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_20__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 334492 1155944 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_21__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 253377 408656 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_22__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 415607 1155944 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_23__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 10032 906848 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_24__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 172262 657752 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_25__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 415607 657752 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_26__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 577837 408656 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_27__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 577837 657752 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_28__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 172262 1155944 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_29__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 91147 408656 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_30__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 253377 1155944 ) N
 ;
- tile/dcache/data/data_arrays_0/data_arrays_0_ext/genblk1_31__SRAM512x8d_r0_instance SRAM1RW512x8 + FIXED ( 91147 906848 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 777998 1162724 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_0__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 658952 1162724 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 777998 1243496 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_1__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 658952 1243496 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 897044 1243496 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_2__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 897044 1324268 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r0_instance SRAM2RW32x22 + FIXED ( 777998 1324268 ) N
 ;
- tile/dcache/tag_array/tag_array_ext/genblk1_3__SRAM32x22d_r1_instance SRAM2RW32x22 + FIXED ( 658952 1324268 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1435656 617417 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1655340 879958 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1435656 354876 ) N
 ;
- tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1655340 354876 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_0__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1655340 1142499 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_1__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1435656 1142499 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_2__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1435656 879958 ) N
 ;
- tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/genblk1_3__SRAM512x32d_r0_instance SRAM1RW512x32 + FIXED ( 1655340 617417 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_r0_instance SRAM1RW64x32 + FIXED ( 1109416 1259128 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rr0_instance SRAM1RW64x32 + FIXED ( 1190976 1259128 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrr0_instance SRAM1RW64x32 + FIXED ( 1354096 1259128 ) N
 ;
- tile/frontend/icache/tag_array/tag_array_0_ext/SRAM64x32d_rrrr0_instance SRAM1RW64x32 + FIXED ( 1272536 1259128 ) N
 ;
END COMPONENTS

PINS 947 ;
- clock + NET clock + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 900144 0 ) N ;
- reset + NET reset + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 900448 0 ) N ;
- debug_clockeddmi_dmi_req_ready + NET debug_clockeddmi_dmi_req_ready + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 900752 0 ) N ;
- debug_clockeddmi_dmi_req_valid + NET debug_clockeddmi_dmi_req_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 901056 0 ) N ;
- debug_clockeddmi_dmi_req_bits_addr[6] + NET debug_clockeddmi_dmi_req_bits_addr[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 901360 0 ) N ;
- debug_clockeddmi_dmi_req_bits_addr[5] + NET debug_clockeddmi_dmi_req_bits_addr[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 901664 0 ) N ;
- debug_clockeddmi_dmi_req_bits_addr[4] + NET debug_clockeddmi_dmi_req_bits_addr[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 901968 0 ) N ;
- debug_clockeddmi_dmi_req_bits_addr[3] + NET debug_clockeddmi_dmi_req_bits_addr[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 902272 0 ) N ;
- debug_clockeddmi_dmi_req_bits_addr[2] + NET debug_clockeddmi_dmi_req_bits_addr[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 902576 0 ) N ;
- debug_clockeddmi_dmi_req_bits_addr[1] + NET debug_clockeddmi_dmi_req_bits_addr[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 902880 0 ) N ;
- debug_clockeddmi_dmi_req_bits_addr[0] + NET debug_clockeddmi_dmi_req_bits_addr[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 903184 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[31] + NET debug_clockeddmi_dmi_req_bits_data[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 903488 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[30] + NET debug_clockeddmi_dmi_req_bits_data[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 903792 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[29] + NET debug_clockeddmi_dmi_req_bits_data[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 904096 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[28] + NET debug_clockeddmi_dmi_req_bits_data[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 904400 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[27] + NET debug_clockeddmi_dmi_req_bits_data[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 904704 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[26] + NET debug_clockeddmi_dmi_req_bits_data[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 905008 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[25] + NET debug_clockeddmi_dmi_req_bits_data[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 905312 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[24] + NET debug_clockeddmi_dmi_req_bits_data[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 905616 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[23] + NET debug_clockeddmi_dmi_req_bits_data[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 905920 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[22] + NET debug_clockeddmi_dmi_req_bits_data[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 906224 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[21] + NET debug_clockeddmi_dmi_req_bits_data[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 906528 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[20] + NET debug_clockeddmi_dmi_req_bits_data[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 906832 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[19] + NET debug_clockeddmi_dmi_req_bits_data[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 907136 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[18] + NET debug_clockeddmi_dmi_req_bits_data[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 907440 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[17] + NET debug_clockeddmi_dmi_req_bits_data[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 907744 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[16] + NET debug_clockeddmi_dmi_req_bits_data[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 908048 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[15] + NET debug_clockeddmi_dmi_req_bits_data[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 908352 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[14] + NET debug_clockeddmi_dmi_req_bits_data[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 908656 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[13] + NET debug_clockeddmi_dmi_req_bits_data[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 908960 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[12] + NET debug_clockeddmi_dmi_req_bits_data[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 909264 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[11] + NET debug_clockeddmi_dmi_req_bits_data[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 909568 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[10] + NET debug_clockeddmi_dmi_req_bits_data[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 909872 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[9] + NET debug_clockeddmi_dmi_req_bits_data[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 910176 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[8] + NET debug_clockeddmi_dmi_req_bits_data[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 910480 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[7] + NET debug_clockeddmi_dmi_req_bits_data[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 910784 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[6] + NET debug_clockeddmi_dmi_req_bits_data[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 911088 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[5] + NET debug_clockeddmi_dmi_req_bits_data[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 911392 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[4] + NET debug_clockeddmi_dmi_req_bits_data[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 911696 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[3] + NET debug_clockeddmi_dmi_req_bits_data[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 912000 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[2] + NET debug_clockeddmi_dmi_req_bits_data[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 912304 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[1] + NET debug_clockeddmi_dmi_req_bits_data[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 912608 0 ) N ;
- debug_clockeddmi_dmi_req_bits_data[0] + NET debug_clockeddmi_dmi_req_bits_data[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 912912 0 ) N ;
- debug_clockeddmi_dmi_req_bits_op[1] + NET debug_clockeddmi_dmi_req_bits_op[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 913216 0 ) N ;
- debug_clockeddmi_dmi_req_bits_op[0] + NET debug_clockeddmi_dmi_req_bits_op[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 913520 0 ) N ;
- debug_clockeddmi_dmi_resp_ready + NET debug_clockeddmi_dmi_resp_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 913824 0 ) N ;
- debug_clockeddmi_dmi_resp_valid + NET debug_clockeddmi_dmi_resp_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 914128 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[31] + NET debug_clockeddmi_dmi_resp_bits_data[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 914432 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[30] + NET debug_clockeddmi_dmi_resp_bits_data[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 914736 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[29] + NET debug_clockeddmi_dmi_resp_bits_data[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 915040 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[28] + NET debug_clockeddmi_dmi_resp_bits_data[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 915344 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[27] + NET debug_clockeddmi_dmi_resp_bits_data[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 915648 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[26] + NET debug_clockeddmi_dmi_resp_bits_data[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 915952 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[25] + NET debug_clockeddmi_dmi_resp_bits_data[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 916256 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[24] + NET debug_clockeddmi_dmi_resp_bits_data[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 916560 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[23] + NET debug_clockeddmi_dmi_resp_bits_data[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 916864 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[22] + NET debug_clockeddmi_dmi_resp_bits_data[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 917168 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[21] + NET debug_clockeddmi_dmi_resp_bits_data[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 917472 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[20] + NET debug_clockeddmi_dmi_resp_bits_data[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 917776 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[19] + NET debug_clockeddmi_dmi_resp_bits_data[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 918080 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[18] + NET debug_clockeddmi_dmi_resp_bits_data[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 918384 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[17] + NET debug_clockeddmi_dmi_resp_bits_data[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 918688 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[16] + NET debug_clockeddmi_dmi_resp_bits_data[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 918992 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[15] + NET debug_clockeddmi_dmi_resp_bits_data[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 919296 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[14] + NET debug_clockeddmi_dmi_resp_bits_data[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 919600 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[13] + NET debug_clockeddmi_dmi_resp_bits_data[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 919904 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[12] + NET debug_clockeddmi_dmi_resp_bits_data[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 920208 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[11] + NET debug_clockeddmi_dmi_resp_bits_data[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 920512 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[10] + NET debug_clockeddmi_dmi_resp_bits_data[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 920816 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[9] + NET debug_clockeddmi_dmi_resp_bits_data[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 921120 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[8] + NET debug_clockeddmi_dmi_resp_bits_data[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 921424 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[7] + NET debug_clockeddmi_dmi_resp_bits_data[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 921728 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[6] + NET debug_clockeddmi_dmi_resp_bits_data[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 922032 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[5] + NET debug_clockeddmi_dmi_resp_bits_data[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 922336 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[4] + NET debug_clockeddmi_dmi_resp_bits_data[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 922640 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[3] + NET debug_clockeddmi_dmi_resp_bits_data[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 922944 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[2] + NET debug_clockeddmi_dmi_resp_bits_data[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 923248 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[1] + NET debug_clockeddmi_dmi_resp_bits_data[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 923552 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_data[0] + NET debug_clockeddmi_dmi_resp_bits_data[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 923856 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_resp[1] + NET debug_clockeddmi_dmi_resp_bits_resp[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 924160 0 ) N ;
- debug_clockeddmi_dmi_resp_bits_resp[0] + NET debug_clockeddmi_dmi_resp_bits_resp[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 924464 0 ) N ;
- debug_clockeddmi_dmiClock + NET debug_clockeddmi_dmiClock + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 924768 0 ) N ;
- debug_clockeddmi_dmiReset + NET debug_clockeddmi_dmiReset + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 925072 0 ) N ;
- debug_ndreset + NET debug_ndreset + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 925376 0 ) N ;
- debug_dmactive + NET debug_dmactive + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 925680 0 ) N ;
- interrupts[1] + NET interrupts[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 925984 0 ) N ;
- interrupts[0] + NET interrupts[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 926288 0 ) N ;
- mem_axi4_0_aw_ready + NET mem_axi4_0_aw_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 926592 0 ) N ;
- mem_axi4_0_aw_valid + NET mem_axi4_0_aw_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 926896 0 ) N ;
- mem_axi4_0_aw_bits_id[3] + NET mem_axi4_0_aw_bits_id[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 927200 0 ) N ;
- mem_axi4_0_aw_bits_id[2] + NET mem_axi4_0_aw_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 927504 0 ) N ;
- mem_axi4_0_aw_bits_id[1] + NET mem_axi4_0_ar_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 927808 0 ) N ;
- mem_axi4_0_aw_bits_id[0] + NET mem_axi4_0_ar_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 928112 0 ) N ;
- mem_axi4_0_aw_bits_addr[31] + NET mem_axi4_0_ar_bits_addr[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 928416 0 ) N ;
- mem_axi4_0_aw_bits_addr[30] + NET mem_axi4_0_ar_bits_addr[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 928720 0 ) N ;
- mem_axi4_0_aw_bits_addr[29] + NET mem_axi4_0_ar_bits_addr[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 929024 0 ) N ;
- mem_axi4_0_aw_bits_addr[28] + NET mem_axi4_0_ar_bits_addr[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 929328 0 ) N ;
- mem_axi4_0_aw_bits_addr[27] + NET mem_axi4_0_ar_bits_addr[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 929632 0 ) N ;
- mem_axi4_0_aw_bits_addr[26] + NET mem_axi4_0_ar_bits_addr[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 929936 0 ) N ;
- mem_axi4_0_aw_bits_addr[25] + NET mem_axi4_0_ar_bits_addr[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 930240 0 ) N ;
- mem_axi4_0_aw_bits_addr[24] + NET mem_axi4_0_ar_bits_addr[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 930544 0 ) N ;
- mem_axi4_0_aw_bits_addr[23] + NET mem_axi4_0_ar_bits_addr[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 930848 0 ) N ;
- mem_axi4_0_aw_bits_addr[22] + NET mem_axi4_0_ar_bits_addr[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 931152 0 ) N ;
- mem_axi4_0_aw_bits_addr[21] + NET mem_axi4_0_ar_bits_addr[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 931456 0 ) N ;
- mem_axi4_0_aw_bits_addr[20] + NET mem_axi4_0_ar_bits_addr[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 931760 0 ) N ;
- mem_axi4_0_aw_bits_addr[19] + NET mem_axi4_0_ar_bits_addr[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 932064 0 ) N ;
- mem_axi4_0_aw_bits_addr[18] + NET mem_axi4_0_ar_bits_addr[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 932368 0 ) N ;
- mem_axi4_0_aw_bits_addr[17] + NET mem_axi4_0_ar_bits_addr[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 932672 0 ) N ;
- mem_axi4_0_aw_bits_addr[16] + NET mem_axi4_0_ar_bits_addr[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 932976 0 ) N ;
- mem_axi4_0_aw_bits_addr[15] + NET mem_axi4_0_ar_bits_addr[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 933280 0 ) N ;
- mem_axi4_0_aw_bits_addr[14] + NET mem_axi4_0_ar_bits_addr[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 933584 0 ) N ;
- mem_axi4_0_aw_bits_addr[13] + NET mem_axi4_0_ar_bits_addr[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 933888 0 ) N ;
- mem_axi4_0_aw_bits_addr[12] + NET mem_axi4_0_ar_bits_addr[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 934192 0 ) N ;
- mem_axi4_0_aw_bits_addr[11] + NET mem_axi4_0_ar_bits_addr[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 934496 0 ) N ;
- mem_axi4_0_aw_bits_addr[10] + NET mem_axi4_0_ar_bits_addr[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 934800 0 ) N ;
- mem_axi4_0_aw_bits_addr[9] + NET mem_axi4_0_ar_bits_addr[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 935104 0 ) N ;
- mem_axi4_0_aw_bits_addr[8] + NET mem_axi4_0_ar_bits_addr[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 935408 0 ) N ;
- mem_axi4_0_aw_bits_addr[7] + NET mem_axi4_0_ar_bits_addr[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 935712 0 ) N ;
- mem_axi4_0_aw_bits_addr[6] + NET mem_axi4_0_ar_bits_addr[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 936016 0 ) N ;
- mem_axi4_0_aw_bits_addr[5] + NET mem_axi4_0_ar_bits_addr[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 936320 0 ) N ;
- mem_axi4_0_aw_bits_addr[4] + NET mem_axi4_0_ar_bits_addr[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 936624 0 ) N ;
- mem_axi4_0_aw_bits_addr[3] + NET mem_axi4_0_ar_bits_addr[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 936928 0 ) N ;
- mem_axi4_0_aw_bits_addr[2] + NET mem_axi4_0_ar_bits_addr[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 937232 0 ) N ;
- mem_axi4_0_aw_bits_addr[1] + NET mem_axi4_0_ar_bits_addr[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 937536 0 ) N ;
- mem_axi4_0_aw_bits_addr[0] + NET mem_axi4_0_ar_bits_addr[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 937840 0 ) N ;
- mem_axi4_0_aw_bits_len[7] + NET mem_axi4_0_aw_bits_len[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 938144 0 ) N ;
- mem_axi4_0_aw_bits_len[6] + NET mem_axi4_0_aw_bits_len[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 938448 0 ) N ;
- mem_axi4_0_aw_bits_len[5] + NET mem_axi4_0_aw_bits_len[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 938752 0 ) N ;
- mem_axi4_0_aw_bits_len[4] + NET mem_axi4_0_aw_bits_len[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 939056 0 ) N ;
- mem_axi4_0_aw_bits_len[3] + NET mem_axi4_0_ar_bits_len[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 939360 0 ) N ;
- mem_axi4_0_aw_bits_len[2] + NET mem_axi4_0_ar_bits_len[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 939664 0 ) N ;
- mem_axi4_0_aw_bits_len[1] + NET mem_axi4_0_ar_bits_len[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 939968 0 ) N ;
- mem_axi4_0_aw_bits_len[0] + NET mem_axi4_0_ar_bits_len[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 940272 0 ) N ;
- mem_axi4_0_aw_bits_size[2] + NET mem_axi4_0_aw_bits_size[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 940576 0 ) N ;
- mem_axi4_0_aw_bits_size[1] + NET mem_axi4_0_ar_bits_size[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 940880 0 ) N ;
- mem_axi4_0_aw_bits_size[0] + NET mem_axi4_0_ar_bits_size[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 941184 0 ) N ;
- mem_axi4_0_aw_bits_burst[1] + NET mem_axi4_0_aw_bits_burst[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 941488 0 ) N ;
- mem_axi4_0_aw_bits_burst[0] + NET mem_axi4_0_aw_bits_burst[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 941792 0 ) N ;
- mem_axi4_0_aw_bits_lock + NET mem_axi4_0_aw_bits_lock + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 942096 0 ) N ;
- mem_axi4_0_aw_bits_cache[3] + NET mem_axi4_0_aw_bits_cache[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 942400 0 ) N ;
- mem_axi4_0_aw_bits_cache[2] + NET mem_axi4_0_aw_bits_cache[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 942704 0 ) N ;
- mem_axi4_0_aw_bits_cache[1] + NET mem_axi4_0_aw_bits_cache[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 943008 0 ) N ;
- mem_axi4_0_aw_bits_cache[0] + NET mem_axi4_0_aw_bits_cache[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 943312 0 ) N ;
- mem_axi4_0_aw_bits_prot[2] + NET mem_axi4_0_aw_bits_prot[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 943616 0 ) N ;
- mem_axi4_0_aw_bits_prot[1] + NET mem_axi4_0_aw_bits_prot[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 943920 0 ) N ;
- mem_axi4_0_aw_bits_prot[0] + NET mem_axi4_0_aw_bits_prot[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 944224 0 ) N ;
- mem_axi4_0_aw_bits_qos[3] + NET mem_axi4_0_aw_bits_qos[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 944528 0 ) N ;
- mem_axi4_0_aw_bits_qos[2] + NET mem_axi4_0_aw_bits_qos[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 944832 0 ) N ;
- mem_axi4_0_aw_bits_qos[1] + NET mem_axi4_0_aw_bits_qos[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 945136 0 ) N ;
- mem_axi4_0_aw_bits_qos[0] + NET mem_axi4_0_aw_bits_qos[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 945440 0 ) N ;
- mem_axi4_0_w_ready + NET mem_axi4_0_w_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 945744 0 ) N ;
- mem_axi4_0_w_valid + NET mem_axi4_0_w_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 946048 0 ) N ;
- mem_axi4_0_w_bits_data[63] + NET mem_axi4_0_w_bits_data[63] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 946352 0 ) N ;
- mem_axi4_0_w_bits_data[62] + NET mem_axi4_0_w_bits_data[62] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 946656 0 ) N ;
- mem_axi4_0_w_bits_data[61] + NET mem_axi4_0_w_bits_data[61] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 946960 0 ) N ;
- mem_axi4_0_w_bits_data[60] + NET mem_axi4_0_w_bits_data[60] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 947264 0 ) N ;
- mem_axi4_0_w_bits_data[59] + NET mem_axi4_0_w_bits_data[59] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 947568 0 ) N ;
- mem_axi4_0_w_bits_data[58] + NET mem_axi4_0_w_bits_data[58] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 947872 0 ) N ;
- mem_axi4_0_w_bits_data[57] + NET mem_axi4_0_w_bits_data[57] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 948176 0 ) N ;
- mem_axi4_0_w_bits_data[56] + NET mem_axi4_0_w_bits_data[56] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 948480 0 ) N ;
- mem_axi4_0_w_bits_data[55] + NET mem_axi4_0_w_bits_data[55] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 948784 0 ) N ;
- mem_axi4_0_w_bits_data[54] + NET mem_axi4_0_w_bits_data[54] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 949088 0 ) N ;
- mem_axi4_0_w_bits_data[53] + NET mem_axi4_0_w_bits_data[53] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 949392 0 ) N ;
- mem_axi4_0_w_bits_data[52] + NET mem_axi4_0_w_bits_data[52] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 949696 0 ) N ;
- mem_axi4_0_w_bits_data[51] + NET mem_axi4_0_w_bits_data[51] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 950000 0 ) N ;
- mem_axi4_0_w_bits_data[50] + NET mem_axi4_0_w_bits_data[50] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 950304 0 ) N ;
- mem_axi4_0_w_bits_data[49] + NET mem_axi4_0_w_bits_data[49] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 950608 0 ) N ;
- mem_axi4_0_w_bits_data[48] + NET mem_axi4_0_w_bits_data[48] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 950912 0 ) N ;
- mem_axi4_0_w_bits_data[47] + NET mem_axi4_0_w_bits_data[47] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 951216 0 ) N ;
- mem_axi4_0_w_bits_data[46] + NET mem_axi4_0_w_bits_data[46] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 951520 0 ) N ;
- mem_axi4_0_w_bits_data[45] + NET mem_axi4_0_w_bits_data[45] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 951824 0 ) N ;
- mem_axi4_0_w_bits_data[44] + NET mem_axi4_0_w_bits_data[44] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 952128 0 ) N ;
- mem_axi4_0_w_bits_data[43] + NET mem_axi4_0_w_bits_data[43] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 952432 0 ) N ;
- mem_axi4_0_w_bits_data[42] + NET mem_axi4_0_w_bits_data[42] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 952736 0 ) N ;
- mem_axi4_0_w_bits_data[41] + NET mem_axi4_0_w_bits_data[41] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 953040 0 ) N ;
- mem_axi4_0_w_bits_data[40] + NET mem_axi4_0_w_bits_data[40] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 953344 0 ) N ;
- mem_axi4_0_w_bits_data[39] + NET mem_axi4_0_w_bits_data[39] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 953648 0 ) N ;
- mem_axi4_0_w_bits_data[38] + NET mem_axi4_0_w_bits_data[38] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 953952 0 ) N ;
- mem_axi4_0_w_bits_data[37] + NET mem_axi4_0_w_bits_data[37] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 954256 0 ) N ;
- mem_axi4_0_w_bits_data[36] + NET mem_axi4_0_w_bits_data[36] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 954560 0 ) N ;
- mem_axi4_0_w_bits_data[35] + NET mem_axi4_0_w_bits_data[35] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 954864 0 ) N ;
- mem_axi4_0_w_bits_data[34] + NET mem_axi4_0_w_bits_data[34] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 955168 0 ) N ;
- mem_axi4_0_w_bits_data[33] + NET mem_axi4_0_w_bits_data[33] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 955472 0 ) N ;
- mem_axi4_0_w_bits_data[32] + NET mem_axi4_0_w_bits_data[32] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 955776 0 ) N ;
- mem_axi4_0_w_bits_data[31] + NET mem_axi4_0_w_bits_data[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 956080 0 ) N ;
- mem_axi4_0_w_bits_data[30] + NET mem_axi4_0_w_bits_data[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 956384 0 ) N ;
- mem_axi4_0_w_bits_data[29] + NET mem_axi4_0_w_bits_data[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 956688 0 ) N ;
- mem_axi4_0_w_bits_data[28] + NET mem_axi4_0_w_bits_data[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 956992 0 ) N ;
- mem_axi4_0_w_bits_data[27] + NET mem_axi4_0_w_bits_data[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 957296 0 ) N ;
- mem_axi4_0_w_bits_data[26] + NET mem_axi4_0_w_bits_data[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 957600 0 ) N ;
- mem_axi4_0_w_bits_data[25] + NET mem_axi4_0_w_bits_data[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 957904 0 ) N ;
- mem_axi4_0_w_bits_data[24] + NET mem_axi4_0_w_bits_data[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 958208 0 ) N ;
- mem_axi4_0_w_bits_data[23] + NET mem_axi4_0_w_bits_data[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 958512 0 ) N ;
- mem_axi4_0_w_bits_data[22] + NET mem_axi4_0_w_bits_data[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 958816 0 ) N ;
- mem_axi4_0_w_bits_data[21] + NET mem_axi4_0_w_bits_data[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 959120 0 ) N ;
- mem_axi4_0_w_bits_data[20] + NET mem_axi4_0_w_bits_data[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 959424 0 ) N ;
- mem_axi4_0_w_bits_data[19] + NET mem_axi4_0_w_bits_data[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 959728 0 ) N ;
- mem_axi4_0_w_bits_data[18] + NET mem_axi4_0_w_bits_data[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 960032 0 ) N ;
- mem_axi4_0_w_bits_data[17] + NET mem_axi4_0_w_bits_data[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 960336 0 ) N ;
- mem_axi4_0_w_bits_data[16] + NET mem_axi4_0_w_bits_data[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 960640 0 ) N ;
- mem_axi4_0_w_bits_data[15] + NET mem_axi4_0_w_bits_data[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 960944 0 ) N ;
- mem_axi4_0_w_bits_data[14] + NET mem_axi4_0_w_bits_data[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 961248 0 ) N ;
- mem_axi4_0_w_bits_data[13] + NET mem_axi4_0_w_bits_data[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 961552 0 ) N ;
- mem_axi4_0_w_bits_data[12] + NET mem_axi4_0_w_bits_data[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 961856 0 ) N ;
- mem_axi4_0_w_bits_data[11] + NET mem_axi4_0_w_bits_data[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 962160 0 ) N ;
- mem_axi4_0_w_bits_data[10] + NET mem_axi4_0_w_bits_data[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 962464 0 ) N ;
- mem_axi4_0_w_bits_data[9] + NET mem_axi4_0_w_bits_data[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 962768 0 ) N ;
- mem_axi4_0_w_bits_data[8] + NET mem_axi4_0_w_bits_data[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 963072 0 ) N ;
- mem_axi4_0_w_bits_data[7] + NET mem_axi4_0_w_bits_data[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 963376 0 ) N ;
- mem_axi4_0_w_bits_data[6] + NET mem_axi4_0_w_bits_data[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 963680 0 ) N ;
- mem_axi4_0_w_bits_data[5] + NET mem_axi4_0_w_bits_data[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 963984 0 ) N ;
- mem_axi4_0_w_bits_data[4] + NET mem_axi4_0_w_bits_data[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 964288 0 ) N ;
- mem_axi4_0_w_bits_data[3] + NET mem_axi4_0_w_bits_data[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 964592 0 ) N ;
- mem_axi4_0_w_bits_data[2] + NET mem_axi4_0_w_bits_data[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 964896 0 ) N ;
- mem_axi4_0_w_bits_data[1] + NET mem_axi4_0_w_bits_data[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 965200 0 ) N ;
- mem_axi4_0_w_bits_data[0] + NET mem_axi4_0_w_bits_data[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 965504 0 ) N ;
- mem_axi4_0_w_bits_strb[7] + NET mem_axi4_0_w_bits_strb[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 965808 0 ) N ;
- mem_axi4_0_w_bits_strb[6] + NET mem_axi4_0_w_bits_strb[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 966112 0 ) N ;
- mem_axi4_0_w_bits_strb[5] + NET mem_axi4_0_w_bits_strb[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 966416 0 ) N ;
- mem_axi4_0_w_bits_strb[4] + NET mem_axi4_0_w_bits_strb[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 966720 0 ) N ;
- mem_axi4_0_w_bits_strb[3] + NET mem_axi4_0_w_bits_strb[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 967024 0 ) N ;
- mem_axi4_0_w_bits_strb[2] + NET mem_axi4_0_w_bits_strb[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 967328 0 ) N ;
- mem_axi4_0_w_bits_strb[1] + NET mem_axi4_0_w_bits_strb[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 967632 0 ) N ;
- mem_axi4_0_w_bits_strb[0] + NET mem_axi4_0_w_bits_strb[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 967936 0 ) N ;
- mem_axi4_0_w_bits_last + NET mem_axi4_0_w_bits_last + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 968240 0 ) N ;
- mem_axi4_0_b_ready + NET mem_axi4_0_b_ready + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 968544 0 ) N ;
- mem_axi4_0_b_valid + NET mem_axi4_0_b_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 968848 0 ) N ;
- mem_axi4_0_b_bits_id[3] + NET mem_axi4_0_b_bits_id[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 969152 0 ) N ;
- mem_axi4_0_b_bits_id[2] + NET mem_axi4_0_b_bits_id[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 969456 0 ) N ;
- mem_axi4_0_b_bits_id[1] + NET mem_axi4_0_b_bits_id[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 969760 0 ) N ;
- mem_axi4_0_b_bits_id[0] + NET mem_axi4_0_b_bits_id[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 970064 0 ) N ;
- mem_axi4_0_b_bits_resp[1] + NET mem_axi4_0_b_bits_resp[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 970368 0 ) N ;
- mem_axi4_0_b_bits_resp[0] + NET mem_axi4_0_b_bits_resp[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 970672 0 ) N ;
- mem_axi4_0_ar_ready + NET mem_axi4_0_ar_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 970976 0 ) N ;
- mem_axi4_0_ar_valid + NET mem_axi4_0_ar_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 971280 0 ) N ;
- mem_axi4_0_ar_bits_id[3] + NET mem_axi4_0_ar_bits_id[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 971584 0 ) N ;
- mem_axi4_0_ar_bits_id[2] + NET mem_axi4_0_ar_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 971888 0 ) N ;
- mem_axi4_0_ar_bits_id[1] + NET mem_axi4_0_ar_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 972192 0 ) N ;
- mem_axi4_0_ar_bits_id[0] + NET mem_axi4_0_ar_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 972496 0 ) N ;
- mem_axi4_0_ar_bits_addr[31] + NET mem_axi4_0_ar_bits_addr[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 972800 0 ) N ;
- mem_axi4_0_ar_bits_addr[30] + NET mem_axi4_0_ar_bits_addr[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 973104 0 ) N ;
- mem_axi4_0_ar_bits_addr[29] + NET mem_axi4_0_ar_bits_addr[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 973408 0 ) N ;
- mem_axi4_0_ar_bits_addr[28] + NET mem_axi4_0_ar_bits_addr[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 973712 0 ) N ;
- mem_axi4_0_ar_bits_addr[27] + NET mem_axi4_0_ar_bits_addr[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 974016 0 ) N ;
- mem_axi4_0_ar_bits_addr[26] + NET mem_axi4_0_ar_bits_addr[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 974320 0 ) N ;
- mem_axi4_0_ar_bits_addr[25] + NET mem_axi4_0_ar_bits_addr[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 974624 0 ) N ;
- mem_axi4_0_ar_bits_addr[24] + NET mem_axi4_0_ar_bits_addr[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 974928 0 ) N ;
- mem_axi4_0_ar_bits_addr[23] + NET mem_axi4_0_ar_bits_addr[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 975232 0 ) N ;
- mem_axi4_0_ar_bits_addr[22] + NET mem_axi4_0_ar_bits_addr[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 975536 0 ) N ;
- mem_axi4_0_ar_bits_addr[21] + NET mem_axi4_0_ar_bits_addr[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 975840 0 ) N ;
- mem_axi4_0_ar_bits_addr[20] + NET mem_axi4_0_ar_bits_addr[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 976144 0 ) N ;
- mem_axi4_0_ar_bits_addr[19] + NET mem_axi4_0_ar_bits_addr[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 976448 0 ) N ;
- mem_axi4_0_ar_bits_addr[18] + NET mem_axi4_0_ar_bits_addr[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 976752 0 ) N ;
- mem_axi4_0_ar_bits_addr[17] + NET mem_axi4_0_ar_bits_addr[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 977056 0 ) N ;
- mem_axi4_0_ar_bits_addr[16] + NET mem_axi4_0_ar_bits_addr[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 977360 0 ) N ;
- mem_axi4_0_ar_bits_addr[15] + NET mem_axi4_0_ar_bits_addr[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 977664 0 ) N ;
- mem_axi4_0_ar_bits_addr[14] + NET mem_axi4_0_ar_bits_addr[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 977968 0 ) N ;
- mem_axi4_0_ar_bits_addr[13] + NET mem_axi4_0_ar_bits_addr[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 978272 0 ) N ;
- mem_axi4_0_ar_bits_addr[12] + NET mem_axi4_0_ar_bits_addr[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 978576 0 ) N ;
- mem_axi4_0_ar_bits_addr[11] + NET mem_axi4_0_ar_bits_addr[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 978880 0 ) N ;
- mem_axi4_0_ar_bits_addr[10] + NET mem_axi4_0_ar_bits_addr[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 979184 0 ) N ;
- mem_axi4_0_ar_bits_addr[9] + NET mem_axi4_0_ar_bits_addr[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 979488 0 ) N ;
- mem_axi4_0_ar_bits_addr[8] + NET mem_axi4_0_ar_bits_addr[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 979792 0 ) N ;
- mem_axi4_0_ar_bits_addr[7] + NET mem_axi4_0_ar_bits_addr[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 980096 0 ) N ;
- mem_axi4_0_ar_bits_addr[6] + NET mem_axi4_0_ar_bits_addr[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 980400 0 ) N ;
- mem_axi4_0_ar_bits_addr[5] + NET mem_axi4_0_ar_bits_addr[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 980704 0 ) N ;
- mem_axi4_0_ar_bits_addr[4] + NET mem_axi4_0_ar_bits_addr[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 981008 0 ) N ;
- mem_axi4_0_ar_bits_addr[3] + NET mem_axi4_0_ar_bits_addr[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 981312 0 ) N ;
- mem_axi4_0_ar_bits_addr[2] + NET mem_axi4_0_ar_bits_addr[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 981616 0 ) N ;
- mem_axi4_0_ar_bits_addr[1] + NET mem_axi4_0_ar_bits_addr[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 981920 0 ) N ;
- mem_axi4_0_ar_bits_addr[0] + NET mem_axi4_0_ar_bits_addr[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 982224 0 ) N ;
- mem_axi4_0_ar_bits_len[7] + NET mem_axi4_0_ar_bits_len[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 982528 0 ) N ;
- mem_axi4_0_ar_bits_len[6] + NET mem_axi4_0_ar_bits_len[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 982832 0 ) N ;
- mem_axi4_0_ar_bits_len[5] + NET mem_axi4_0_ar_bits_len[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 983136 0 ) N ;
- mem_axi4_0_ar_bits_len[4] + NET mem_axi4_0_ar_bits_len[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 983440 0 ) N ;
- mem_axi4_0_ar_bits_len[3] + NET mem_axi4_0_ar_bits_len[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 983744 0 ) N ;
- mem_axi4_0_ar_bits_len[2] + NET mem_axi4_0_ar_bits_len[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 984048 0 ) N ;
- mem_axi4_0_ar_bits_len[1] + NET mem_axi4_0_ar_bits_len[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 984352 0 ) N ;
- mem_axi4_0_ar_bits_len[0] + NET mem_axi4_0_ar_bits_len[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 984656 0 ) N ;
- mem_axi4_0_ar_bits_size[2] + NET mem_axi4_0_ar_bits_size[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 984960 0 ) N ;
- mem_axi4_0_ar_bits_size[1] + NET mem_axi4_0_ar_bits_size[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 985264 0 ) N ;
- mem_axi4_0_ar_bits_size[0] + NET mem_axi4_0_ar_bits_size[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 985568 0 ) N ;
- mem_axi4_0_ar_bits_burst[1] + NET mem_axi4_0_ar_bits_burst[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 985872 0 ) N ;
- mem_axi4_0_ar_bits_burst[0] + NET mem_axi4_0_ar_bits_burst[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 986176 0 ) N ;
- mem_axi4_0_ar_bits_lock + NET mem_axi4_0_ar_bits_lock + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 986480 0 ) N ;
- mem_axi4_0_ar_bits_cache[3] + NET mem_axi4_0_ar_bits_cache[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 986784 0 ) N ;
- mem_axi4_0_ar_bits_cache[2] + NET mem_axi4_0_ar_bits_cache[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 987088 0 ) N ;
- mem_axi4_0_ar_bits_cache[1] + NET mem_axi4_0_ar_bits_cache[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 987392 0 ) N ;
- mem_axi4_0_ar_bits_cache[0] + NET mem_axi4_0_ar_bits_cache[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 987696 0 ) N ;
- mem_axi4_0_ar_bits_prot[2] + NET mem_axi4_0_ar_bits_prot[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 988000 0 ) N ;
- mem_axi4_0_ar_bits_prot[1] + NET mem_axi4_0_ar_bits_prot[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 988304 0 ) N ;
- mem_axi4_0_ar_bits_prot[0] + NET mem_axi4_0_ar_bits_prot[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 988608 0 ) N ;
- mem_axi4_0_ar_bits_qos[3] + NET mem_axi4_0_ar_bits_qos[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 988912 0 ) N ;
- mem_axi4_0_ar_bits_qos[2] + NET mem_axi4_0_ar_bits_qos[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 989216 0 ) N ;
- mem_axi4_0_ar_bits_qos[1] + NET mem_axi4_0_ar_bits_qos[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 989520 0 ) N ;
- mem_axi4_0_ar_bits_qos[0] + NET mem_axi4_0_ar_bits_qos[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 989824 0 ) N ;
- mem_axi4_0_r_ready + NET mem_axi4_0_r_ready + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 990128 0 ) N ;
- mem_axi4_0_r_valid + NET mem_axi4_0_r_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 990432 0 ) N ;
- mem_axi4_0_r_bits_id[3] + NET mem_axi4_0_r_bits_id[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 990736 0 ) N ;
- mem_axi4_0_r_bits_id[2] + NET mem_axi4_0_r_bits_id[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 991040 0 ) N ;
- mem_axi4_0_r_bits_id[1] + NET mem_axi4_0_r_bits_id[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 991344 0 ) N ;
- mem_axi4_0_r_bits_id[0] + NET mem_axi4_0_r_bits_id[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 991648 0 ) N ;
- mem_axi4_0_r_bits_data[63] + NET mem_axi4_0_r_bits_data[63] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 991952 0 ) N ;
- mem_axi4_0_r_bits_data[62] + NET mem_axi4_0_r_bits_data[62] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 992256 0 ) N ;
- mem_axi4_0_r_bits_data[61] + NET mem_axi4_0_r_bits_data[61] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 992560 0 ) N ;
- mem_axi4_0_r_bits_data[60] + NET mem_axi4_0_r_bits_data[60] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 992864 0 ) N ;
- mem_axi4_0_r_bits_data[59] + NET mem_axi4_0_r_bits_data[59] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 993168 0 ) N ;
- mem_axi4_0_r_bits_data[58] + NET mem_axi4_0_r_bits_data[58] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 993472 0 ) N ;
- mem_axi4_0_r_bits_data[57] + NET mem_axi4_0_r_bits_data[57] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 993776 0 ) N ;
- mem_axi4_0_r_bits_data[56] + NET mem_axi4_0_r_bits_data[56] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 994080 0 ) N ;
- mem_axi4_0_r_bits_data[55] + NET mem_axi4_0_r_bits_data[55] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 994384 0 ) N ;
- mem_axi4_0_r_bits_data[54] + NET mem_axi4_0_r_bits_data[54] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 994688 0 ) N ;
- mem_axi4_0_r_bits_data[53] + NET mem_axi4_0_r_bits_data[53] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 994992 0 ) N ;
- mem_axi4_0_r_bits_data[52] + NET mem_axi4_0_r_bits_data[52] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 995296 0 ) N ;
- mem_axi4_0_r_bits_data[51] + NET mem_axi4_0_r_bits_data[51] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 995600 0 ) N ;
- mem_axi4_0_r_bits_data[50] + NET mem_axi4_0_r_bits_data[50] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 995904 0 ) N ;
- mem_axi4_0_r_bits_data[49] + NET mem_axi4_0_r_bits_data[49] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 996208 0 ) N ;
- mem_axi4_0_r_bits_data[48] + NET mem_axi4_0_r_bits_data[48] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 996512 0 ) N ;
- mem_axi4_0_r_bits_data[47] + NET mem_axi4_0_r_bits_data[47] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 996816 0 ) N ;
- mem_axi4_0_r_bits_data[46] + NET mem_axi4_0_r_bits_data[46] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 997120 0 ) N ;
- mem_axi4_0_r_bits_data[45] + NET mem_axi4_0_r_bits_data[45] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 997424 0 ) N ;
- mem_axi4_0_r_bits_data[44] + NET mem_axi4_0_r_bits_data[44] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 997728 0 ) N ;
- mem_axi4_0_r_bits_data[43] + NET mem_axi4_0_r_bits_data[43] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 998032 0 ) N ;
- mem_axi4_0_r_bits_data[42] + NET mem_axi4_0_r_bits_data[42] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 998336 0 ) N ;
- mem_axi4_0_r_bits_data[41] + NET mem_axi4_0_r_bits_data[41] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 998640 0 ) N ;
- mem_axi4_0_r_bits_data[40] + NET mem_axi4_0_r_bits_data[40] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 998944 0 ) N ;
- mem_axi4_0_r_bits_data[39] + NET mem_axi4_0_r_bits_data[39] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 999248 0 ) N ;
- mem_axi4_0_r_bits_data[38] + NET mem_axi4_0_r_bits_data[38] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 999552 0 ) N ;
- mem_axi4_0_r_bits_data[37] + NET mem_axi4_0_r_bits_data[37] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 999856 0 ) N ;
- mem_axi4_0_r_bits_data[36] + NET mem_axi4_0_r_bits_data[36] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1000160 0 ) N ;
- mem_axi4_0_r_bits_data[35] + NET mem_axi4_0_r_bits_data[35] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1000464 0 ) N ;
- mem_axi4_0_r_bits_data[34] + NET mem_axi4_0_r_bits_data[34] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1000768 0 ) N ;
- mem_axi4_0_r_bits_data[33] + NET mem_axi4_0_r_bits_data[33] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1001072 0 ) N ;
- mem_axi4_0_r_bits_data[32] + NET mem_axi4_0_r_bits_data[32] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1001376 0 ) N ;
- mem_axi4_0_r_bits_data[31] + NET mem_axi4_0_r_bits_data[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1001680 0 ) N ;
- mem_axi4_0_r_bits_data[30] + NET mem_axi4_0_r_bits_data[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1001984 0 ) N ;
- mem_axi4_0_r_bits_data[29] + NET mem_axi4_0_r_bits_data[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1002288 0 ) N ;
- mem_axi4_0_r_bits_data[28] + NET mem_axi4_0_r_bits_data[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1002592 0 ) N ;
- mem_axi4_0_r_bits_data[27] + NET mem_axi4_0_r_bits_data[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1002896 0 ) N ;
- mem_axi4_0_r_bits_data[26] + NET mem_axi4_0_r_bits_data[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1003200 0 ) N ;
- mem_axi4_0_r_bits_data[25] + NET mem_axi4_0_r_bits_data[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1003504 0 ) N ;
- mem_axi4_0_r_bits_data[24] + NET mem_axi4_0_r_bits_data[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1003808 0 ) N ;
- mem_axi4_0_r_bits_data[23] + NET mem_axi4_0_r_bits_data[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1004112 0 ) N ;
- mem_axi4_0_r_bits_data[22] + NET mem_axi4_0_r_bits_data[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1004416 0 ) N ;
- mem_axi4_0_r_bits_data[21] + NET mem_axi4_0_r_bits_data[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1004720 0 ) N ;
- mem_axi4_0_r_bits_data[20] + NET mem_axi4_0_r_bits_data[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1005024 0 ) N ;
- mem_axi4_0_r_bits_data[19] + NET mem_axi4_0_r_bits_data[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1005328 0 ) N ;
- mem_axi4_0_r_bits_data[18] + NET mem_axi4_0_r_bits_data[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1005632 0 ) N ;
- mem_axi4_0_r_bits_data[17] + NET mem_axi4_0_r_bits_data[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1005936 0 ) N ;
- mem_axi4_0_r_bits_data[16] + NET mem_axi4_0_r_bits_data[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1006240 0 ) N ;
- mem_axi4_0_r_bits_data[15] + NET mem_axi4_0_r_bits_data[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1006544 0 ) N ;
- mem_axi4_0_r_bits_data[14] + NET mem_axi4_0_r_bits_data[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1006848 0 ) N ;
- mem_axi4_0_r_bits_data[13] + NET mem_axi4_0_r_bits_data[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1007152 0 ) N ;
- mem_axi4_0_r_bits_data[12] + NET mem_axi4_0_r_bits_data[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1007456 0 ) N ;
- mem_axi4_0_r_bits_data[11] + NET mem_axi4_0_r_bits_data[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1007760 0 ) N ;
- mem_axi4_0_r_bits_data[10] + NET mem_axi4_0_r_bits_data[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1008064 0 ) N ;
- mem_axi4_0_r_bits_data[9] + NET mem_axi4_0_r_bits_data[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1008368 0 ) N ;
- mem_axi4_0_r_bits_data[8] + NET mem_axi4_0_r_bits_data[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1008672 0 ) N ;
- mem_axi4_0_r_bits_data[7] + NET mem_axi4_0_r_bits_data[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1008976 0 ) N ;
- mem_axi4_0_r_bits_data[6] + NET mem_axi4_0_r_bits_data[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1009280 0 ) N ;
- mem_axi4_0_r_bits_data[5] + NET mem_axi4_0_r_bits_data[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1009584 0 ) N ;
- mem_axi4_0_r_bits_data[4] + NET mem_axi4_0_r_bits_data[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1009888 0 ) N ;
- mem_axi4_0_r_bits_data[3] + NET mem_axi4_0_r_bits_data[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1010192 0 ) N ;
- mem_axi4_0_r_bits_data[2] + NET mem_axi4_0_r_bits_data[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1010496 0 ) N ;
- mem_axi4_0_r_bits_data[1] + NET mem_axi4_0_r_bits_data[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1010800 0 ) N ;
- mem_axi4_0_r_bits_data[0] + NET mem_axi4_0_r_bits_data[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1011104 0 ) N ;
- mem_axi4_0_r_bits_resp[1] + NET mem_axi4_0_r_bits_resp[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1011408 0 ) N ;
- mem_axi4_0_r_bits_resp[0] + NET mem_axi4_0_r_bits_resp[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1011712 0 ) N ;
- mem_axi4_0_r_bits_last + NET mem_axi4_0_r_bits_last + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1012016 0 ) N ;
- mmio_axi4_0_aw_ready + NET mmio_axi4_0_aw_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1012320 0 ) N ;
- mmio_axi4_0_aw_valid + NET mmio_axi4_0_aw_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1012624 0 ) N ;
- mmio_axi4_0_aw_bits_id[3] + NET mmio_axi4_0_aw_bits_id[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1012928 0 ) N ;
- mmio_axi4_0_aw_bits_id[2] + NET mmio_axi4_0_aw_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1013232 0 ) N ;
- mmio_axi4_0_aw_bits_id[1] + NET mmio_axi4_0_aw_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1013536 0 ) N ;
- mmio_axi4_0_aw_bits_id[0] + NET mmio_axi4_0_aw_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1013840 0 ) N ;
- mmio_axi4_0_aw_bits_addr[30] + NET mmio_axi4_0_aw_bits_addr[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1014144 0 ) N ;
- mmio_axi4_0_aw_bits_addr[29] + NET mmio_axi4_0_aw_bits_addr[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1014448 0 ) N ;
- mmio_axi4_0_aw_bits_addr[28] + NET mmio_axi4_0_aw_bits_addr[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1014752 0 ) N ;
- mmio_axi4_0_aw_bits_addr[27] + NET mmio_axi4_0_aw_bits_addr[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1015056 0 ) N ;
- mmio_axi4_0_aw_bits_addr[26] + NET mmio_axi4_0_aw_bits_addr[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1015360 0 ) N ;
- mmio_axi4_0_aw_bits_addr[25] + NET mmio_axi4_0_aw_bits_addr[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1015664 0 ) N ;
- mmio_axi4_0_aw_bits_addr[24] + NET mmio_axi4_0_aw_bits_addr[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1015968 0 ) N ;
- mmio_axi4_0_aw_bits_addr[23] + NET mmio_axi4_0_aw_bits_addr[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1016272 0 ) N ;
- mmio_axi4_0_aw_bits_addr[22] + NET mmio_axi4_0_aw_bits_addr[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1016576 0 ) N ;
- mmio_axi4_0_aw_bits_addr[21] + NET mmio_axi4_0_aw_bits_addr[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1016880 0 ) N ;
- mmio_axi4_0_aw_bits_addr[20] + NET mmio_axi4_0_aw_bits_addr[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1017184 0 ) N ;
- mmio_axi4_0_aw_bits_addr[19] + NET mmio_axi4_0_aw_bits_addr[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1017488 0 ) N ;
- mmio_axi4_0_aw_bits_addr[18] + NET mmio_axi4_0_aw_bits_addr[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1017792 0 ) N ;
- mmio_axi4_0_aw_bits_addr[17] + NET mmio_axi4_0_aw_bits_addr[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1018096 0 ) N ;
- mmio_axi4_0_aw_bits_addr[16] + NET mmio_axi4_0_aw_bits_addr[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1018400 0 ) N ;
- mmio_axi4_0_aw_bits_addr[15] + NET mmio_axi4_0_aw_bits_addr[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1018704 0 ) N ;
- mmio_axi4_0_aw_bits_addr[14] + NET mmio_axi4_0_aw_bits_addr[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1019008 0 ) N ;
- mmio_axi4_0_aw_bits_addr[13] + NET mmio_axi4_0_aw_bits_addr[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1019312 0 ) N ;
- mmio_axi4_0_aw_bits_addr[12] + NET mmio_axi4_0_aw_bits_addr[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1019616 0 ) N ;
- mmio_axi4_0_aw_bits_addr[11] + NET mmio_axi4_0_aw_bits_addr[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1019920 0 ) N ;
- mmio_axi4_0_aw_bits_addr[10] + NET mmio_axi4_0_aw_bits_addr[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1020224 0 ) N ;
- mmio_axi4_0_aw_bits_addr[9] + NET mmio_axi4_0_aw_bits_addr[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1020528 0 ) N ;
- mmio_axi4_0_aw_bits_addr[8] + NET mmio_axi4_0_aw_bits_addr[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1020832 0 ) N ;
- mmio_axi4_0_aw_bits_addr[7] + NET mmio_axi4_0_aw_bits_addr[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1021136 0 ) N ;
- mmio_axi4_0_aw_bits_addr[6] + NET mmio_axi4_0_aw_bits_addr[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1021440 0 ) N ;
- mmio_axi4_0_aw_bits_addr[5] + NET mmio_axi4_0_aw_bits_addr[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1021744 0 ) N ;
- mmio_axi4_0_aw_bits_addr[4] + NET mmio_axi4_0_aw_bits_addr[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1022048 0 ) N ;
- mmio_axi4_0_aw_bits_addr[3] + NET mmio_axi4_0_aw_bits_addr[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1022352 0 ) N ;
- mmio_axi4_0_aw_bits_addr[2] + NET mmio_axi4_0_aw_bits_addr[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1022656 0 ) N ;
- mmio_axi4_0_aw_bits_addr[1] + NET mmio_axi4_0_aw_bits_addr[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1022960 0 ) N ;
- mmio_axi4_0_aw_bits_addr[0] + NET mmio_axi4_0_aw_bits_addr[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1023264 0 ) N ;
- mmio_axi4_0_aw_bits_len[7] + NET mmio_axi4_0_aw_bits_len[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1023568 0 ) N ;
- mmio_axi4_0_aw_bits_len[6] + NET mmio_axi4_0_aw_bits_len[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1023872 0 ) N ;
- mmio_axi4_0_aw_bits_len[5] + NET mmio_axi4_0_aw_bits_len[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1024176 0 ) N ;
- mmio_axi4_0_aw_bits_len[4] + NET mmio_axi4_0_aw_bits_len[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1024480 0 ) N ;
- mmio_axi4_0_aw_bits_len[3] + NET mmio_axi4_0_aw_bits_len[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1024784 0 ) N ;
- mmio_axi4_0_aw_bits_len[2] + NET mmio_axi4_0_aw_bits_len[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1025088 0 ) N ;
- mmio_axi4_0_aw_bits_len[1] + NET mmio_axi4_0_aw_bits_len[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1025392 0 ) N ;
- mmio_axi4_0_aw_bits_len[0] + NET mmio_axi4_0_aw_bits_len[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1025696 0 ) N ;
- mmio_axi4_0_aw_bits_size[2] + NET mmio_axi4_0_aw_bits_size[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1026000 0 ) N ;
- mmio_axi4_0_aw_bits_size[1] + NET mmio_axi4_0_aw_bits_size[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1026304 0 ) N ;
- mmio_axi4_0_aw_bits_size[0] + NET mmio_axi4_0_aw_bits_size[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1026608 0 ) N ;
- mmio_axi4_0_aw_bits_burst[1] + NET mmio_axi4_0_aw_bits_burst[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1026912 0 ) N ;
- mmio_axi4_0_aw_bits_burst[0] + NET mmio_axi4_0_aw_bits_burst[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1027216 0 ) N ;
- mmio_axi4_0_aw_bits_lock + NET mmio_axi4_0_aw_bits_lock + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1027520 0 ) N ;
- mmio_axi4_0_aw_bits_cache[3] + NET mmio_axi4_0_aw_bits_cache[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1027824 0 ) N ;
- mmio_axi4_0_aw_bits_cache[2] + NET mmio_axi4_0_aw_bits_cache[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1028128 0 ) N ;
- mmio_axi4_0_aw_bits_cache[1] + NET mmio_axi4_0_aw_bits_cache[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1028432 0 ) N ;
- mmio_axi4_0_aw_bits_cache[0] + NET mmio_axi4_0_aw_bits_cache[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1028736 0 ) N ;
- mmio_axi4_0_aw_bits_prot[2] + NET mmio_axi4_0_aw_bits_prot[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1029040 0 ) N ;
- mmio_axi4_0_aw_bits_prot[1] + NET mmio_axi4_0_aw_bits_prot[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1029344 0 ) N ;
- mmio_axi4_0_aw_bits_prot[0] + NET mmio_axi4_0_aw_bits_prot[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1029648 0 ) N ;
- mmio_axi4_0_aw_bits_qos[3] + NET mmio_axi4_0_aw_bits_qos[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1029952 0 ) N ;
- mmio_axi4_0_aw_bits_qos[2] + NET mmio_axi4_0_aw_bits_qos[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1030256 0 ) N ;
- mmio_axi4_0_aw_bits_qos[1] + NET mmio_axi4_0_aw_bits_qos[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1030560 0 ) N ;
- mmio_axi4_0_aw_bits_qos[0] + NET mmio_axi4_0_aw_bits_qos[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1030864 0 ) N ;
- mmio_axi4_0_w_ready + NET mmio_axi4_0_w_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1031168 0 ) N ;
- mmio_axi4_0_w_valid + NET mmio_axi4_0_w_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1031472 0 ) N ;
- mmio_axi4_0_w_bits_data[63] + NET mmio_axi4_0_w_bits_data[63] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1031776 0 ) N ;
- mmio_axi4_0_w_bits_data[62] + NET mmio_axi4_0_w_bits_data[62] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1032080 0 ) N ;
- mmio_axi4_0_w_bits_data[61] + NET mmio_axi4_0_w_bits_data[61] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1032384 0 ) N ;
- mmio_axi4_0_w_bits_data[60] + NET mmio_axi4_0_w_bits_data[60] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1032688 0 ) N ;
- mmio_axi4_0_w_bits_data[59] + NET mmio_axi4_0_w_bits_data[59] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1032992 0 ) N ;
- mmio_axi4_0_w_bits_data[58] + NET mmio_axi4_0_w_bits_data[58] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1033296 0 ) N ;
- mmio_axi4_0_w_bits_data[57] + NET mmio_axi4_0_w_bits_data[57] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1033600 0 ) N ;
- mmio_axi4_0_w_bits_data[56] + NET mmio_axi4_0_w_bits_data[56] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1033904 0 ) N ;
- mmio_axi4_0_w_bits_data[55] + NET mmio_axi4_0_w_bits_data[55] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1034208 0 ) N ;
- mmio_axi4_0_w_bits_data[54] + NET mmio_axi4_0_w_bits_data[54] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1034512 0 ) N ;
- mmio_axi4_0_w_bits_data[53] + NET mmio_axi4_0_w_bits_data[53] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1034816 0 ) N ;
- mmio_axi4_0_w_bits_data[52] + NET mmio_axi4_0_w_bits_data[52] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1035120 0 ) N ;
- mmio_axi4_0_w_bits_data[51] + NET mmio_axi4_0_w_bits_data[51] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1035424 0 ) N ;
- mmio_axi4_0_w_bits_data[50] + NET mmio_axi4_0_w_bits_data[50] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1035728 0 ) N ;
- mmio_axi4_0_w_bits_data[49] + NET mmio_axi4_0_w_bits_data[49] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1036032 0 ) N ;
- mmio_axi4_0_w_bits_data[48] + NET mmio_axi4_0_w_bits_data[48] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1036336 0 ) N ;
- mmio_axi4_0_w_bits_data[47] + NET mmio_axi4_0_w_bits_data[47] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1036640 0 ) N ;
- mmio_axi4_0_w_bits_data[46] + NET mmio_axi4_0_w_bits_data[46] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1036944 0 ) N ;
- mmio_axi4_0_w_bits_data[45] + NET mmio_axi4_0_w_bits_data[45] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1037248 0 ) N ;
- mmio_axi4_0_w_bits_data[44] + NET mmio_axi4_0_w_bits_data[44] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1037552 0 ) N ;
- mmio_axi4_0_w_bits_data[43] + NET mmio_axi4_0_w_bits_data[43] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1037856 0 ) N ;
- mmio_axi4_0_w_bits_data[42] + NET mmio_axi4_0_w_bits_data[42] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1038160 0 ) N ;
- mmio_axi4_0_w_bits_data[41] + NET mmio_axi4_0_w_bits_data[41] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1038464 0 ) N ;
- mmio_axi4_0_w_bits_data[40] + NET mmio_axi4_0_w_bits_data[40] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1038768 0 ) N ;
- mmio_axi4_0_w_bits_data[39] + NET mmio_axi4_0_w_bits_data[39] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1039072 0 ) N ;
- mmio_axi4_0_w_bits_data[38] + NET mmio_axi4_0_w_bits_data[38] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1039376 0 ) N ;
- mmio_axi4_0_w_bits_data[37] + NET mmio_axi4_0_w_bits_data[37] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1039680 0 ) N ;
- mmio_axi4_0_w_bits_data[36] + NET mmio_axi4_0_w_bits_data[36] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1039984 0 ) N ;
- mmio_axi4_0_w_bits_data[35] + NET mmio_axi4_0_w_bits_data[35] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1040288 0 ) N ;
- mmio_axi4_0_w_bits_data[34] + NET mmio_axi4_0_w_bits_data[34] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1040592 0 ) N ;
- mmio_axi4_0_w_bits_data[33] + NET mmio_axi4_0_w_bits_data[33] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1040896 0 ) N ;
- mmio_axi4_0_w_bits_data[32] + NET mmio_axi4_0_w_bits_data[32] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1041200 0 ) N ;
- mmio_axi4_0_w_bits_data[31] + NET mmio_axi4_0_w_bits_data[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1041504 0 ) N ;
- mmio_axi4_0_w_bits_data[30] + NET mmio_axi4_0_w_bits_data[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1041808 0 ) N ;
- mmio_axi4_0_w_bits_data[29] + NET mmio_axi4_0_w_bits_data[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1042112 0 ) N ;
- mmio_axi4_0_w_bits_data[28] + NET mmio_axi4_0_w_bits_data[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1042416 0 ) N ;
- mmio_axi4_0_w_bits_data[27] + NET mmio_axi4_0_w_bits_data[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1042720 0 ) N ;
- mmio_axi4_0_w_bits_data[26] + NET mmio_axi4_0_w_bits_data[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1043024 0 ) N ;
- mmio_axi4_0_w_bits_data[25] + NET mmio_axi4_0_w_bits_data[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1043328 0 ) N ;
- mmio_axi4_0_w_bits_data[24] + NET mmio_axi4_0_w_bits_data[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1043632 0 ) N ;
- mmio_axi4_0_w_bits_data[23] + NET mmio_axi4_0_w_bits_data[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 1043936 0 ) N ;
- mmio_axi4_0_w_bits_data[22] + NET mmio_axi4_0_w_bits_data[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 900144 0 ) N ;
- mmio_axi4_0_w_bits_data[21] + NET mmio_axi4_0_w_bits_data[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 900296 0 ) N ;
- mmio_axi4_0_w_bits_data[20] + NET mmio_axi4_0_w_bits_data[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 900448 0 ) N ;
- mmio_axi4_0_w_bits_data[19] + NET mmio_axi4_0_w_bits_data[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 900600 0 ) N ;
- mmio_axi4_0_w_bits_data[18] + NET mmio_axi4_0_w_bits_data[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 900752 0 ) N ;
- mmio_axi4_0_w_bits_data[17] + NET mmio_axi4_0_w_bits_data[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 900904 0 ) N ;
- mmio_axi4_0_w_bits_data[16] + NET mmio_axi4_0_w_bits_data[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 901056 0 ) N ;
- mmio_axi4_0_w_bits_data[15] + NET mmio_axi4_0_w_bits_data[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 901208 0 ) N ;
- mmio_axi4_0_w_bits_data[14] + NET mmio_axi4_0_w_bits_data[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 901360 0 ) N ;
- mmio_axi4_0_w_bits_data[13] + NET mmio_axi4_0_w_bits_data[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 901512 0 ) N ;
- mmio_axi4_0_w_bits_data[12] + NET mmio_axi4_0_w_bits_data[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 901664 0 ) N ;
- mmio_axi4_0_w_bits_data[11] + NET mmio_axi4_0_w_bits_data[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 901816 0 ) N ;
- mmio_axi4_0_w_bits_data[10] + NET mmio_axi4_0_w_bits_data[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 901968 0 ) N ;
- mmio_axi4_0_w_bits_data[9] + NET mmio_axi4_0_w_bits_data[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 902120 0 ) N ;
- mmio_axi4_0_w_bits_data[8] + NET mmio_axi4_0_w_bits_data[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 902272 0 ) N ;
- mmio_axi4_0_w_bits_data[7] + NET mmio_axi4_0_w_bits_data[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 902424 0 ) N ;
- mmio_axi4_0_w_bits_data[6] + NET mmio_axi4_0_w_bits_data[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 902576 0 ) N ;
- mmio_axi4_0_w_bits_data[5] + NET mmio_axi4_0_w_bits_data[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 902728 0 ) N ;
- mmio_axi4_0_w_bits_data[4] + NET mmio_axi4_0_w_bits_data[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 902880 0 ) N ;
- mmio_axi4_0_w_bits_data[3] + NET mmio_axi4_0_w_bits_data[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 903032 0 ) N ;
- mmio_axi4_0_w_bits_data[2] + NET mmio_axi4_0_w_bits_data[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 903184 0 ) N ;
- mmio_axi4_0_w_bits_data[1] + NET mmio_axi4_0_w_bits_data[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 903336 0 ) N ;
- mmio_axi4_0_w_bits_data[0] + NET mmio_axi4_0_w_bits_data[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 903488 0 ) N ;
- mmio_axi4_0_w_bits_strb[7] + NET mmio_axi4_0_w_bits_strb[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 903640 0 ) N ;
- mmio_axi4_0_w_bits_strb[6] + NET mmio_axi4_0_w_bits_strb[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 903792 0 ) N ;
- mmio_axi4_0_w_bits_strb[5] + NET mmio_axi4_0_w_bits_strb[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 903944 0 ) N ;
- mmio_axi4_0_w_bits_strb[4] + NET mmio_axi4_0_w_bits_strb[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 904096 0 ) N ;
- mmio_axi4_0_w_bits_strb[3] + NET mmio_axi4_0_w_bits_strb[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 904248 0 ) N ;
- mmio_axi4_0_w_bits_strb[2] + NET mmio_axi4_0_w_bits_strb[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 904400 0 ) N ;
- mmio_axi4_0_w_bits_strb[1] + NET mmio_axi4_0_w_bits_strb[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 904552 0 ) N ;
- mmio_axi4_0_w_bits_strb[0] + NET mmio_axi4_0_w_bits_strb[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 904704 0 ) N ;
- mmio_axi4_0_w_bits_last + NET mmio_axi4_0_w_bits_last + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 904856 0 ) N ;
- mmio_axi4_0_b_ready + NET mmio_axi4_0_b_ready + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 905008 0 ) N ;
- mmio_axi4_0_b_valid + NET mmio_axi4_0_b_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 905160 0 ) N ;
- mmio_axi4_0_b_bits_id[3] + NET mmio_axi4_0_b_bits_id[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 905312 0 ) N ;
- mmio_axi4_0_b_bits_id[2] + NET mmio_axi4_0_b_bits_id[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 905464 0 ) N ;
- mmio_axi4_0_b_bits_id[1] + NET mmio_axi4_0_b_bits_id[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 905616 0 ) N ;
- mmio_axi4_0_b_bits_id[0] + NET mmio_axi4_0_b_bits_id[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 905768 0 ) N ;
- mmio_axi4_0_b_bits_resp[1] + NET mmio_axi4_0_b_bits_resp[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 905920 0 ) N ;
- mmio_axi4_0_b_bits_resp[0] + NET mmio_axi4_0_b_bits_resp[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 906072 0 ) N ;
- mmio_axi4_0_ar_ready + NET mmio_axi4_0_ar_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 906224 0 ) N ;
- mmio_axi4_0_ar_valid + NET mmio_axi4_0_ar_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 906376 0 ) N ;
- mmio_axi4_0_ar_bits_id[3] + NET mmio_axi4_0_ar_bits_id[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 906528 0 ) N ;
- mmio_axi4_0_ar_bits_id[2] + NET mmio_axi4_0_ar_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 906680 0 ) N ;
- mmio_axi4_0_ar_bits_id[1] + NET mmio_axi4_0_ar_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 906832 0 ) N ;
- mmio_axi4_0_ar_bits_id[0] + NET mmio_axi4_0_ar_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 906984 0 ) N ;
- mmio_axi4_0_ar_bits_addr[30] + NET mmio_axi4_0_ar_bits_addr[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 907136 0 ) N ;
- mmio_axi4_0_ar_bits_addr[29] + NET mmio_axi4_0_ar_bits_addr[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 907288 0 ) N ;
- mmio_axi4_0_ar_bits_addr[28] + NET mmio_axi4_0_ar_bits_addr[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 907440 0 ) N ;
- mmio_axi4_0_ar_bits_addr[27] + NET mmio_axi4_0_ar_bits_addr[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 907592 0 ) N ;
- mmio_axi4_0_ar_bits_addr[26] + NET mmio_axi4_0_ar_bits_addr[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 907744 0 ) N ;
- mmio_axi4_0_ar_bits_addr[25] + NET mmio_axi4_0_ar_bits_addr[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 907896 0 ) N ;
- mmio_axi4_0_ar_bits_addr[24] + NET mmio_axi4_0_ar_bits_addr[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 908048 0 ) N ;
- mmio_axi4_0_ar_bits_addr[23] + NET mmio_axi4_0_ar_bits_addr[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 908200 0 ) N ;
- mmio_axi4_0_ar_bits_addr[22] + NET mmio_axi4_0_ar_bits_addr[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 908352 0 ) N ;
- mmio_axi4_0_ar_bits_addr[21] + NET mmio_axi4_0_ar_bits_addr[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 908504 0 ) N ;
- mmio_axi4_0_ar_bits_addr[20] + NET mmio_axi4_0_ar_bits_addr[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 908656 0 ) N ;
- mmio_axi4_0_ar_bits_addr[19] + NET mmio_axi4_0_ar_bits_addr[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 908808 0 ) N ;
- mmio_axi4_0_ar_bits_addr[18] + NET mmio_axi4_0_ar_bits_addr[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 908960 0 ) N ;
- mmio_axi4_0_ar_bits_addr[17] + NET mmio_axi4_0_ar_bits_addr[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 909112 0 ) N ;
- mmio_axi4_0_ar_bits_addr[16] + NET mmio_axi4_0_ar_bits_addr[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 909264 0 ) N ;
- mmio_axi4_0_ar_bits_addr[15] + NET mmio_axi4_0_ar_bits_addr[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 909416 0 ) N ;
- mmio_axi4_0_ar_bits_addr[14] + NET mmio_axi4_0_ar_bits_addr[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 909568 0 ) N ;
- mmio_axi4_0_ar_bits_addr[13] + NET mmio_axi4_0_ar_bits_addr[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 909720 0 ) N ;
- mmio_axi4_0_ar_bits_addr[12] + NET mmio_axi4_0_ar_bits_addr[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 909872 0 ) N ;
- mmio_axi4_0_ar_bits_addr[11] + NET mmio_axi4_0_ar_bits_addr[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 910024 0 ) N ;
- mmio_axi4_0_ar_bits_addr[10] + NET mmio_axi4_0_ar_bits_addr[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 910176 0 ) N ;
- mmio_axi4_0_ar_bits_addr[9] + NET mmio_axi4_0_ar_bits_addr[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 910328 0 ) N ;
- mmio_axi4_0_ar_bits_addr[8] + NET mmio_axi4_0_ar_bits_addr[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 910480 0 ) N ;
- mmio_axi4_0_ar_bits_addr[7] + NET mmio_axi4_0_ar_bits_addr[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 910632 0 ) N ;
- mmio_axi4_0_ar_bits_addr[6] + NET mmio_axi4_0_ar_bits_addr[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 910784 0 ) N ;
- mmio_axi4_0_ar_bits_addr[5] + NET mmio_axi4_0_ar_bits_addr[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 910936 0 ) N ;
- mmio_axi4_0_ar_bits_addr[4] + NET mmio_axi4_0_ar_bits_addr[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 911088 0 ) N ;
- mmio_axi4_0_ar_bits_addr[3] + NET mmio_axi4_0_ar_bits_addr[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 911240 0 ) N ;
- mmio_axi4_0_ar_bits_addr[2] + NET mmio_axi4_0_ar_bits_addr[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 911392 0 ) N ;
- mmio_axi4_0_ar_bits_addr[1] + NET mmio_axi4_0_ar_bits_addr[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 911544 0 ) N ;
- mmio_axi4_0_ar_bits_addr[0] + NET mmio_axi4_0_ar_bits_addr[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 911696 0 ) N ;
- mmio_axi4_0_ar_bits_len[7] + NET mmio_axi4_0_ar_bits_len[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 911848 0 ) N ;
- mmio_axi4_0_ar_bits_len[6] + NET mmio_axi4_0_ar_bits_len[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 912000 0 ) N ;
- mmio_axi4_0_ar_bits_len[5] + NET mmio_axi4_0_ar_bits_len[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 912152 0 ) N ;
- mmio_axi4_0_ar_bits_len[4] + NET mmio_axi4_0_ar_bits_len[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 912304 0 ) N ;
- mmio_axi4_0_ar_bits_len[3] + NET mmio_axi4_0_ar_bits_len[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 912456 0 ) N ;
- mmio_axi4_0_ar_bits_len[2] + NET mmio_axi4_0_ar_bits_len[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 912608 0 ) N ;
- mmio_axi4_0_ar_bits_len[1] + NET mmio_axi4_0_ar_bits_len[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 912760 0 ) N ;
- mmio_axi4_0_ar_bits_len[0] + NET mmio_axi4_0_ar_bits_len[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 912912 0 ) N ;
- mmio_axi4_0_ar_bits_size[2] + NET mmio_axi4_0_ar_bits_size[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 913064 0 ) N ;
- mmio_axi4_0_ar_bits_size[1] + NET mmio_axi4_0_ar_bits_size[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 913216 0 ) N ;
- mmio_axi4_0_ar_bits_size[0] + NET mmio_axi4_0_ar_bits_size[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 913368 0 ) N ;
- mmio_axi4_0_ar_bits_burst[1] + NET mmio_axi4_0_ar_bits_burst[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 913520 0 ) N ;
- mmio_axi4_0_ar_bits_burst[0] + NET mmio_axi4_0_ar_bits_burst[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 913672 0 ) N ;
- mmio_axi4_0_ar_bits_lock + NET mmio_axi4_0_ar_bits_lock + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 913824 0 ) N ;
- mmio_axi4_0_ar_bits_cache[3] + NET mmio_axi4_0_ar_bits_cache[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 913976 0 ) N ;
- mmio_axi4_0_ar_bits_cache[2] + NET mmio_axi4_0_ar_bits_cache[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 914128 0 ) N ;
- mmio_axi4_0_ar_bits_cache[1] + NET mmio_axi4_0_ar_bits_cache[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 914280 0 ) N ;
- mmio_axi4_0_ar_bits_cache[0] + NET mmio_axi4_0_ar_bits_cache[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 914432 0 ) N ;
- mmio_axi4_0_ar_bits_prot[2] + NET mmio_axi4_0_ar_bits_prot[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 914584 0 ) N ;
- mmio_axi4_0_ar_bits_prot[1] + NET mmio_axi4_0_ar_bits_prot[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 914736 0 ) N ;
- mmio_axi4_0_ar_bits_prot[0] + NET mmio_axi4_0_ar_bits_prot[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 914888 0 ) N ;
- mmio_axi4_0_ar_bits_qos[3] + NET mmio_axi4_0_ar_bits_qos[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 915040 0 ) N ;
- mmio_axi4_0_ar_bits_qos[2] + NET mmio_axi4_0_ar_bits_qos[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 915192 0 ) N ;
- mmio_axi4_0_ar_bits_qos[1] + NET mmio_axi4_0_ar_bits_qos[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 915344 0 ) N ;
- mmio_axi4_0_ar_bits_qos[0] + NET mmio_axi4_0_ar_bits_qos[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 915496 0 ) N ;
- mmio_axi4_0_r_ready + NET mmio_axi4_0_r_ready + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 915648 0 ) N ;
- mmio_axi4_0_r_valid + NET mmio_axi4_0_r_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 915800 0 ) N ;
- mmio_axi4_0_r_bits_id[3] + NET mmio_axi4_0_r_bits_id[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 915952 0 ) N ;
- mmio_axi4_0_r_bits_id[2] + NET mmio_axi4_0_r_bits_id[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 916104 0 ) N ;
- mmio_axi4_0_r_bits_id[1] + NET mmio_axi4_0_r_bits_id[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 916256 0 ) N ;
- mmio_axi4_0_r_bits_id[0] + NET mmio_axi4_0_r_bits_id[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 916408 0 ) N ;
- mmio_axi4_0_r_bits_data[63] + NET mmio_axi4_0_r_bits_data[63] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 916560 0 ) N ;
- mmio_axi4_0_r_bits_data[62] + NET mmio_axi4_0_r_bits_data[62] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 916712 0 ) N ;
- mmio_axi4_0_r_bits_data[61] + NET mmio_axi4_0_r_bits_data[61] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 916864 0 ) N ;
- mmio_axi4_0_r_bits_data[60] + NET mmio_axi4_0_r_bits_data[60] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 917016 0 ) N ;
- mmio_axi4_0_r_bits_data[59] + NET mmio_axi4_0_r_bits_data[59] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 917168 0 ) N ;
- mmio_axi4_0_r_bits_data[58] + NET mmio_axi4_0_r_bits_data[58] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 917320 0 ) N ;
- mmio_axi4_0_r_bits_data[57] + NET mmio_axi4_0_r_bits_data[57] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 917472 0 ) N ;
- mmio_axi4_0_r_bits_data[56] + NET mmio_axi4_0_r_bits_data[56] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 917624 0 ) N ;
- mmio_axi4_0_r_bits_data[55] + NET mmio_axi4_0_r_bits_data[55] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 917776 0 ) N ;
- mmio_axi4_0_r_bits_data[54] + NET mmio_axi4_0_r_bits_data[54] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 917928 0 ) N ;
- mmio_axi4_0_r_bits_data[53] + NET mmio_axi4_0_r_bits_data[53] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 918080 0 ) N ;
- mmio_axi4_0_r_bits_data[52] + NET mmio_axi4_0_r_bits_data[52] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 918232 0 ) N ;
- mmio_axi4_0_r_bits_data[51] + NET mmio_axi4_0_r_bits_data[51] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 918384 0 ) N ;
- mmio_axi4_0_r_bits_data[50] + NET mmio_axi4_0_r_bits_data[50] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 918536 0 ) N ;
- mmio_axi4_0_r_bits_data[49] + NET mmio_axi4_0_r_bits_data[49] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 918688 0 ) N ;
- mmio_axi4_0_r_bits_data[48] + NET mmio_axi4_0_r_bits_data[48] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 918840 0 ) N ;
- mmio_axi4_0_r_bits_data[47] + NET mmio_axi4_0_r_bits_data[47] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 918992 0 ) N ;
- mmio_axi4_0_r_bits_data[46] + NET mmio_axi4_0_r_bits_data[46] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 919144 0 ) N ;
- mmio_axi4_0_r_bits_data[45] + NET mmio_axi4_0_r_bits_data[45] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 919296 0 ) N ;
- mmio_axi4_0_r_bits_data[44] + NET mmio_axi4_0_r_bits_data[44] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 919448 0 ) N ;
- mmio_axi4_0_r_bits_data[43] + NET mmio_axi4_0_r_bits_data[43] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 919600 0 ) N ;
- mmio_axi4_0_r_bits_data[42] + NET mmio_axi4_0_r_bits_data[42] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 919752 0 ) N ;
- mmio_axi4_0_r_bits_data[41] + NET mmio_axi4_0_r_bits_data[41] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 919904 0 ) N ;
- mmio_axi4_0_r_bits_data[40] + NET mmio_axi4_0_r_bits_data[40] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 920056 0 ) N ;
- mmio_axi4_0_r_bits_data[39] + NET mmio_axi4_0_r_bits_data[39] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 920208 0 ) N ;
- mmio_axi4_0_r_bits_data[38] + NET mmio_axi4_0_r_bits_data[38] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 920360 0 ) N ;
- mmio_axi4_0_r_bits_data[37] + NET mmio_axi4_0_r_bits_data[37] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 920512 0 ) N ;
- mmio_axi4_0_r_bits_data[36] + NET mmio_axi4_0_r_bits_data[36] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 920664 0 ) N ;
- mmio_axi4_0_r_bits_data[35] + NET mmio_axi4_0_r_bits_data[35] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 920816 0 ) N ;
- mmio_axi4_0_r_bits_data[34] + NET mmio_axi4_0_r_bits_data[34] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 920968 0 ) N ;
- mmio_axi4_0_r_bits_data[33] + NET mmio_axi4_0_r_bits_data[33] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 921120 0 ) N ;
- mmio_axi4_0_r_bits_data[32] + NET mmio_axi4_0_r_bits_data[32] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 921272 0 ) N ;
- mmio_axi4_0_r_bits_data[31] + NET mmio_axi4_0_r_bits_data[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 921424 0 ) N ;
- mmio_axi4_0_r_bits_data[30] + NET mmio_axi4_0_r_bits_data[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 921576 0 ) N ;
- mmio_axi4_0_r_bits_data[29] + NET mmio_axi4_0_r_bits_data[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 921728 0 ) N ;
- mmio_axi4_0_r_bits_data[28] + NET mmio_axi4_0_r_bits_data[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 921880 0 ) N ;
- mmio_axi4_0_r_bits_data[27] + NET mmio_axi4_0_r_bits_data[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 922032 0 ) N ;
- mmio_axi4_0_r_bits_data[26] + NET mmio_axi4_0_r_bits_data[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 922184 0 ) N ;
- mmio_axi4_0_r_bits_data[25] + NET mmio_axi4_0_r_bits_data[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 922336 0 ) N ;
- mmio_axi4_0_r_bits_data[24] + NET mmio_axi4_0_r_bits_data[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 922488 0 ) N ;
- mmio_axi4_0_r_bits_data[23] + NET mmio_axi4_0_r_bits_data[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 922640 0 ) N ;
- mmio_axi4_0_r_bits_data[22] + NET mmio_axi4_0_r_bits_data[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 922792 0 ) N ;
- mmio_axi4_0_r_bits_data[21] + NET mmio_axi4_0_r_bits_data[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 922944 0 ) N ;
- mmio_axi4_0_r_bits_data[20] + NET mmio_axi4_0_r_bits_data[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 923096 0 ) N ;
- mmio_axi4_0_r_bits_data[19] + NET mmio_axi4_0_r_bits_data[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 923248 0 ) N ;
- mmio_axi4_0_r_bits_data[18] + NET mmio_axi4_0_r_bits_data[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 923400 0 ) N ;
- mmio_axi4_0_r_bits_data[17] + NET mmio_axi4_0_r_bits_data[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 923552 0 ) N ;
- mmio_axi4_0_r_bits_data[16] + NET mmio_axi4_0_r_bits_data[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 923704 0 ) N ;
- mmio_axi4_0_r_bits_data[15] + NET mmio_axi4_0_r_bits_data[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 923856 0 ) N ;
- mmio_axi4_0_r_bits_data[14] + NET mmio_axi4_0_r_bits_data[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 924008 0 ) N ;
- mmio_axi4_0_r_bits_data[13] + NET mmio_axi4_0_r_bits_data[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 924160 0 ) N ;
- mmio_axi4_0_r_bits_data[12] + NET mmio_axi4_0_r_bits_data[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 924312 0 ) N ;
- mmio_axi4_0_r_bits_data[11] + NET mmio_axi4_0_r_bits_data[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 924464 0 ) N ;
- mmio_axi4_0_r_bits_data[10] + NET mmio_axi4_0_r_bits_data[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 924616 0 ) N ;
- mmio_axi4_0_r_bits_data[9] + NET mmio_axi4_0_r_bits_data[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 924768 0 ) N ;
- mmio_axi4_0_r_bits_data[8] + NET mmio_axi4_0_r_bits_data[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 924920 0 ) N ;
- mmio_axi4_0_r_bits_data[7] + NET mmio_axi4_0_r_bits_data[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 925072 0 ) N ;
- mmio_axi4_0_r_bits_data[6] + NET mmio_axi4_0_r_bits_data[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 925224 0 ) N ;
- mmio_axi4_0_r_bits_data[5] + NET mmio_axi4_0_r_bits_data[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 925376 0 ) N ;
- mmio_axi4_0_r_bits_data[4] + NET mmio_axi4_0_r_bits_data[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 925528 0 ) N ;
- mmio_axi4_0_r_bits_data[3] + NET mmio_axi4_0_r_bits_data[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 925680 0 ) N ;
- mmio_axi4_0_r_bits_data[2] + NET mmio_axi4_0_r_bits_data[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 925832 0 ) N ;
- mmio_axi4_0_r_bits_data[1] + NET mmio_axi4_0_r_bits_data[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 925984 0 ) N ;
- mmio_axi4_0_r_bits_data[0] + NET mmio_axi4_0_r_bits_data[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 926136 0 ) N ;
- mmio_axi4_0_r_bits_resp[1] + NET mmio_axi4_0_r_bits_resp[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 926288 0 ) N ;
- mmio_axi4_0_r_bits_resp[0] + NET mmio_axi4_0_r_bits_resp[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 926440 0 ) N ;
- mmio_axi4_0_r_bits_last + NET mmio_axi4_0_r_bits_last + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 926592 0 ) N ;
- l2_frontend_bus_axi4_0_aw_ready + NET l2_frontend_bus_axi4_0_aw_ready + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 926744 0 ) N ;
- l2_frontend_bus_axi4_0_aw_valid + NET l2_frontend_bus_axi4_0_aw_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 926896 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_id[7] + NET l2_frontend_bus_axi4_0_aw_bits_id[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 927048 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_id[6] + NET l2_frontend_bus_axi4_0_aw_bits_id[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 927200 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_id[5] + NET l2_frontend_bus_axi4_0_aw_bits_id[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 927352 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_id[4] + NET l2_frontend_bus_axi4_0_aw_bits_id[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 927504 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_id[3] + NET l2_frontend_bus_axi4_0_aw_bits_id[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 927656 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_id[2] + NET l2_frontend_bus_axi4_0_aw_bits_id[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 927808 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_id[1] + NET l2_frontend_bus_axi4_0_aw_bits_id[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 927960 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_id[0] + NET l2_frontend_bus_axi4_0_aw_bits_id[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 928112 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[31] + NET l2_frontend_bus_axi4_0_aw_bits_addr[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 928264 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[30] + NET l2_frontend_bus_axi4_0_aw_bits_addr[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 928416 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[29] + NET l2_frontend_bus_axi4_0_aw_bits_addr[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 928568 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[28] + NET l2_frontend_bus_axi4_0_aw_bits_addr[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 928720 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[27] + NET l2_frontend_bus_axi4_0_aw_bits_addr[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 928872 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[26] + NET l2_frontend_bus_axi4_0_aw_bits_addr[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 929024 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[25] + NET l2_frontend_bus_axi4_0_aw_bits_addr[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 929176 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[24] + NET l2_frontend_bus_axi4_0_aw_bits_addr[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 929328 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[23] + NET l2_frontend_bus_axi4_0_aw_bits_addr[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 929480 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[22] + NET l2_frontend_bus_axi4_0_aw_bits_addr[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 929632 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[21] + NET l2_frontend_bus_axi4_0_aw_bits_addr[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 929784 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[20] + NET l2_frontend_bus_axi4_0_aw_bits_addr[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 929936 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[19] + NET l2_frontend_bus_axi4_0_aw_bits_addr[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 930088 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[18] + NET l2_frontend_bus_axi4_0_aw_bits_addr[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 930240 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[17] + NET l2_frontend_bus_axi4_0_aw_bits_addr[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 930392 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[16] + NET l2_frontend_bus_axi4_0_aw_bits_addr[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 930544 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[15] + NET l2_frontend_bus_axi4_0_aw_bits_addr[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 930696 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[14] + NET l2_frontend_bus_axi4_0_aw_bits_addr[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 930848 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[13] + NET l2_frontend_bus_axi4_0_aw_bits_addr[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 931000 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[12] + NET l2_frontend_bus_axi4_0_aw_bits_addr[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 931152 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[11] + NET l2_frontend_bus_axi4_0_aw_bits_addr[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 931304 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[10] + NET l2_frontend_bus_axi4_0_aw_bits_addr[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 931456 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[9] + NET l2_frontend_bus_axi4_0_aw_bits_addr[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 931608 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[8] + NET l2_frontend_bus_axi4_0_aw_bits_addr[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 931760 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[7] + NET l2_frontend_bus_axi4_0_aw_bits_addr[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 931912 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[6] + NET l2_frontend_bus_axi4_0_aw_bits_addr[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 932064 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[5] + NET l2_frontend_bus_axi4_0_aw_bits_addr[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 932216 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[4] + NET l2_frontend_bus_axi4_0_aw_bits_addr[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 932368 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[3] + NET l2_frontend_bus_axi4_0_aw_bits_addr[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 932520 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[2] + NET l2_frontend_bus_axi4_0_aw_bits_addr[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 932672 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[1] + NET l2_frontend_bus_axi4_0_aw_bits_addr[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 932824 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_addr[0] + NET l2_frontend_bus_axi4_0_aw_bits_addr[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 932976 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_len[7] + NET l2_frontend_bus_axi4_0_aw_bits_len[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 933128 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_len[6] + NET l2_frontend_bus_axi4_0_aw_bits_len[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 933280 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_len[5] + NET l2_frontend_bus_axi4_0_aw_bits_len[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 933432 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_len[4] + NET l2_frontend_bus_axi4_0_aw_bits_len[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 933584 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_len[3] + NET l2_frontend_bus_axi4_0_aw_bits_len[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 933736 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_len[2] + NET l2_frontend_bus_axi4_0_aw_bits_len[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 933888 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_len[1] + NET l2_frontend_bus_axi4_0_aw_bits_len[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 934040 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_len[0] + NET l2_frontend_bus_axi4_0_aw_bits_len[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 934192 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_size[2] + NET l2_frontend_bus_axi4_0_aw_bits_size[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 934344 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_size[1] + NET l2_frontend_bus_axi4_0_aw_bits_size[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 934496 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_size[0] + NET l2_frontend_bus_axi4_0_aw_bits_size[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 934648 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_burst[1] + NET l2_frontend_bus_axi4_0_aw_bits_burst[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 934800 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_burst[0] + NET l2_frontend_bus_axi4_0_aw_bits_burst[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 934952 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_lock + NET l2_frontend_bus_axi4_0_aw_bits_lock + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 935104 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_cache[3] + NET l2_frontend_bus_axi4_0_aw_bits_cache[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 935256 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_cache[2] + NET l2_frontend_bus_axi4_0_aw_bits_cache[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 935408 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_cache[1] + NET l2_frontend_bus_axi4_0_aw_bits_cache[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 935560 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_cache[0] + NET l2_frontend_bus_axi4_0_aw_bits_cache[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 935712 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_prot[2] + NET l2_frontend_bus_axi4_0_aw_bits_prot[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 935864 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_prot[1] + NET l2_frontend_bus_axi4_0_aw_bits_prot[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 936016 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_prot[0] + NET l2_frontend_bus_axi4_0_aw_bits_prot[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 936168 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_qos[3] + NET l2_frontend_bus_axi4_0_aw_bits_qos[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 936320 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_qos[2] + NET l2_frontend_bus_axi4_0_aw_bits_qos[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 936472 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_qos[1] + NET l2_frontend_bus_axi4_0_aw_bits_qos[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 936624 0 ) N ;
- l2_frontend_bus_axi4_0_aw_bits_qos[0] + NET l2_frontend_bus_axi4_0_aw_bits_qos[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 936776 0 ) N ;
- l2_frontend_bus_axi4_0_w_ready + NET l2_frontend_bus_axi4_0_w_ready + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 936928 0 ) N ;
- l2_frontend_bus_axi4_0_w_valid + NET l2_frontend_bus_axi4_0_w_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 937080 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[63] + NET l2_frontend_bus_axi4_0_w_bits_data[63] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 937232 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[62] + NET l2_frontend_bus_axi4_0_w_bits_data[62] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 937384 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[61] + NET l2_frontend_bus_axi4_0_w_bits_data[61] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 937536 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[60] + NET l2_frontend_bus_axi4_0_w_bits_data[60] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 937688 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[59] + NET l2_frontend_bus_axi4_0_w_bits_data[59] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 937840 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[58] + NET l2_frontend_bus_axi4_0_w_bits_data[58] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 937992 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[57] + NET l2_frontend_bus_axi4_0_w_bits_data[57] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 938144 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[56] + NET l2_frontend_bus_axi4_0_w_bits_data[56] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 938296 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[55] + NET l2_frontend_bus_axi4_0_w_bits_data[55] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 938448 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[54] + NET l2_frontend_bus_axi4_0_w_bits_data[54] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 938600 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[53] + NET l2_frontend_bus_axi4_0_w_bits_data[53] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 938752 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[52] + NET l2_frontend_bus_axi4_0_w_bits_data[52] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 938904 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[51] + NET l2_frontend_bus_axi4_0_w_bits_data[51] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 939056 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[50] + NET l2_frontend_bus_axi4_0_w_bits_data[50] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 939208 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[49] + NET l2_frontend_bus_axi4_0_w_bits_data[49] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 939360 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[48] + NET l2_frontend_bus_axi4_0_w_bits_data[48] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 939512 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[47] + NET l2_frontend_bus_axi4_0_w_bits_data[47] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 939664 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[46] + NET l2_frontend_bus_axi4_0_w_bits_data[46] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 939816 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[45] + NET l2_frontend_bus_axi4_0_w_bits_data[45] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 939968 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[44] + NET l2_frontend_bus_axi4_0_w_bits_data[44] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 940120 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[43] + NET l2_frontend_bus_axi4_0_w_bits_data[43] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 940272 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[42] + NET l2_frontend_bus_axi4_0_w_bits_data[42] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 940424 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[41] + NET l2_frontend_bus_axi4_0_w_bits_data[41] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 940576 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[40] + NET l2_frontend_bus_axi4_0_w_bits_data[40] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 940728 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[39] + NET l2_frontend_bus_axi4_0_w_bits_data[39] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 940880 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[38] + NET l2_frontend_bus_axi4_0_w_bits_data[38] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 941032 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[37] + NET l2_frontend_bus_axi4_0_w_bits_data[37] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 941184 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[36] + NET l2_frontend_bus_axi4_0_w_bits_data[36] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 941336 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[35] + NET l2_frontend_bus_axi4_0_w_bits_data[35] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 941488 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[34] + NET l2_frontend_bus_axi4_0_w_bits_data[34] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 941640 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[33] + NET l2_frontend_bus_axi4_0_w_bits_data[33] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 941792 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[32] + NET l2_frontend_bus_axi4_0_w_bits_data[32] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 941944 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[31] + NET l2_frontend_bus_axi4_0_w_bits_data[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 942096 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[30] + NET l2_frontend_bus_axi4_0_w_bits_data[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 942248 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[29] + NET l2_frontend_bus_axi4_0_w_bits_data[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 942400 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[28] + NET l2_frontend_bus_axi4_0_w_bits_data[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 942552 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[27] + NET l2_frontend_bus_axi4_0_w_bits_data[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 942704 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[26] + NET l2_frontend_bus_axi4_0_w_bits_data[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 942856 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[25] + NET l2_frontend_bus_axi4_0_w_bits_data[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 943008 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[24] + NET l2_frontend_bus_axi4_0_w_bits_data[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 943160 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[23] + NET l2_frontend_bus_axi4_0_w_bits_data[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 943312 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[22] + NET l2_frontend_bus_axi4_0_w_bits_data[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 943464 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[21] + NET l2_frontend_bus_axi4_0_w_bits_data[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 943616 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[20] + NET l2_frontend_bus_axi4_0_w_bits_data[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 943768 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[19] + NET l2_frontend_bus_axi4_0_w_bits_data[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 943920 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[18] + NET l2_frontend_bus_axi4_0_w_bits_data[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 944072 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[17] + NET l2_frontend_bus_axi4_0_w_bits_data[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 944224 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[16] + NET l2_frontend_bus_axi4_0_w_bits_data[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 944376 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[15] + NET l2_frontend_bus_axi4_0_w_bits_data[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 944528 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[14] + NET l2_frontend_bus_axi4_0_w_bits_data[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 944680 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[13] + NET l2_frontend_bus_axi4_0_w_bits_data[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 944832 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[12] + NET l2_frontend_bus_axi4_0_w_bits_data[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 944984 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[11] + NET l2_frontend_bus_axi4_0_w_bits_data[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 945136 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[10] + NET l2_frontend_bus_axi4_0_w_bits_data[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 945288 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[9] + NET l2_frontend_bus_axi4_0_w_bits_data[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 945440 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[8] + NET l2_frontend_bus_axi4_0_w_bits_data[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 945592 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[7] + NET l2_frontend_bus_axi4_0_w_bits_data[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 945744 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[6] + NET l2_frontend_bus_axi4_0_w_bits_data[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 945896 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[5] + NET l2_frontend_bus_axi4_0_w_bits_data[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 946048 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[4] + NET l2_frontend_bus_axi4_0_w_bits_data[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 946200 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[3] + NET l2_frontend_bus_axi4_0_w_bits_data[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 946352 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[2] + NET l2_frontend_bus_axi4_0_w_bits_data[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 946504 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[1] + NET l2_frontend_bus_axi4_0_w_bits_data[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 946656 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_data[0] + NET l2_frontend_bus_axi4_0_w_bits_data[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 946808 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_strb[7] + NET l2_frontend_bus_axi4_0_w_bits_strb[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 946960 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_strb[6] + NET l2_frontend_bus_axi4_0_w_bits_strb[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 947112 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_strb[5] + NET l2_frontend_bus_axi4_0_w_bits_strb[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 947264 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_strb[4] + NET l2_frontend_bus_axi4_0_w_bits_strb[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 947416 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_strb[3] + NET l2_frontend_bus_axi4_0_w_bits_strb[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 947568 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_strb[2] + NET l2_frontend_bus_axi4_0_w_bits_strb[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 947720 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_strb[1] + NET l2_frontend_bus_axi4_0_w_bits_strb[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 947872 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_strb[0] + NET l2_frontend_bus_axi4_0_w_bits_strb[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 948024 0 ) N ;
- l2_frontend_bus_axi4_0_w_bits_last + NET l2_frontend_bus_axi4_0_w_bits_last + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 948176 0 ) N ;
- l2_frontend_bus_axi4_0_b_ready + NET l2_frontend_bus_axi4_0_b_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 948328 0 ) N ;
- l2_frontend_bus_axi4_0_b_valid + NET l2_frontend_bus_axi4_0_b_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 948480 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_id[7] + NET l2_frontend_bus_axi4_0_b_bits_id[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 948632 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_id[6] + NET l2_frontend_bus_axi4_0_b_bits_id[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 948784 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_id[5] + NET l2_frontend_bus_axi4_0_b_bits_id[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 948936 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_id[4] + NET l2_frontend_bus_axi4_0_b_bits_id[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 949088 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_id[3] + NET l2_frontend_bus_axi4_0_b_bits_id[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 949240 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_id[2] + NET l2_frontend_bus_axi4_0_b_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 949392 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_id[1] + NET l2_frontend_bus_axi4_0_b_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 949544 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_id[0] + NET l2_frontend_bus_axi4_0_b_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 949696 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_resp[1] + NET l2_frontend_bus_axi4_0_b_bits_resp[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 949848 0 ) N ;
- l2_frontend_bus_axi4_0_b_bits_resp[0] + NET l2_frontend_bus_axi4_0_b_bits_resp[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 950000 0 ) N ;
- l2_frontend_bus_axi4_0_ar_ready + NET l2_frontend_bus_axi4_0_ar_ready + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 950152 0 ) N ;
- l2_frontend_bus_axi4_0_ar_valid + NET l2_frontend_bus_axi4_0_ar_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 950304 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_id[7] + NET l2_frontend_bus_axi4_0_ar_bits_id[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 950456 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_id[6] + NET l2_frontend_bus_axi4_0_ar_bits_id[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 950608 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_id[5] + NET l2_frontend_bus_axi4_0_ar_bits_id[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 950760 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_id[4] + NET l2_frontend_bus_axi4_0_ar_bits_id[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 950912 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_id[3] + NET l2_frontend_bus_axi4_0_ar_bits_id[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 951064 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_id[2] + NET l2_frontend_bus_axi4_0_ar_bits_id[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 951216 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_id[1] + NET l2_frontend_bus_axi4_0_ar_bits_id[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 951368 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_id[0] + NET l2_frontend_bus_axi4_0_ar_bits_id[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 951520 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[31] + NET l2_frontend_bus_axi4_0_ar_bits_addr[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 951672 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[30] + NET l2_frontend_bus_axi4_0_ar_bits_addr[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 951824 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[29] + NET l2_frontend_bus_axi4_0_ar_bits_addr[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 951976 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[28] + NET l2_frontend_bus_axi4_0_ar_bits_addr[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 952128 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[27] + NET l2_frontend_bus_axi4_0_ar_bits_addr[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 952280 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[26] + NET l2_frontend_bus_axi4_0_ar_bits_addr[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 952432 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[25] + NET l2_frontend_bus_axi4_0_ar_bits_addr[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 952584 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[24] + NET l2_frontend_bus_axi4_0_ar_bits_addr[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 952736 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[23] + NET l2_frontend_bus_axi4_0_ar_bits_addr[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 952888 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[22] + NET l2_frontend_bus_axi4_0_ar_bits_addr[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 953040 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[21] + NET l2_frontend_bus_axi4_0_ar_bits_addr[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 953192 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[20] + NET l2_frontend_bus_axi4_0_ar_bits_addr[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 953344 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[19] + NET l2_frontend_bus_axi4_0_ar_bits_addr[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 953496 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[18] + NET l2_frontend_bus_axi4_0_ar_bits_addr[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 953648 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[17] + NET l2_frontend_bus_axi4_0_ar_bits_addr[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 953800 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[16] + NET l2_frontend_bus_axi4_0_ar_bits_addr[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 953952 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[15] + NET l2_frontend_bus_axi4_0_ar_bits_addr[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 954104 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[14] + NET l2_frontend_bus_axi4_0_ar_bits_addr[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 954256 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[13] + NET l2_frontend_bus_axi4_0_ar_bits_addr[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 954408 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[12] + NET l2_frontend_bus_axi4_0_ar_bits_addr[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 954560 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[11] + NET l2_frontend_bus_axi4_0_ar_bits_addr[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 954712 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[10] + NET l2_frontend_bus_axi4_0_ar_bits_addr[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 954864 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[9] + NET l2_frontend_bus_axi4_0_ar_bits_addr[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 955016 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[8] + NET l2_frontend_bus_axi4_0_ar_bits_addr[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 955168 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[7] + NET l2_frontend_bus_axi4_0_ar_bits_addr[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 955320 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[6] + NET l2_frontend_bus_axi4_0_ar_bits_addr[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 955472 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[5] + NET l2_frontend_bus_axi4_0_ar_bits_addr[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 955624 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[4] + NET l2_frontend_bus_axi4_0_ar_bits_addr[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 955776 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[3] + NET l2_frontend_bus_axi4_0_ar_bits_addr[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 955928 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[2] + NET l2_frontend_bus_axi4_0_ar_bits_addr[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 956080 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[1] + NET l2_frontend_bus_axi4_0_ar_bits_addr[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 956232 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_addr[0] + NET l2_frontend_bus_axi4_0_ar_bits_addr[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 956384 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_len[7] + NET l2_frontend_bus_axi4_0_ar_bits_len[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 956536 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_len[6] + NET l2_frontend_bus_axi4_0_ar_bits_len[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 956688 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_len[5] + NET l2_frontend_bus_axi4_0_ar_bits_len[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 956840 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_len[4] + NET l2_frontend_bus_axi4_0_ar_bits_len[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 956992 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_len[3] + NET l2_frontend_bus_axi4_0_ar_bits_len[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 957144 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_len[2] + NET l2_frontend_bus_axi4_0_ar_bits_len[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 957296 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_len[1] + NET l2_frontend_bus_axi4_0_ar_bits_len[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 957448 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_len[0] + NET l2_frontend_bus_axi4_0_ar_bits_len[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 957600 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_size[2] + NET l2_frontend_bus_axi4_0_ar_bits_size[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 957752 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_size[1] + NET l2_frontend_bus_axi4_0_ar_bits_size[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 957904 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_size[0] + NET l2_frontend_bus_axi4_0_ar_bits_size[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 958056 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_burst[1] + NET l2_frontend_bus_axi4_0_ar_bits_burst[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 958208 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_burst[0] + NET l2_frontend_bus_axi4_0_ar_bits_burst[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 958360 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_lock + NET l2_frontend_bus_axi4_0_ar_bits_lock + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 958512 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_cache[3] + NET l2_frontend_bus_axi4_0_ar_bits_cache[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 958664 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_cache[2] + NET l2_frontend_bus_axi4_0_ar_bits_cache[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 958816 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_cache[1] + NET l2_frontend_bus_axi4_0_ar_bits_cache[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 958968 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_cache[0] + NET l2_frontend_bus_axi4_0_ar_bits_cache[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 959120 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_prot[2] + NET l2_frontend_bus_axi4_0_ar_bits_prot[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 959272 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_prot[1] + NET l2_frontend_bus_axi4_0_ar_bits_prot[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 959424 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_prot[0] + NET l2_frontend_bus_axi4_0_ar_bits_prot[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 959576 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_qos[3] + NET l2_frontend_bus_axi4_0_ar_bits_qos[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 959728 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_qos[2] + NET l2_frontend_bus_axi4_0_ar_bits_qos[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 959880 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_qos[1] + NET l2_frontend_bus_axi4_0_ar_bits_qos[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 960032 0 ) N ;
- l2_frontend_bus_axi4_0_ar_bits_qos[0] + NET l2_frontend_bus_axi4_0_ar_bits_qos[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 960184 0 ) N ;
- l2_frontend_bus_axi4_0_r_ready + NET l2_frontend_bus_axi4_0_r_ready + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 960336 0 ) N ;
- l2_frontend_bus_axi4_0_r_valid + NET l2_frontend_bus_axi4_0_r_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 960488 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_id[7] + NET l2_frontend_bus_axi4_0_r_bits_id[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 960640 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_id[6] + NET l2_frontend_bus_axi4_0_r_bits_id[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 960792 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_id[5] + NET l2_frontend_bus_axi4_0_r_bits_id[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 960944 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_id[4] + NET l2_frontend_bus_axi4_0_r_bits_id[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 961096 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_id[3] + NET l2_frontend_bus_axi4_0_r_bits_id[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 961248 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_id[2] + NET l2_frontend_bus_axi4_0_r_bits_id[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 961400 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_id[1] + NET l2_frontend_bus_axi4_0_r_bits_id[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 961552 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_id[0] + NET l2_frontend_bus_axi4_0_r_bits_id[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 961704 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[63] + NET l2_frontend_bus_axi4_0_r_bits_data[63] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 961856 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[62] + NET l2_frontend_bus_axi4_0_r_bits_data[62] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 962008 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[61] + NET l2_frontend_bus_axi4_0_r_bits_data[61] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 962160 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[60] + NET l2_frontend_bus_axi4_0_r_bits_data[60] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 962312 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[59] + NET l2_frontend_bus_axi4_0_r_bits_data[59] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 962464 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[58] + NET l2_frontend_bus_axi4_0_r_bits_data[58] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 962616 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[57] + NET l2_frontend_bus_axi4_0_r_bits_data[57] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 962768 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[56] + NET l2_frontend_bus_axi4_0_r_bits_data[56] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 962920 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[55] + NET l2_frontend_bus_axi4_0_r_bits_data[55] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 963072 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[54] + NET l2_frontend_bus_axi4_0_r_bits_data[54] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 963224 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[53] + NET l2_frontend_bus_axi4_0_r_bits_data[53] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 963376 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[52] + NET l2_frontend_bus_axi4_0_r_bits_data[52] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 963528 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[51] + NET l2_frontend_bus_axi4_0_r_bits_data[51] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 963680 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[50] + NET l2_frontend_bus_axi4_0_r_bits_data[50] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 963832 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[49] + NET l2_frontend_bus_axi4_0_r_bits_data[49] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 963984 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[48] + NET l2_frontend_bus_axi4_0_r_bits_data[48] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 964136 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[47] + NET l2_frontend_bus_axi4_0_r_bits_data[47] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 964288 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[46] + NET l2_frontend_bus_axi4_0_r_bits_data[46] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 964440 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[45] + NET l2_frontend_bus_axi4_0_r_bits_data[45] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 964592 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[44] + NET l2_frontend_bus_axi4_0_r_bits_data[44] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 964744 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[43] + NET l2_frontend_bus_axi4_0_r_bits_data[43] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 964896 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[42] + NET l2_frontend_bus_axi4_0_r_bits_data[42] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 965048 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[41] + NET l2_frontend_bus_axi4_0_r_bits_data[41] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 965200 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[40] + NET l2_frontend_bus_axi4_0_r_bits_data[40] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 965352 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[39] + NET l2_frontend_bus_axi4_0_r_bits_data[39] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 965504 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[38] + NET l2_frontend_bus_axi4_0_r_bits_data[38] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 965656 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[37] + NET l2_frontend_bus_axi4_0_r_bits_data[37] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 965808 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[36] + NET l2_frontend_bus_axi4_0_r_bits_data[36] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 965960 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[35] + NET l2_frontend_bus_axi4_0_r_bits_data[35] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 966112 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[34] + NET l2_frontend_bus_axi4_0_r_bits_data[34] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 966264 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[33] + NET l2_frontend_bus_axi4_0_r_bits_data[33] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 966416 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[32] + NET l2_frontend_bus_axi4_0_r_bits_data[32] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 966568 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[31] + NET l2_frontend_bus_axi4_0_r_bits_data[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 966720 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[30] + NET l2_frontend_bus_axi4_0_r_bits_data[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 966872 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[29] + NET l2_frontend_bus_axi4_0_r_bits_data[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 967024 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[28] + NET l2_frontend_bus_axi4_0_r_bits_data[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 967176 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[27] + NET l2_frontend_bus_axi4_0_r_bits_data[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 967328 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[26] + NET l2_frontend_bus_axi4_0_r_bits_data[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 967480 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[25] + NET l2_frontend_bus_axi4_0_r_bits_data[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 967632 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[24] + NET l2_frontend_bus_axi4_0_r_bits_data[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 967784 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[23] + NET l2_frontend_bus_axi4_0_r_bits_data[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 967936 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[22] + NET l2_frontend_bus_axi4_0_r_bits_data[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 968088 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[21] + NET l2_frontend_bus_axi4_0_r_bits_data[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 968240 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[20] + NET l2_frontend_bus_axi4_0_r_bits_data[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 968392 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[19] + NET l2_frontend_bus_axi4_0_r_bits_data[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 968544 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[18] + NET l2_frontend_bus_axi4_0_r_bits_data[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 968696 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[17] + NET l2_frontend_bus_axi4_0_r_bits_data[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 968848 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[16] + NET l2_frontend_bus_axi4_0_r_bits_data[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 969000 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[15] + NET l2_frontend_bus_axi4_0_r_bits_data[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 969152 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[14] + NET l2_frontend_bus_axi4_0_r_bits_data[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 969304 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[13] + NET l2_frontend_bus_axi4_0_r_bits_data[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 969456 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[12] + NET l2_frontend_bus_axi4_0_r_bits_data[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 969608 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[11] + NET l2_frontend_bus_axi4_0_r_bits_data[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 969760 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[10] + NET l2_frontend_bus_axi4_0_r_bits_data[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 969912 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[9] + NET l2_frontend_bus_axi4_0_r_bits_data[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 970064 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[8] + NET l2_frontend_bus_axi4_0_r_bits_data[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 970216 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[7] + NET l2_frontend_bus_axi4_0_r_bits_data[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 970368 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[6] + NET l2_frontend_bus_axi4_0_r_bits_data[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 970520 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[5] + NET l2_frontend_bus_axi4_0_r_bits_data[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 970672 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[4] + NET l2_frontend_bus_axi4_0_r_bits_data[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 970824 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[3] + NET l2_frontend_bus_axi4_0_r_bits_data[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 970976 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[2] + NET l2_frontend_bus_axi4_0_r_bits_data[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 971128 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[1] + NET l2_frontend_bus_axi4_0_r_bits_data[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 971280 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_data[0] + NET l2_frontend_bus_axi4_0_r_bits_data[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 971432 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_resp[1] + NET l2_frontend_bus_axi4_0_r_bits_resp[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 971584 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_resp[0] + NET l2_frontend_bus_axi4_0_r_bits_resp[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 971736 0 ) N ;
- l2_frontend_bus_axi4_0_r_bits_last + NET l2_frontend_bus_axi4_0_r_bits_last + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 971888 0 ) N ;
END PINS

END DESIGN
