{
    "op_hcompute_curved_stencil$inner_compute$rom_curvea0_garnet": 3,
    "g_gr_stencil$ub_g_gr_stencil_bank_8_garnet": 1,
    "g_gb_stencil$ub_g_gb_stencil_bank_9_garnet": 3,
    "g_gr_stencil$ub_g_gr_stencil_bank_11_garnet": 2,
    "g_gr_stencil$ub_g_gr_stencil_bank_10_garnet": 3,
    "g_gr_stencil$ub_g_gr_stencil_bank_9_garnet": 3,
    "op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_1_garnet": 1,
    "op_hcompute_hw_output_stencil_port_controller_garnet": 3,
    "op_hcompute_hw_output_stencil_1_port_controller_garnet": 0,
    "op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_1_garnet": 2,
    "r_r_stencil$ub_r_r_stencil_bank_5_garnet": 1,
    "op_hcompute_hw_output_stencil_2_port_controller_garnet": 3,
    "op_hcompute_demosaicked_1_stencil_2_port_controller$op_hcompute_demosaicked_1_stencil_2_port_controller_Counter_2_garnet": 1,
    "op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_2_garnet": 0,
    "op_hcompute_demosaicked_1_stencil_port_controller$op_hcompute_demosaicked_1_stencil_port_controller_Counter_2_garnet": 1,
    "r_r_stencil$ub_r_r_stencil_bank_4_garnet": 1,
    "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet": 0,
    "g_gb_stencil$ub_g_gb_stencil_bank_11_garnet": 1,
    "g_gb_stencil$ub_g_gb_stencil_bank_8_garnet": 1,
    "g_gb_stencil$ub_g_gb_stencil_bank_10_garnet": 1,
    "op_hcompute_demosaicked_1_stencil_1_port_controller$op_hcompute_demosaicked_1_stencil_1_port_controller_Counter_1_garnet": 1,
    "op_hcompute_curved_stencil_2$inner_compute$rom_curvea0$2_garnet": 2,
    "op_hcompute_curved_stencil_1$inner_compute$rom_curvea0$1_garnet": 0,
    "denoised_1_stencil$ub_denoised_1_stencil_BANK_0_garnet": 1,
    "b_b_stencil$ub_b_b_stencil_bank_4_garnet": 2,
    "b_b_stencil$ub_b_b_stencil_bank_5_garnet": 2
}