--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf pins.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7z010,clg400,C,-2 (PRODUCTION 1.07 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK_I to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<0>    |         5.669(R)|      SLOW  |         1.895(R)|      FAST  |pxl_clk           |   0.000|
VGA_B<1>    |         4.752(R)|      SLOW  |         1.476(R)|      FAST  |pxl_clk           |   0.000|
VGA_B<2>    |         4.532(R)|      SLOW  |         1.341(R)|      FAST  |pxl_clk           |   0.000|
VGA_B<3>    |         4.346(R)|      SLOW  |         1.218(R)|      FAST  |pxl_clk           |   0.000|
VGA_B<4>    |         4.173(R)|      SLOW  |         1.142(R)|      FAST  |pxl_clk           |   0.000|
VGA_G<0>    |         4.444(R)|      SLOW  |         1.269(R)|      FAST  |pxl_clk           |   0.000|
VGA_G<1>    |         5.399(R)|      SLOW  |         1.698(R)|      FAST  |pxl_clk           |   0.000|
VGA_G<2>    |         4.848(R)|      SLOW  |         1.484(R)|      FAST  |pxl_clk           |   0.000|
VGA_G<3>    |         4.720(R)|      SLOW  |         1.420(R)|      FAST  |pxl_clk           |   0.000|
VGA_G<4>    |         4.271(R)|      SLOW  |         1.180(R)|      FAST  |pxl_clk           |   0.000|
VGA_G<5>    |         4.304(R)|      SLOW  |         1.196(R)|      FAST  |pxl_clk           |   0.000|
VGA_HS_O    |         4.788(R)|      SLOW  |         1.473(R)|      FAST  |pxl_clk           |   0.000|
VGA_R<0>    |         4.868(R)|      SLOW  |         1.551(R)|      FAST  |pxl_clk           |   0.000|
VGA_R<1>    |         4.665(R)|      SLOW  |         1.416(R)|      FAST  |pxl_clk           |   0.000|
VGA_R<2>    |         4.272(R)|      SLOW  |         1.181(R)|      FAST  |pxl_clk           |   0.000|
VGA_R<3>    |         4.334(R)|      SLOW  |         1.212(R)|      FAST  |pxl_clk           |   0.000|
VGA_R<4>    |         4.453(R)|      SLOW  |         1.263(R)|      FAST  |pxl_clk           |   0.000|
VGA_VS_O    |         4.627(R)|      SLOW  |         1.371(R)|      FAST  |pxl_clk           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    4.036|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 27 16:53:56 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 532 MB



