0.7
2020.2
Nov 18 2020
09:47:47
E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sim_1/new/mmu_TB.v,1528043782,verilog,,,,mmu_TB,,,,,,,,
E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sources_1/new/AXI_Slave_RAM.v,1528043782,verilog,,E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sources_1/new/RAM.v,,AXI_Slave_RAM,,,,,,,,
E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sources_1/new/RAM.v,1528043782,verilog,,E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sources_1/new/Translation_Buffer.v,,RAM,,,,,,,,
E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sources_1/new/Translation_Buffer.v,1528043782,verilog,,E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sources_1/new/mmu.v,,Translation_Buffer,,,,,,,,
E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sources_1/new/mmu.v,1528043782,verilog,,E:/MMU/MMU-master/MMU-master/Memory_Management_Unit/Memory_Management_Unit.srcs/sim_1/new/mmu_TB.v,,mmu,,,,,,,,
