[04/25 12:32:29      0s] 
[04/25 12:32:29      0s] Cadence Innovus(TM) Implementation System.
[04/25 12:32:29      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/25 12:32:29      0s] 
[04/25 12:32:29      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[04/25 12:32:29      0s] Options:	
[04/25 12:32:29      0s] Date:		Fri Apr 25 12:32:29 2025
[04/25 12:32:29      0s] Host:		user3.nielitchennai.edu.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
[04/25 12:32:29      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[04/25 12:32:29      0s] 
[04/25 12:32:29      0s] License:
[04/25 12:32:29      0s] 		[12:32:29.275865] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[04/25 12:32:29      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/25 12:32:29      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/25 12:32:36      6s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[04/25 12:32:37      7s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[04/25 12:32:37      7s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[04/25 12:32:37      7s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[04/25 12:32:37      7s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[04/25 12:32:37      7s] @(#)CDS: CPE v21.15-s076
[04/25 12:32:37      7s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[04/25 12:32:37      7s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[04/25 12:32:37      7s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/25 12:32:37      7s] @(#)CDS: RCDB 11.15.0
[04/25 12:32:37      7s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[04/25 12:32:37      7s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[04/25 12:32:37      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_37043_user3.nielitchennai.edu.in_user_6wqyc7.

[04/25 12:32:37      7s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[04/25 12:32:38      8s] 
[04/25 12:32:38      8s] **INFO:  MMMC transition support version v31-84 
[04/25 12:32:38      8s] 
[04/25 12:32:38      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/25 12:32:38      8s] <CMD> suppressMessage ENCEXT-2799
[04/25 12:32:38      8s] <CMD> getVersion
[04/25 12:32:38      8s] [INFO] Loading PVS 22.20 fill procedures
[04/25 12:32:38      8s] <CMD> win
[04/25 12:32:47      9s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Cannot find file '$CDS_INST_DIR/tools/inca/files/cds.lib'.
[04/25 12:32:47      9s] .
[04/25 12:32:47      9s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Skipping: '$CDS_INST_DIR/tools/inca/files/cds.lib'.
[04/25 12:32:47      9s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - 
[04/25 12:32:47      9s] .
[04/25 12:34:57     15s] <CMD> save_global ALU.globals
[04/25 12:34:59     15s] <CMD> set init_gnd_net VSS
[04/25 12:34:59     15s] <CMD> set init_lef_file {45nm/dig/lef/gsclib045_tech.lef 45nm/dig/lef/gsclib045_macro.lef}
[04/25 12:34:59     15s] <CMD> set init_verilog alu_fsm_netlist.v
[04/25 12:34:59     15s] <CMD> set init_mmmc_file ALU.view
[04/25 12:34:59     15s] <CMD> set init_pwr_net VDD
[04/25 12:34:59     15s] <CMD> init_design
[04/25 12:34:59     15s] #% Begin Load MMMC data ... (date=04/25 12:34:59, mem=1021.1M)
[04/25 12:34:59     15s] #% End Load MMMC data ... (date=04/25 12:34:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1021.8M, current mem=1021.8M)
[04/25 12:34:59     15s] 
[04/25 12:34:59     15s] Loading LEF file 45nm/dig/lef/gsclib045_tech.lef ...
[04/25 12:34:59     15s] 
[04/25 12:34:59     15s] Loading LEF file 45nm/dig/lef/gsclib045_macro.lef ...
[04/25 12:34:59     15s] Set DBUPerIGU to M2 pitch 400.
[04/25 12:34:59     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/25 12:34:59     15s] Type 'man IMPLF-200' for more detail.
[04/25 12:34:59     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[04/25 12:34:59     15s] Loading view definition file from ALU.view
[04/25 12:34:59     15s] Reading FAST timing library '/home/user/pooja/working_projects/alu_fsm45nm/PD/45nm/dig/lib/fast.lib' ...
[04/25 12:34:59     15s] Read 477 cells in library 'fast' 
[04/25 12:34:59     15s] Reading SLOW timing library '/home/user/pooja/working_projects/alu_fsm45nm/PD/45nm/dig/lib/slow.lib' ...
[04/25 12:34:59     16s] Read 477 cells in library 'slow' 
[04/25 12:34:59     16s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1095.8M, current mem=1044.4M)
[04/25 12:34:59     16s] *** End library_loading (cpu=0.01min, real=0.00min, mem=32.0M, fe_cpu=0.27min, fe_real=2.50min, fe_mem=1061.7M) ***
[04/25 12:34:59     16s] #% Begin Load netlist data ... (date=04/25 12:34:59, mem=1044.4M)
[04/25 12:34:59     16s] *** Begin netlist parsing (mem=1061.7M) ***
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[04/25 12:34:59     16s] Type 'man IMPVL-159' for more detail.
[04/25 12:34:59     16s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/25 12:34:59     16s] To increase the message display limit, refer to the product command reference manual.
[04/25 12:34:59     16s] Created 477 new cells from 2 timing libraries.
[04/25 12:34:59     16s] Reading netlist ...
[04/25 12:34:59     16s] Backslashed names will retain backslash and a trailing blank character.
[04/25 12:34:59     16s] Reading verilog netlist 'alu_fsm_netlist.v'
[04/25 12:34:59     16s] 
[04/25 12:34:59     16s] *** Memory Usage v#1 (Current mem = 1061.719M, initial mem = 491.871M) ***
[04/25 12:34:59     16s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1061.7M) ***
[04/25 12:34:59     16s] #% End Load netlist data ... (date=04/25 12:34:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.2M, current mem=1059.2M)
[04/25 12:34:59     16s] Top level cell is calculator_fsm.
[04/25 12:35:00     16s] Hooked 954 DB cells to tlib cells.
[04/25 12:35:00     16s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1069.3M, current mem=1069.3M)
[04/25 12:35:00     16s] Starting recursive module instantiation check.
[04/25 12:35:00     16s] No recursion found.
[04/25 12:35:00     16s] Building hierarchical netlist for Cell calculator_fsm ...
[04/25 12:35:00     16s] *** Netlist is unique.
[04/25 12:35:00     16s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[04/25 12:35:00     16s] ** info: there are 965 modules.
[04/25 12:35:00     16s] ** info: there are 2371 stdCell insts.
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] *** Memory Usage v#1 (Current mem = 1118.133M, initial mem = 491.871M) ***
[04/25 12:35:00     16s] Horizontal Layer M1 offset = 190 (guessed)
[04/25 12:35:00     16s] Vertical Layer M2 offset = 200 (derived)
[04/25 12:35:00     16s] Suggestion: specify LAYER OFFSET in LEF file
[04/25 12:35:00     16s] Reason: hard to extract LAYER OFFSET from standard cells
[04/25 12:35:00     16s] Start create_tracks
[04/25 12:35:00     16s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[04/25 12:35:00     16s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[04/25 12:35:00     16s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[04/25 12:35:00     16s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[04/25 12:35:00     16s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[04/25 12:35:00     16s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[04/25 12:35:00     16s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[04/25 12:35:00     16s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[04/25 12:35:00     16s] Extraction setup Started 
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] Trim Metal Layers:
[04/25 12:35:00     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/25 12:35:00     16s] Reading Capacitance Table File 45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[04/25 12:35:00     16s] Cap table was created using Encounter 10.10-b056_1.
[04/25 12:35:00     16s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[04/25 12:35:00     16s] Set Shrink Factor to 0.90000
[04/25 12:35:00     16s] Importing multi-corner RC tables ... 
[04/25 12:35:00     16s] Summary of Active RC-Corners : 
[04/25 12:35:00     16s]  
[04/25 12:35:00     16s]  Analysis View: BEST
[04/25 12:35:00     16s]     RC-Corner Name        : RC
[04/25 12:35:00     16s]     RC-Corner Index       : 0
[04/25 12:35:00     16s]     RC-Corner Temperature : 25 Celsius
[04/25 12:35:00     16s]     RC-Corner Cap Table   : '45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[04/25 12:35:00     16s]     RC-Corner PreRoute Res Factor         : 1
[04/25 12:35:00     16s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 12:35:00     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 12:35:00     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 12:35:00     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 12:35:00     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 12:35:00     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 12:35:00     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 12:35:00     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 12:35:00     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/25 12:35:00     16s]  
[04/25 12:35:00     16s]  Analysis View: WORST
[04/25 12:35:00     16s]     RC-Corner Name        : RC
[04/25 12:35:00     16s]     RC-Corner Index       : 0
[04/25 12:35:00     16s]     RC-Corner Temperature : 25 Celsius
[04/25 12:35:00     16s]     RC-Corner Cap Table   : '45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[04/25 12:35:00     16s]     RC-Corner PreRoute Res Factor         : 1
[04/25 12:35:00     16s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 12:35:00     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 12:35:00     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 12:35:00     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 12:35:00     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 12:35:00     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 12:35:00     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 12:35:00     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 12:35:00     16s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] Trim Metal Layers:
[04/25 12:35:00     16s] LayerId::1 widthSet size::4
[04/25 12:35:00     16s] LayerId::2 widthSet size::4
[04/25 12:35:00     16s] LayerId::3 widthSet size::4
[04/25 12:35:00     16s] LayerId::4 widthSet size::4
[04/25 12:35:00     16s] LayerId::5 widthSet size::4
[04/25 12:35:00     16s] LayerId::6 widthSet size::4
[04/25 12:35:00     16s] LayerId::7 widthSet size::5
[04/25 12:35:00     16s] LayerId::8 widthSet size::5
[04/25 12:35:00     16s] LayerId::9 widthSet size::5
[04/25 12:35:00     16s] LayerId::10 widthSet size::4
[04/25 12:35:00     16s] LayerId::11 widthSet size::3
[04/25 12:35:00     16s] Updating RC grid for preRoute extraction ...
[04/25 12:35:00     16s] eee: pegSigSF::1.070000
[04/25 12:35:00     16s] Initializing multi-corner capacitance tables ... 
[04/25 12:35:00     16s] Initializing multi-corner resistance tables ...
[04/25 12:35:00     16s] Creating RPSQ from WeeR and WRes ...
[04/25 12:35:00     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:35:00     16s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:35:00     16s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.759000 newSi=0.000000 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:35:00     16s] *Info: initialize multi-corner CTS.
[04/25 12:35:00     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1336.6M, current mem=1102.5M)
[04/25 12:35:00     16s] Reading timing constraints file 'alu_fsm_output.sdc' ...
[04/25 12:35:00     16s] Current (total cpu=0:00:16.4, real=0:02:31, peak res=1358.5M, current mem=1358.5M)
[04/25 12:35:00     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_fsm_output.sdc, Line 9).
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_fsm_output.sdc, Line 10).
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] INFO (CTE): Reading of timing constraints file alu_fsm_output.sdc completed, with 2 WARNING
[04/25 12:35:00     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.4M, current mem=1380.4M)
[04/25 12:35:00     16s] Current (total cpu=0:00:16.4, real=0:02:31, peak res=1380.4M, current mem=1380.4M)
[04/25 12:35:00     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/25 12:35:00     16s] Summary for sequential cells identification: 
[04/25 12:35:00     16s]   Identified SBFF number: 94
[04/25 12:35:00     16s]   Identified MBFF number: 0
[04/25 12:35:00     16s]   Identified SB Latch number: 0
[04/25 12:35:00     16s]   Identified MB Latch number: 0
[04/25 12:35:00     16s]   Not identified SBFF number: 24
[04/25 12:35:00     16s]   Not identified MBFF number: 0
[04/25 12:35:00     16s]   Not identified SB Latch number: 0
[04/25 12:35:00     16s]   Not identified MB Latch number: 0
[04/25 12:35:00     16s]   Number of sequential cells which are not FFs: 32
[04/25 12:35:00     16s] Total number of combinational cells: 317
[04/25 12:35:00     16s] Total number of sequential cells: 150
[04/25 12:35:00     16s] Total number of tristate cells: 10
[04/25 12:35:00     16s] Total number of level shifter cells: 0
[04/25 12:35:00     16s] Total number of power gating cells: 0
[04/25 12:35:00     16s] Total number of isolation cells: 0
[04/25 12:35:00     16s] Total number of power switch cells: 0
[04/25 12:35:00     16s] Total number of pulse generator cells: 0
[04/25 12:35:00     16s] Total number of always on buffers: 0
[04/25 12:35:00     16s] Total number of retention cells: 0
[04/25 12:35:00     16s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
[04/25 12:35:00     16s] Total number of usable buffers: 16
[04/25 12:35:00     16s] List of unusable buffers:
[04/25 12:35:00     16s] Total number of unusable buffers: 0
[04/25 12:35:00     16s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[04/25 12:35:00     16s] Total number of usable inverters: 19
[04/25 12:35:00     16s] List of unusable inverters:
[04/25 12:35:00     16s] Total number of unusable inverters: 0
[04/25 12:35:00     16s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[04/25 12:35:00     16s] Total number of identified usable delay cells: 8
[04/25 12:35:00     16s] List of identified unusable delay cells:
[04/25 12:35:00     16s] Total number of identified unusable delay cells: 0
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] TimeStamp Deleting Cell Server Begin ...
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] TimeStamp Deleting Cell Server End ...
[04/25 12:35:00     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.7M, current mem=1402.7M)
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 12:35:00     16s] Summary for sequential cells identification: 
[04/25 12:35:00     16s]   Identified SBFF number: 94
[04/25 12:35:00     16s]   Identified MBFF number: 0
[04/25 12:35:00     16s]   Identified SB Latch number: 0
[04/25 12:35:00     16s]   Identified MB Latch number: 0
[04/25 12:35:00     16s]   Not identified SBFF number: 24
[04/25 12:35:00     16s]   Not identified MBFF number: 0
[04/25 12:35:00     16s]   Not identified SB Latch number: 0
[04/25 12:35:00     16s]   Not identified MB Latch number: 0
[04/25 12:35:00     16s]   Number of sequential cells which are not FFs: 32
[04/25 12:35:00     16s]  Visiting view : BEST
[04/25 12:35:00     16s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[04/25 12:35:00     16s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/25 12:35:00     16s]  Visiting view : WORST
[04/25 12:35:00     16s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = 0
[04/25 12:35:00     16s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = -1
[04/25 12:35:00     16s] TLC MultiMap info (StdDelay):
[04/25 12:35:00     16s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 12:35:00     16s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 12:35:00     16s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 12:35:00     16s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 12:35:00     16s]  Setting StdDelay to: 8.3ps
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] TimeStamp Deleting Cell Server Begin ...
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] TimeStamp Deleting Cell Server End ...
[04/25 12:35:00     16s] 
[04/25 12:35:00     16s] *** Summary of all messages that are not suppressed in this session:
[04/25 12:35:00     16s] Severity  ID               Count  Summary                                  
[04/25 12:35:00     16s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/25 12:35:00     16s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[04/25 12:35:00     16s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/25 12:35:00     16s] *** Message Summary: 957 warning(s), 0 error(s)
[04/25 12:35:00     16s] 
[04/25 12:35:03     16s] <CMD> getIoFlowFlag
[04/25 12:35:13     16s] <CMD> setIoFlowFlag 0
[04/25 12:35:13     16s] <CMD> floorPlan -site CoreSite -r 1 0.6 6 6 6 6
[04/25 12:35:13     16s] Horizontal Layer M1 offset = 190 (guessed)
[04/25 12:35:13     16s] Vertical Layer M2 offset = 200 (derived)
[04/25 12:35:13     16s] Suggestion: specify LAYER OFFSET in LEF file
[04/25 12:35:13     16s] Reason: hard to extract LAYER OFFSET from standard cells
[04/25 12:35:13     16s] Start create_tracks
[04/25 12:35:13     16s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[04/25 12:35:13     16s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[04/25 12:35:13     16s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[04/25 12:35:13     16s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[04/25 12:35:13     16s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[04/25 12:35:13     16s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[04/25 12:35:13     16s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[04/25 12:35:13     16s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[04/25 12:35:13     16s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/25 12:35:13     17s] <CMD> uiSetTool select
[04/25 12:35:13     17s] <CMD> getIoFlowFlag
[04/25 12:35:13     17s] <CMD> fit
[04/25 12:35:25     17s] <CMD> clearGlobalNets
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:35:25     17s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[04/25 12:35:25     17s] To increase the message display limit, refer to the product command reference manual.
[04/25 12:35:25     17s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[04/25 12:35:25     17s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 12:35:46     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 12:35:46     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 12:35:46     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 12:36:04     18s] 
[04/25 12:36:04     18s] viaInitial starts at Fri Apr 25 12:36:04 2025
viaInitial ends at Fri Apr 25 12:36:04 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/25 12:36:05     18s] The ring targets are set to core/block ring wires.
[04/25 12:36:05     18s] addRing command will consider rows while creating rings.
[04/25 12:36:05     18s] addRing command will disallow rings to go over rows.
[04/25 12:36:05     18s] addRing command will ignore shorts while creating rings.
[04/25 12:36:05     18s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M11 bottom M11 left M10 right M10} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1.25 bottom 1.25 left 1.25 right 1.25} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[04/25 12:36:05     18s] 
[04/25 12:36:05     18s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1726.4M)
[04/25 12:36:05     18s] Ring generation is complete.
[04/25 12:36:05     18s] vias are now being generated.
[04/25 12:36:05     18s] addRing created 8 wires.
[04/25 12:36:05     18s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/25 12:36:05     18s] +--------+----------------+----------------+
[04/25 12:36:05     18s] |  Layer |     Created    |     Deleted    |
[04/25 12:36:05     18s] +--------+----------------+----------------+
[04/25 12:36:05     18s] |   M10  |        4       |       NA       |
[04/25 12:36:05     18s] |  Via10 |        8       |        0       |
[04/25 12:36:05     18s] |   M11  |        4       |       NA       |
[04/25 12:36:05     18s] +--------+----------------+----------------+
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 12:36:10     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingOffset 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingThreshold 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeRingLayers {}
[04/25 12:36:10     18s] <CMD> set sprCreateIeStripeWidth 10.0
[04/25 12:36:10     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/25 12:36:24     19s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/25 12:36:24     19s] addStripe will allow jog to connect padcore ring and block ring.
[04/25 12:36:24     19s] 
[04/25 12:36:24     19s] Stripes will stop at the boundary of the specified area.
[04/25 12:36:24     19s] When breaking rings, the power planner will consider the existence of blocks.
[04/25 12:36:24     19s] Stripes will not extend to closest target.
[04/25 12:36:24     19s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/25 12:36:24     19s] Stripes will not be created over regions without power planning wires.
[04/25 12:36:24     19s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/25 12:36:24     19s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/25 12:36:24     19s] Offset for stripe breaking is set to 0.
[04/25 12:36:24     19s] <CMD> addStripe -nets {VDD VSS} -layer M11 -direction horizontal -width 1 -spacing 1.25 -number_of_sets 7 -start_from bottom -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/25 12:36:24     19s] 
[04/25 12:36:24     19s] Initialize fgc environment(mem: 1733.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
[04/25 12:36:24     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
[04/25 12:36:24     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
[04/25 12:36:24     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
[04/25 12:36:24     19s] Starting stripe generation ...
[04/25 12:36:24     19s] Non-Default Mode Option Settings :
[04/25 12:36:24     19s]   NONE
[04/25 12:36:24     19s] Stripe generation is complete.
[04/25 12:36:24     19s] vias are now being generated.
[04/25 12:36:24     19s] addStripe created 14 wires.
[04/25 12:36:24     19s] ViaGen created 28 vias, deleted 0 via to avoid violation.
[04/25 12:36:24     19s] +--------+----------------+----------------+
[04/25 12:36:24     19s] |  Layer |     Created    |     Deleted    |
[04/25 12:36:24     19s] +--------+----------------+----------------+
[04/25 12:36:24     19s] |  Via10 |       28       |        0       |
[04/25 12:36:24     19s] |   M11  |       14       |       NA       |
[04/25 12:36:24     19s] +--------+----------------+----------------+
[04/25 12:36:37     19s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/25 12:36:37     19s] addStripe will allow jog to connect padcore ring and block ring.
[04/25 12:36:37     19s] 
[04/25 12:36:37     19s] Stripes will stop at the boundary of the specified area.
[04/25 12:36:37     19s] When breaking rings, the power planner will consider the existence of blocks.
[04/25 12:36:37     19s] Stripes will not extend to closest target.
[04/25 12:36:37     19s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/25 12:36:37     19s] Stripes will not be created over regions without power planning wires.
[04/25 12:36:37     19s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/25 12:36:37     19s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/25 12:36:37     19s] Offset for stripe breaking is set to 0.
[04/25 12:36:37     19s] <CMD> addStripe -nets {VDD VSS} -layer M10 -direction vertical -width 1 -spacing 1.25 -number_of_sets 7 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/25 12:36:37     19s] 
[04/25 12:36:37     19s] Initialize fgc environment(mem: 1733.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
[04/25 12:36:37     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
[04/25 12:36:37     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
[04/25 12:36:37     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1733.2M)
[04/25 12:36:37     19s] Starting stripe generation ...
[04/25 12:36:37     19s] Non-Default Mode Option Settings :
[04/25 12:36:37     19s]   NONE
[04/25 12:36:37     19s] Stripe generation is complete.
[04/25 12:36:37     19s] vias are now being generated.
[04/25 12:36:37     19s] addStripe created 14 wires.
[04/25 12:36:37     19s] ViaGen created 126 vias, deleted 0 via to avoid violation.
[04/25 12:36:37     19s] +--------+----------------+----------------+
[04/25 12:36:37     19s] |  Layer |     Created    |     Deleted    |
[04/25 12:36:37     19s] +--------+----------------+----------------+
[04/25 12:36:37     19s] |   M10  |       14       |       NA       |
[04/25 12:36:37     19s] |  Via10 |       126      |        0       |
[04/25 12:36:37     19s] +--------+----------------+----------------+
[04/25 12:36:39     20s] <CMD> zoomBox -70.47600 2.55300 214.88900 143.42950
[04/25 12:36:39     20s] <CMD> zoomBox -52.72300 11.12650 189.83750 130.87150
[04/25 12:36:40     20s] <CMD> zoomBox -37.63350 18.41400 168.54350 120.19750
[04/25 12:36:48     20s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/25 12:36:48     20s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M11(11) }
[04/25 12:36:48     20s] *** Begin SPECIAL ROUTE on Fri Apr 25 12:36:48 2025 ***
[04/25 12:36:48     20s] SPECIAL ROUTE ran on directory: /home/user/pooja/working_projects/alu_fsm45nm/PD
[04/25 12:36:48     20s] SPECIAL ROUTE ran on machine: user3.nielitchennai.edu.in (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[04/25 12:36:48     20s] 
[04/25 12:36:48     20s] Begin option processing ...
[04/25 12:36:48     20s] srouteConnectPowerBump set to false
[04/25 12:36:48     20s] routeSelectNet set to "VDD VSS"
[04/25 12:36:48     20s] routeSpecial set to true
[04/25 12:36:48     20s] srouteBlockPin set to "useLef"
[04/25 12:36:48     20s] srouteBottomLayerLimit set to 1
[04/25 12:36:48     20s] srouteBottomTargetLayerLimit set to 1
[04/25 12:36:48     20s] srouteConnectConverterPin set to false
[04/25 12:36:48     20s] srouteCrossoverViaBottomLayer set to 1
[04/25 12:36:48     20s] srouteCrossoverViaTopLayer set to 11
[04/25 12:36:48     20s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[04/25 12:36:48     20s] srouteFollowCorePinEnd set to 3
[04/25 12:36:48     20s] srouteJogControl set to "preferWithChanges differentLayer"
[04/25 12:36:48     20s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/25 12:36:48     20s] sroutePadPinAllPorts set to true
[04/25 12:36:48     20s] sroutePreserveExistingRoutes set to true
[04/25 12:36:48     20s] srouteRoutePowerBarPortOnBothDir set to true
[04/25 12:36:48     20s] srouteStopBlockPin set to "nearestTarget"
[04/25 12:36:48     20s] srouteTopLayerLimit set to 11
[04/25 12:36:48     20s] srouteTopTargetLayerLimit set to 11
[04/25 12:36:48     20s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3231.00 megs.
[04/25 12:36:48     20s] 
[04/25 12:36:48     20s] Reading DB technology information...
[04/25 12:36:48     20s] Finished reading DB technology information.
[04/25 12:36:48     20s] Reading floorplan and netlist information...
[04/25 12:36:48     20s] Finished reading floorplan and netlist information.
[04/25 12:36:48     20s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[04/25 12:36:48     20s] Read in 23 layers, 11 routing layers, 1 overlap layer
[04/25 12:36:48     20s] Read in 2 nondefault rules, 0 used
[04/25 12:36:48     20s] Read in 487 macros, 115 used
[04/25 12:36:48     20s] Read in 115 components
[04/25 12:36:48     20s]   115 core components: 115 unplaced, 0 placed, 0 fixed
[04/25 12:36:48     20s] Read in 72 logical pins
[04/25 12:36:48     20s] Read in 72 nets
[04/25 12:36:48     20s] Read in 2 special nets, 2 routed
[04/25 12:36:48     20s] Read in 230 terminals
[04/25 12:36:48     20s] 2 nets selected.
[04/25 12:36:48     20s] 
[04/25 12:36:48     20s] Begin power routing ...
[04/25 12:36:48     20s] #No via in the lib
[04/25 12:36:48     20s] #create default rule from bind_ndr_rule rule=0x7f0658724ed0 0x7f06482d0940
[04/25 12:36:48     20s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/25 12:36:48     20s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/25 12:36:48     20s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/25 12:36:48     20s] Type 'man IMPSR-1256' for more detail.
[04/25 12:36:48     20s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/25 12:36:48     20s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/25 12:36:48     20s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/25 12:36:48     20s] Type 'man IMPSR-1256' for more detail.
[04/25 12:36:48     20s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/25 12:36:48     20s] CPU time for VDD FollowPin 0 seconds
[04/25 12:36:48     20s] CPU time for VSS FollowPin 0 seconds
[04/25 12:36:48     20s]   Number of IO ports routed: 0
[04/25 12:36:48     20s]   Number of Block ports routed: 0
[04/25 12:36:48     20s]   Number of Stripe ports routed: 0
[04/25 12:36:48     20s]   Number of Core ports routed: 164
[04/25 12:36:48     20s]   Number of Pad ports routed: 0
[04/25 12:36:48     20s]   Number of Power Bump ports routed: 0
[04/25 12:36:48     20s]   Number of Followpin connections: 82
[04/25 12:36:48     20s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3265.00 megs.
[04/25 12:36:48     20s] 
[04/25 12:36:48     20s] 
[04/25 12:36:48     20s] 
[04/25 12:36:48     20s]  Begin updating DB with routing results ...
[04/25 12:36:48     20s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/25 12:36:48     20s] Pin and blockage extraction finished
[04/25 12:36:48     20s] 
[04/25 12:36:48     20s] sroute created 246 wires.
[04/25 12:36:48     20s] ViaGen created 1476 vias, deleted 0 via to avoid violation.
[04/25 12:36:48     20s] +--------+----------------+----------------+
[04/25 12:36:48     20s] |  Layer |     Created    |     Deleted    |
[04/25 12:36:48     20s] +--------+----------------+----------------+
[04/25 12:36:48     20s] |   M1   |       246      |       NA       |
[04/25 12:36:48     20s] |  Via1  |       164      |        0       |
[04/25 12:36:48     20s] |  Via2  |       164      |        0       |
[04/25 12:36:48     20s] |  Via3  |       164      |        0       |
[04/25 12:36:48     20s] |  Via4  |       164      |        0       |
[04/25 12:36:48     20s] |  Via5  |       164      |        0       |
[04/25 12:36:48     20s] |  Via6  |       164      |        0       |
[04/25 12:36:48     20s] |  Via7  |       164      |        0       |
[04/25 12:36:48     20s] |  Via8  |       164      |        0       |
[04/25 12:36:48     20s] |  Via9  |       164      |        0       |
[04/25 12:36:48     20s] +--------+----------------+----------------+
[04/25 12:36:50     20s] <CMD> zoomBox -54.26800 -36.01350 188.29350 83.73200
[04/25 12:36:51     20s] <CMD> zoomBox -97.34700 -70.97050 238.37850 94.76750
[04/25 12:36:52     20s] <CMD> zoomBox -31.17500 -30.93950 175.00300 70.84450
[04/25 12:36:53     20s] <CMD> fit
[04/25 12:37:14     21s] <CMD> addEndCap -preCap FILL4 -postCap FILL4 -prefix ENDCAP
[04/25 12:37:14     21s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[04/25 12:37:14     21s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[04/25 12:37:14     21s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[04/25 12:37:14     21s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[04/25 12:37:14     21s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[04/25 12:37:14     21s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[04/25 12:37:14     21s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[04/25 12:37:14     21s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[04/25 12:37:14     21s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[04/25 12:37:14     21s] # Resetting pin-track-align track data.
[04/25 12:37:14     21s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1766.3M, EPOCH TIME: 1745564834.266655
[04/25 12:37:14     21s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1766.3M, EPOCH TIME: 1745564834.266706
[04/25 12:37:14     21s] Processing tracks to init pin-track alignment.
[04/25 12:37:14     21s] z: 2, totalTracks: 1
[04/25 12:37:14     21s] z: 4, totalTracks: 1
[04/25 12:37:14     21s] z: 6, totalTracks: 1
[04/25 12:37:14     21s] z: 8, totalTracks: 1
[04/25 12:37:14     21s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:37:14     21s] All LLGs are deleted
[04/25 12:37:14     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:14     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:14     21s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1766.3M, EPOCH TIME: 1745564834.307297
[04/25 12:37:14     21s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1766.3M, EPOCH TIME: 1745564834.307445
[04/25 12:37:14     21s] # Building calculator_fsm llgBox search-tree.
[04/25 12:37:14     21s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1766.3M, EPOCH TIME: 1745564834.307497
[04/25 12:37:14     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:14     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:14     21s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1766.3M, EPOCH TIME: 1745564834.308065
[04/25 12:37:14     21s] Max number of tech site patterns supported in site array is 256.
[04/25 12:37:14     21s] Core basic site is CoreSite
[04/25 12:37:14     21s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:37:14     21s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1766.3M, EPOCH TIME: 1745564834.316915
[04/25 12:37:14     21s] After signature check, allow fast init is false, keep pre-filter is false.
[04/25 12:37:14     21s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 12:37:14     21s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1766.3M, EPOCH TIME: 1745564834.317071
[04/25 12:37:14     21s] Use non-trimmed site array because memory saving is not enough.
[04/25 12:37:14     21s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 12:37:14     21s] SiteArray: use 311,296 bytes
[04/25 12:37:14     21s] SiteArray: current memory after site array memory allocation 1766.6M
[04/25 12:37:14     21s] SiteArray: FP blocked sites are writable
[04/25 12:37:14     21s] Estimated cell power/ground rail width = 0.160 um
[04/25 12:37:14     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:37:14     21s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1766.6M, EPOCH TIME: 1745564834.317733
[04/25 12:37:14     21s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1766.6M, EPOCH TIME: 1745564834.317845
[04/25 12:37:14     21s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 12:37:14     21s] Atter site array init, number of instance map data is 0.
[04/25 12:37:14     21s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.011, REAL:0.011, MEM:1766.6M, EPOCH TIME: 1745564834.318646
[04/25 12:37:14     21s] 
[04/25 12:37:14     21s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:37:14     21s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:1766.6M, EPOCH TIME: 1745564834.318880
[04/25 12:37:14     21s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1766.6M, EPOCH TIME: 1745564834.318895
[04/25 12:37:14     21s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1766.6M, EPOCH TIME: 1745564834.318905
[04/25 12:37:14     21s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1766.6MB).
[04/25 12:37:14     21s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.052, REAL:0.052, MEM:1766.6M, EPOCH TIME: 1745564834.318995
[04/25 12:37:14     21s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.052, REAL:0.052, MEM:1766.6M, EPOCH TIME: 1745564834.319004
[04/25 12:37:14     21s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1766.6M, EPOCH TIME: 1745564834.319088
[04/25 12:37:14     21s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1766.6M, EPOCH TIME: 1745564834.319176
[04/25 12:37:14     21s] Minimum row-size in sites for endcap insertion = 9.
[04/25 12:37:14     21s] Minimum number of sites for row blockage       = 1.
[04/25 12:37:14     21s] Inserted 81 pre-endcap <FILL4> cells (prefix ENDCAP).
[04/25 12:37:14     21s] Inserted 81 post-endcap <FILL4> cells (prefix ENDCAP).
[04/25 12:37:14     21s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1766.6M, EPOCH TIME: 1745564834.320072
[04/25 12:37:14     21s] For 162 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1766.6M, EPOCH TIME: 1745564834.320197
[04/25 12:37:14     21s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1766.6M, EPOCH TIME: 1745564834.320207
[04/25 12:37:14     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[04/25 12:37:14     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:14     21s] All LLGs are deleted
[04/25 12:37:14     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:14     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:14     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1766.6M, EPOCH TIME: 1745564834.320808
[04/25 12:37:14     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1766.3M, EPOCH TIME: 1745564834.320942
[04/25 12:37:14     21s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1758.3M, EPOCH TIME: 1745564834.321757
[04/25 12:37:15     21s] <CMD> zoomBox -62.78200 29.37100 179.77850 149.11600
[04/25 12:37:15     21s] <CMD> zoomBox -51.62100 43.78350 154.55600 145.56700
[04/25 12:37:16     21s] <CMD> zoomBox -42.13350 56.03450 133.11700 142.55050
[04/25 12:37:16     21s] <CMD> zoomBox -34.06950 66.44750 114.89400 139.98650
[04/25 12:37:17     21s] <CMD> zoomBox -21.40250 82.82250 86.22400 135.95450
[04/25 12:37:33     22s] <CMD> addWellTap -cell FILL4 -cellInterval 60 -prefix WELLTAP
[04/25 12:37:33     22s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1765.5M, EPOCH TIME: 1745564853.367915
[04/25 12:37:33     22s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1765.5M, EPOCH TIME: 1745564853.367955
[04/25 12:37:33     22s] Processing tracks to init pin-track alignment.
[04/25 12:37:33     22s] z: 2, totalTracks: 1
[04/25 12:37:33     22s] z: 4, totalTracks: 1
[04/25 12:37:33     22s] z: 6, totalTracks: 1
[04/25 12:37:33     22s] z: 8, totalTracks: 1
[04/25 12:37:33     22s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:37:33     22s] All LLGs are deleted
[04/25 12:37:33     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:33     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:33     22s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1765.5M, EPOCH TIME: 1745564853.369877
[04/25 12:37:33     22s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1765.5M, EPOCH TIME: 1745564853.370020
[04/25 12:37:33     22s] # Building calculator_fsm llgBox search-tree.
[04/25 12:37:33     22s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1765.5M, EPOCH TIME: 1745564853.370070
[04/25 12:37:33     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:33     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:33     22s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1765.5M, EPOCH TIME: 1745564853.370694
[04/25 12:37:33     22s] Max number of tech site patterns supported in site array is 256.
[04/25 12:37:33     22s] Core basic site is CoreSite
[04/25 12:37:33     22s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:37:33     22s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1765.5M, EPOCH TIME: 1745564853.379903
[04/25 12:37:33     22s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 12:37:33     22s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 12:37:33     22s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1765.5M, EPOCH TIME: 1745564853.380080
[04/25 12:37:33     22s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 12:37:33     22s] SiteArray: use 311,296 bytes
[04/25 12:37:33     22s] SiteArray: current memory after site array memory allocation 1765.8M
[04/25 12:37:33     22s] SiteArray: FP blocked sites are writable
[04/25 12:37:33     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:37:33     22s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1765.8M, EPOCH TIME: 1745564853.380612
[04/25 12:37:33     22s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1765.8M, EPOCH TIME: 1745564853.380721
[04/25 12:37:33     22s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 12:37:33     22s] Atter site array init, number of instance map data is 0.
[04/25 12:37:33     22s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.011, REAL:0.011, MEM:1765.8M, EPOCH TIME: 1745564853.381418
[04/25 12:37:33     22s] 
[04/25 12:37:33     22s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:37:33     22s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:1765.8M, EPOCH TIME: 1745564853.381809
[04/25 12:37:33     22s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1765.8M, EPOCH TIME: 1745564853.381823
[04/25 12:37:33     22s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1765.8M, EPOCH TIME: 1745564853.381834
[04/25 12:37:33     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1765.8MB).
[04/25 12:37:33     22s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:1765.8M, EPOCH TIME: 1745564853.381922
[04/25 12:37:33     22s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.014, REAL:0.014, MEM:1765.8M, EPOCH TIME: 1745564853.381930
[04/25 12:37:33     22s] For 243 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1765.9M, EPOCH TIME: 1745564853.383325
[04/25 12:37:33     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:37:33     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:33     22s] All LLGs are deleted
[04/25 12:37:33     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:33     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:33     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1765.9M, EPOCH TIME: 1745564853.384086
[04/25 12:37:33     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1765.6M, EPOCH TIME: 1745564853.384220
[04/25 12:37:33     22s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:1758.6M, EPOCH TIME: 1745564853.384889
[04/25 12:37:33     22s] Inserted 243 well-taps <FILL4> cells (prefix WELLTAP).
[04/25 12:37:34     22s] <CMD> zoomBox -21.40250 61.57050 86.22400 114.70250
[04/25 12:37:34     22s] <CMD> zoomBox -21.40250 56.25750 86.22400 109.38950
[04/25 12:37:35     22s] <CMD> zoomBox -21.40250 45.63150 86.22400 98.76350
[04/25 12:37:36     22s] <CMD> fit
[04/25 12:37:49     23s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[04/25 12:37:49     23s] <CMD> setEndCapMode -reset
[04/25 12:37:49     23s] <CMD> setEndCapMode -boundary_tap false
[04/25 12:37:49     23s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[04/25 12:37:49     23s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
[04/25 12:37:49     23s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[04/25 12:37:49     23s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[04/25 12:37:49     23s] <CMD> setPlaceMode -reset
[04/25 12:37:49     23s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[04/25 12:37:50     23s] <CMD> setPlaceMode -fp false
[04/25 12:37:50     23s] <CMD> place_design
[04/25 12:37:50     23s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:23.1/0:05:20.7 (0.1), mem = 1765.3M
[04/25 12:37:50     23s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 34, percentage of missing scan cell = 0.00% (0 / 34)
[04/25 12:37:50     23s] #Start colorize_geometry on Fri Apr 25 12:37:50 2025
[04/25 12:37:50     23s] #
[04/25 12:37:50     23s] ### Time Record (colorize_geometry) is installed.
[04/25 12:37:50     23s] ### Time Record (Pre Callback) is installed.
[04/25 12:37:50     23s] ### Time Record (Pre Callback) is uninstalled.
[04/25 12:37:50     23s] ### Time Record (DB Import) is installed.
[04/25 12:37:50     23s] ### info: trigger incremental cell import ( 487 new cells ).
[04/25 12:37:50     23s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[04/25 12:37:50     23s] #No via in the lib
[04/25 12:37:50     23s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1466003834 placement=1934439024 pin_access=1 inst_pattern=1
[04/25 12:37:50     23s] ### Time Record (DB Import) is uninstalled.
[04/25 12:37:50     23s] ### Time Record (DB Export) is installed.
[04/25 12:37:50     23s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1466003834 placement=1934439024 pin_access=1 inst_pattern=1
[04/25 12:37:50     23s] ### Time Record (DB Export) is uninstalled.
[04/25 12:37:50     23s] ### Time Record (Post Callback) is installed.
[04/25 12:37:50     23s] ### Time Record (Post Callback) is uninstalled.
[04/25 12:37:50     23s] #
[04/25 12:37:50     23s] #colorize_geometry statistics:
[04/25 12:37:50     23s] #Cpu time = 00:00:00
[04/25 12:37:50     23s] #Elapsed time = 00:00:00
[04/25 12:37:50     23s] #Increased memory = 19.62 (MB)
[04/25 12:37:50     23s] #Total memory = 1667.77 (MB)
[04/25 12:37:50     23s] #Peak memory = 1668.52 (MB)
[04/25 12:37:50     23s] #Number of warnings = 0
[04/25 12:37:50     23s] #Total number of warnings = 0
[04/25 12:37:50     23s] #Number of fails = 0
[04/25 12:37:50     23s] #Total number of fails = 0
[04/25 12:37:50     23s] #Complete colorize_geometry on Fri Apr 25 12:37:50 2025
[04/25 12:37:50     23s] #
[04/25 12:37:50     23s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/25 12:37:50     23s] ### Time Record (colorize_geometry) is uninstalled.
[04/25 12:37:50     23s] ### 
[04/25 12:37:50     23s] ###   Scalability Statistics
[04/25 12:37:50     23s] ### 
[04/25 12:37:50     23s] ### ------------------------+----------------+----------------+----------------+
[04/25 12:37:50     23s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/25 12:37:50     23s] ### ------------------------+----------------+----------------+----------------+
[04/25 12:37:50     23s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/25 12:37:50     23s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/25 12:37:50     23s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/25 12:37:50     23s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/25 12:37:50     23s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/25 12:37:50     23s] ### ------------------------+----------------+----------------+----------------+
[04/25 12:37:50     23s] ### 
[04/25 12:37:50     23s] *** Starting placeDesign default flow ***
[04/25 12:37:50     23s] ### Creating LA Mngr. totSessionCpu=0:00:23.2 mem=1791.3M
[04/25 12:37:50     23s] ### Creating LA Mngr, finished. totSessionCpu=0:00:23.2 mem=1791.3M
[04/25 12:37:50     23s] *** Start deleteBufferTree ***
[04/25 12:37:50     23s] Info: Detect buffers to remove automatically.
[04/25 12:37:50     23s] Analyzing netlist ...
[04/25 12:37:50     23s] Updating netlist
[04/25 12:37:50     23s] 
[04/25 12:37:50     23s] *summary: 110 instances (buffers/inverters) removed
[04/25 12:37:50     23s] *** Finish deleteBufferTree (0:00:00.1) ***
[04/25 12:37:50     23s] **INFO: Enable pre-place timing setting for timing analysis
[04/25 12:37:50     23s] Set Using Default Delay Limit as 101.
[04/25 12:37:50     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/25 12:37:50     23s] Set Default Net Delay as 0 ps.
[04/25 12:37:50     23s] Set Default Net Load as 0 pF. 
[04/25 12:37:50     23s] Set Default Input Pin Transition as 1 ps.
[04/25 12:37:50     23s] **INFO: Analyzing IO path groups for slack adjustment
[04/25 12:37:51     23s] Effort level <high> specified for reg2reg_tmp.37043 path_group
[04/25 12:37:51     23s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 12:37:51     23s] AAE DB initialization (MEM=1883.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/25 12:37:51     23s] #################################################################################
[04/25 12:37:51     23s] # Design Stage: PreRoute
[04/25 12:37:51     23s] # Design Name: calculator_fsm
[04/25 12:37:51     23s] # Design Mode: 90nm
[04/25 12:37:51     23s] # Analysis Mode: MMMC Non-OCV 
[04/25 12:37:51     23s] # Parasitics Mode: No SPEF/RCDB 
[04/25 12:37:51     23s] # Signoff Settings: SI Off 
[04/25 12:37:51     23s] #################################################################################
[04/25 12:37:51     23s] Calculate delays in BcWc mode...
[04/25 12:37:51     23s] Topological Sorting (REAL = 0:00:00.0, MEM = 1898.3M, InitMEM = 1897.3M)
[04/25 12:37:51     23s] Start delay calculation (fullDC) (1 T). (MEM=1898.32)
[04/25 12:37:51     23s] Start AAE Lib Loading. (MEM=1898.32)
[04/25 12:37:51     23s] End AAE Lib Loading. (MEM=1936.48 CPU=0:00:00.0 Real=0:00:00.0)
[04/25 12:37:51     23s] End AAE Lib Interpolated Model. (MEM=1936.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:37:51     23s] Total number of fetched objects 2426
[04/25 12:37:51     23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:37:51     23s] End delay calculation. (MEM=2043.41 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:37:51     23s] End delay calculation (fullDC). (MEM=2043.41 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:37:51     23s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2043.4M) ***
[04/25 12:37:51     23s] **INFO: Disable pre-place timing setting for timing analysis
[04/25 12:37:51     23s] Set Using Default Delay Limit as 1000.
[04/25 12:37:51     23s] Set Default Net Delay as 1000 ps.
[04/25 12:37:51     23s] Set Default Input Pin Transition as 0.1 ps.
[04/25 12:37:51     23s] Set Default Net Load as 0.5 pF. 
[04/25 12:37:51     23s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/25 12:37:51     23s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2025.9M, EPOCH TIME: 1745564871.593951
[04/25 12:37:51     23s] Deleted 0 physical inst  (cell - / prefix -).
[04/25 12:37:51     23s] Did not delete 405 physical insts as they were marked preplaced.
[04/25 12:37:51     23s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2025.9M, EPOCH TIME: 1745564871.594039
[04/25 12:37:51     23s] INFO: #ExclusiveGroups=0
[04/25 12:37:51     23s] INFO: There are no Exclusive Groups.
[04/25 12:37:51     23s] *** Starting "NanoPlace(TM) placement v#6 (mem=2025.9M)" ...
[04/25 12:37:51     24s] Wait...
[04/25 12:37:52     24s] *** Build Buffered Sizing Timing Model
[04/25 12:37:52     24s] (cpu=0:00:00.5 mem=2033.9M) ***
[04/25 12:37:52     24s] *** Build Virtual Sizing Timing Model
[04/25 12:37:52     24s] (cpu=0:00:00.6 mem=2033.9M) ***
[04/25 12:37:52     24s] No user-set net weight.
[04/25 12:37:52     24s] Net fanout histogram:
[04/25 12:37:52     24s] 2		: 1271 (52.4%) nets
[04/25 12:37:52     24s] 3		: 660 (27.2%) nets
[04/25 12:37:52     24s] 4     -	14	: 432 (17.8%) nets
[04/25 12:37:52     24s] 15    -	39	: 55 (2.3%) nets
[04/25 12:37:52     24s] 40    -	79	: 7 (0.3%) nets
[04/25 12:37:52     24s] 80    -	159	: 0 (0.0%) nets
[04/25 12:37:52     24s] 160   -	319	: 0 (0.0%) nets
[04/25 12:37:52     24s] 320   -	639	: 0 (0.0%) nets
[04/25 12:37:52     24s] 640   -	1279	: 0 (0.0%) nets
[04/25 12:37:52     24s] 1280  -	2559	: 0 (0.0%) nets
[04/25 12:37:52     24s] 2560  -	5119	: 0 (0.0%) nets
[04/25 12:37:52     24s] 5120+		: 0 (0.0%) nets
[04/25 12:37:52     24s] no activity file in design. spp won't run.
[04/25 12:37:52     24s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/25 12:37:52     24s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[04/25 12:37:52     24s] Define the scan chains before using this option.
[04/25 12:37:52     24s] Type 'man IMPSP-9042' for more detail.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[31]56 is connected to ground net result[31].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[30]55 is connected to ground net result[30].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[29]54 is connected to ground net result[29].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[28]53 is connected to ground net result[28].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[27]52 is connected to ground net result[27].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[26]51 is connected to ground net result[26].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[25]50 is connected to ground net result[25].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[24]49 is connected to ground net result[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[23]48 is connected to ground net result[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[22]47 is connected to ground net result[22].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[21]46 is connected to ground net result[21].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[20]45 is connected to ground net result[20].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[19]44 is connected to ground net result[19].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[18]43 is connected to ground net result[18].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[17]42 is connected to ground net result[17].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[16]41 is connected to ground net result[16].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[15]40 is connected to ground net result[15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[14]39 is connected to ground net result[14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[13]38 is connected to ground net result[13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (IMPDB-2078):	Output pin Q of instance result_reg[12]37 is connected to ground net result[12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/25 12:37:52     24s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[04/25 12:37:52     24s] To increase the message display limit, refer to the product command reference manual.
[04/25 12:37:52     24s] Processing tracks to init pin-track alignment.
[04/25 12:37:52     24s] z: 2, totalTracks: 1
[04/25 12:37:52     24s] z: 4, totalTracks: 1
[04/25 12:37:52     24s] z: 6, totalTracks: 1
[04/25 12:37:52     24s] z: 8, totalTracks: 1
[04/25 12:37:52     24s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:37:52     24s] All LLGs are deleted
[04/25 12:37:52     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:52     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:52     24s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2033.9M, EPOCH TIME: 1745564872.156140
[04/25 12:37:52     24s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2033.9M, EPOCH TIME: 1745564872.156275
[04/25 12:37:52     24s] # Building calculator_fsm llgBox search-tree.
[04/25 12:37:52     24s] #std cell=2698 (405 fixed + 2293 movable) #buf cell=0 #inv cell=565 #block=0 (0 floating + 0 preplaced)
[04/25 12:37:52     24s] #ioInst=0 #net=2425 #term=8627 #term/net=3.56, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=39
[04/25 12:37:52     24s] stdCell: 2698 single + 0 double + 0 multi
[04/25 12:37:52     24s] Total standard cell length = 6.9835 (mm), area = 0.0119 (mm^2)
[04/25 12:37:52     24s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2033.9M, EPOCH TIME: 1745564872.156759
[04/25 12:37:52     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:52     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:52     24s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2033.9M, EPOCH TIME: 1745564872.157378
[04/25 12:37:52     24s] Max number of tech site patterns supported in site array is 256.
[04/25 12:37:52     24s] Core basic site is CoreSite
[04/25 12:37:52     24s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:37:52     24s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2033.9M, EPOCH TIME: 1745564872.166218
[04/25 12:37:52     24s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 12:37:52     24s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/25 12:37:52     24s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2033.9M, EPOCH TIME: 1745564872.166394
[04/25 12:37:52     24s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 12:37:52     24s] SiteArray: use 311,296 bytes
[04/25 12:37:52     24s] SiteArray: current memory after site array memory allocation 2034.2M
[04/25 12:37:52     24s] SiteArray: FP blocked sites are writable
[04/25 12:37:52     24s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:37:52     24s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2034.2M, EPOCH TIME: 1745564872.166895
[04/25 12:37:52     24s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2034.2M, EPOCH TIME: 1745564872.166988
[04/25 12:37:52     24s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 12:37:52     24s] Atter site array init, number of instance map data is 0.
[04/25 12:37:52     24s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2034.2M, EPOCH TIME: 1745564872.167677
[04/25 12:37:52     24s] 
[04/25 12:37:52     24s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:37:52     24s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2034.2M, EPOCH TIME: 1745564872.168099
[04/25 12:37:52     24s] 
[04/25 12:37:52     24s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:37:52     24s] Average module density = 0.600.
[04/25 12:37:52     24s] Density for the design = 0.600.
[04/25 12:37:52     24s]        = stdcell_area 33297 sites (11388 um^2) / alloc_area 55485 sites (18976 um^2).
[04/25 12:37:52     24s] Pin Density = 0.1511.
[04/25 12:37:52     24s]             = total # of pins 8627 / total area 57105.
[04/25 12:37:52     24s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2034.2M, EPOCH TIME: 1745564872.168560
[04/25 12:37:52     24s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2034.2M, EPOCH TIME: 1745564872.168789
[04/25 12:37:52     24s] OPERPROF: Starting pre-place ADS at level 1, MEM:2034.2M, EPOCH TIME: 1745564872.168846
[04/25 12:37:52     24s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2034.2M, EPOCH TIME: 1745564872.169382
[04/25 12:37:52     24s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2034.2M, EPOCH TIME: 1745564872.169391
[04/25 12:37:52     24s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2034.2M, EPOCH TIME: 1745564872.169406
[04/25 12:37:52     24s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2034.2M, EPOCH TIME: 1745564872.169415
[04/25 12:37:52     24s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2034.2M, EPOCH TIME: 1745564872.169425
[04/25 12:37:52     24s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2034.2M, EPOCH TIME: 1745564872.169522
[04/25 12:37:52     24s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2034.2M, EPOCH TIME: 1745564872.169534
[04/25 12:37:52     24s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2034.2M, EPOCH TIME: 1745564872.169587
[04/25 12:37:52     24s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2034.2M, EPOCH TIME: 1745564872.169595
[04/25 12:37:52     24s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2034.2M, EPOCH TIME: 1745564872.169615
[04/25 12:37:52     24s] ADSU 0.600 -> 0.666. site 55485.000 -> 50004.600. GS 13.680
[04/25 12:37:52     24s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.002, MEM:2034.2M, EPOCH TIME: 1745564872.170436
[04/25 12:37:52     24s] OPERPROF: Starting spMPad at level 1, MEM:2007.2M, EPOCH TIME: 1745564872.170611
[04/25 12:37:52     24s] OPERPROF:   Starting spContextMPad at level 2, MEM:2007.2M, EPOCH TIME: 1745564872.170687
[04/25 12:37:52     24s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2007.2M, EPOCH TIME: 1745564872.170695
[04/25 12:37:52     24s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2007.2M, EPOCH TIME: 1745564872.170704
[04/25 12:37:52     24s] Initial padding reaches pin density 0.241 for top
[04/25 12:37:52     24s] InitPadU 0.666 -> 0.808 for top
[04/25 12:37:52     24s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2007.2M, EPOCH TIME: 1745564872.173021
[04/25 12:37:52     24s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2007.2M, EPOCH TIME: 1745564872.173219
[04/25 12:37:52     24s] === lastAutoLevel = 8 
[04/25 12:37:52     24s] OPERPROF: Starting spInitNetWt at level 1, MEM:2007.2M, EPOCH TIME: 1745564872.173547
[04/25 12:37:52     24s] no activity file in design. spp won't run.
[04/25 12:37:52     24s] [spp] 0
[04/25 12:37:52     24s] [adp] 0:1:1:3
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[31]56 /Q is connected to power/ground net result[31]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[30]55 /Q is connected to power/ground net result[30]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[29]54 /Q is connected to power/ground net result[29]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[28]53 /Q is connected to power/ground net result[28]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[27]52 /Q is connected to power/ground net result[27]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[26]51 /Q is connected to power/ground net result[26]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[25]50 /Q is connected to power/ground net result[25]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[24]49 /Q is connected to power/ground net result[24]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[23]48 /Q is connected to power/ground net result[23]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[22]47 /Q is connected to power/ground net result[22]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[21]46 /Q is connected to power/ground net result[21]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[20]45 /Q is connected to power/ground net result[20]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[19]44 /Q is connected to power/ground net result[19]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[18]43 /Q is connected to power/ground net result[18]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[17]42 /Q is connected to power/ground net result[17]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[16]41 /Q is connected to power/ground net result[16]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[15]40 /Q is connected to power/ground net result[15]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[14]39 /Q is connected to power/ground net result[14]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[13]38 /Q is connected to power/ground net result[13]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (IMPDC-348):	The output pin \result_reg[12]37 /Q is connected to power/ground net result[12]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[04/25 12:37:52     24s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[04/25 12:37:52     24s] To increase the message display limit, refer to the product command reference manual.
[04/25 12:37:52     24s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.195, REAL:0.195, MEM:2038.5M, EPOCH TIME: 1745564872.368195
[04/25 12:37:52     24s] Clock gating cells determined by native netlist tracing.
[04/25 12:37:52     24s] no activity file in design. spp won't run.
[04/25 12:37:52     24s] no activity file in design. spp won't run.
[04/25 12:37:52     24s] Effort level <high> specified for reg2reg path_group
[04/25 12:37:52     24s] OPERPROF: Starting npMain at level 1, MEM:2041.5M, EPOCH TIME: 1745564872.436231
[04/25 12:37:53     24s] OPERPROF:   Starting npPlace at level 2, MEM:2049.5M, EPOCH TIME: 1745564873.439465
[04/25 12:37:53     24s] Iteration  1: Total net bbox = 4.194e-11 (1.22e-11 2.98e-11)
[04/25 12:37:53     24s]               Est.  stn bbox = 4.703e-11 (1.42e-11 3.29e-11)
[04/25 12:37:53     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2053.5M
[04/25 12:37:53     24s] Iteration  2: Total net bbox = 4.194e-11 (1.22e-11 2.98e-11)
[04/25 12:37:53     24s]               Est.  stn bbox = 4.703e-11 (1.42e-11 3.29e-11)
[04/25 12:37:53     24s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2053.5M
[04/25 12:37:53     24s] exp_mt_sequential is set from setPlaceMode option to 1
[04/25 12:37:53     24s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/25 12:37:53     24s] place_exp_mt_interval set to default 32
[04/25 12:37:53     24s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/25 12:37:53     24s] Iteration  3: Total net bbox = 1.425e+03 (6.78e+02 7.47e+02)
[04/25 12:37:53     24s]               Est.  stn bbox = 1.788e+03 (8.51e+02 9.37e+02)
[04/25 12:37:53     24s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2059.3M
[04/25 12:37:53     24s] Total number of setup views is 1.
[04/25 12:37:53     24s] Total number of active setup views is 1.
[04/25 12:37:53     24s] Active setup views:
[04/25 12:37:53     24s]     BEST
[04/25 12:37:53     25s] Iteration  4: Total net bbox = 2.958e+04 (1.46e+04 1.50e+04)
[04/25 12:37:53     25s]               Est.  stn bbox = 3.821e+04 (1.90e+04 1.93e+04)
[04/25 12:37:53     25s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2059.3M
[04/25 12:37:54     25s] Iteration  5: Total net bbox = 3.504e+04 (1.54e+04 1.97e+04)
[04/25 12:37:54     25s]               Est.  stn bbox = 4.545e+04 (2.03e+04 2.52e+04)
[04/25 12:37:54     25s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2059.3M
[04/25 12:37:54     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.591, REAL:0.587, MEM:2059.3M, EPOCH TIME: 1745564874.026660
[04/25 12:37:54     25s] OPERPROF: Finished npMain at level 1, CPU:0.595, REAL:1.592, MEM:2059.3M, EPOCH TIME: 1745564874.027867
[04/25 12:37:54     25s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2059.3M, EPOCH TIME: 1745564874.028473
[04/25 12:37:54     25s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 12:37:54     25s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2059.3M, EPOCH TIME: 1745564874.028648
[04/25 12:37:54     25s] OPERPROF: Starting npMain at level 1, MEM:2059.3M, EPOCH TIME: 1745564874.028741
[04/25 12:37:54     25s] OPERPROF:   Starting npPlace at level 2, MEM:2059.3M, EPOCH TIME: 1745564874.032532
[04/25 12:37:54     25s] Iteration  6: Total net bbox = 3.898e+04 (1.77e+04 2.12e+04)
[04/25 12:37:54     25s]               Est.  stn bbox = 4.984e+04 (2.29e+04 2.70e+04)
[04/25 12:37:54     25s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2059.3M
[04/25 12:37:54     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.368, REAL:0.366, MEM:2059.3M, EPOCH TIME: 1745564874.398545
[04/25 12:37:54     25s] OPERPROF: Finished npMain at level 1, CPU:0.376, REAL:0.374, MEM:2059.3M, EPOCH TIME: 1745564874.403109
[04/25 12:37:54     25s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2059.3M, EPOCH TIME: 1745564874.403244
[04/25 12:37:54     25s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 12:37:54     25s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2059.3M, EPOCH TIME: 1745564874.403327
[04/25 12:37:54     25s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2059.3M, EPOCH TIME: 1745564874.403348
[04/25 12:37:54     25s] Starting Early Global Route rough congestion estimation: mem = 2059.3M
[04/25 12:37:54     25s] (I)      ==================== Layers =====================
[04/25 12:37:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:37:54     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:37:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:37:54     25s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:37:54     25s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:37:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:37:54     25s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:37:54     25s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:37:54     25s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:37:54     25s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:37:54     25s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:37:54     25s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:37:54     25s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:37:54     25s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:37:54     25s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:37:54     25s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:37:54     25s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:37:54     25s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:37:54     25s] (I)      Started Import and model ( Curr Mem: 2059.32 MB )
[04/25 12:37:54     25s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:37:54     25s] (I)      == Non-default Options ==
[04/25 12:37:54     25s] (I)      Print mode                                         : 2
[04/25 12:37:54     25s] (I)      Stop if highly congested                           : false
[04/25 12:37:54     25s] (I)      Maximum routing layer                              : 11
[04/25 12:37:54     25s] (I)      Assign partition pins                              : false
[04/25 12:37:54     25s] (I)      Support large GCell                                : true
[04/25 12:37:54     25s] (I)      Number of threads                                  : 1
[04/25 12:37:54     25s] (I)      Number of rows per GCell                           : 6
[04/25 12:37:54     25s] (I)      Max num rows per GCell                             : 32
[04/25 12:37:54     25s] (I)      Method to set GCell size                           : row
[04/25 12:37:54     25s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:37:54     25s] (I)      Use row-based GCell size
[04/25 12:37:54     25s] (I)      Use row-based GCell align
[04/25 12:37:54     25s] (I)      layer 0 area = 80000
[04/25 12:37:54     25s] (I)      layer 1 area = 80000
[04/25 12:37:54     25s] (I)      layer 2 area = 80000
[04/25 12:37:54     25s] (I)      layer 3 area = 80000
[04/25 12:37:54     25s] (I)      layer 4 area = 80000
[04/25 12:37:54     25s] (I)      layer 5 area = 80000
[04/25 12:37:54     25s] (I)      layer 6 area = 80000
[04/25 12:37:54     25s] (I)      layer 7 area = 80000
[04/25 12:37:54     25s] (I)      layer 8 area = 80000
[04/25 12:37:54     25s] (I)      layer 9 area = 400000
[04/25 12:37:54     25s] (I)      layer 10 area = 400000
[04/25 12:37:54     25s] (I)      GCell unit size   : 3420
[04/25 12:37:54     25s] (I)      GCell multiplier  : 6
[04/25 12:37:54     25s] (I)      GCell row height  : 3420
[04/25 12:37:54     25s] (I)      Actual row height : 3420
[04/25 12:37:54     25s] (I)      GCell align ref   : 12000 12160
[04/25 12:37:54     25s] [NR-eGR] Track table information for default rule: 
[04/25 12:37:54     25s] [NR-eGR] M1 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M2 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M3 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M4 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M5 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M6 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M7 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M8 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M9 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M10 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] M11 has single uniform track structure
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 1
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 2
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 3
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 4
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 5
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 6
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 7
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 8
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 9
[04/25 12:37:54     25s] [NR-eGR] No double-cut via on layer 10
[04/25 12:37:54     25s] (I)      =============== Default via ===============
[04/25 12:37:54     25s] (I)      +----+------------------+-----------------+
[04/25 12:37:54     25s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:37:54     25s] (I)      +----+------------------+-----------------+
[04/25 12:37:54     25s] (I)      |  1 |                  |                 |
[04/25 12:37:54     25s] (I)      |  2 |                  |                 |
[04/25 12:37:54     25s] (I)      |  3 |                  |                 |
[04/25 12:37:54     25s] (I)      |  4 |                  |                 |
[04/25 12:37:54     25s] (I)      |  5 |                  |                 |
[04/25 12:37:54     25s] (I)      |  6 |                  |                 |
[04/25 12:37:54     25s] (I)      |  7 |                  |                 |
[04/25 12:37:54     25s] (I)      |  8 |                  |                 |
[04/25 12:37:54     25s] (I)      |  9 |                  |                 |
[04/25 12:37:54     25s] (I)      | 10 |                  |                 |
[04/25 12:37:54     25s] (I)      +----+------------------+-----------------+
[04/25 12:37:54     25s] [NR-eGR] Read 3148 PG shapes
[04/25 12:37:54     25s] [NR-eGR] Read 0 clock shapes
[04/25 12:37:54     25s] [NR-eGR] Read 0 other shapes
[04/25 12:37:54     25s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:37:54     25s] [NR-eGR] #Instance Blockages : 0
[04/25 12:37:54     25s] [NR-eGR] #PG Blockages       : 3148
[04/25 12:37:54     25s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:37:54     25s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:37:54     25s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:37:54     25s] [NR-eGR] #Other Blockages    : 0
[04/25 12:37:54     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:37:54     25s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:37:54     25s] [NR-eGR] Read 2423 nets ( ignored 0 )
[04/25 12:37:54     25s] (I)      early_global_route_priority property id does not exist.
[04/25 12:37:54     25s] (I)      Read Num Blocks=3148  Num Prerouted Wires=0  Num CS=0
[04/25 12:37:54     25s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 9 (V) : #blockages 344 : #preroutes 0
[04/25 12:37:54     25s] (I)      Layer 10 (H) : #blockages 180 : #preroutes 0
[04/25 12:37:54     25s] (I)      Number of ignored nets                =      0
[04/25 12:37:54     25s] (I)      Number of connected nets              =      0
[04/25 12:37:54     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:37:54     25s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:37:54     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:37:54     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:37:54     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:37:54     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:37:54     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:37:54     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:37:54     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:37:54     25s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 12:37:54     25s] (I)      Ndr track 0 does not exist
[04/25 12:37:54     25s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:37:54     25s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:37:54     25s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:37:54     25s] (I)      Site width          :   400  (dbu)
[04/25 12:37:54     25s] (I)      Row height          :  3420  (dbu)
[04/25 12:37:54     25s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:37:54     25s] (I)      GCell width         : 20520  (dbu)
[04/25 12:37:54     25s] (I)      GCell height        : 20520  (dbu)
[04/25 12:37:54     25s] (I)      Grid                :    15    15    11
[04/25 12:37:54     25s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:37:54     25s] (I)      Vertical capacity   :     0 20520     0 20520     0 20520     0 20520     0 20520     0
[04/25 12:37:54     25s] (I)      Horizontal capacity :     0     0 20520     0 20520     0 20520     0 20520     0 20520
[04/25 12:37:54     25s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:37:54     25s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:37:54     25s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:37:54     25s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:37:54     25s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:37:54     25s] (I)      Num tracks per GCell: 85.50 51.30 51.30 51.30 51.30 51.30 51.30 51.30 25.65 20.52 20.52
[04/25 12:37:54     25s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:37:54     25s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:37:54     25s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:37:54     25s] (I)      --------------------------------------------------------
[04/25 12:37:54     25s] 
[04/25 12:37:54     25s] [NR-eGR] ============ Routing rule table ============
[04/25 12:37:54     25s] [NR-eGR] Rule id: 0  Nets: 2423
[04/25 12:37:54     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 12:37:54     25s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 12:37:54     25s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 12:37:54     25s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:37:54     25s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:37:54     25s] [NR-eGR] ========================================
[04/25 12:37:54     25s] [NR-eGR] 
[04/25 12:37:54     25s] (I)      =============== Blocked Tracks ===============
[04/25 12:37:54     25s] (I)      +-------+---------+----------+---------------+
[04/25 12:37:54     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:37:54     25s] (I)      +-------+---------+----------+---------------+
[04/25 12:37:54     25s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 12:37:54     25s] (I)      |     2 |   11475 |      406 |         3.54% |
[04/25 12:37:54     25s] (I)      |     3 |   11280 |      410 |         3.63% |
[04/25 12:37:54     25s] (I)      |     4 |   11475 |      406 |         3.54% |
[04/25 12:37:54     25s] (I)      |     5 |   11280 |      410 |         3.63% |
[04/25 12:37:54     25s] (I)      |     6 |   11475 |      406 |         3.54% |
[04/25 12:37:54     25s] (I)      |     7 |   11280 |      410 |         3.63% |
[04/25 12:37:54     25s] (I)      |     8 |   11475 |      406 |         3.54% |
[04/25 12:37:54     25s] (I)      |     9 |    5640 |      254 |         4.50% |
[04/25 12:37:54     25s] (I)      |    10 |    4575 |     1155 |        25.25% |
[04/25 12:37:54     25s] (I)      |    11 |    4500 |     1140 |        25.33% |
[04/25 12:37:54     25s] (I)      +-------+---------+----------+---------------+
[04/25 12:37:54     25s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2059.32 MB )
[04/25 12:37:54     25s] (I)      Reset routing kernel
[04/25 12:37:54     25s] (I)      numLocalWires=6237  numGlobalNetBranches=1845  numLocalNetBranches=1286
[04/25 12:37:54     25s] (I)      totalPins=8586  totalGlobalPin=4501 (52.42%)
[04/25 12:37:54     25s] (I)      total 2D Cap : 91609 = (42503 H, 49106 V)
[04/25 12:37:54     25s] (I)      
[04/25 12:37:54     25s] (I)      ============  Phase 1a Route ============
[04/25 12:37:54     25s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/25 12:37:54     25s] (I)      Usage: 4693 = (2230 H, 2463 V) = (5.25% H, 5.02% V) = (2.288e+04um H, 2.527e+04um V)
[04/25 12:37:54     25s] (I)      
[04/25 12:37:54     25s] (I)      ============  Phase 1b Route ============
[04/25 12:37:54     25s] (I)      Usage: 4693 = (2230 H, 2463 V) = (5.25% H, 5.02% V) = (2.288e+04um H, 2.527e+04um V)
[04/25 12:37:54     25s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/25 12:37:54     25s] 
[04/25 12:37:54     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:37:54     25s] Finished Early Global Route rough congestion estimation: mem = 2059.3M
[04/25 12:37:54     25s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:2059.3M, EPOCH TIME: 1745564874.414542
[04/25 12:37:54     25s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/25 12:37:54     25s] OPERPROF: Starting CDPad at level 1, MEM:2059.3M, EPOCH TIME: 1745564874.414583
[04/25 12:37:54     25s] CDPadU 0.808 -> 0.808. R=0.666, N=2293, GS=10.260
[04/25 12:37:54     25s] OPERPROF: Finished CDPad at level 1, CPU:0.003, REAL:0.003, MEM:2059.3M, EPOCH TIME: 1745564874.418059
[04/25 12:37:54     25s] OPERPROF: Starting npMain at level 1, MEM:2059.3M, EPOCH TIME: 1745564874.418177
[04/25 12:37:54     25s] OPERPROF:   Starting npPlace at level 2, MEM:2059.3M, EPOCH TIME: 1745564874.421887
[04/25 12:37:54     25s] OPERPROF:   Finished npPlace at level 2, CPU:0.005, REAL:0.005, MEM:2062.7M, EPOCH TIME: 1745564874.426565
[04/25 12:37:54     25s] OPERPROF: Finished npMain at level 1, CPU:0.013, REAL:0.013, MEM:2062.7M, EPOCH TIME: 1745564874.431018
[04/25 12:37:54     25s] Global placement CDP skipped at cutLevel 7.
[04/25 12:37:54     25s] Iteration  7: Total net bbox = 4.143e+04 (1.98e+04 2.16e+04)
[04/25 12:37:54     25s]               Est.  stn bbox = 5.327e+04 (2.56e+04 2.77e+04)
[04/25 12:37:54     25s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2062.7M
[04/25 12:37:54     26s] 
[04/25 12:37:54     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/25 12:37:54     26s] TLC MultiMap info (StdDelay):
[04/25 12:37:54     26s]   : MAX + SLOW + 1 + no RcCorner := 18.4ps
[04/25 12:37:54     26s]   : MAX + SLOW + 1 + RC := 22.8ps
[04/25 12:37:54     26s]   : MIN + FAST + 1 + no RcCorner := 6.6ps
[04/25 12:37:54     26s]   : MIN + FAST + 1 + RC := 8.3ps
[04/25 12:37:54     26s]  Setting StdDelay to: 8.3ps
[04/25 12:37:54     26s] 
[04/25 12:37:54     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/25 12:37:54     26s] nrCritNet: 0.00% ( 0 / 2425 ) cutoffSlk: 214748364.7ps stdDelay: 8.3ps
[04/25 12:37:54     26s] nrCritNet: 0.00% ( 0 / 2425 ) cutoffSlk: 214748364.7ps stdDelay: 8.3ps
[04/25 12:37:54     26s] Iteration  8: Total net bbox = 4.143e+04 (1.98e+04 2.16e+04)
[04/25 12:37:54     26s]               Est.  stn bbox = 5.327e+04 (2.56e+04 2.77e+04)
[04/25 12:37:54     26s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2062.7M
[04/25 12:37:54     26s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2062.7M, EPOCH TIME: 1745564874.845925
[04/25 12:37:54     26s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/25 12:37:54     26s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2062.7M, EPOCH TIME: 1745564874.846013
[04/25 12:37:54     26s] Legalizing MH Cells... 0 / 0 (level 8)
[04/25 12:37:54     26s] No instances found in the vector
[04/25 12:37:54     26s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2062.7M, DRC: 0)
[04/25 12:37:54     26s] 0 (out of 0) MH cells were successfully legalized.
[04/25 12:37:54     26s] OPERPROF: Starting npMain at level 1, MEM:2062.7M, EPOCH TIME: 1745564874.846117
[04/25 12:37:54     26s] OPERPROF:   Starting npPlace at level 2, MEM:2062.7M, EPOCH TIME: 1745564874.849998
[04/25 12:37:56     27s] Iteration  9: Total net bbox = 4.217e+04 (1.94e+04 2.27e+04)
[04/25 12:37:56     27s]               Est.  stn bbox = 5.360e+04 (2.49e+04 2.87e+04)
[04/25 12:37:56     27s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2058.7M
[04/25 12:37:56     27s] GP RA stats: MHOnly 0 nrInst 2293 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/25 12:37:56     27s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2059.7M, EPOCH TIME: 1745564876.258408
[04/25 12:37:56     27s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.258633
[04/25 12:37:56     27s] Iteration 10: Total net bbox = 4.053e+04 (1.82e+04 2.23e+04)
[04/25 12:37:56     27s]               Est.  stn bbox = 5.180e+04 (2.35e+04 2.83e+04)
[04/25 12:37:56     27s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2059.7M
[04/25 12:37:56     27s] OPERPROF:   Finished npPlace at level 2, CPU:1.411, REAL:1.409, MEM:2059.7M, EPOCH TIME: 1745564876.258919
[04/25 12:37:56     27s] OPERPROF: Finished npMain at level 1, CPU:1.420, REAL:1.418, MEM:2059.7M, EPOCH TIME: 1745564876.263675
[04/25 12:37:56     27s] Iteration 11: Total net bbox = 4.222e+04 (1.98e+04 2.24e+04)
[04/25 12:37:56     27s]               Est.  stn bbox = 5.365e+04 (2.53e+04 2.83e+04)
[04/25 12:37:56     27s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 2059.7M
[04/25 12:37:56     27s] Iteration 12: Total net bbox = 4.222e+04 (1.98e+04 2.24e+04)
[04/25 12:37:56     27s]               Est.  stn bbox = 5.365e+04 (2.53e+04 2.83e+04)
[04/25 12:37:56     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2059.7M
[04/25 12:37:56     27s] [adp] clock
[04/25 12:37:56     27s] [adp] weight, nr nets, wire length
[04/25 12:37:56     27s] [adp]      0        1  123.712000
[04/25 12:37:56     27s] [adp] data
[04/25 12:37:56     27s] [adp] weight, nr nets, wire length
[04/25 12:37:56     27s] [adp]      0     2424  42083.046500
[04/25 12:37:56     27s] [adp] 0.000000|0.000000|0.000000
[04/25 12:37:56     27s] Iteration 13: Total net bbox = 4.222e+04 (1.98e+04 2.24e+04)
[04/25 12:37:56     27s]               Est.  stn bbox = 5.365e+04 (2.53e+04 2.83e+04)
[04/25 12:37:56     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2059.7M
[04/25 12:37:56     27s] *** cost = 4.222e+04 (1.98e+04 2.24e+04) (cpu for global=0:00:02.9) real=0:00:04.0***
[04/25 12:37:56     27s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[04/25 12:37:56     27s] Saved padding area to DB
[04/25 12:37:56     27s] All LLGs are deleted
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2059.7M, EPOCH TIME: 1745564876.283579
[04/25 12:37:56     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.283730
[04/25 12:37:56     27s] Solver runtime cpu: 0:00:02.3 real: 0:00:02.3
[04/25 12:37:56     27s] Core Placement runtime cpu: 0:00:02.4 real: 0:00:04.0
[04/25 12:37:56     27s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/25 12:37:56     27s] Type 'man IMPSP-9025' for more detail.
[04/25 12:37:56     27s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2059.7M, EPOCH TIME: 1745564876.284545
[04/25 12:37:56     27s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2059.7M, EPOCH TIME: 1745564876.284578
[04/25 12:37:56     27s] Processing tracks to init pin-track alignment.
[04/25 12:37:56     27s] z: 2, totalTracks: 1
[04/25 12:37:56     27s] z: 4, totalTracks: 1
[04/25 12:37:56     27s] z: 6, totalTracks: 1
[04/25 12:37:56     27s] z: 8, totalTracks: 1
[04/25 12:37:56     27s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:37:56     27s] All LLGs are deleted
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2059.7M, EPOCH TIME: 1745564876.286349
[04/25 12:37:56     27s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.286478
[04/25 12:37:56     27s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2059.7M, EPOCH TIME: 1745564876.286710
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2059.7M, EPOCH TIME: 1745564876.287349
[04/25 12:37:56     27s] Max number of tech site patterns supported in site array is 256.
[04/25 12:37:56     27s] Core basic site is CoreSite
[04/25 12:37:56     27s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:37:56     27s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2059.7M, EPOCH TIME: 1745564876.296014
[04/25 12:37:56     27s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 12:37:56     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 12:37:56     27s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.296231
[04/25 12:37:56     27s] Fast DP-INIT is on for default
[04/25 12:37:56     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:37:56     27s] Atter site array init, number of instance map data is 0.
[04/25 12:37:56     27s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2059.7M, EPOCH TIME: 1745564876.297065
[04/25 12:37:56     27s] 
[04/25 12:37:56     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:37:56     27s] OPERPROF:       Starting CMU at level 4, MEM:2059.7M, EPOCH TIME: 1745564876.297528
[04/25 12:37:56     27s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.297828
[04/25 12:37:56     27s] 
[04/25 12:37:56     27s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:37:56     27s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2059.7M, EPOCH TIME: 1745564876.297956
[04/25 12:37:56     27s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2059.7M, EPOCH TIME: 1745564876.297967
[04/25 12:37:56     27s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.297977
[04/25 12:37:56     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2059.7MB).
[04/25 12:37:56     27s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2059.7M, EPOCH TIME: 1745564876.298393
[04/25 12:37:56     27s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2059.7M, EPOCH TIME: 1745564876.298408
[04/25 12:37:56     27s] TDRefine: refinePlace mode is spiral
[04/25 12:37:56     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37043.1
[04/25 12:37:56     27s] OPERPROF: Starting RefinePlace at level 1, MEM:2059.7M, EPOCH TIME: 1745564876.298428
[04/25 12:37:56     27s] *** Starting refinePlace (0:00:27.7 mem=2059.7M) ***
[04/25 12:37:56     27s] Total net bbox length = 4.221e+04 (1.978e+04 2.243e+04) (ext = 9.710e+02)
[04/25 12:37:56     27s] 
[04/25 12:37:56     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:37:56     27s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:37:56     27s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:37:56     27s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:37:56     27s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2059.7M, EPOCH TIME: 1745564876.300585
[04/25 12:37:56     27s] Starting refinePlace ...
[04/25 12:37:56     27s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:37:56     27s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:37:56     27s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2059.7M, EPOCH TIME: 1745564876.303307
[04/25 12:37:56     27s] DDP initSite1 nrRow 81 nrJob 81
[04/25 12:37:56     27s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2059.7M, EPOCH TIME: 1745564876.303331
[04/25 12:37:56     27s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.303360
[04/25 12:37:56     27s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2059.7M, EPOCH TIME: 1745564876.303371
[04/25 12:37:56     27s] DDP markSite nrRow 81 nrJob 81
[04/25 12:37:56     27s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.303436
[04/25 12:37:56     27s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.303444
[04/25 12:37:56     27s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2059.7M, EPOCH TIME: 1745564876.303726
[04/25 12:37:56     27s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2059.7M, EPOCH TIME: 1745564876.303736
[04/25 12:37:56     27s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.304076
[04/25 12:37:56     27s] ** Cut row section cpu time 0:00:00.0.
[04/25 12:37:56     27s]  ** Cut row section real time 0:00:00.0.
[04/25 12:37:56     27s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2059.7M, EPOCH TIME: 1745564876.304103
[04/25 12:37:56     27s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 12:37:56     27s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2059.7MB) @(0:00:27.7 - 0:00:27.7).
[04/25 12:37:56     27s] Move report: preRPlace moves 2293 insts, mean move: 0.08 um, max move: 3.04 um 
[04/25 12:37:56     27s] 	Max move on inst (div_38_50_g24458): (123.43, 108.67) --> (120.40, 108.68)
[04/25 12:37:56     27s] 	Length: 28 sites, height: 1 rows, site name: CoreSite, cell type: AOI222X4
[04/25 12:37:56     27s] 	Violation at original loc: Placement Blockage Violation
[04/25 12:37:56     27s] wireLenOptFixPriorityInst 0 inst fixed
[04/25 12:37:56     27s] Placement tweakage begins.
[04/25 12:37:56     27s] wire length = 5.320e+04
[04/25 12:37:56     27s] wire length = 5.298e+04
[04/25 12:37:56     27s] Placement tweakage ends.
[04/25 12:37:56     27s] Move report: tweak moves 292 insts, mean move: 3.83 um, max move: 15.62 um 
[04/25 12:37:56     27s] 	Max move on inst (FE_DBTC14_B_14): (108.40, 28.31) --> (96.20, 24.89)
[04/25 12:37:56     27s] 
[04/25 12:37:56     27s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 12:37:56     27s] Move report: legalization moves 11 insts, mean move: 0.10 um, max move: 0.16 um spiral
[04/25 12:37:56     27s] 	Max move on inst (div_38_50_g24629): (123.16, 141.17) --> (123.00, 141.17)
[04/25 12:37:56     27s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:37:56     27s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:37:56     27s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2083.7MB) @(0:00:27.8 - 0:00:27.8).
[04/25 12:37:56     27s] Move report: Detail placement moves 2293 insts, mean move: 0.56 um, max move: 15.58 um 
[04/25 12:37:56     27s] 	Max move on inst (FE_DBTC14_B_14): (108.42, 28.25) --> (96.20, 24.89)
[04/25 12:37:56     27s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2083.7MB
[04/25 12:37:56     27s] Statistics of distance of Instance movement in refine placement:
[04/25 12:37:56     27s]   maximum (X+Y) =        15.58 um
[04/25 12:37:56     27s]   inst (FE_DBTC14_B_14) with max move: (108.418, 28.2535) -> (96.2, 24.89)
[04/25 12:37:56     27s]   mean    (X+Y) =         0.56 um
[04/25 12:37:56     27s] Summary Report:
[04/25 12:37:56     27s] Instances move: 2293 (out of 2293 movable)
[04/25 12:37:56     27s] Instances flipped: 0
[04/25 12:37:56     27s] Mean displacement: 0.56 um
[04/25 12:37:56     27s] Max displacement: 15.58 um (Instance: FE_DBTC14_B_14) (108.418, 28.2535) -> (96.2, 24.89)
[04/25 12:37:56     27s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX2
[04/25 12:37:56     27s] Total instances moved : 2293
[04/25 12:37:56     27s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.073, REAL:0.086, MEM:2083.7M, EPOCH TIME: 1745564876.386474
[04/25 12:37:56     27s] Total net bbox length = 4.212e+04 (1.973e+04 2.239e+04) (ext = 9.630e+02)
[04/25 12:37:56     27s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2083.7MB
[04/25 12:37:56     27s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2083.7MB) @(0:00:27.7 - 0:00:27.8).
[04/25 12:37:56     27s] *** Finished refinePlace (0:00:27.8 mem=2083.7M) ***
[04/25 12:37:56     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37043.1
[04/25 12:37:56     27s] OPERPROF: Finished RefinePlace at level 1, CPU:0.075, REAL:0.088, MEM:2083.7M, EPOCH TIME: 1745564876.386817
[04/25 12:37:56     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2083.7M, EPOCH TIME: 1745564876.386827
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] All LLGs are deleted
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2083.7M, EPOCH TIME: 1745564876.387659
[04/25 12:37:56     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2083.7M, EPOCH TIME: 1745564876.387773
[04/25 12:37:56     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2080.7M, EPOCH TIME: 1745564876.388495
[04/25 12:37:56     27s] *** End of Placement (cpu=0:00:03.8, real=0:00:05.0, mem=2080.7M) ***
[04/25 12:37:56     27s] Processing tracks to init pin-track alignment.
[04/25 12:37:56     27s] z: 2, totalTracks: 1
[04/25 12:37:56     27s] z: 4, totalTracks: 1
[04/25 12:37:56     27s] z: 6, totalTracks: 1
[04/25 12:37:56     27s] z: 8, totalTracks: 1
[04/25 12:37:56     27s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:37:56     27s] All LLGs are deleted
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2080.7M, EPOCH TIME: 1745564876.390158
[04/25 12:37:56     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2080.7M, EPOCH TIME: 1745564876.390270
[04/25 12:37:56     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.7M, EPOCH TIME: 1745564876.390463
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2080.7M, EPOCH TIME: 1745564876.391065
[04/25 12:37:56     27s] Max number of tech site patterns supported in site array is 256.
[04/25 12:37:56     27s] Core basic site is CoreSite
[04/25 12:37:56     27s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:37:56     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2080.7M, EPOCH TIME: 1745564876.399808
[04/25 12:37:56     27s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 12:37:56     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 12:37:56     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2080.7M, EPOCH TIME: 1745564876.400003
[04/25 12:37:56     27s] Fast DP-INIT is on for default
[04/25 12:37:56     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:37:56     27s] Atter site array init, number of instance map data is 0.
[04/25 12:37:56     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2080.7M, EPOCH TIME: 1745564876.400840
[04/25 12:37:56     27s] 
[04/25 12:37:56     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:37:56     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2080.7M, EPOCH TIME: 1745564876.401260
[04/25 12:37:56     27s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2080.7M, EPOCH TIME: 1745564876.401496
[04/25 12:37:56     27s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2080.7M, EPOCH TIME: 1745564876.401660
[04/25 12:37:56     27s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2080.7M, EPOCH TIME: 1745564876.402057
[04/25 12:37:56     27s] default core: bins with density > 0.750 =  0.00 % ( 0 / 81 )
[04/25 12:37:56     27s] Density distribution unevenness ratio = 5.427%
[04/25 12:37:56     27s] Density distribution unevenness ratio (U70) = 0.312%
[04/25 12:37:56     27s] Density distribution unevenness ratio (U80) = 0.000%
[04/25 12:37:56     27s] Density distribution unevenness ratio (U90) = 0.000%
[04/25 12:37:56     27s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:2080.7M, EPOCH TIME: 1745564876.402084
[04/25 12:37:56     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2080.7M, EPOCH TIME: 1745564876.402093
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] All LLGs are deleted
[04/25 12:37:56     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:37:56     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2080.7M, EPOCH TIME: 1745564876.402713
[04/25 12:37:56     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2080.7M, EPOCH TIME: 1745564876.402828
[04/25 12:37:56     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2080.7M, EPOCH TIME: 1745564876.403196
[04/25 12:37:56     27s] *** Free Virtual Timing Model ...(mem=2080.7M)
[04/25 12:37:56     27s] Starting IO pin assignment...
[04/25 12:37:56     27s] The design is not routed. Using placement based method for pin assignment.
[04/25 12:37:56     27s] Completed IO pin assignment.
[04/25 12:37:56     27s] **INFO: Enable pre-place timing setting for timing analysis
[04/25 12:37:56     27s] Set Using Default Delay Limit as 101.
[04/25 12:37:56     27s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/25 12:37:56     27s] Set Default Net Delay as 0 ps.
[04/25 12:37:56     27s] Set Default Net Load as 0 pF. 
[04/25 12:37:56     27s] **INFO: Analyzing IO path groups for slack adjustment
[04/25 12:37:56     27s] Effort level <high> specified for reg2reg_tmp.37043 path_group
[04/25 12:37:56     27s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 12:37:56     27s] #################################################################################
[04/25 12:37:56     27s] # Design Stage: PreRoute
[04/25 12:37:56     27s] # Design Name: calculator_fsm
[04/25 12:37:56     27s] # Design Mode: 90nm
[04/25 12:37:56     27s] # Analysis Mode: MMMC Non-OCV 
[04/25 12:37:56     27s] # Parasitics Mode: No SPEF/RCDB 
[04/25 12:37:56     27s] # Signoff Settings: SI Off 
[04/25 12:37:56     27s] #################################################################################
[04/25 12:37:56     27s] Calculate delays in BcWc mode...
[04/25 12:37:56     27s] Topological Sorting (REAL = 0:00:00.0, MEM = 2083.7M, InitMEM = 2083.7M)
[04/25 12:37:56     27s] Start delay calculation (fullDC) (1 T). (MEM=2083.7)
[04/25 12:37:56     27s] End AAE Lib Interpolated Model. (MEM=2083.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:37:56     28s] Total number of fetched objects 2426
[04/25 12:37:56     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:37:56     28s] End delay calculation. (MEM=2121.39 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:37:56     28s] End delay calculation (fullDC). (MEM=2121.39 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:37:56     28s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2121.4M) ***
[04/25 12:37:56     28s] **INFO: Disable pre-place timing setting for timing analysis
[04/25 12:37:56     28s] Set Using Default Delay Limit as 1000.
[04/25 12:37:56     28s] Set Default Net Delay as 1000 ps.
[04/25 12:37:56     28s] Set Default Net Load as 0.5 pF. 
[04/25 12:37:56     28s] Info: Disable timing driven in postCTS congRepair.
[04/25 12:37:56     28s] 
[04/25 12:37:56     28s] Starting congRepair ...
[04/25 12:37:56     28s] User Input Parameters:
[04/25 12:37:56     28s] - Congestion Driven    : On
[04/25 12:37:56     28s] - Timing Driven        : Off
[04/25 12:37:56     28s] - Area-Violation Based : On
[04/25 12:37:56     28s] - Start Rollback Level : -5
[04/25 12:37:56     28s] - Legalized            : On
[04/25 12:37:56     28s] - Window Based         : Off
[04/25 12:37:56     28s] - eDen incr mode       : Off
[04/25 12:37:56     28s] - Small incr mode      : Off
[04/25 12:37:56     28s] 
[04/25 12:37:56     28s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2111.9M, EPOCH TIME: 1745564876.674257
[04/25 12:37:56     28s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2111.9M, EPOCH TIME: 1745564876.677012
[04/25 12:37:56     28s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2111.9M, EPOCH TIME: 1745564876.677057
[04/25 12:37:56     28s] Starting Early Global Route congestion estimation: mem = 2111.9M
[04/25 12:37:56     28s] (I)      ==================== Layers =====================
[04/25 12:37:56     28s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:37:56     28s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:37:56     28s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:37:56     28s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:37:56     28s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:37:56     28s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:37:56     28s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:37:56     28s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:37:56     28s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:37:56     28s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:37:56     28s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:37:56     28s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:37:56     28s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:37:56     28s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:37:56     28s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:37:56     28s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:37:56     28s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:37:56     28s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:37:56     28s] (I)      Started Import and model ( Curr Mem: 2111.88 MB )
[04/25 12:37:56     28s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:37:56     28s] (I)      == Non-default Options ==
[04/25 12:37:56     28s] (I)      Maximum routing layer                              : 11
[04/25 12:37:56     28s] (I)      Number of threads                                  : 1
[04/25 12:37:56     28s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 12:37:56     28s] (I)      Method to set GCell size                           : row
[04/25 12:37:56     28s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:37:56     28s] (I)      Use row-based GCell size
[04/25 12:37:56     28s] (I)      Use row-based GCell align
[04/25 12:37:56     28s] (I)      layer 0 area = 80000
[04/25 12:37:56     28s] (I)      layer 1 area = 80000
[04/25 12:37:56     28s] (I)      layer 2 area = 80000
[04/25 12:37:56     28s] (I)      layer 3 area = 80000
[04/25 12:37:56     28s] (I)      layer 4 area = 80000
[04/25 12:37:56     28s] (I)      layer 5 area = 80000
[04/25 12:37:56     28s] (I)      layer 6 area = 80000
[04/25 12:37:56     28s] (I)      layer 7 area = 80000
[04/25 12:37:56     28s] (I)      layer 8 area = 80000
[04/25 12:37:56     28s] (I)      layer 9 area = 400000
[04/25 12:37:56     28s] (I)      layer 10 area = 400000
[04/25 12:37:56     28s] (I)      GCell unit size   : 3420
[04/25 12:37:56     28s] (I)      GCell multiplier  : 1
[04/25 12:37:56     28s] (I)      GCell row height  : 3420
[04/25 12:37:56     28s] (I)      Actual row height : 3420
[04/25 12:37:56     28s] (I)      GCell align ref   : 12000 12160
[04/25 12:37:56     28s] [NR-eGR] Track table information for default rule: 
[04/25 12:37:56     28s] [NR-eGR] M1 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M2 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M3 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M4 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M5 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M6 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M7 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M8 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M9 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M10 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] M11 has single uniform track structure
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 1
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 2
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 3
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 4
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 5
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 6
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 7
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 8
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 9
[04/25 12:37:56     28s] [NR-eGR] No double-cut via on layer 10
[04/25 12:37:56     28s] (I)      =============== Default via ===============
[04/25 12:37:56     28s] (I)      +----+------------------+-----------------+
[04/25 12:37:56     28s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:37:56     28s] (I)      +----+------------------+-----------------+
[04/25 12:37:56     28s] (I)      |  1 |                  |                 |
[04/25 12:37:56     28s] (I)      |  2 |                  |                 |
[04/25 12:37:56     28s] (I)      |  3 |                  |                 |
[04/25 12:37:56     28s] (I)      |  4 |                  |                 |
[04/25 12:37:56     28s] (I)      |  5 |                  |                 |
[04/25 12:37:56     28s] (I)      |  6 |                  |                 |
[04/25 12:37:56     28s] (I)      |  7 |                  |                 |
[04/25 12:37:56     28s] (I)      |  8 |                  |                 |
[04/25 12:37:56     28s] (I)      |  9 |                  |                 |
[04/25 12:37:56     28s] (I)      | 10 |                  |                 |
[04/25 12:37:56     28s] (I)      +----+------------------+-----------------+
[04/25 12:37:56     28s] [NR-eGR] Read 3148 PG shapes
[04/25 12:37:56     28s] [NR-eGR] Read 0 clock shapes
[04/25 12:37:56     28s] [NR-eGR] Read 0 other shapes
[04/25 12:37:56     28s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:37:56     28s] [NR-eGR] #Instance Blockages : 0
[04/25 12:37:56     28s] [NR-eGR] #PG Blockages       : 3148
[04/25 12:37:56     28s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:37:56     28s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:37:56     28s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:37:56     28s] [NR-eGR] #Other Blockages    : 0
[04/25 12:37:56     28s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:37:56     28s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:37:56     28s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 12:37:56     28s] (I)      early_global_route_priority property id does not exist.
[04/25 12:37:56     28s] (I)      Read Num Blocks=3148  Num Prerouted Wires=0  Num CS=0
[04/25 12:37:56     28s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 9 (V) : #blockages 344 : #preroutes 0
[04/25 12:37:56     28s] (I)      Layer 10 (H) : #blockages 180 : #preroutes 0
[04/25 12:37:56     28s] (I)      Number of ignored nets                =      0
[04/25 12:37:56     28s] (I)      Number of connected nets              =      0
[04/25 12:37:56     28s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:37:56     28s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:37:56     28s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:37:56     28s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:37:56     28s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:37:56     28s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:37:56     28s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:37:56     28s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:37:56     28s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:37:56     28s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 12:37:56     28s] (I)      Ndr track 0 does not exist
[04/25 12:37:56     28s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:37:56     28s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:37:56     28s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:37:56     28s] (I)      Site width          :   400  (dbu)
[04/25 12:37:56     28s] (I)      Row height          :  3420  (dbu)
[04/25 12:37:56     28s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:37:56     28s] (I)      GCell width         :  3420  (dbu)
[04/25 12:37:56     28s] (I)      GCell height        :  3420  (dbu)
[04/25 12:37:56     28s] (I)      Grid                :    89    88    11
[04/25 12:37:56     28s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:37:56     28s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:37:56     28s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:37:56     28s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:37:56     28s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:37:56     28s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:37:56     28s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:37:56     28s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:37:56     28s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:37:56     28s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:37:56     28s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:37:56     28s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:37:56     28s] (I)      --------------------------------------------------------
[04/25 12:37:56     28s] 
[04/25 12:37:56     28s] [NR-eGR] ============ Routing rule table ============
[04/25 12:37:56     28s] [NR-eGR] Rule id: 0  Nets: 2425
[04/25 12:37:56     28s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 12:37:56     28s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 12:37:56     28s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 12:37:56     28s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:37:56     28s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:37:56     28s] [NR-eGR] ========================================
[04/25 12:37:56     28s] [NR-eGR] 
[04/25 12:37:56     28s] (I)      =============== Blocked Tracks ===============
[04/25 12:37:56     28s] (I)      +-------+---------+----------+---------------+
[04/25 12:37:56     28s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:37:56     28s] (I)      +-------+---------+----------+---------------+
[04/25 12:37:56     28s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 12:37:56     28s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 12:37:56     28s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:37:56     28s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 12:37:56     28s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:37:56     28s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 12:37:56     28s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:37:56     28s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 12:37:56     28s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:37:56     28s] (I)      |    10 |   26840 |     6621 |        24.67% |
[04/25 12:37:56     28s] (I)      |    11 |   26700 |     6650 |        24.91% |
[04/25 12:37:56     28s] (I)      +-------+---------+----------+---------------+
[04/25 12:37:56     28s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2111.88 MB )
[04/25 12:37:56     28s] (I)      Reset routing kernel
[04/25 12:37:56     28s] (I)      Started Global Routing ( Curr Mem: 2111.88 MB )
[04/25 12:37:56     28s] (I)      totalPins=8627  totalGlobalPin=8612 (99.83%)
[04/25 12:37:56     28s] (I)      total 2D Cap : 539154 = (252443 H, 286711 V)
[04/25 12:37:56     28s] [NR-eGR] Layer group 1: route 2425 net(s) in layer range [2, 11]
[04/25 12:37:56     28s] (I)      
[04/25 12:37:56     28s] (I)      ============  Phase 1a Route ============
[04/25 12:37:56     28s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:37:56     28s] (I)      
[04/25 12:37:56     28s] (I)      ============  Phase 1b Route ============
[04/25 12:37:56     28s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:37:56     28s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:37:56     28s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 12:37:56     28s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 12:37:56     28s] (I)      
[04/25 12:37:56     28s] (I)      ============  Phase 1c Route ============
[04/25 12:37:56     28s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:37:56     28s] (I)      
[04/25 12:37:56     28s] (I)      ============  Phase 1d Route ============
[04/25 12:37:56     28s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:37:56     28s] (I)      
[04/25 12:37:56     28s] (I)      ============  Phase 1e Route ============
[04/25 12:37:56     28s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:37:56     28s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:37:56     28s] (I)      
[04/25 12:37:56     28s] (I)      ============  Phase 1l Route ============
[04/25 12:37:56     28s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 12:37:56     28s] (I)      Layer  2:      65935     15872         0           0       66203    ( 0.00%) 
[04/25 12:37:56     28s] (I)      Layer  3:      65738     13875         0           0       66211    ( 0.00%) 
[04/25 12:37:56     28s] (I)      Layer  4:      65935      2219         0           0       66203    ( 0.00%) 
[04/25 12:37:56     28s] (I)      Layer  5:      65738       622         0           0       66211    ( 0.00%) 
[04/25 12:37:56     28s] (I)      Layer  6:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:37:56     28s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 12:37:56     28s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:37:56     28s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 12:37:56     28s] (I)      Layer 10:      19921         0         0        4077       22404    (15.39%) 
[04/25 12:37:56     28s] (I)      Layer 11:      19791         0         0        2640       23844    ( 9.97%) 
[04/25 12:37:56     28s] (I)      Total:        533505     32588         0        6716      542794    ( 1.22%) 
[04/25 12:37:56     28s] (I)      
[04/25 12:37:56     28s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:37:56     28s] [NR-eGR]                        OverCon            
[04/25 12:37:56     28s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:37:56     28s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:37:56     28s] [NR-eGR] ----------------------------------------------
[04/25 12:37:56     28s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR] ----------------------------------------------
[04/25 12:37:56     28s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:37:56     28s] [NR-eGR] 
[04/25 12:37:56     28s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2119.88 MB )
[04/25 12:37:56     28s] (I)      total 2D Cap : 539629 = (252590 H, 287039 V)
[04/25 12:37:56     28s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:37:56     28s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2119.9M
[04/25 12:37:56     28s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.027, REAL:0.027, MEM:2119.9M, EPOCH TIME: 1745564876.704090
[04/25 12:37:56     28s] OPERPROF: Starting HotSpotCal at level 1, MEM:2119.9M, EPOCH TIME: 1745564876.704101
[04/25 12:37:56     28s] [hotspot] +------------+---------------+---------------+
[04/25 12:37:56     28s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 12:37:56     28s] [hotspot] +------------+---------------+---------------+
[04/25 12:37:56     28s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 12:37:56     28s] [hotspot] +------------+---------------+---------------+
[04/25 12:37:56     28s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 12:37:56     28s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 12:37:56     28s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2119.9M, EPOCH TIME: 1745564876.704365
[04/25 12:37:56     28s] Skipped repairing congestion.
[04/25 12:37:56     28s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2119.9M, EPOCH TIME: 1745564876.704385
[04/25 12:37:56     28s] Starting Early Global Route wiring: mem = 2119.9M
[04/25 12:37:56     28s] (I)      ============= Track Assignment ============
[04/25 12:37:56     28s] (I)      Started Track Assignment (1T) ( Curr Mem: 2119.88 MB )
[04/25 12:37:56     28s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:37:56     28s] (I)      Run Multi-thread track assignment
[04/25 12:37:56     28s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2119.88 MB )
[04/25 12:37:56     28s] (I)      Started Export ( Curr Mem: 2119.88 MB )
[04/25 12:37:56     28s] [NR-eGR]              Length (um)   Vias 
[04/25 12:37:56     28s] [NR-eGR] --------------------------------
[04/25 12:37:56     28s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 12:37:56     28s] [NR-eGR]  M2   (2V)         23934  13681 
[04/25 12:37:56     28s] [NR-eGR]  M3   (3H)         23995    479 
[04/25 12:37:56     28s] [NR-eGR]  M4   (4V)          3774    112 
[04/25 12:37:56     28s] [NR-eGR]  M5   (5H)          1083      6 
[04/25 12:37:56     28s] [NR-eGR]  M6   (6V)             1      0 
[04/25 12:37:56     28s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:37:56     28s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:37:56     28s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:37:56     28s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:37:56     28s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:37:56     28s] [NR-eGR] --------------------------------
[04/25 12:37:56     28s] [NR-eGR]       Total        52787  22866 
[04/25 12:37:56     28s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:37:56     28s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:37:56     28s] [NR-eGR] Total length: 52787um, number of vias: 22866
[04/25 12:37:56     28s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:37:56     28s] [NR-eGR] Total eGR-routed clock nets wire length: 216um, number of vias: 96
[04/25 12:37:56     28s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:37:56     28s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2119.88 MB )
[04/25 12:37:56     28s] Early Global Route wiring runtime: 0.02 seconds, mem = 2061.9M
[04/25 12:37:56     28s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.024, REAL:0.024, MEM:2061.9M, EPOCH TIME: 1745564876.727997
[04/25 12:37:56     28s] Tdgp not successfully inited but do clear! skip clearing
[04/25 12:37:56     28s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/25 12:37:56     28s] *** Finishing placeDesign default flow ***
[04/25 12:37:56     28s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 2061.9M **
[04/25 12:37:56     28s] Tdgp not successfully inited but do clear! skip clearing
[04/25 12:37:56     28s] 
[04/25 12:37:56     28s] *** Summary of all messages that are not suppressed in this session:
[04/25 12:37:56     28s] Severity  ID               Count  Summary                                  
[04/25 12:37:56     28s] WARNING   IMPDB-2078          66  Output pin %s of instance %s is connecte...
[04/25 12:37:56     28s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/25 12:37:56     28s] WARNING   IMPDC-348           96  The output pin %s is connected to power/...
[04/25 12:37:56     28s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/25 12:37:56     28s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[04/25 12:37:56     28s] *** Message Summary: 166 warning(s), 0 error(s)
[04/25 12:37:56     28s] 
[04/25 12:37:56     28s] *** placeDesign #1 [finish] : cpu/real = 0:00:05.1/0:00:06.1 (0.8), totSession cpu/real = 0:00:28.1/0:05:26.8 (0.1), mem = 2061.9M
[04/25 12:37:56     28s] 
[04/25 12:37:56     28s] =============================================================================================
[04/25 12:37:56     28s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[04/25 12:37:56     28s] =============================================================================================
[04/25 12:37:56     28s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 12:37:56     28s] ---------------------------------------------------------------------------------------------
[04/25 12:37:56     28s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 12:37:56     28s] [ TimingUpdate           ]      8   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 12:37:56     28s] [ FullDelayCalc          ]      5   0:00:00.5  (   8.3 % )     0:00:00.5 /  0:00:00.5    0.9
[04/25 12:37:56     28s] [ MISC                   ]          0:00:05.5  (  90.0 % )     0:00:05.5 /  0:00:04.5    0.8
[04/25 12:37:56     28s] ---------------------------------------------------------------------------------------------
[04/25 12:37:56     28s]  placeDesign #1 TOTAL               0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:05.1    0.8
[04/25 12:37:56     28s] ---------------------------------------------------------------------------------------------
[04/25 12:37:56     28s] 
[04/25 12:38:01     28s] <CMD> setLayerPreference node_layer -isVisible 0
[04/25 12:38:08     28s] <CMD> setLayerPreference node_layer -isVisible 1
[04/25 12:39:00     30s] <CMD> add_ndr -width {M1 0.14 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14} -spacing {M1 0.12 M2 0.14 M3 0.14 M4 0.14 M5 0.14 M6 0.14 M7 0.14 M8 0.14 M9 0.14} -name 2w2s
[04/25 12:39:00     30s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer M5 -top_preferred_layer M6
[04/25 12:39:00     30s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[04/25 12:39:00     30s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[04/25 12:39:00     30s] <CMD> set_ccopt_property buffer_cells {CLKBUF12 CLKBUF4X12}
[04/25 12:39:00     30s] <CMD> set_ccopt_property inverter_cells {CLKINV8 CLKINVX12}
[04/25 12:39:00     30s] <CMD> set_ccopt_property clock_gating_cells TLATNTSCA*
[04/25 12:39:00     30s] <CMD> create_ccopt_clock_tree_spec -file ccopt_output.spec
[04/25 12:39:00     30s] Creating clock tree spec for modes (timing configs): SDC
[04/25 12:39:00     30s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/25 12:39:00     30s] Reset timing graph...
[04/25 12:39:00     30s] Ignoring AAE DB Resetting ...
[04/25 12:39:00     30s] Reset timing graph done.
[04/25 12:39:00     30s] Ignoring AAE DB Resetting ...
[04/25 12:39:00     30s] Analyzing clock structure...
[04/25 12:39:00     30s] Analyzing clock structure done.
[04/25 12:39:00     30s] Reset timing graph...
[04/25 12:39:00     30s] Ignoring AAE DB Resetting ...
[04/25 12:39:00     30s] Reset timing graph done.
[04/25 12:39:00     30s] Wrote: ccopt_output.spec
[04/25 12:39:00     30s] couldn't read file "ccopt1.spec": no such file or directory
[04/25 12:39:47     31s] <CMD> get_ccopt_clock_trees
[04/25 12:39:47     31s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/25 12:39:47     31s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[04/25 12:39:47     31s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[04/25 12:39:47     31s] Extracting original clock gating for clk...
[04/25 12:39:47     31s]   clock_tree clk contains 34 sinks and 0 clock gates.
[04/25 12:39:47     31s] Extracting original clock gating for clk done.
[04/25 12:39:47     31s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -early -clock_tree clk 0.200
[04/25 12:39:47     31s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -late -clock_tree clk 0.200
[04/25 12:39:47     31s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -early -clock_tree clk 0.100
[04/25 12:39:47     31s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -early -clock_tree clk 0.100
[04/25 12:39:47     31s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -late -clock_tree clk 0.100
[04/25 12:39:47     31s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -late -clock_tree clk 0.100
[04/25 12:39:47     31s] <CMD> set_ccopt_property clock_period -pin clk 12
[04/25 12:39:47     31s] <CMD> set_ccopt_property timing_connectivity_info {}
[04/25 12:39:47     31s] <CMD> create_ccopt_skew_group -name clk/SDC -sources clk -auto_sinks
[04/25 12:39:47     31s] The skew group clk/SDC was created. It contains 34 sinks and 1 sources.
[04/25 12:39:47     31s] <CMD> set_ccopt_property include_source_latency -skew_group clk/SDC true
[04/25 12:39:47     31s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/SDC clk
[04/25 12:39:47     31s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/SDC SDC
[04/25 12:39:47     31s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/SDC {MIN MAX}
[04/25 12:39:47     31s] <CMD> check_ccopt_clock_tree_convergence
[04/25 12:39:47     31s] Checking clock tree convergence...
[04/25 12:39:47     31s] Checking clock tree convergence done.
[04/25 12:39:47     31s] <CMD> get_ccopt_property auto_design_state_for_ilms
[04/25 12:39:53     32s] <CMD> ccopt_design -cts
[04/25 12:39:53     32s] #% Begin ccopt_design (date=04/25 12:39:53, mem=1827.6M)
[04/25 12:39:53     32s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:32.0/0:07:23.7 (0.1), mem = 2066.8M
[04/25 12:39:53     32s] Runtime...
[04/25 12:39:53     32s] **INFO: User's settings:
[04/25 12:39:53     32s] setNanoRouteMode -droutePostRouteSpreadWire         1
[04/25 12:39:53     32s] setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
[04/25 12:39:53     32s] setNanoRouteMode -extractThirdPartyCompatible       false
[04/25 12:39:53     32s] setNanoRouteMode -timingEngine                      {}
[04/25 12:39:53     32s] setExtractRCMode -engine                            preRoute
[04/25 12:39:53     32s] setDelayCalMode -engine                             aae
[04/25 12:39:53     32s] setDelayCalMode -ignoreNetLoad                      false
[04/25 12:39:53     32s] setPlaceMode -place_design_floorplan_mode           false
[04/25 12:39:53     32s] setPlaceMode -place_detail_check_route              false
[04/25 12:39:53     32s] setPlaceMode -place_detail_preserve_routing         true
[04/25 12:39:53     32s] setPlaceMode -place_detail_remove_affected_routing  false
[04/25 12:39:53     32s] setPlaceMode -place_detail_swap_eeq_cells           false
[04/25 12:39:53     32s] setPlaceMode -place_global_clock_gate_aware         true
[04/25 12:39:53     32s] setPlaceMode -place_global_cong_effort              auto
[04/25 12:39:53     32s] setPlaceMode -place_global_ignore_scan              true
[04/25 12:39:53     32s] setPlaceMode -place_global_ignore_spare             false
[04/25 12:39:53     32s] setPlaceMode -place_global_module_aware_spare       false
[04/25 12:39:53     32s] setPlaceMode -place_global_place_io_pins            true
[04/25 12:39:53     32s] setPlaceMode -place_global_reorder_scan             true
[04/25 12:39:53     32s] setPlaceMode -powerDriven                           false
[04/25 12:39:53     32s] setPlaceMode -timingDriven                          true
[04/25 12:39:53     32s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[04/25 12:39:53     32s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/25 12:39:53     32s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/25 12:39:53     32s] Set place::cacheFPlanSiteMark to 1
[04/25 12:39:53     32s] CCOpt::Phase::Initialization...
[04/25 12:39:53     32s] Check Prerequisites...
[04/25 12:39:53     32s] Leaving CCOpt scope - CheckPlace...
[04/25 12:39:53     32s] OPERPROF: Starting checkPlace at level 1, MEM:2066.8M, EPOCH TIME: 1745564993.676946
[04/25 12:39:53     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:53     32s] z: 2, totalTracks: 1
[04/25 12:39:53     32s] z: 4, totalTracks: 1
[04/25 12:39:53     32s] z: 6, totalTracks: 1
[04/25 12:39:53     32s] z: 8, totalTracks: 1
[04/25 12:39:53     32s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:53     32s] All LLGs are deleted
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.678811
[04/25 12:39:53     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.678964
[04/25 12:39:53     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.679016
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2066.8M, EPOCH TIME: 1745564993.679661
[04/25 12:39:53     32s] Max number of tech site patterns supported in site array is 256.
[04/25 12:39:53     32s] Core basic site is CoreSite
[04/25 12:39:53     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2066.8M, EPOCH TIME: 1745564993.679767
[04/25 12:39:53     32s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 12:39:53     32s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 12:39:53     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.680024
[04/25 12:39:53     32s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 12:39:53     32s] SiteArray: use 311,296 bytes
[04/25 12:39:53     32s] SiteArray: current memory after site array memory allocation 2066.8M
[04/25 12:39:53     32s] SiteArray: FP blocked sites are writable
[04/25 12:39:53     32s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 12:39:53     32s] Atter site array init, number of instance map data is 0.
[04/25 12:39:53     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2066.8M, EPOCH TIME: 1745564993.680855
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:53     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:2066.8M, EPOCH TIME: 1745564993.680993
[04/25 12:39:53     32s] Begin checking placement ... (start mem=2066.8M, init mem=2066.8M)
[04/25 12:39:53     32s] Begin checking exclusive groups violation ...
[04/25 12:39:53     32s] There are 0 groups to check, max #box is 0, total #box is 0
[04/25 12:39:53     32s] Finished checking exclusive groups violations. Found 0 Vio.
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Running CheckPlace using 1 thread in normal mode...
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] ...checkPlace normal is done!
[04/25 12:39:53     32s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.690962
[04/25 12:39:53     32s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2066.8M, EPOCH TIME: 1745564993.691566
[04/25 12:39:53     32s] *info: Placed = 2698           (Fixed = 405)
[04/25 12:39:53     32s] *info: Unplaced = 0           
[04/25 12:39:53     32s] Placement Density:60.01%(11388/18976)
[04/25 12:39:53     32s] Placement Density (including fixed std cells):61.15%(11942/19530)
[04/25 12:39:53     32s] All LLGs are deleted
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.691906
[04/25 12:39:53     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.692071
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2066.8M)
[04/25 12:39:53     32s] OPERPROF: Finished checkPlace at level 1, CPU:0.016, REAL:0.016, MEM:2066.8M, EPOCH TIME: 1745564993.692587
[04/25 12:39:53     32s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] Innovus will update I/O latencies
[04/25 12:39:53     32s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] Info: 1 threads available for lower-level modules during optimization.
[04/25 12:39:53     32s] Executing ccopt post-processing.
[04/25 12:39:53     32s] Synthesizing clock trees with CCOpt...
[04/25 12:39:53     32s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:32.1/0:07:23.7 (0.1), mem = 2066.8M
[04/25 12:39:53     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 12:39:53     32s] CCOpt::Phase::PreparingToBalance...
[04/25 12:39:53     32s] Leaving CCOpt scope - Initializing power interface...
[04/25 12:39:53     32s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Positive (advancing) pin insertion delays
[04/25 12:39:53     32s] =========================================
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Found 0 advancing pin insertion delay (0.000% of 34 clock tree sinks)
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Negative (delaying) pin insertion delays
[04/25 12:39:53     32s] ========================================
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Found 0 delaying pin insertion delay (0.000% of 34 clock tree sinks)
[04/25 12:39:53     32s] Notify start of optimization...
[04/25 12:39:53     32s] Notify start of optimization done.
[04/25 12:39:53     32s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/25 12:39:53     32s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2066.8M, EPOCH TIME: 1745564993.694907
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] All LLGs are deleted
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.694936
[04/25 12:39:53     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.694948
[04/25 12:39:53     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.695027
[04/25 12:39:53     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.1 mem=2066.8M
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Trim Metal Layers:
[04/25 12:39:53     32s] LayerId::1 widthSet size::5
[04/25 12:39:53     32s] LayerId::2 widthSet size::5
[04/25 12:39:53     32s] LayerId::3 widthSet size::5
[04/25 12:39:53     32s] LayerId::4 widthSet size::5
[04/25 12:39:53     32s] LayerId::5 widthSet size::5
[04/25 12:39:53     32s] LayerId::6 widthSet size::5
[04/25 12:39:53     32s] LayerId::7 widthSet size::6
[04/25 12:39:53     32s] LayerId::8 widthSet size::6
[04/25 12:39:53     32s] LayerId::9 widthSet size::6
[04/25 12:39:53     32s] LayerId::10 widthSet size::4
[04/25 12:39:53     32s] LayerId::11 widthSet size::3
[04/25 12:39:53     32s] Updating RC grid for preRoute extraction ...
[04/25 12:39:53     32s] eee: pegSigSF::1.070000
[04/25 12:39:53     32s] Initializing multi-corner capacitance tables ... 
[04/25 12:39:53     32s] Initializing multi-corner resistance tables ...
[04/25 12:39:53     32s] Creating RPSQ from WeeR and WRes ...
[04/25 12:39:53     32s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 12:39:53     32s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:39:53     32s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:39:53     32s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:39:53     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.759000 newSi=0.000000 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:39:53     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.1 mem=2066.8M
[04/25 12:39:53     32s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] (I)      ==================== Layers =====================
[04/25 12:39:53     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:53     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:39:53     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:53     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:53     32s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:39:53     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:39:53     32s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:39:53     32s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:39:53     32s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:39:53     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:53     32s] (I)      Started Import and model ( Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:53     32s] (I)      == Non-default Options ==
[04/25 12:39:53     32s] (I)      Maximum routing layer                              : 11
[04/25 12:39:53     32s] (I)      Number of threads                                  : 1
[04/25 12:39:53     32s] (I)      Method to set GCell size                           : row
[04/25 12:39:53     32s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:39:53     32s] (I)      Use row-based GCell size
[04/25 12:39:53     32s] (I)      Use row-based GCell align
[04/25 12:39:53     32s] (I)      layer 0 area = 80000
[04/25 12:39:53     32s] (I)      layer 1 area = 80000
[04/25 12:39:53     32s] (I)      layer 2 area = 80000
[04/25 12:39:53     32s] (I)      layer 3 area = 80000
[04/25 12:39:53     32s] (I)      layer 4 area = 80000
[04/25 12:39:53     32s] (I)      layer 5 area = 80000
[04/25 12:39:53     32s] (I)      layer 6 area = 80000
[04/25 12:39:53     32s] (I)      layer 7 area = 80000
[04/25 12:39:53     32s] (I)      layer 8 area = 80000
[04/25 12:39:53     32s] (I)      layer 9 area = 400000
[04/25 12:39:53     32s] (I)      layer 10 area = 400000
[04/25 12:39:53     32s] (I)      GCell unit size   : 3420
[04/25 12:39:53     32s] (I)      GCell multiplier  : 1
[04/25 12:39:53     32s] (I)      GCell row height  : 3420
[04/25 12:39:53     32s] (I)      Actual row height : 3420
[04/25 12:39:53     32s] (I)      GCell align ref   : 12000 12160
[04/25 12:39:53     32s] [NR-eGR] Track table information for default rule: 
[04/25 12:39:53     32s] [NR-eGR] M1 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M2 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M3 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M4 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M5 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M6 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M7 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M8 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M9 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M10 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] M11 has single uniform track structure
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 1
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 2
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 3
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 4
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 5
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 6
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 7
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 8
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 9
[04/25 12:39:53     32s] [NR-eGR] No double-cut via on layer 10
[04/25 12:39:53     32s] (I)      =============== Default via ===============
[04/25 12:39:53     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:53     32s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:39:53     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:53     32s] (I)      |  1 |                  |                 |
[04/25 12:39:53     32s] (I)      |  2 |                  |                 |
[04/25 12:39:53     32s] (I)      |  3 |                  |                 |
[04/25 12:39:53     32s] (I)      |  4 |                  |                 |
[04/25 12:39:53     32s] (I)      |  5 |                  |                 |
[04/25 12:39:53     32s] (I)      |  6 |                  |                 |
[04/25 12:39:53     32s] (I)      |  7 |                  |                 |
[04/25 12:39:53     32s] (I)      |  8 |                  |                 |
[04/25 12:39:53     32s] (I)      |  9 |                  |                 |
[04/25 12:39:53     32s] (I)      | 10 |                  |                 |
[04/25 12:39:53     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:53     32s] [NR-eGR] Read 3148 PG shapes
[04/25 12:39:53     32s] [NR-eGR] Read 0 clock shapes
[04/25 12:39:53     32s] [NR-eGR] Read 0 other shapes
[04/25 12:39:53     32s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:39:53     32s] [NR-eGR] #Instance Blockages : 0
[04/25 12:39:53     32s] [NR-eGR] #PG Blockages       : 3148
[04/25 12:39:53     32s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:39:53     32s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:39:53     32s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:39:53     32s] [NR-eGR] #Other Blockages    : 0
[04/25 12:39:53     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:39:53     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:39:53     32s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 12:39:53     32s] (I)      early_global_route_priority property id does not exist.
[04/25 12:39:53     32s] (I)      Read Num Blocks=3148  Num Prerouted Wires=0  Num CS=0
[04/25 12:39:53     32s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 9 (V) : #blockages 344 : #preroutes 0
[04/25 12:39:53     32s] (I)      Layer 10 (H) : #blockages 180 : #preroutes 0
[04/25 12:39:53     32s] (I)      Number of ignored nets                =      0
[04/25 12:39:53     32s] (I)      Number of connected nets              =      0
[04/25 12:39:53     32s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:39:53     32s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:39:53     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:39:53     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:39:53     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:39:53     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:39:53     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:39:53     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:39:53     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:39:53     32s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/25 12:39:53     32s] (I)      Ndr track 0 does not exist
[04/25 12:39:53     32s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:39:53     32s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:39:53     32s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:39:53     32s] (I)      Site width          :   400  (dbu)
[04/25 12:39:53     32s] (I)      Row height          :  3420  (dbu)
[04/25 12:39:53     32s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:39:53     32s] (I)      GCell width         :  3420  (dbu)
[04/25 12:39:53     32s] (I)      GCell height        :  3420  (dbu)
[04/25 12:39:53     32s] (I)      Grid                :    89    88    11
[04/25 12:39:53     32s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:39:53     32s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:39:53     32s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:39:53     32s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:39:53     32s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:39:53     32s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:39:53     32s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:39:53     32s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:39:53     32s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:39:53     32s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:39:53     32s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:39:53     32s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:39:53     32s] (I)      --------------------------------------------------------
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] [NR-eGR] ============ Routing rule table ============
[04/25 12:39:53     32s] [NR-eGR] Rule id: 0  Nets: 2425
[04/25 12:39:53     32s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 12:39:53     32s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 12:39:53     32s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 12:39:53     32s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:39:53     32s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:39:53     32s] [NR-eGR] ========================================
[04/25 12:39:53     32s] [NR-eGR] 
[04/25 12:39:53     32s] (I)      =============== Blocked Tracks ===============
[04/25 12:39:53     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:53     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:39:53     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:53     32s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 12:39:53     32s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 12:39:53     32s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:39:53     32s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 12:39:53     32s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:39:53     32s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 12:39:53     32s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:39:53     32s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 12:39:53     32s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:39:53     32s] (I)      |    10 |   26840 |     6621 |        24.67% |
[04/25 12:39:53     32s] (I)      |    11 |   26700 |     6650 |        24.91% |
[04/25 12:39:53     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:53     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] (I)      Reset routing kernel
[04/25 12:39:53     32s] (I)      Started Global Routing ( Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] (I)      totalPins=8627  totalGlobalPin=8612 (99.83%)
[04/25 12:39:53     32s] (I)      total 2D Cap : 539154 = (252443 H, 286711 V)
[04/25 12:39:53     32s] [NR-eGR] Layer group 1: route 2425 net(s) in layer range [2, 11]
[04/25 12:39:53     32s] (I)      
[04/25 12:39:53     32s] (I)      ============  Phase 1a Route ============
[04/25 12:39:53     32s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:53     32s] (I)      
[04/25 12:39:53     32s] (I)      ============  Phase 1b Route ============
[04/25 12:39:53     32s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:53     32s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:39:53     32s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 12:39:53     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 12:39:53     32s] (I)      
[04/25 12:39:53     32s] (I)      ============  Phase 1c Route ============
[04/25 12:39:53     32s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:53     32s] (I)      
[04/25 12:39:53     32s] (I)      ============  Phase 1d Route ============
[04/25 12:39:53     32s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:53     32s] (I)      
[04/25 12:39:53     32s] (I)      ============  Phase 1e Route ============
[04/25 12:39:53     32s] (I)      Usage: 29818 = (14408 H, 15410 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:53     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:39:53     32s] (I)      
[04/25 12:39:53     32s] (I)      ============  Phase 1l Route ============
[04/25 12:39:53     32s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 12:39:53     32s] (I)      Layer  2:      65935     15872         0           0       66203    ( 0.00%) 
[04/25 12:39:53     32s] (I)      Layer  3:      65738     13875         0           0       66211    ( 0.00%) 
[04/25 12:39:53     32s] (I)      Layer  4:      65935      2219         0           0       66203    ( 0.00%) 
[04/25 12:39:53     32s] (I)      Layer  5:      65738       622         0           0       66211    ( 0.00%) 
[04/25 12:39:53     32s] (I)      Layer  6:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:39:53     32s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 12:39:53     32s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:39:53     32s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 12:39:53     32s] (I)      Layer 10:      19921         0         0        4077       22404    (15.39%) 
[04/25 12:39:53     32s] (I)      Layer 11:      19791         0         0        2640       23844    ( 9.97%) 
[04/25 12:39:53     32s] (I)      Total:        533505     32588         0        6716      542794    ( 1.22%) 
[04/25 12:39:53     32s] (I)      
[04/25 12:39:53     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:39:53     32s] [NR-eGR]                        OverCon            
[04/25 12:39:53     32s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:39:53     32s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:39:53     32s] [NR-eGR] ----------------------------------------------
[04/25 12:39:53     32s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR] ----------------------------------------------
[04/25 12:39:53     32s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:39:53     32s] [NR-eGR] 
[04/25 12:39:53     32s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] (I)      total 2D Cap : 539629 = (252590 H, 287039 V)
[04/25 12:39:53     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:39:53     32s] (I)      ============= Track Assignment ============
[04/25 12:39:53     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:39:53     32s] (I)      Run Multi-thread track assignment
[04/25 12:39:53     32s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] (I)      Started Export ( Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] [NR-eGR]              Length (um)   Vias 
[04/25 12:39:53     32s] [NR-eGR] --------------------------------
[04/25 12:39:53     32s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 12:39:53     32s] [NR-eGR]  M2   (2V)         23934  13681 
[04/25 12:39:53     32s] [NR-eGR]  M3   (3H)         23995    479 
[04/25 12:39:53     32s] [NR-eGR]  M4   (4V)          3774    112 
[04/25 12:39:53     32s] [NR-eGR]  M5   (5H)          1083      6 
[04/25 12:39:53     32s] [NR-eGR]  M6   (6V)             1      0 
[04/25 12:39:53     32s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:39:53     32s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:39:53     32s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:39:53     32s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:39:53     32s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:39:53     32s] [NR-eGR] --------------------------------
[04/25 12:39:53     32s] [NR-eGR]       Total        52787  22866 
[04/25 12:39:53     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:53     32s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:39:53     32s] [NR-eGR] Total length: 52787um, number of vias: 22866
[04/25 12:39:53     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:53     32s] [NR-eGR] Total eGR-routed clock nets wire length: 216um, number of vias: 96
[04/25 12:39:53     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:53     32s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2066.76 MB )
[04/25 12:39:53     32s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:39:53     32s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:39:53     32s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:39:53     32s] (I)       Early Global Route kernel              100.00%  119.31 sec  119.37 sec  0.05 sec  0.05 sec 
[04/25 12:39:53     32s] (I)       +-Import and model                      15.83%  119.32 sec  119.32 sec  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)       | +-Create place DB                      5.12%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Import place data                  5.08%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Read instances and placement     1.88%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Read nets                        3.09%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Create route DB                      8.13%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Import route data (1T)             7.89%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.05%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | | +-Read routing blockages         0.00%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | | +-Read instance blockages        0.38%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | | +-Read PG blockages              0.30%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | | +-Read clock blockages           0.01%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | | +-Read other blockages           0.01%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | | +-Read halo blockages            0.03%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | | +-Read boundary cut boxes        0.00%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Read blackboxes                  0.01%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Read prerouted                   0.09%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Read unlegalized nets            0.13%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Read nets                        0.69%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Set up via pillars               0.01%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Initialize 3D grid graph         0.09%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Model blockage capacity          3.49%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | | +-Initialize 3D capacity         3.22%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Read aux data                        0.00%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Others data preparation              0.13%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Create route kernel                  2.10%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       +-Global Routing                        33.94%  119.32 sec  119.34 sec  0.02 sec  0.02 sec 
[04/25 12:39:53     32s] (I)       | +-Initialization                       0.42%  119.32 sec  119.32 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Net group 1                         30.92%  119.32 sec  119.34 sec  0.02 sec  0.02 sec 
[04/25 12:39:53     32s] (I)       | | +-Generate topology                  2.96%  119.32 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Phase 1a                           6.06%  119.33 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Pattern routing (1T)             5.34%  119.33 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Add via demand to 2D             0.56%  119.33 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Phase 1b                           0.06%  119.33 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Phase 1c                           0.01%  119.33 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Phase 1d                           0.01%  119.33 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Phase 1e                           0.09%  119.33 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | | +-Route legalization               0.00%  119.33 sec  119.33 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Phase 1l                          20.67%  119.33 sec  119.34 sec  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)       | | | +-Layer assignment (1T)           20.13%  119.33 sec  119.34 sec  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)       | +-Clean cong LA                        0.00%  119.34 sec  119.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       +-Export 3D cong map                     1.36%  119.34 sec  119.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Export 2D cong map                   0.14%  119.34 sec  119.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       +-Extract Global 3D Wires                0.60%  119.34 sec  119.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       +-Track Assignment (1T)                 27.44%  119.34 sec  119.36 sec  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)       | +-Initialization                       0.08%  119.34 sec  119.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Track Assignment Kernel             27.12%  119.34 sec  119.36 sec  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)       | +-Free Memory                          0.00%  119.36 sec  119.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       +-Export                                16.60%  119.36 sec  119.37 sec  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)       | +-Export DB wires                      9.48%  119.36 sec  119.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Export all nets                    7.40%  119.36 sec  119.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | | +-Set wire vias                      1.64%  119.36 sec  119.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Report wirelength                    3.59%  119.36 sec  119.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Update net boxes                     3.36%  119.36 sec  119.37 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       | +-Update timing                        0.00%  119.37 sec  119.37 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)       +-Postprocess design                     0.36%  119.37 sec  119.37 sec  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)      ===================== Summary by functions =====================
[04/25 12:39:53     32s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:39:53     32s] (I)      ----------------------------------------------------------------
[04/25 12:39:53     32s] (I)        0  Early Global Route kernel      100.00%  0.05 sec  0.05 sec 
[04/25 12:39:53     32s] (I)        1  Global Routing                  33.94%  0.02 sec  0.02 sec 
[04/25 12:39:53     32s] (I)        1  Track Assignment (1T)           27.44%  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)        1  Export                          16.60%  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)        1  Import and model                15.83%  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)        1  Export 3D cong map               1.36%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        1  Extract Global 3D Wires          0.60%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        1  Postprocess design               0.36%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Net group 1                     30.92%  0.02 sec  0.02 sec 
[04/25 12:39:53     32s] (I)        2  Track Assignment Kernel         27.12%  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)        2  Export DB wires                  9.48%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Create route DB                  8.13%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Create place DB                  5.12%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Report wirelength                3.59%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Update net boxes                 3.36%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Create route kernel              2.10%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Initialization                   0.49%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Export 2D cong map               0.14%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Phase 1l                        20.67%  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)        3  Import route data (1T)           7.89%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Export all nets                  7.40%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Phase 1a                         6.06%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Import place data                5.08%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Generate topology                2.96%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Set wire vias                    1.64%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Layer assignment (1T)           20.13%  0.01 sec  0.01 sec 
[04/25 12:39:53     32s] (I)        4  Pattern routing (1T)             5.34%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Read nets                        3.79%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Model blockage capacity          3.49%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Read instances and placement     1.88%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Read blockages ( Layer 2-11 )    1.05%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Add via demand to 2D             0.56%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Read unlegalized nets            0.13%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Read prerouted                   0.09%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Initialize 3D grid graph         0.09%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        5  Initialize 3D capacity           3.22%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        5  Read instance blockages          0.38%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        5  Read PG blockages                0.30%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:39:53     32s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:53     32s] Legalization setup...
[04/25 12:39:53     32s] Using cell based legalization.
[04/25 12:39:53     32s] Initializing placement interface...
[04/25 12:39:53     32s]   Use check_library -place or consult logv if problems occur.
[04/25 12:39:53     32s]   Leaving CCOpt scope - Initializing placement interface...
[04/25 12:39:53     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.8M, EPOCH TIME: 1745564993.776097
[04/25 12:39:53     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:53     32s] z: 2, totalTracks: 1
[04/25 12:39:53     32s] z: 4, totalTracks: 1
[04/25 12:39:53     32s] z: 6, totalTracks: 1
[04/25 12:39:53     32s] z: 8, totalTracks: 1
[04/25 12:39:53     32s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:53     32s] All LLGs are deleted
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.778074
[04/25 12:39:53     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.778227
[04/25 12:39:53     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.778475
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2066.8M, EPOCH TIME: 1745564993.779103
[04/25 12:39:53     32s] Max number of tech site patterns supported in site array is 256.
[04/25 12:39:53     32s] Core basic site is CoreSite
[04/25 12:39:53     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:53     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2066.8M, EPOCH TIME: 1745564993.788200
[04/25 12:39:53     32s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 12:39:53     32s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 12:39:53     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.788448
[04/25 12:39:53     32s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 12:39:53     32s] SiteArray: use 311,296 bytes
[04/25 12:39:53     32s] SiteArray: current memory after site array memory allocation 2066.8M
[04/25 12:39:53     32s] SiteArray: FP blocked sites are writable
[04/25 12:39:53     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:39:53     32s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2066.8M, EPOCH TIME: 1745564993.788997
[04/25 12:39:53     32s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.789104
[04/25 12:39:53     32s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 12:39:53     32s] Atter site array init, number of instance map data is 0.
[04/25 12:39:53     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2066.8M, EPOCH TIME: 1745564993.789805
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:53     32s] OPERPROF:     Starting CMU at level 3, MEM:2066.8M, EPOCH TIME: 1745564993.790208
[04/25 12:39:53     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.790558
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:53     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2066.8M, EPOCH TIME: 1745564993.790688
[04/25 12:39:53     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.790698
[04/25 12:39:53     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.790709
[04/25 12:39:53     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2066.8MB).
[04/25 12:39:53     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2066.8M, EPOCH TIME: 1745564993.791130
[04/25 12:39:53     32s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] Initializing placement interface done.
[04/25 12:39:53     32s] Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:39:53     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2066.8M, EPOCH TIME: 1745564993.791193
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2066.8M, EPOCH TIME: 1745564993.794044
[04/25 12:39:53     32s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] Leaving CCOpt scope - Initializing placement interface...
[04/25 12:39:53     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.8M, EPOCH TIME: 1745564993.798099
[04/25 12:39:53     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:53     32s] z: 2, totalTracks: 1
[04/25 12:39:53     32s] z: 4, totalTracks: 1
[04/25 12:39:53     32s] z: 6, totalTracks: 1
[04/25 12:39:53     32s] z: 8, totalTracks: 1
[04/25 12:39:53     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:53     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.799793
[04/25 12:39:53     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:53     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:53     32s] OPERPROF:     Starting CMU at level 3, MEM:2066.8M, EPOCH TIME: 1745564993.809871
[04/25 12:39:53     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.810167
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:53     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2066.8M, EPOCH TIME: 1745564993.810301
[04/25 12:39:53     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2066.8M, EPOCH TIME: 1745564993.810312
[04/25 12:39:53     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2066.8M, EPOCH TIME: 1745564993.810325
[04/25 12:39:53     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2066.8MB).
[04/25 12:39:53     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2066.8M, EPOCH TIME: 1745564993.810459
[04/25 12:39:53     32s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:53     32s] (I)      Load db... (mem=2066.8M)
[04/25 12:39:53     32s] (I)      Read data from FE... (mem=2066.8M)
[04/25 12:39:53     32s] (I)      Number of ignored instance 0
[04/25 12:39:53     32s] (I)      Number of inbound cells 0
[04/25 12:39:53     32s] (I)      Number of opened ILM blockages 0
[04/25 12:39:53     32s] (I)      Number of instances temporarily fixed by detailed placement 405
[04/25 12:39:53     32s] (I)      numMoveCells=2293, numMacros=0  numPads=72  numMultiRowHeightInsts=0
[04/25 12:39:53     32s] (I)      cell height: 3420, count: 2293
[04/25 12:39:53     32s] (I)      Read rows... (mem=2066.8M)
[04/25 12:39:53     32s] (I)      Done Read rows (cpu=0.000s, mem=2066.8M)
[04/25 12:39:53     32s] (I)      Done Read data from FE (cpu=0.001s, mem=2066.8M)
[04/25 12:39:53     32s] (I)      Done Load db (cpu=0.001s, mem=2066.8M)
[04/25 12:39:53     32s] (I)      Constructing placeable region... (mem=2066.8M)
[04/25 12:39:53     32s] (I)      Constructing bin map
[04/25 12:39:53     32s] (I)      Initialize bin information with width=34200 height=34200
[04/25 12:39:53     32s] (I)      Done constructing bin map
[04/25 12:39:53     32s] (I)      Compute region effective width... (mem=2066.8M)
[04/25 12:39:53     32s] (I)      Done Compute region effective width (cpu=0.000s, mem=2066.8M)
[04/25 12:39:53     32s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2066.8M)
[04/25 12:39:53     32s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] Validating CTS configuration...
[04/25 12:39:53     32s] Checking module port directions...
[04/25 12:39:53     32s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:53     32s] Non-default CCOpt properties:
[04/25 12:39:53     32s]   Public non-default CCOpt properties:
[04/25 12:39:53     32s]     buffer_cells is set for at least one object
[04/25 12:39:53     32s]     clock_gating_cells is set for at least one object
[04/25 12:39:53     32s]     inverter_cells is set for at least one object
[04/25 12:39:53     32s]     route_type is set for at least one object
[04/25 12:39:53     32s]     source_output_max_trans is set for at least one object
[04/25 12:39:53     32s]     target_max_trans_sdc is set for at least one object
[04/25 12:39:53     32s]   No private non-default CCOpt properties
[04/25 12:39:53     32s] Route type trimming info:
[04/25 12:39:53     32s]   No route type modifications were made.
[04/25 12:39:53     32s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF4X12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
[04/25 12:39:53     32s] 
[04/25 12:39:53     32s] Trim Metal Layers:
[04/25 12:39:53     32s] LayerId::1 widthSet size::5
[04/25 12:39:53     32s] LayerId::2 widthSet size::5
[04/25 12:39:53     32s] LayerId::3 widthSet size::5
[04/25 12:39:53     32s] LayerId::4 widthSet size::5
[04/25 12:39:53     32s] LayerId::5 widthSet size::5
[04/25 12:39:53     32s] LayerId::6 widthSet size::5
[04/25 12:39:53     32s] LayerId::7 widthSet size::6
[04/25 12:39:53     32s] LayerId::8 widthSet size::6
[04/25 12:39:53     32s] LayerId::9 widthSet size::6
[04/25 12:39:53     32s] LayerId::10 widthSet size::4
[04/25 12:39:53     32s] LayerId::11 widthSet size::3
[04/25 12:39:53     32s] Updating RC grid for preRoute extraction ...
[04/25 12:39:53     32s] eee: pegSigSF::1.070000
[04/25 12:39:53     32s] Initializing multi-corner capacitance tables ... 
[04/25 12:39:53     32s] Initializing multi-corner resistance tables ...
[04/25 12:39:53     32s] Creating RPSQ from WeeR and WRes ...
[04/25 12:39:53     32s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 12:39:53     32s] eee: l::2 avDens::0.209256 usedTrk::1413.423013 availTrk::6754.500000 sigTrk::1413.423013
[04/25 12:39:53     32s] eee: l::3 avDens::0.209903 usedTrk::1417.787890 availTrk::6754.500000 sigTrk::1417.787890
[04/25 12:39:53     32s] eee: l::4 avDens::0.039793 usedTrk::221.150937 availTrk::5557.500000 sigTrk::221.150937
[04/25 12:39:53     32s] eee: l::5 avDens::0.020151 usedTrk::63.748245 availTrk::3163.500000 sigTrk::63.748245
[04/25 12:39:53     32s] eee: l::6 avDens::0.000410 usedTrk::0.070175 availTrk::171.000000 sigTrk::0.070175
[04/25 12:39:53     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:53     32s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:39:53     32s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:39:53     32s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:39:53     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.092031 aWlH=0.000000 lMod=0 pMax=0.808000 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:39:53     32s] End AAE Lib Interpolated Model. (MEM=2066.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 5.1e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 5.7e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 6.2e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 6.7e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 7.2e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 7.7e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 8.1e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 8.5e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 8.9e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 9.3e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 9.6e-05
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.0001
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000104
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000107
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000111
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000114
[04/25 12:39:53     32s] (I)      Initializing Steiner engine. 
[04/25 12:39:53     32s] (I)      ==================== Layers =====================
[04/25 12:39:53     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:53     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:39:53     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:53     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:39:53     32s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:39:53     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:53     32s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:39:53     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:39:53     32s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:39:53     32s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:39:53     32s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:39:53     32s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:39:53     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:53     32s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKINV8' specified in the inverter_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
Library trimming buffers in power domain auto-default and half-corner MIN:setup.late removed 7 of 16 cells
[04/25 12:39:53     32s] Original list had 16 cells:
[04/25 12:39:53     32s] CLKBUFX20 BUFX20 CLKBUFX16 BUFX16 CLKBUFX12 BUFX12 CLKBUFX8 BUFX8 CLKBUFX6 BUFX6 CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[04/25 12:39:53     32s] New trimmed list has 9 cells:
[04/25 12:39:53     32s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000134
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000143
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000149
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000153
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000158
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000162
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000166
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000171
[04/25 12:39:53     32s] Accumulated time to calculate placeable region: 0.000176
[04/25 12:39:54     32s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.342.
[04/25 12:39:54     32s] Type 'man IMPCCOPT-1041' for more detail.
[04/25 12:39:54     32s] Clock tree balancer configuration for clock_tree clk:
[04/25 12:39:54     32s] Non-default CCOpt properties:
[04/25 12:39:54     32s]   Public non-default CCOpt properties:
[04/25 12:39:54     32s]     route_type (leaf): clkroute (default: default)
[04/25 12:39:54     32s]     route_type (top): default_route_type_nonleaf (default: default)
[04/25 12:39:54     32s]     route_type (trunk): clkroute (default: default)
[04/25 12:39:54     32s]   No private non-default CCOpt properties
[04/25 12:39:54     32s] For power domain auto-default:
[04/25 12:39:54     32s]   Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[04/25 12:39:54     32s]   Inverters:   CLKINVX12 
[04/25 12:39:54     32s]   Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/25 12:39:54     32s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 19191.672um^2
[04/25 12:39:54     32s] Top Routing info:
[04/25 12:39:54     32s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/25 12:39:54     32s]   Unshielded; Mask Constraint: 0; Source: route_type.
[04/25 12:39:54     32s] Trunk/Leaf Routing info:
[04/25 12:39:54     32s]   Route-type name: clkroute; Top/bottom preferred layer name: M6/M5; 
[04/25 12:39:54     32s]   Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[04/25 12:39:54     32s] For timing_corner MIN:setup, late and power domain auto-default:
[04/25 12:39:54     32s]   Slew time target (leaf):    0.200ns
[04/25 12:39:54     32s]   Slew time target (trunk):   0.200ns
[04/25 12:39:54     32s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[04/25 12:39:54     32s]   Buffer unit delay: 0.046ns
[04/25 12:39:54     32s]   Buffer max distance: 619.221um
[04/25 12:39:54     32s] Fastest wire driving cells and distances:
[04/25 12:39:54     32s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=454.026um, saturatedSlew=0.101ns, speed=5310.245um per ns, cellArea=18.078um^2 per 1000um}
[04/25 12:39:54     32s]   Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=269.204um, saturatedSlew=0.068ns, speed=5969.057um per ns, cellArea=15.245um^2 per 1000um}
[04/25 12:39:54     32s]   Clock gate: {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=627.773um, saturatedSlew=0.174ns, speed=3298.860um per ns, cellArea=20.702um^2 per 1000um}
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Logic Sizing Table:
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s] Cell    Instance count    Source    Eligible library cells
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s]   (empty table)
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Clock tree balancer configuration for skew_group clk/SDC:
[04/25 12:39:54     32s]   Sources:                     pin clk
[04/25 12:39:54     32s]   Total number of sinks:       34
[04/25 12:39:54     32s]   Delay constrained sinks:     34
[04/25 12:39:54     32s]   Constrains:                  default
[04/25 12:39:54     32s]   Non-leaf sinks:              0
[04/25 12:39:54     32s]   Ignore pins:                 0
[04/25 12:39:54     32s]  Timing corner MIN:setup.late:
[04/25 12:39:54     32s]   Skew target:                 0.046ns
[04/25 12:39:54     32s] Primary reporting skew groups are:
[04/25 12:39:54     32s] skew_group clk/SDC with 34 clock sinks
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Clock DAG stats initial state:
[04/25 12:39:54     32s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]   sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]   misc counts      : r=1, pp=0
[04/25 12:39:54     32s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s] Clock DAG hash initial state: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s] CTS services accumulated run-time stats initial state:
[04/25 12:39:54     32s]   delay calculator: calls=5176, total_wall_time=0.094s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]   steiner router: calls=5177, total_wall_time=0.011s, mean_wall_time=0.002ms
[04/25 12:39:54     32s] Route-type name: clkroute; Top/bottom preferred layer name: M6/M5; 
[04/25 12:39:54     32s] Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Layer information for route type clkroute:
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] --------------------------------------------------------------------------------
[04/25 12:39:54     32s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[04/25 12:39:54     32s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/25 12:39:54     32s]                                                                         to Layer
[04/25 12:39:54     32s] --------------------------------------------------------------------------------
[04/25 12:39:54     32s] M1       N            H          2.407         0.168         0.406         3
[04/25 12:39:54     32s] M2       N            V          2.340         0.199         0.466         3
[04/25 12:39:54     32s] M3       N            H          2.340         0.197         0.461         3
[04/25 12:39:54     32s] M4       N            V          2.340         0.197         0.461         3
[04/25 12:39:54     32s] M5       Y            H          2.340         0.197         0.461         3
[04/25 12:39:54     32s] M6       Y            V          2.340         0.179         0.418         3
[04/25 12:39:54     32s] M7       N            H          0.502         0.267         0.134         3
[04/25 12:39:54     32s] M8       N            V          0.502         0.257         0.129         3
[04/25 12:39:54     32s] M9       N            H          0.215         0.448         0.097         3
[04/25 12:39:54     32s] M10      N            V          0.159         0.343         0.054         5
[04/25 12:39:54     32s] M11      N            H          0.095         1.067         0.101         5
[04/25 12:39:54     32s] --------------------------------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/25 12:39:54     32s] Unshielded; Mask Constraint: 0; Source: route_type.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Layer information for route type default_route_type_nonleaf:
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] --------------------------------------------------------------------
[04/25 12:39:54     32s] Layer    Preferred    Route    Res.          Cap.          RC
[04/25 12:39:54     32s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/25 12:39:54     32s] --------------------------------------------------------------------
[04/25 12:39:54     32s] M1       N            H          3.995         0.158         0.633
[04/25 12:39:54     32s] M2       N            V          3.808         0.173         0.660
[04/25 12:39:54     32s] M3       Y            H          3.808         0.173         0.657
[04/25 12:39:54     32s] M4       Y            V          3.808         0.173         0.657
[04/25 12:39:54     32s] M5       N            H          3.808         0.173         0.657
[04/25 12:39:54     32s] M6       N            V          3.808         0.165         0.628
[04/25 12:39:54     32s] M7       N            H          1.080         0.376         0.406
[04/25 12:39:54     32s] M8       N            V          1.080         0.371         0.400
[04/25 12:39:54     32s] M9       N            H          0.291         0.401         0.117
[04/25 12:39:54     32s] M10      N            V          0.159         0.343         0.054
[04/25 12:39:54     32s] M11      N            H          0.095         1.067         0.101
[04/25 12:39:54     32s] --------------------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Via selection for estimated routes (rule default):
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s] Layer    Via Cell    Res.     Cap.    RC      Top of Stack
[04/25 12:39:54     32s] Range                (Ohm)    (fF)    (fs)    Only
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s]   (empty table)
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Via selection for estimated routes (rule 2w2s):
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s] Layer    Via Cell    Res.     Cap.    RC      Top of Stack
[04/25 12:39:54     32s] Range                (Ohm)    (fF)    (fs)    Only
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s]   (empty table)
[04/25 12:39:54     32s] ----------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] No ideal or dont_touch nets found in the clock tree
[04/25 12:39:54     32s] No dont_touch hnets found in the clock tree
[04/25 12:39:54     32s] No dont_touch hpins found in the clock network.
[04/25 12:39:54     32s] Checking for illegal sizes of clock logic instances...
[04/25 12:39:54     32s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Filtering reasons for cell type: buffer
[04/25 12:39:54     32s] =======================================
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] ---------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] Clock trees    Power domain    Reason              Library cells
[04/25 12:39:54     32s] ---------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] all            auto-default    Library trimming    { BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[04/25 12:39:54     32s] ---------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Filtering reasons for cell type: clock gate cell
[04/25 12:39:54     32s] ================================================
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] -------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] Clock trees    Power domain    Reason                    Library cells
[04/25 12:39:54     32s] -------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] all            auto-default    Has test enable signal    { TLATNTSCAX12 TLATNTSCAX16 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX3 TLATNTSCAX4
[04/25 12:39:54     32s]                                                            TLATNTSCAX6 TLATNTSCAX8 }
[04/25 12:39:54     32s] all            auto-default    Is a clockgate cell       { TLATNTSCAX12 TLATNTSCAX16 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX3 TLATNTSCAX4
[04/25 12:39:54     32s]                                                            TLATNTSCAX6 TLATNTSCAX8 }
[04/25 12:39:54     32s] -------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/25 12:39:54     32s] CCOpt configuration status: all checks passed.
[04/25 12:39:54     32s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/25 12:39:54     32s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/25 12:39:54     32s]   No exclusion drivers are needed.
[04/25 12:39:54     32s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/25 12:39:54     32s] Antenna diode management...
[04/25 12:39:54     32s]   Found 0 antenna diodes in the clock trees.
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s] Antenna diode management done.
[04/25 12:39:54     32s] Adding driver cells for primary IOs...
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------------------------
[04/25 12:39:54     32s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------------------------
[04/25 12:39:54     32s]     (empty table)
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------------------------
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s] Adding driver cells for primary IOs done.
[04/25 12:39:54     32s] Adding driver cell for primary IO roots...
[04/25 12:39:54     32s] Adding driver cell for primary IO roots done.
[04/25 12:39:54     32s] Maximizing clock DAG abstraction...
[04/25 12:39:54     32s]   Removing clock DAG drivers
[04/25 12:39:54     32s] Maximizing clock DAG abstraction done.
[04/25 12:39:54     32s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/25 12:39:54     32s] Synthesizing clock trees...
[04/25 12:39:54     32s]   Preparing To Balance...
[04/25 12:39:54     32s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:39:54     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2119.0M, EPOCH TIME: 1745564994.242356
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2119.0M, EPOCH TIME: 1745564994.245502
[04/25 12:39:54     32s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Leaving CCOpt scope - Initializing placement interface...
[04/25 12:39:54     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2109.5M, EPOCH TIME: 1745564994.245593
[04/25 12:39:54     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:54     32s] z: 2, totalTracks: 1
[04/25 12:39:54     32s] z: 4, totalTracks: 1
[04/25 12:39:54     32s] z: 6, totalTracks: 1
[04/25 12:39:54     32s] z: 8, totalTracks: 1
[04/25 12:39:54     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:54     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2109.5M, EPOCH TIME: 1745564994.247700
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] OPERPROF:     Starting CMU at level 3, MEM:2109.5M, EPOCH TIME: 1745564994.258047
[04/25 12:39:54     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1745564994.258358
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:54     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2109.5M, EPOCH TIME: 1745564994.258497
[04/25 12:39:54     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2109.5M, EPOCH TIME: 1745564994.258509
[04/25 12:39:54     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1745564994.258520
[04/25 12:39:54     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2109.5MB).
[04/25 12:39:54     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2109.5M, EPOCH TIME: 1745564994.258657
[04/25 12:39:54     32s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Merging duplicate siblings in DAG...
[04/25 12:39:54     32s]     Clock DAG stats before merging:
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG hash before merging: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before merging:
[04/25 12:39:54     32s]       delay calculator: calls=5176, total_wall_time=0.094s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5177, total_wall_time=0.011s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Resynthesising clock tree into netlist...
[04/25 12:39:54     32s]       Reset timing graph...
[04/25 12:39:54     32s] Ignoring AAE DB Resetting ...
[04/25 12:39:54     32s]       Reset timing graph done.
[04/25 12:39:54     32s]     Resynthesising clock tree into netlist done.
[04/25 12:39:54     32s]     Merging duplicate clock dag driver clones in DAG...
[04/25 12:39:54     32s]     Merging duplicate clock dag driver clones in DAG done.
[04/25 12:39:54     32s]     
[04/25 12:39:54     32s]     Disconnecting clock tree from netlist...
[04/25 12:39:54     32s]     Disconnecting clock tree from netlist done.
[04/25 12:39:54     32s]   Merging duplicate siblings in DAG done.
[04/25 12:39:54     32s]   Applying movement limits...
[04/25 12:39:54     32s]   Applying movement limits done.
[04/25 12:39:54     32s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   CCOpt::Phase::Construction...
[04/25 12:39:54     32s]   Stage::Clustering...
[04/25 12:39:54     32s]   Clustering...
[04/25 12:39:54     32s]     Clock DAG hash before 'Clustering': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Clustering':
[04/25 12:39:54     32s]       delay calculator: calls=5176, total_wall_time=0.094s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5177, total_wall_time=0.011s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Initialize for clustering...
[04/25 12:39:54     32s]     Clock DAG stats before clustering:
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG hash before clustering: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before clustering:
[04/25 12:39:54     32s]       delay calculator: calls=5176, total_wall_time=0.094s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5177, total_wall_time=0.011s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Computing max distances from locked parents...
[04/25 12:39:54     32s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/25 12:39:54     32s]     Computing max distances from locked parents done.
[04/25 12:39:54     32s]     Computing optimal clock node locations...
[04/25 12:39:54     32s]     : ...20% ...40% ...60% ...80% ...100% 
[04/25 12:39:54     32s]     Optimal path computation stats:
[04/25 12:39:54     32s]       Successful          : 0
[04/25 12:39:54     32s]       Unsuccessful        : 0
[04/25 12:39:54     32s]       Immovable           : 139663746531329
[04/25 12:39:54     32s]       lockedParentLocation: 0
[04/25 12:39:54     32s]       Region hash         : e4d0d11cb7a6f7ec
[04/25 12:39:54     32s]     Unsuccessful details:
[04/25 12:39:54     32s]     
[04/25 12:39:54     32s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s] End AAE Lib Interpolated Model. (MEM=2109.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:54     32s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Bottom-up phase...
[04/25 12:39:54     32s]     Clustering bottom-up starting from leaves...
[04/25 12:39:54     32s]       Clustering clock_tree clk...
[04/25 12:39:54     32s]       Clustering clock_tree clk done.
[04/25 12:39:54     32s]     Clustering bottom-up starting from leaves done.
[04/25 12:39:54     32s]     Rebuilding the clock tree after clustering...
[04/25 12:39:54     32s]     Rebuilding the clock tree after clustering done.
[04/25 12:39:54     32s]     Clock DAG stats after bottom-up phase:
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG hash after bottom-up phase: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after bottom-up phase:
[04/25 12:39:54     32s]       delay calculator: calls=5178, total_wall_time=0.094s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5179, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Legalizing clock trees...
[04/25 12:39:54     32s]     Resynthesising clock tree into netlist...
[04/25 12:39:54     32s]       Reset timing graph...
[04/25 12:39:54     32s] Ignoring AAE DB Resetting ...
[04/25 12:39:54     32s]       Reset timing graph done.
[04/25 12:39:54     32s]     Resynthesising clock tree into netlist done.
[04/25 12:39:54     32s]     Commiting net attributes....
[04/25 12:39:54     32s]     Commiting net attributes. done.
[04/25 12:39:54     32s]     Leaving CCOpt scope - ClockRefiner...
[04/25 12:39:54     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2090.5M, EPOCH TIME: 1745564994.263513
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2071.5M, EPOCH TIME: 1745564994.266401
[04/25 12:39:54     32s]     Assigned high priority to 34 instances.
[04/25 12:39:54     32s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/25 12:39:54     32s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/25 12:39:54     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2071.5M, EPOCH TIME: 1745564994.270824
[04/25 12:39:54     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2071.5M, EPOCH TIME: 1745564994.270860
[04/25 12:39:54     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:54     32s] z: 2, totalTracks: 1
[04/25 12:39:54     32s] z: 4, totalTracks: 1
[04/25 12:39:54     32s] z: 6, totalTracks: 1
[04/25 12:39:54     32s] z: 8, totalTracks: 1
[04/25 12:39:54     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:54     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2071.5M, EPOCH TIME: 1745564994.272780
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] OPERPROF:       Starting CMU at level 4, MEM:2071.5M, EPOCH TIME: 1745564994.282966
[04/25 12:39:54     32s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2071.5M, EPOCH TIME: 1745564994.283275
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:54     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2071.5M, EPOCH TIME: 1745564994.283423
[04/25 12:39:54     32s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2071.5M, EPOCH TIME: 1745564994.283433
[04/25 12:39:54     32s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2071.5M, EPOCH TIME: 1745564994.283444
[04/25 12:39:54     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2071.5MB).
[04/25 12:39:54     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2071.5M, EPOCH TIME: 1745564994.283590
[04/25 12:39:54     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2071.5M, EPOCH TIME: 1745564994.283599
[04/25 12:39:54     32s] TDRefine: refinePlace mode is spiral
[04/25 12:39:54     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37043.2
[04/25 12:39:54     32s] OPERPROF: Starting RefinePlace at level 1, MEM:2071.5M, EPOCH TIME: 1745564994.283620
[04/25 12:39:54     32s] *** Starting refinePlace (0:00:32.6 mem=2071.5M) ***
[04/25 12:39:54     32s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2071.5M, EPOCH TIME: 1745564994.285885
[04/25 12:39:54     32s] Starting refinePlace ...
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] One DDP V2 for no tweak run.
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2071.5M, EPOCH TIME: 1745564994.288736
[04/25 12:39:54     32s] DDP initSite1 nrRow 81 nrJob 81
[04/25 12:39:54     32s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2071.5M, EPOCH TIME: 1745564994.288763
[04/25 12:39:54     32s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2071.5M, EPOCH TIME: 1745564994.288793
[04/25 12:39:54     32s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2071.5M, EPOCH TIME: 1745564994.288802
[04/25 12:39:54     32s] DDP markSite nrRow 81 nrJob 81
[04/25 12:39:54     32s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2071.5M, EPOCH TIME: 1745564994.288867
[04/25 12:39:54     32s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2071.5M, EPOCH TIME: 1745564994.288876
[04/25 12:39:54     32s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 12:39:54     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2071.5MB) @(0:00:32.6 - 0:00:32.6).
[04/25 12:39:54     32s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     32s] wireLenOptFixPriorityInst 34 inst fixed
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 12:39:54     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 12:39:54     32s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:39:54     32s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:39:54     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2087.5MB) @(0:00:32.6 - 0:00:32.6).
[04/25 12:39:54     32s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2087.5MB
[04/25 12:39:54     32s] Statistics of distance of Instance movement in refine placement:
[04/25 12:39:54     32s]   maximum (X+Y) =         0.00 um
[04/25 12:39:54     32s]   mean    (X+Y) =         0.00 um
[04/25 12:39:54     32s] Summary Report:
[04/25 12:39:54     32s] Instances move: 0 (out of 2293 movable)
[04/25 12:39:54     32s] Instances flipped: 0
[04/25 12:39:54     32s] Mean displacement: 0.00 um
[04/25 12:39:54     32s] Max displacement: 0.00 um 
[04/25 12:39:54     32s] Total instances moved : 0
[04/25 12:39:54     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:2087.5M, EPOCH TIME: 1745564994.305827
[04/25 12:39:54     32s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:39:54     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2087.5MB
[04/25 12:39:54     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2087.5MB) @(0:00:32.6 - 0:00:32.6).
[04/25 12:39:54     32s] *** Finished refinePlace (0:00:32.6 mem=2087.5M) ***
[04/25 12:39:54     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37043.2
[04/25 12:39:54     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.023, REAL:0.023, MEM:2087.5M, EPOCH TIME: 1745564994.306170
[04/25 12:39:54     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2087.5M, EPOCH TIME: 1745564994.306182
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2087.5M, EPOCH TIME: 1745564994.309262
[04/25 12:39:54     32s]     ClockRefiner summary
[04/25 12:39:54     32s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:39:54     32s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 12:39:54     32s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:39:54     32s]     Revert refine place priority changes on 0 instances.
[04/25 12:39:54     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.5M, EPOCH TIME: 1745564994.313709
[04/25 12:39:54     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:54     32s] z: 2, totalTracks: 1
[04/25 12:39:54     32s] z: 4, totalTracks: 1
[04/25 12:39:54     32s] z: 6, totalTracks: 1
[04/25 12:39:54     32s] z: 8, totalTracks: 1
[04/25 12:39:54     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:54     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.5M, EPOCH TIME: 1745564994.315531
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] OPERPROF:     Starting CMU at level 3, MEM:2087.5M, EPOCH TIME: 1745564994.325935
[04/25 12:39:54     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2087.5M, EPOCH TIME: 1745564994.326227
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:54     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2087.5M, EPOCH TIME: 1745564994.326357
[04/25 12:39:54     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2087.5M, EPOCH TIME: 1745564994.326368
[04/25 12:39:54     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2087.5M, EPOCH TIME: 1745564994.326379
[04/25 12:39:54     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2087.5MB).
[04/25 12:39:54     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2087.5M, EPOCH TIME: 1745564994.326519
[04/25 12:39:54     32s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:54     32s]     Disconnecting clock tree from netlist...
[04/25 12:39:54     32s]     Disconnecting clock tree from netlist done.
[04/25 12:39:54     32s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:39:54     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2087.5M, EPOCH TIME: 1745564994.326702
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2087.5M, EPOCH TIME: 1745564994.329441
[04/25 12:39:54     32s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Leaving CCOpt scope - Initializing placement interface...
[04/25 12:39:54     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.5M, EPOCH TIME: 1745564994.329507
[04/25 12:39:54     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:54     32s] z: 2, totalTracks: 1
[04/25 12:39:54     32s] z: 4, totalTracks: 1
[04/25 12:39:54     32s] z: 6, totalTracks: 1
[04/25 12:39:54     32s] z: 8, totalTracks: 1
[04/25 12:39:54     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:54     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.5M, EPOCH TIME: 1745564994.331177
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] OPERPROF:     Starting CMU at level 3, MEM:2087.5M, EPOCH TIME: 1745564994.341237
[04/25 12:39:54     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2087.5M, EPOCH TIME: 1745564994.341537
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:54     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2087.5M, EPOCH TIME: 1745564994.341673
[04/25 12:39:54     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2087.5M, EPOCH TIME: 1745564994.341684
[04/25 12:39:54     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2087.5M, EPOCH TIME: 1745564994.341694
[04/25 12:39:54     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2087.5MB).
[04/25 12:39:54     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2087.5M, EPOCH TIME: 1745564994.341821
[04/25 12:39:54     32s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:39:54     32s] End AAE Lib Interpolated Model. (MEM=2087.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:54     32s]     Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     
[04/25 12:39:54     32s]     Clock tree legalization - Histogram:
[04/25 12:39:54     32s]     ====================================
[04/25 12:39:54     32s]     
[04/25 12:39:54     32s]     --------------------------------
[04/25 12:39:54     32s]     Movement (um)    Number of cells
[04/25 12:39:54     32s]     --------------------------------
[04/25 12:39:54     32s]       (empty table)
[04/25 12:39:54     32s]     --------------------------------
[04/25 12:39:54     32s]     
[04/25 12:39:54     32s]     
[04/25 12:39:54     32s]     Clock tree legalization - There are no Movements:
[04/25 12:39:54     32s]     =================================================
[04/25 12:39:54     32s]     
[04/25 12:39:54     32s]     ---------------------------------------------
[04/25 12:39:54     32s]     Movement (um)    Desired     Achieved    Node
[04/25 12:39:54     32s]                      location    location    
[04/25 12:39:54     32s]     ---------------------------------------------
[04/25 12:39:54     32s]       (empty table)
[04/25 12:39:54     32s]     ---------------------------------------------
[04/25 12:39:54     32s]     
[04/25 12:39:54     32s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:54     32s]     Clock DAG stats after 'Clustering':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.024pF, total=0.024pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Clustering': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Clustering': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Clustering':
[04/25 12:39:54     32s]       delay calculator: calls=5179, total_wall_time=0.094s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5180, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Clustering':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[9]34/CK
[04/25 12:39:54     32s]     Skew group summary after 'Clustering':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   Post-Clustering Statistics Report
[04/25 12:39:54     32s]   =================================
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   Fanout Statistics:
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------
[04/25 12:39:54     32s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/25 12:39:54     32s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------
[04/25 12:39:54     32s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[04/25 12:39:54     32s]   Leaf          1      34.000      34        34        0.000      {1 <= 34}
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   Clustering Failure Statistics:
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   --------------------------------
[04/25 12:39:54     32s]   Net Type    Clusters    Clusters
[04/25 12:39:54     32s]               Tried       Failed
[04/25 12:39:54     32s]   --------------------------------
[04/25 12:39:54     32s]     (empty table)
[04/25 12:39:54     32s]   --------------------------------
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   Clustering Partition Statistics:
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------------
[04/25 12:39:54     32s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[04/25 12:39:54     32s]               Fraction    Fraction    Count        Size    Size    Size    Size
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------------
[04/25 12:39:54     32s]     (empty table)
[04/25 12:39:54     32s]   ----------------------------------------------------------------------------------
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   
[04/25 12:39:54     32s]   Looking for fanout violations...
[04/25 12:39:54     32s]   Looking for fanout violations done.
[04/25 12:39:54     32s]   CongRepair After Initial Clustering...
[04/25 12:39:54     32s]   Reset timing graph...
[04/25 12:39:54     32s] Ignoring AAE DB Resetting ...
[04/25 12:39:54     32s]   Reset timing graph done.
[04/25 12:39:54     32s]   Leaving CCOpt scope - Early Global Route...
[04/25 12:39:54     32s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2125.6M, EPOCH TIME: 1745564994.346156
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:439).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] All LLGs are deleted
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2125.6M, EPOCH TIME: 1745564994.348459
[04/25 12:39:54     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2125.6M, EPOCH TIME: 1745564994.348584
[04/25 12:39:54     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2087.6M, EPOCH TIME: 1745564994.349106
[04/25 12:39:54     32s]   Clock implementation routing...
[04/25 12:39:54     32s] Net route status summary:
[04/25 12:39:54     32s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     32s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     32s]     Routing using eGR only...
[04/25 12:39:54     32s]       Early Global Route - eGR only step...
[04/25 12:39:54     32s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 12:39:54     32s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[04/25 12:39:54     32s] (ccopt eGR): Start to route 1 all nets
[04/25 12:39:54     32s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      ==================== Layers =====================
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:39:54     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:39:54     32s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:39:54     32s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:39:54     32s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      Started Import and model ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] (I)      == Non-default Options ==
[04/25 12:39:54     32s] (I)      Clean congestion better                            : true
[04/25 12:39:54     32s] (I)      Estimate vias on DPT layer                         : true
[04/25 12:39:54     32s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 12:39:54     32s] (I)      Layer constraints as soft constraints              : true
[04/25 12:39:54     32s] (I)      Soft top layer                                     : true
[04/25 12:39:54     32s] (I)      Skip prospective layer relax nets                  : true
[04/25 12:39:54     32s] (I)      Better NDR handling                                : true
[04/25 12:39:54     32s] (I)      Improved NDR modeling in LA                        : true
[04/25 12:39:54     32s] (I)      Routing cost fix for NDR handling                  : true
[04/25 12:39:54     32s] (I)      Block tracks for preroutes                         : true
[04/25 12:39:54     32s] (I)      Assign IRoute by net group key                     : true
[04/25 12:39:54     32s] (I)      Block unroutable channels                          : true
[04/25 12:39:54     32s] (I)      Block unroutable channels 3D                       : true
[04/25 12:39:54     32s] (I)      Bound layer relaxed segment wl                     : true
[04/25 12:39:54     32s] (I)      Blocked pin reach length threshold                 : 2
[04/25 12:39:54     32s] (I)      Check blockage within NDR space in TA              : true
[04/25 12:39:54     32s] (I)      Skip must join for term with via pillar            : true
[04/25 12:39:54     32s] (I)      Model find APA for IO pin                          : true
[04/25 12:39:54     32s] (I)      On pin location for off pin term                   : true
[04/25 12:39:54     32s] (I)      Handle EOL spacing                                 : true
[04/25 12:39:54     32s] (I)      Merge PG vias by gap                               : true
[04/25 12:39:54     32s] (I)      Maximum routing layer                              : 11
[04/25 12:39:54     32s] (I)      Route selected nets only                           : true
[04/25 12:39:54     32s] (I)      Refine MST                                         : true
[04/25 12:39:54     32s] (I)      Honor PRL                                          : true
[04/25 12:39:54     32s] (I)      Strong congestion aware                            : true
[04/25 12:39:54     32s] (I)      Improved initial location for IRoutes              : true
[04/25 12:39:54     32s] (I)      Multi panel TA                                     : true
[04/25 12:39:54     32s] (I)      Penalize wire overlap                              : true
[04/25 12:39:54     32s] (I)      Expand small instance blockage                     : true
[04/25 12:39:54     32s] (I)      Reduce via in TA                                   : true
[04/25 12:39:54     32s] (I)      SS-aware routing                                   : true
[04/25 12:39:54     32s] (I)      Improve tree edge sharing                          : true
[04/25 12:39:54     32s] (I)      Improve 2D via estimation                          : true
[04/25 12:39:54     32s] (I)      Refine Steiner tree                                : true
[04/25 12:39:54     32s] (I)      Build spine tree                                   : true
[04/25 12:39:54     32s] (I)      Model pass through capacity                        : true
[04/25 12:39:54     32s] (I)      Extend blockages by a half GCell                   : true
[04/25 12:39:54     32s] (I)      Consider pin shapes                                : true
[04/25 12:39:54     32s] (I)      Consider pin shapes for all nodes                  : true
[04/25 12:39:54     32s] (I)      Consider NR APA                                    : true
[04/25 12:39:54     32s] (I)      Consider IO pin shape                              : true
[04/25 12:39:54     32s] (I)      Fix pin connection bug                             : true
[04/25 12:39:54     32s] (I)      Consider layer RC for local wires                  : true
[04/25 12:39:54     32s] (I)      Route to clock mesh pin                            : true
[04/25 12:39:54     32s] (I)      LA-aware pin escape length                         : 2
[04/25 12:39:54     32s] (I)      Connect multiple ports                             : true
[04/25 12:39:54     32s] (I)      Split for must join                                : true
[04/25 12:39:54     32s] (I)      Number of threads                                  : 1
[04/25 12:39:54     32s] (I)      Routing effort level                               : 10000
[04/25 12:39:54     32s] (I)      Prefer layer length threshold                      : 8
[04/25 12:39:54     32s] (I)      Overflow penalty cost                              : 10
[04/25 12:39:54     32s] (I)      A-star cost                                        : 0.300000
[04/25 12:39:54     32s] (I)      Misalignment cost                                  : 10.000000
[04/25 12:39:54     32s] (I)      Threshold for short IRoute                         : 6
[04/25 12:39:54     32s] (I)      Via cost during post routing                       : 1.000000
[04/25 12:39:54     32s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 12:39:54     32s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 12:39:54     32s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 12:39:54     32s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 12:39:54     32s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 12:39:54     32s] (I)      PG-aware similar topology routing                  : true
[04/25 12:39:54     32s] (I)      Maze routing via cost fix                          : true
[04/25 12:39:54     32s] (I)      Apply PRL on PG terms                              : true
[04/25 12:39:54     32s] (I)      Apply PRL on obs objects                           : true
[04/25 12:39:54     32s] (I)      Handle range-type spacing rules                    : true
[04/25 12:39:54     32s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 12:39:54     32s] (I)      Parallel spacing query fix                         : true
[04/25 12:39:54     32s] (I)      Force source to root IR                            : true
[04/25 12:39:54     32s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 12:39:54     32s] (I)      Do not relax to DPT layer                          : true
[04/25 12:39:54     32s] (I)      No DPT in post routing                             : true
[04/25 12:39:54     32s] (I)      Modeling PG via merging fix                        : true
[04/25 12:39:54     32s] (I)      Shield aware TA                                    : true
[04/25 12:39:54     32s] (I)      Strong shield aware TA                             : true
[04/25 12:39:54     32s] (I)      Overflow calculation fix in LA                     : true
[04/25 12:39:54     32s] (I)      Post routing fix                                   : true
[04/25 12:39:54     32s] (I)      Strong post routing                                : true
[04/25 12:39:54     32s] (I)      Access via pillar from top                         : true
[04/25 12:39:54     32s] (I)      NDR via pillar fix                                 : true
[04/25 12:39:54     32s] (I)      Violation on path threshold                        : 1
[04/25 12:39:54     32s] (I)      Pass through capacity modeling                     : true
[04/25 12:39:54     32s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 12:39:54     32s] (I)      Select term pin box for io pin                     : true
[04/25 12:39:54     32s] (I)      Penalize NDR sharing                               : true
[04/25 12:39:54     32s] (I)      Enable special modeling                            : false
[04/25 12:39:54     32s] (I)      Keep fixed segments                                : true
[04/25 12:39:54     32s] (I)      Reorder net groups by key                          : true
[04/25 12:39:54     32s] (I)      Increase net scenic ratio                          : true
[04/25 12:39:54     32s] (I)      Method to set GCell size                           : row
[04/25 12:39:54     32s] (I)      Connect multiple ports and must join fix           : true
[04/25 12:39:54     32s] (I)      Avoid high resistance layers                       : true
[04/25 12:39:54     32s] (I)      Model find APA for IO pin fix                      : true
[04/25 12:39:54     32s] (I)      Avoid connecting non-metal layers                  : true
[04/25 12:39:54     32s] (I)      Use track pitch for NDR                            : true
[04/25 12:39:54     32s] (I)      Enable layer relax to lower layer                  : true
[04/25 12:39:54     32s] (I)      Enable layer relax to upper layer                  : true
[04/25 12:39:54     32s] (I)      Top layer relaxation fix                           : true
[04/25 12:39:54     32s] (I)      Handle non-default track width                     : false
[04/25 12:39:54     32s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:39:54     32s] (I)      Use row-based GCell size
[04/25 12:39:54     32s] (I)      Use row-based GCell align
[04/25 12:39:54     32s] (I)      layer 0 area = 80000
[04/25 12:39:54     32s] (I)      layer 1 area = 80000
[04/25 12:39:54     32s] (I)      layer 2 area = 80000
[04/25 12:39:54     32s] (I)      layer 3 area = 80000
[04/25 12:39:54     32s] (I)      layer 4 area = 80000
[04/25 12:39:54     32s] (I)      layer 5 area = 80000
[04/25 12:39:54     32s] (I)      layer 6 area = 80000
[04/25 12:39:54     32s] (I)      layer 7 area = 80000
[04/25 12:39:54     32s] (I)      layer 8 area = 80000
[04/25 12:39:54     32s] (I)      layer 9 area = 400000
[04/25 12:39:54     32s] (I)      layer 10 area = 400000
[04/25 12:39:54     32s] (I)      GCell unit size   : 3420
[04/25 12:39:54     32s] (I)      GCell multiplier  : 1
[04/25 12:39:54     32s] (I)      GCell row height  : 3420
[04/25 12:39:54     32s] (I)      Actual row height : 3420
[04/25 12:39:54     32s] (I)      GCell align ref   : 12000 12160
[04/25 12:39:54     32s] [NR-eGR] Track table information for default rule: 
[04/25 12:39:54     32s] [NR-eGR] M1 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M2 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M3 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M4 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M5 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M6 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M7 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M8 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M9 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M10 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M11 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 1
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 2
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 3
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 4
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 5
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 6
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 7
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 8
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 9
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 10
[04/25 12:39:54     32s] (I)      =============== Default via ===============
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] (I)      |  1 |                  |                 |
[04/25 12:39:54     32s] (I)      |  2 |                  |                 |
[04/25 12:39:54     32s] (I)      |  3 |                  |                 |
[04/25 12:39:54     32s] (I)      |  4 |                  |                 |
[04/25 12:39:54     32s] (I)      |  5 |                  |                 |
[04/25 12:39:54     32s] (I)      |  6 |                  |                 |
[04/25 12:39:54     32s] (I)      |  7 |                  |                 |
[04/25 12:39:54     32s] (I)      |  8 |                  |                 |
[04/25 12:39:54     32s] (I)      |  9 |                  |                 |
[04/25 12:39:54     32s] (I)      | 10 |                  |                 |
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] [NR-eGR] Read 8528 PG shapes
[04/25 12:39:54     32s] [NR-eGR] Read 0 clock shapes
[04/25 12:39:54     32s] [NR-eGR] Read 0 other shapes
[04/25 12:39:54     32s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:39:54     32s] [NR-eGR] #Instance Blockages : 0
[04/25 12:39:54     32s] [NR-eGR] #PG Blockages       : 8528
[04/25 12:39:54     32s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:39:54     32s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:39:54     32s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:39:54     32s] [NR-eGR] #Other Blockages    : 0
[04/25 12:39:54     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:39:54     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:39:54     32s] [NR-eGR] Read 2425 nets ( ignored 2424 )
[04/25 12:39:54     32s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 12:39:54     32s] (I)      early_global_route_priority property id does not exist.
[04/25 12:39:54     32s] (I)      Read Num Blocks=10250  Num Prerouted Wires=0  Num CS=0
[04/25 12:39:54     32s] (I)      Layer 1 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 2 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 3 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 4 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 5 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 6 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 7 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 8 (H) : #blockages 984 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 9 (V) : #blockages 3045 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 10 (H) : #blockages 3105 : #preroutes 0
[04/25 12:39:54     32s] (I)      Moved 1 terms for better access 
[04/25 12:39:54     32s] (I)      Number of ignored nets                =      0
[04/25 12:39:54     32s] (I)      Number of connected nets              =      0
[04/25 12:39:54     32s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:39:54     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:39:54     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:39:54     32s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:39:54     32s] (I)      Ndr track 0 does not exist
[04/25 12:39:54     32s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:39:54     32s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:39:54     32s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:39:54     32s] (I)      Site width          :   400  (dbu)
[04/25 12:39:54     32s] (I)      Row height          :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell width         :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell height        :  3420  (dbu)
[04/25 12:39:54     32s] (I)      Grid                :    89    88    11
[04/25 12:39:54     32s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:39:54     32s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:39:54     32s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:39:54     32s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:39:54     32s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:39:54     32s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:39:54     32s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:39:54     32s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:39:54     32s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:39:54     32s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:39:54     32s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:39:54     32s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:39:54     32s] (I)      --------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] [NR-eGR] ============ Routing rule table ============
[04/25 12:39:54     32s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:39:54     32s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:39:54     32s] (I)                    Layer     2     3     4     5     6     7     8    9    10    11 
[04/25 12:39:54     32s] (I)                    Pitch  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:39:54     32s] (I)             #Used tracks     3     3     3     3     3     3     3    1     1     1 
[04/25 12:39:54     32s] (I)       #Fully used tracks     3     3     3     3     3     3     3    1     1     1 
[04/25 12:39:54     32s] [NR-eGR] ========================================
[04/25 12:39:54     32s] [NR-eGR] 
[04/25 12:39:54     32s] (I)      =============== Blocked Tracks ===============
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 12:39:54     32s] (I)      |     2 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     32s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     4 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     32s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     6 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     32s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     8 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     32s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:39:54     32s] (I)      |    10 |   26840 |     7753 |        28.89% |
[04/25 12:39:54     32s] (I)      |    11 |   26700 |     7891 |        29.55% |
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      Reset routing kernel
[04/25 12:39:54     32s] (I)      Started Global Routing ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      totalPins=35  totalGlobalPin=35 (100.00%)
[04/25 12:39:54     32s] (I)      total 2D Cap : 132936 = (66354 H, 66582 V)
[04/25 12:39:54     32s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1a Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1b Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1c Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1d Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1e Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1f Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1g Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      #Nets         : 1
[04/25 12:39:54     32s] (I)      #Relaxed nets : 0
[04/25 12:39:54     32s] (I)      Wire length   : 122
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1h Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:39:54     32s] [NR-eGR]                        OverCon            
[04/25 12:39:54     32s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:39:54     32s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:39:54     32s] [NR-eGR] ----------------------------------------------
[04/25 12:39:54     32s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR] ----------------------------------------------
[04/25 12:39:54     32s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR] 
[04/25 12:39:54     32s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      total 2D Cap : 537855 = (251450 H, 286405 V)
[04/25 12:39:54     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:39:54     32s] (I)      ============= Track Assignment ============
[04/25 12:39:54     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:39:54     32s] (I)      Run Multi-thread track assignment
[04/25 12:39:54     32s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      Started Export ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] [NR-eGR]              Length (um)   Vias 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------
[04/25 12:39:54     32s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 12:39:54     32s] [NR-eGR]  M2   (2V)         23852  13659 
[04/25 12:39:54     32s] [NR-eGR]  M3   (3H)         23895    504 
[04/25 12:39:54     32s] [NR-eGR]  M4   (4V)          3783    138 
[04/25 12:39:54     32s] [NR-eGR]  M5   (5H)          1215     21 
[04/25 12:39:54     32s] [NR-eGR]  M6   (6V)            46      0 
[04/25 12:39:54     32s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:39:54     32s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------
[04/25 12:39:54     32s] [NR-eGR]       Total        52791  22910 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:39:54     32s] [NR-eGR] Total length: 52791um, number of vias: 22910
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total eGR-routed clock nets wire length: 220um, number of vias: 140
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Report for selected net(s) only.
[04/25 12:39:54     32s] [NR-eGR]              Length (um)  Vias 
[04/25 12:39:54     32s] [NR-eGR] -------------------------------
[04/25 12:39:54     32s] [NR-eGR]  M1   (1H)             0    34 
[04/25 12:39:54     32s] [NR-eGR]  M2   (2V)            26    38 
[04/25 12:39:54     32s] [NR-eGR]  M3   (3H)             8    27 
[04/25 12:39:54     32s] [NR-eGR]  M4   (4V)             9    26 
[04/25 12:39:54     32s] [NR-eGR]  M5   (5H)           133    15 
[04/25 12:39:54     32s] [NR-eGR]  M6   (6V)            44     0 
[04/25 12:39:54     32s] [NR-eGR]  M7   (7H)             0     0 
[04/25 12:39:54     32s] [NR-eGR]  M8   (8V)             0     0 
[04/25 12:39:54     32s] [NR-eGR]  M9   (9H)             0     0 
[04/25 12:39:54     32s] [NR-eGR]  M10  (10V)            0     0 
[04/25 12:39:54     32s] [NR-eGR]  M11  (11H)            0     0 
[04/25 12:39:54     32s] [NR-eGR] -------------------------------
[04/25 12:39:54     32s] [NR-eGR]       Total          220   140 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total half perimeter of net bounding box: 123um
[04/25 12:39:54     32s] [NR-eGR] Total length: 220um, number of vias: 140
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total routed clock nets wire length: 220um, number of vias: 140
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:39:54     32s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:39:54     32s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] (I)       Early Global Route kernel              100.00%  119.95 sec  119.98 sec  0.03 sec  0.02 sec 
[04/25 12:39:54     32s] (I)       +-Import and model                      29.91%  119.95 sec  119.96 sec  0.01 sec  0.01 sec 
[04/25 12:39:54     32s] (I)       | +-Create place DB                      8.40%  119.95 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Import place data                  8.32%  119.95 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read instances and placement     3.06%  119.95 sec  119.95 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read nets                        5.08%  119.95 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Create route DB                     17.14%  119.96 sec  119.96 sec  0.01 sec  0.01 sec 
[04/25 12:39:54     32s] (I)       | | +-Import route data (1T)            15.75%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read blockages ( Layer 2-11 )    2.45%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read routing blockages         0.00%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read instance blockages        0.61%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read PG blockages              1.21%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read clock blockages           0.02%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read other blockages           0.02%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read halo blockages            0.03%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read boundary cut boxes        0.00%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read blackboxes                  0.01%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read prerouted                   1.06%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read unlegalized nets            0.23%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read nets                        0.05%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Set up via pillars               0.01%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Initialize 3D grid graph         0.82%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Model blockage capacity          7.68%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Initialize 3D capacity         6.99%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Move terms for access (1T)       0.04%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Read aux data                        0.00%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Others data preparation              0.06%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Create route kernel                  3.74%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Global Routing                        41.84%  119.96 sec  119.97 sec  0.01 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Initialization                       0.06%  119.96 sec  119.96 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Net group 1                         39.42%  119.96 sec  119.97 sec  0.01 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Generate topology                 34.71%  119.96 sec  119.97 sec  0.01 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1a                           0.67%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Pattern routing (1T)             0.55%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1b                           0.09%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1c                           0.02%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1d                           0.02%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1e                           0.14%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Route legalization               0.00%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1f                           0.02%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1g                           0.34%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Post Routing                     0.25%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1h                           0.35%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Post Routing                     0.27%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Layer assignment (1T)              0.80%  119.97 sec  119.97 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Export 3D cong map                     2.20%  119.97 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Export 2D cong map                   0.24%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Extract Global 3D Wires                0.01%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Track Assignment (1T)                  4.55%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Initialization                       0.03%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Track Assignment Kernel              4.28%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Free Memory                          0.00%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Export                                14.88%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Export DB wires                      0.25%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Export all nets                    0.09%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Set wire vias                      0.02%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Report wirelength                    8.06%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Update net boxes                     6.23%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Update timing                        0.01%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Postprocess design                     1.05%  119.98 sec  119.98 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)      ===================== Summary by functions =====================
[04/25 12:39:54     32s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:39:54     32s] (I)      ----------------------------------------------------------------
[04/25 12:39:54     32s] (I)        0  Early Global Route kernel      100.00%  0.03 sec  0.02 sec 
[04/25 12:39:54     32s] (I)        1  Global Routing                  41.84%  0.01 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Import and model                29.91%  0.01 sec  0.01 sec 
[04/25 12:39:54     32s] (I)        1  Export                          14.88%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Track Assignment (1T)            4.55%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Export 3D cong map               2.20%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Postprocess design               1.05%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Net group 1                     39.42%  0.01 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Create route DB                 17.14%  0.01 sec  0.01 sec 
[04/25 12:39:54     32s] (I)        2  Create place DB                  8.40%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Report wirelength                8.06%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Update net boxes                 6.23%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Track Assignment Kernel          4.28%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Create route kernel              3.74%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Export DB wires                  0.25%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Export 2D cong map               0.24%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Initialization                   0.09%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Generate topology               34.71%  0.01 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Import route data (1T)          15.75%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Import place data                8.32%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Layer assignment (1T)            0.80%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1a                         0.67%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1h                         0.35%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1g                         0.34%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1e                         0.14%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Export all nets                  0.09%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1f                         0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Model blockage capacity          7.68%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read nets                        5.13%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read instances and placement     3.06%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read blockages ( Layer 2-11 )    2.45%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read prerouted                   1.06%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Initialize 3D grid graph         0.82%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Pattern routing (1T)             0.55%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Post Routing                     0.52%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read unlegalized nets            0.23%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Move terms for access (1T)       0.04%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Initialize 3D capacity           6.99%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read PG blockages                1.21%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read instance blockages          0.61%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Routing using eGR only done.
[04/25 12:39:54     32s] Net route status summary:
[04/25 12:39:54     32s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     32s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] CCOPT: Done with clock implementation routing.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]   Clock implementation routing done.
[04/25 12:39:54     32s]   Fixed 1 wires.
[04/25 12:39:54     32s]   CCOpt: Starting congestion repair using flow wrapper...
[04/25 12:39:54     32s]     Congestion Repair...
[04/25 12:39:54     32s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:32.7/0:07:24.4 (0.1), mem = 2087.6M
[04/25 12:39:54     32s] Info: Disable timing driven in postCTS congRepair.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Starting congRepair ...
[04/25 12:39:54     32s] User Input Parameters:
[04/25 12:39:54     32s] - Congestion Driven    : On
[04/25 12:39:54     32s] - Timing Driven        : Off
[04/25 12:39:54     32s] - Area-Violation Based : On
[04/25 12:39:54     32s] - Start Rollback Level : -5
[04/25 12:39:54     32s] - Legalized            : On
[04/25 12:39:54     32s] - Window Based         : Off
[04/25 12:39:54     32s] - eDen incr mode       : Off
[04/25 12:39:54     32s] - Small incr mode      : Off
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2087.6M, EPOCH TIME: 1745564994.400329
[04/25 12:39:54     32s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2087.6M, EPOCH TIME: 1745564994.401887
[04/25 12:39:54     32s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2087.6M, EPOCH TIME: 1745564994.401917
[04/25 12:39:54     32s] Starting Early Global Route congestion estimation: mem = 2087.6M
[04/25 12:39:54     32s] (I)      ==================== Layers =====================
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:39:54     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:39:54     32s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:39:54     32s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:39:54     32s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      Started Import and model ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] (I)      == Non-default Options ==
[04/25 12:39:54     32s] (I)      Maximum routing layer                              : 11
[04/25 12:39:54     32s] (I)      Number of threads                                  : 1
[04/25 12:39:54     32s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 12:39:54     32s] (I)      Method to set GCell size                           : row
[04/25 12:39:54     32s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:39:54     32s] (I)      Use row-based GCell size
[04/25 12:39:54     32s] (I)      Use row-based GCell align
[04/25 12:39:54     32s] (I)      layer 0 area = 80000
[04/25 12:39:54     32s] (I)      layer 1 area = 80000
[04/25 12:39:54     32s] (I)      layer 2 area = 80000
[04/25 12:39:54     32s] (I)      layer 3 area = 80000
[04/25 12:39:54     32s] (I)      layer 4 area = 80000
[04/25 12:39:54     32s] (I)      layer 5 area = 80000
[04/25 12:39:54     32s] (I)      layer 6 area = 80000
[04/25 12:39:54     32s] (I)      layer 7 area = 80000
[04/25 12:39:54     32s] (I)      layer 8 area = 80000
[04/25 12:39:54     32s] (I)      layer 9 area = 400000
[04/25 12:39:54     32s] (I)      layer 10 area = 400000
[04/25 12:39:54     32s] (I)      GCell unit size   : 3420
[04/25 12:39:54     32s] (I)      GCell multiplier  : 1
[04/25 12:39:54     32s] (I)      GCell row height  : 3420
[04/25 12:39:54     32s] (I)      Actual row height : 3420
[04/25 12:39:54     32s] (I)      GCell align ref   : 12000 12160
[04/25 12:39:54     32s] [NR-eGR] Track table information for default rule: 
[04/25 12:39:54     32s] [NR-eGR] M1 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M2 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M3 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M4 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M5 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M6 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M7 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M8 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M9 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M10 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M11 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 1
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 2
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 3
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 4
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 5
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 6
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 7
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 8
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 9
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 10
[04/25 12:39:54     32s] (I)      =============== Default via ===============
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] (I)      |  1 |                  |                 |
[04/25 12:39:54     32s] (I)      |  2 |                  |                 |
[04/25 12:39:54     32s] (I)      |  3 |                  |                 |
[04/25 12:39:54     32s] (I)      |  4 |                  |                 |
[04/25 12:39:54     32s] (I)      |  5 |                  |                 |
[04/25 12:39:54     32s] (I)      |  6 |                  |                 |
[04/25 12:39:54     32s] (I)      |  7 |                  |                 |
[04/25 12:39:54     32s] (I)      |  8 |                  |                 |
[04/25 12:39:54     32s] (I)      |  9 |                  |                 |
[04/25 12:39:54     32s] (I)      | 10 |                  |                 |
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] [NR-eGR] Read 3148 PG shapes
[04/25 12:39:54     32s] [NR-eGR] Read 0 clock shapes
[04/25 12:39:54     32s] [NR-eGR] Read 0 other shapes
[04/25 12:39:54     32s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:39:54     32s] [NR-eGR] #Instance Blockages : 0
[04/25 12:39:54     32s] [NR-eGR] #PG Blockages       : 3148
[04/25 12:39:54     32s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:39:54     32s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:39:54     32s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:39:54     32s] [NR-eGR] #Other Blockages    : 0
[04/25 12:39:54     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:39:54     32s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 61
[04/25 12:39:54     32s] [NR-eGR] Read 2425 nets ( ignored 1 )
[04/25 12:39:54     32s] (I)      early_global_route_priority property id does not exist.
[04/25 12:39:54     32s] (I)      Read Num Blocks=3148  Num Prerouted Wires=61  Num CS=0
[04/25 12:39:54     32s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 18
[04/25 12:39:54     32s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 8
[04/25 12:39:54     32s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 18
[04/25 12:39:54     32s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 13
[04/25 12:39:54     32s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 4
[04/25 12:39:54     32s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 9 (V) : #blockages 344 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 10 (H) : #blockages 180 : #preroutes 0
[04/25 12:39:54     32s] (I)      Number of ignored nets                =      1
[04/25 12:39:54     32s] (I)      Number of connected nets              =      0
[04/25 12:39:54     32s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:39:54     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:39:54     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Ndr track 0 does not exist
[04/25 12:39:54     32s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:39:54     32s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:39:54     32s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:39:54     32s] (I)      Site width          :   400  (dbu)
[04/25 12:39:54     32s] (I)      Row height          :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell width         :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell height        :  3420  (dbu)
[04/25 12:39:54     32s] (I)      Grid                :    89    88    11
[04/25 12:39:54     32s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:39:54     32s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:39:54     32s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:39:54     32s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:39:54     32s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:39:54     32s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:39:54     32s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:39:54     32s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:39:54     32s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:39:54     32s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:39:54     32s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:39:54     32s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:39:54     32s] (I)      --------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] [NR-eGR] ============ Routing rule table ============
[04/25 12:39:54     32s] [NR-eGR] Rule id: 0  Nets: 2424
[04/25 12:39:54     32s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 12:39:54     32s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 12:39:54     32s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 12:39:54     32s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:39:54     32s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:39:54     32s] [NR-eGR] ========================================
[04/25 12:39:54     32s] [NR-eGR] 
[04/25 12:39:54     32s] (I)      =============== Blocked Tracks ===============
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 12:39:54     32s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 12:39:54     32s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 12:39:54     32s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 12:39:54     32s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 12:39:54     32s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:39:54     32s] (I)      |    10 |   26840 |     6621 |        24.67% |
[04/25 12:39:54     32s] (I)      |    11 |   26700 |     6650 |        24.91% |
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      Reset routing kernel
[04/25 12:39:54     32s] (I)      Started Global Routing ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      totalPins=8592  totalGlobalPin=8577 (99.83%)
[04/25 12:39:54     32s] (I)      total 2D Cap : 539154 = (252443 H, 286711 V)
[04/25 12:39:54     32s] [NR-eGR] Layer group 1: route 2424 net(s) in layer range [2, 11]
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1a Route ============
[04/25 12:39:54     32s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.68% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1b Route ============
[04/25 12:39:54     32s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.68% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:39:54     32s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.078529e+04um
[04/25 12:39:54     32s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 12:39:54     32s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1c Route ============
[04/25 12:39:54     32s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.68% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1d Route ============
[04/25 12:39:54     32s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.68% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1e Route ============
[04/25 12:39:54     32s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.68% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:39:54     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.078529e+04um
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1l Route ============
[04/25 12:39:54     32s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 12:39:54     32s] (I)      Layer  2:      65935     15866         0           0       66203    ( 0.00%) 
[04/25 12:39:54     32s] (I)      Layer  3:      65738     13797         0           0       66211    ( 0.00%) 
[04/25 12:39:54     32s] (I)      Layer  4:      65935      2226         0           0       66203    ( 0.00%) 
[04/25 12:39:54     32s] (I)      Layer  5:      65738       892         0           0       66211    ( 0.00%) 
[04/25 12:39:54     32s] (I)      Layer  6:      65935        79         0           0       66203    ( 0.00%) 
[04/25 12:39:54     32s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 12:39:54     32s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:39:54     32s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 12:39:54     32s] (I)      Layer 10:      19921         0         0        4077       22404    (15.39%) 
[04/25 12:39:54     32s] (I)      Layer 11:      19791         0         0        2640       23844    ( 9.97%) 
[04/25 12:39:54     32s] (I)      Total:        533505     32860         0        6716      542794    ( 1.22%) 
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:39:54     32s] [NR-eGR]                        OverCon            
[04/25 12:39:54     32s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:39:54     32s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:39:54     32s] [NR-eGR] ----------------------------------------------
[04/25 12:39:54     32s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR] ----------------------------------------------
[04/25 12:39:54     32s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR] 
[04/25 12:39:54     32s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      total 2D Cap : 539629 = (252590 H, 287039 V)
[04/25 12:39:54     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:39:54     32s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2087.6M
[04/25 12:39:54     32s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.027, REAL:0.028, MEM:2087.6M, EPOCH TIME: 1745564994.429438
[04/25 12:39:54     32s] OPERPROF: Starting HotSpotCal at level 1, MEM:2087.6M, EPOCH TIME: 1745564994.429451
[04/25 12:39:54     32s] [hotspot] +------------+---------------+---------------+
[04/25 12:39:54     32s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 12:39:54     32s] [hotspot] +------------+---------------+---------------+
[04/25 12:39:54     32s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 12:39:54     32s] [hotspot] +------------+---------------+---------------+
[04/25 12:39:54     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 12:39:54     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 12:39:54     32s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2087.6M, EPOCH TIME: 1745564994.429727
[04/25 12:39:54     32s] Skipped repairing congestion.
[04/25 12:39:54     32s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2087.6M, EPOCH TIME: 1745564994.429747
[04/25 12:39:54     32s] Starting Early Global Route wiring: mem = 2087.6M
[04/25 12:39:54     32s] (I)      ============= Track Assignment ============
[04/25 12:39:54     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:39:54     32s] (I)      Run Multi-thread track assignment
[04/25 12:39:54     32s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] (I)      Started Export ( Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] [NR-eGR]              Length (um)   Vias 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------
[04/25 12:39:54     32s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 12:39:54     32s] [NR-eGR]  M2   (2V)         23870  13670 
[04/25 12:39:54     32s] [NR-eGR]  M3   (3H)         23843    513 
[04/25 12:39:54     32s] [NR-eGR]  M4   (4V)          3757    148 
[04/25 12:39:54     32s] [NR-eGR]  M5   (5H)          1277     21 
[04/25 12:39:54     32s] [NR-eGR]  M6   (6V)            46      0 
[04/25 12:39:54     32s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:39:54     32s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------
[04/25 12:39:54     32s] [NR-eGR]       Total        52793  22940 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:39:54     32s] [NR-eGR] Total length: 52793um, number of vias: 22940
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.63 MB )
[04/25 12:39:54     32s] Early Global Route wiring runtime: 0.02 seconds, mem = 2087.6M
[04/25 12:39:54     32s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.025, REAL:0.025, MEM:2087.6M, EPOCH TIME: 1745564994.454371
[04/25 12:39:54     32s] Tdgp not successfully inited but do clear! skip clearing
[04/25 12:39:54     32s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/25 12:39:54     32s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:32.7/0:07:24.5 (0.1), mem = 2087.6M
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] =============================================================================================
[04/25 12:39:54     32s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[04/25 12:39:54     32s] =============================================================================================
[04/25 12:39:54     32s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 12:39:54     32s] ---------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 12:39:54     32s] ---------------------------------------------------------------------------------------------
[04/25 12:39:54     32s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 12:39:54     32s] ---------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:54     32s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/25 12:39:54     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.6M, EPOCH TIME: 1745564994.462152
[04/25 12:39:54     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:54     32s] z: 2, totalTracks: 1
[04/25 12:39:54     32s] z: 4, totalTracks: 1
[04/25 12:39:54     32s] z: 6, totalTracks: 1
[04/25 12:39:54     32s] z: 8, totalTracks: 1
[04/25 12:39:54     32s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:54     32s] All LLGs are deleted
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2087.6M, EPOCH TIME: 1745564994.463890
[04/25 12:39:54     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2087.6M, EPOCH TIME: 1745564994.464016
[04/25 12:39:54     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.6M, EPOCH TIME: 1745564994.464252
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2087.6M, EPOCH TIME: 1745564994.464872
[04/25 12:39:54     32s] Max number of tech site patterns supported in site array is 256.
[04/25 12:39:54     32s] Core basic site is CoreSite
[04/25 12:39:54     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:54     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2087.6M, EPOCH TIME: 1745564994.473816
[04/25 12:39:54     32s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 12:39:54     32s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 12:39:54     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2087.6M, EPOCH TIME: 1745564994.474087
[04/25 12:39:54     32s] Fast DP-INIT is on for default
[04/25 12:39:54     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:39:54     32s] Atter site array init, number of instance map data is 0.
[04/25 12:39:54     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2087.6M, EPOCH TIME: 1745564994.474940
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] OPERPROF:     Starting CMU at level 3, MEM:2087.6M, EPOCH TIME: 1745564994.475318
[04/25 12:39:54     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2087.6M, EPOCH TIME: 1745564994.475616
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:54     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2087.6M, EPOCH TIME: 1745564994.475749
[04/25 12:39:54     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2087.6M, EPOCH TIME: 1745564994.475760
[04/25 12:39:54     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2087.6M, EPOCH TIME: 1745564994.475770
[04/25 12:39:54     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2087.6MB).
[04/25 12:39:54     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2087.6M, EPOCH TIME: 1745564994.475896
[04/25 12:39:54     32s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:54     32s]   Leaving CCOpt scope - extractRC...
[04/25 12:39:54     32s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/25 12:39:54     32s] Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
[04/25 12:39:54     32s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 12:39:54     32s] Type 'man IMPEXT-3530' for more detail.
[04/25 12:39:54     32s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 12:39:54     32s] RC Extraction called in multi-corner(1) mode.
[04/25 12:39:54     32s] RCMode: PreRoute
[04/25 12:39:54     32s]       RC Corner Indexes            0   
[04/25 12:39:54     32s] Capacitance Scaling Factor   : 1.00000 
[04/25 12:39:54     32s] Resistance Scaling Factor    : 1.00000 
[04/25 12:39:54     32s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 12:39:54     32s] Clock Res. Scaling Factor    : 1.00000 
[04/25 12:39:54     32s] Shrink Factor                : 0.90000
[04/25 12:39:54     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 12:39:54     32s] Using capacitance table file ...
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Trim Metal Layers:
[04/25 12:39:54     32s] LayerId::1 widthSet size::5
[04/25 12:39:54     32s] LayerId::2 widthSet size::5
[04/25 12:39:54     32s] LayerId::3 widthSet size::5
[04/25 12:39:54     32s] LayerId::4 widthSet size::5
[04/25 12:39:54     32s] LayerId::5 widthSet size::5
[04/25 12:39:54     32s] LayerId::6 widthSet size::5
[04/25 12:39:54     32s] LayerId::7 widthSet size::6
[04/25 12:39:54     32s] LayerId::8 widthSet size::6
[04/25 12:39:54     32s] LayerId::9 widthSet size::6
[04/25 12:39:54     32s] LayerId::10 widthSet size::4
[04/25 12:39:54     32s] LayerId::11 widthSet size::3
[04/25 12:39:54     32s] Updating RC grid for preRoute extraction ...
[04/25 12:39:54     32s] eee: pegSigSF::1.070000
[04/25 12:39:54     32s] Initializing multi-corner capacitance tables ... 
[04/25 12:39:54     32s] Initializing multi-corner resistance tables ...
[04/25 12:39:54     32s] Creating RPSQ from WeeR and WRes ...
[04/25 12:39:54     32s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 12:39:54     32s] eee: l::2 avDens::0.208653 usedTrk::1409.347337 availTrk::6754.500000 sigTrk::1409.347337
[04/25 12:39:54     32s] eee: l::3 avDens::0.208523 usedTrk::1408.467250 availTrk::6754.500000 sigTrk::1408.467250
[04/25 12:39:54     32s] eee: l::4 avDens::0.039039 usedTrk::220.298830 availTrk::5643.000000 sigTrk::220.298830
[04/25 12:39:54     32s] eee: l::5 avDens::0.021023 usedTrk::75.493976 availTrk::3591.000000 sigTrk::75.493976
[04/25 12:39:54     32s] eee: l::6 avDens::0.004004 usedTrk::2.738772 availTrk::684.000000 sigTrk::2.738772
[04/25 12:39:54     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:54     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:54     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:54     32s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:39:54     32s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:39:54     32s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:39:54     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.093074 aWlH=0.000000 lMod=0 pMax=0.808100 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:39:54     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2087.633M)
[04/25 12:39:54     32s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/25 12:39:54     32s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:39:54     32s] End AAE Lib Interpolated Model. (MEM=2087.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:54     32s]   Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Clock DAG stats after clustering cong repair call:
[04/25 12:39:54     32s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]     sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]     misc counts      : r=1, pp=0
[04/25 12:39:54     32s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]     sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]   Clock DAG net violations after clustering cong repair call: none
[04/25 12:39:54     32s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/25 12:39:54     32s]     Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]   Clock DAG hash after clustering cong repair call: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]   CTS services accumulated run-time stats after clustering cong repair call:
[04/25 12:39:54     32s]     delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]     steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]   Primary reporting skew groups after clustering cong repair call:
[04/25 12:39:54     32s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]         min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]         max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]   Skew group summary after clustering cong repair call:
[04/25 12:39:54     32s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/25 12:39:54     32s]   Stage::Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
[04/25 12:39:54     32s]   Stage::DRV Fixing...
[04/25 12:39:54     32s]   Fixing clock tree slew time and max cap violations...
[04/25 12:39:54     32s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:39:54     32s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/25 12:39:54     32s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:39:54     32s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::Insertion Delay Reduction...
[04/25 12:39:54     32s]   Removing unnecessary root buffering...
[04/25 12:39:54     32s]     Clock DAG hash before 'Removing unnecessary root buffering': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Removing unnecessary root buffering': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Removing unnecessary root buffering':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Removing unconstrained drivers...
[04/25 12:39:54     32s]     Clock DAG hash before 'Removing unconstrained drivers': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Removing unconstrained drivers': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Removing unconstrained drivers':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Reducing insertion delay 1...
[04/25 12:39:54     32s]     Clock DAG hash before 'Reducing insertion delay 1': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[04/25 12:39:54     32s]       delay calculator: calls=5180, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/25 12:39:54     32s]       steiner router: calls=5182, total_wall_time=0.012s, mean_wall_time=0.002ms
[04/25 12:39:54     32s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Reducing insertion delay 1': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Reducing insertion delay 1':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Removing longest path buffering...
[04/25 12:39:54     32s]     Clock DAG hash before 'Removing longest path buffering': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Clock DAG stats after 'Removing longest path buffering':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Removing longest path buffering': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Removing longest path buffering': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Removing longest path buffering':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Reducing insertion delay 2...
[04/25 12:39:54     32s]     Clock DAG hash before 'Reducing insertion delay 2': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Path optimization required 0 stage delay updates 
[04/25 12:39:54     32s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Reducing insertion delay 2': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Reducing insertion delay 2':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 12:39:54     32s]   CCOpt::Phase::Implementation...
[04/25 12:39:54     32s]   Stage::Reducing Power...
[04/25 12:39:54     32s]   Improving clock tree routing...
[04/25 12:39:54     32s]     Clock DAG hash before 'Improving clock tree routing': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Iteration 1...
[04/25 12:39:54     32s]     Iteration 1 done.
[04/25 12:39:54     32s]     Clock DAG stats after 'Improving clock tree routing':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Improving clock tree routing': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Improving clock tree routing': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Improving clock tree routing':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Reducing clock tree power 1...
[04/25 12:39:54     32s]     Clock DAG hash before 'Reducing clock tree power 1': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Resizing gates: 
[04/25 12:39:54     32s]     Legalizer releasing space for clock trees
[04/25 12:39:54     32s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 12:39:54     32s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     100% 
[04/25 12:39:54     32s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Reducing clock tree power 1': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Reducing clock tree power 1':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Reducing clock tree power 2...
[04/25 12:39:54     32s]     Clock DAG hash before 'Reducing clock tree power 2': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Path optimization required 0 stage delay updates 
[04/25 12:39:54     32s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Reducing clock tree power 2': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Reducing clock tree power 2':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::Balancing...
[04/25 12:39:54     32s]   Approximately balancing fragments step...
[04/25 12:39:54     32s]     Clock DAG hash before 'Approximately balancing fragments step': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[04/25 12:39:54     32s]       delay calculator: calls=5199, total_wall_time=0.095s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5201, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Resolve constraints - Approximately balancing fragments...
[04/25 12:39:54     32s]     Resolving skew group constraints...
[04/25 12:39:54     32s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/25 12:39:54     32s]     Resolving skew group constraints done.
[04/25 12:39:54     32s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/25 12:39:54     32s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/25 12:39:54     32s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Approximately balancing fragments...
[04/25 12:39:54     32s]       Moving gates to improve sub-tree skew...
[04/25 12:39:54     32s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[04/25 12:39:54     32s]           delay calculator: calls=5227, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5229, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Tried: 2 Succeeded: 0
[04/25 12:39:54     32s]         Topology Tried: 0 Succeeded: 0
[04/25 12:39:54     32s]         0 Succeeded with SS ratio
[04/25 12:39:54     32s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/25 12:39:54     32s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/25 12:39:54     32s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/25 12:39:54     32s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]           misc counts      : r=1, pp=0
[04/25 12:39:54     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[04/25 12:39:54     32s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/25 12:39:54     32s]           Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[04/25 12:39:54     32s]           delay calculator: calls=5227, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5229, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Approximately balancing fragments bottom up...
[04/25 12:39:54     32s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[04/25 12:39:54     32s]           delay calculator: calls=5227, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5229, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:39:54     32s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/25 12:39:54     32s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]           misc counts      : r=1, pp=0
[04/25 12:39:54     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[04/25 12:39:54     32s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/25 12:39:54     32s]           Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[04/25 12:39:54     32s]           delay calculator: calls=5227, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5229, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Approximately balancing fragments, wire and cell delays...
[04/25 12:39:54     32s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/25 12:39:54     32s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 12:39:54     32s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]           misc counts      : r=1, pp=0
[04/25 12:39:54     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[04/25 12:39:54     32s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 12:39:54     32s]           Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 12:39:54     32s]           delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/25 12:39:54     32s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Approximately balancing fragments done.
[04/25 12:39:54     32s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Approximately balancing fragments step': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Clock DAG stats after Approximately balancing fragments:
[04/25 12:39:54     32s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]     sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]     misc counts      : r=1, pp=0
[04/25 12:39:54     32s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]     sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]   Clock DAG net violations after Approximately balancing fragments: none
[04/25 12:39:54     32s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/25 12:39:54     32s]     Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]   Clock DAG hash after Approximately balancing fragments: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[04/25 12:39:54     32s]     delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]     legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]     steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]   Primary reporting skew groups after Approximately balancing fragments:
[04/25 12:39:54     32s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]         min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]         max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]   Skew group summary after Approximately balancing fragments:
[04/25 12:39:54     32s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]   Improving fragments clock skew...
[04/25 12:39:54     32s]     Clock DAG hash before 'Improving fragments clock skew': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Clock DAG stats after 'Improving fragments clock skew':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Improving fragments clock skew': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Improving fragments clock skew': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Improving fragments clock skew':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Improving fragments clock skew':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Approximately balancing step...
[04/25 12:39:54     32s]     Clock DAG hash before 'Approximately balancing step': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Resolve constraints - Approximately balancing...
[04/25 12:39:54     32s]     Resolving skew group constraints...
[04/25 12:39:54     32s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/25 12:39:54     32s]     Resolving skew group constraints done.
[04/25 12:39:54     32s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Approximately balancing...
[04/25 12:39:54     32s]       Approximately balancing, wire and cell delays...
[04/25 12:39:54     32s]       Approximately balancing, wire and cell delays, iteration 1...
[04/25 12:39:54     32s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/25 12:39:54     32s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]           misc counts      : r=1, pp=0
[04/25 12:39:54     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[04/25 12:39:54     32s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/25 12:39:54     32s]           Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[04/25 12:39:54     32s]           delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/25 12:39:54     32s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Approximately balancing done.
[04/25 12:39:54     32s]     Clock DAG stats after 'Approximately balancing step':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Approximately balancing step': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Approximately balancing step': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Approximately balancing step':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Approximately balancing step':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Fixing clock tree overload...
[04/25 12:39:54     32s]     Clock DAG hash before 'Fixing clock tree overload': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:39:54     32s]     Clock DAG stats after 'Fixing clock tree overload':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Fixing clock tree overload': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Fixing clock tree overload': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Fixing clock tree overload':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Fixing clock tree overload':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Approximately balancing paths...
[04/25 12:39:54     32s]     Clock DAG hash before 'Approximately balancing paths': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Added 0 buffers.
[04/25 12:39:54     32s]     Clock DAG stats after 'Approximately balancing paths':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Approximately balancing paths': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Approximately balancing paths': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[04/25 12:39:54     32s]       delay calculator: calls=5228, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5230, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Approximately balancing paths':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::Polishing...
[04/25 12:39:54     32s]   Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:39:54     32s]   Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Clock DAG stats before polishing:
[04/25 12:39:54     32s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]     sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]     misc counts      : r=1, pp=0
[04/25 12:39:54     32s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]     sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]   Clock DAG net violations before polishing: none
[04/25 12:39:54     32s]   Clock DAG primary half-corner transition distribution before polishing:
[04/25 12:39:54     32s]     Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]   Clock DAG hash before polishing: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]   CTS services accumulated run-time stats before polishing:
[04/25 12:39:54     32s]     delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]     legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]     steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]   Primary reporting skew groups before polishing:
[04/25 12:39:54     32s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]         min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]         max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]   Skew group summary before polishing:
[04/25 12:39:54     32s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]   Merging balancing drivers for power...
[04/25 12:39:54     32s]     Clock DAG hash before 'Merging balancing drivers for power': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Tried: 2 Succeeded: 0
[04/25 12:39:54     32s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Merging balancing drivers for power': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Merging balancing drivers for power':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Improving clock skew...
[04/25 12:39:54     32s]     Clock DAG hash before 'Improving clock skew': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Improving clock skew':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Clock DAG stats after 'Improving clock skew':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Improving clock skew': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Improving clock skew': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Improving clock skew':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Improving clock skew':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Improving clock skew':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Moving gates to reduce wire capacitance...
[04/25 12:39:54     32s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/25 12:39:54     32s]     Iteration 1...
[04/25 12:39:54     32s]       Artificially removing short and long paths...
[04/25 12:39:54     32s]         Clock DAG hash before 'Artificially removing short and long paths': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         For skew_group clk/SDC target band (0.001, 0.004)
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/25 12:39:54     32s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Legalizer releasing space for clock trees
[04/25 12:39:54     32s]         Legalizing clock trees...
[04/25 12:39:54     32s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/25 12:39:54     32s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Moving gates: 
[04/25 12:39:54     32s]         Legalizer releasing space for clock trees
[04/25 12:39:54     32s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 12:39:54     32s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         100% 
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Iteration 1 done.
[04/25 12:39:54     32s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/25 12:39:54     32s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Reducing clock tree power 3...
[04/25 12:39:54     32s]     Clock DAG hash before 'Reducing clock tree power 3': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Artificially removing short and long paths...
[04/25 12:39:54     32s]       Clock DAG hash before 'Artificially removing short and long paths': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/25 12:39:54     32s]         delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]         legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]         steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]       For skew_group clk/SDC target band (0.001, 0.004)
[04/25 12:39:54     32s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Initial gate capacitance is (rise=0.022pF fall=0.022pF).
[04/25 12:39:54     32s]     Resizing gates: 
[04/25 12:39:54     32s]     Legalizer releasing space for clock trees
[04/25 12:39:54     32s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 12:39:54     32s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     100% 
[04/25 12:39:54     32s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Reducing clock tree power 3': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Reducing clock tree power 3':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Improving insertion delay...
[04/25 12:39:54     32s]     Clock DAG hash before 'Improving insertion delay': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Clock DAG stats after 'Improving insertion delay':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Improving insertion delay': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Improving insertion delay': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Improving insertion delay':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Improving insertion delay':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Wire Opt OverFix...
[04/25 12:39:54     32s]     Clock DAG hash before 'Wire Opt OverFix': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[04/25 12:39:54     32s]       delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Wire Reduction extra effort...
[04/25 12:39:54     32s]       Clock DAG hash before 'Wire Reduction extra effort': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[04/25 12:39:54     32s]         delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]         legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]         steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/25 12:39:54     32s]       Artificially removing short and long paths...
[04/25 12:39:54     32s]         Clock DAG hash before 'Artificially removing short and long paths': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         For skew_group clk/SDC target band (0.001, 0.004)
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Global shorten wires A0...
[04/25 12:39:54     32s]         Clock DAG hash before 'Global shorten wires A0': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Move For Wirelength - core...
[04/25 12:39:54     32s]         Clock DAG hash before 'Move For Wirelength - core': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 12:39:54     32s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Global shorten wires A1...
[04/25 12:39:54     32s]         Clock DAG hash before 'Global shorten wires A1': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Move For Wirelength - core...
[04/25 12:39:54     32s]         Clock DAG hash before 'Move For Wirelength - core': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 12:39:54     32s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Global shorten wires B...
[04/25 12:39:54     32s]         Clock DAG hash before 'Global shorten wires B': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Move For Wirelength - branch...
[04/25 12:39:54     32s]         Clock DAG hash before 'Move For Wirelength - branch': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[04/25 12:39:54     32s]           delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 12:39:54     32s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 12:39:54     32s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/25 12:39:54     32s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/25 12:39:54     32s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]         sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]         misc counts      : r=1, pp=0
[04/25 12:39:54     32s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]         sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:54     32s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:39:54     32s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[04/25 12:39:54     32s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/25 12:39:54     32s]         Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]       Clock DAG hash after 'Wire Reduction extra effort': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[04/25 12:39:54     32s]         delay calculator: calls=5229, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]         legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]         steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/25 12:39:54     32s]         skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]             min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]             max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]       Skew group summary after 'Wire Reduction extra effort':
[04/25 12:39:54     32s]         skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Optimizing orientation...
[04/25 12:39:54     32s]     FlipOpt...
[04/25 12:39:54     32s]     Disconnecting clock tree from netlist...
[04/25 12:39:54     32s]     Disconnecting clock tree from netlist done.
[04/25 12:39:54     32s]     Performing Single Threaded FlipOpt
[04/25 12:39:54     32s]     Optimizing orientation on clock cells...
[04/25 12:39:54     32s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[04/25 12:39:54     32s]     Optimizing orientation on clock cells done.
[04/25 12:39:54     32s]     Resynthesising clock tree into netlist...
[04/25 12:39:54     32s]       Reset timing graph...
[04/25 12:39:54     32s] Ignoring AAE DB Resetting ...
[04/25 12:39:54     32s]       Reset timing graph done.
[04/25 12:39:54     32s]     Resynthesising clock tree into netlist done.
[04/25 12:39:54     32s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s] End AAE Lib Interpolated Model. (MEM=2128.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:54     32s]     Clock DAG stats after 'Wire Opt OverFix':
[04/25 12:39:54     32s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]       misc counts      : r=1, pp=0
[04/25 12:39:54     32s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:39:54     32s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
[04/25 12:39:54     32s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]     Clock DAG net violations after 'Wire Opt OverFix': none
[04/25 12:39:54     32s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/25 12:39:54     32s]       Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]     Clock DAG hash after 'Wire Opt OverFix': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[04/25 12:39:54     32s]       delay calculator: calls=5230, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]       steiner router: calls=5231, total_wall_time=0.014s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]           min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]           max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]     Skew group summary after 'Wire Opt OverFix':
[04/25 12:39:54     32s]       skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Total capacitance is (rise=0.049pF fall=0.049pF), of which (rise=0.027pF fall=0.027pF) is wire, and (rise=0.022pF fall=0.022pF) is gate.
[04/25 12:39:54     32s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::Updating netlist...
[04/25 12:39:54     32s]   Reset timing graph...
[04/25 12:39:54     32s] Ignoring AAE DB Resetting ...
[04/25 12:39:54     32s]   Reset timing graph done.
[04/25 12:39:54     32s]   Setting non-default rules before calling refine place.
[04/25 12:39:54     32s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:39:54     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2128.8M, EPOCH TIME: 1745564994.553651
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:439).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2087.8M, EPOCH TIME: 1745564994.557132
[04/25 12:39:54     32s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Leaving CCOpt scope - ClockRefiner...
[04/25 12:39:54     32s]   Assigned high priority to 0 instances.
[04/25 12:39:54     32s]   Soft fixed 0 clock instances.
[04/25 12:39:54     32s]   Performing Clock Only Refine Place.
[04/25 12:39:54     32s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[04/25 12:39:54     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2087.8M, EPOCH TIME: 1745564994.561567
[04/25 12:39:54     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2087.8M, EPOCH TIME: 1745564994.561603
[04/25 12:39:54     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:54     32s] z: 2, totalTracks: 1
[04/25 12:39:54     32s] z: 4, totalTracks: 1
[04/25 12:39:54     32s] z: 6, totalTracks: 1
[04/25 12:39:54     32s] z: 8, totalTracks: 1
[04/25 12:39:54     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:54     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2087.8M, EPOCH TIME: 1745564994.563589
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] OPERPROF:       Starting CMU at level 4, MEM:2087.8M, EPOCH TIME: 1745564994.573935
[04/25 12:39:54     32s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2087.8M, EPOCH TIME: 1745564994.574236
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:54     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2087.8M, EPOCH TIME: 1745564994.574366
[04/25 12:39:54     32s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2087.8M, EPOCH TIME: 1745564994.574376
[04/25 12:39:54     32s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2087.8M, EPOCH TIME: 1745564994.574387
[04/25 12:39:54     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2087.8MB).
[04/25 12:39:54     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2087.8M, EPOCH TIME: 1745564994.574515
[04/25 12:39:54     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2087.8M, EPOCH TIME: 1745564994.574525
[04/25 12:39:54     32s] TDRefine: refinePlace mode is spiral
[04/25 12:39:54     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37043.3
[04/25 12:39:54     32s] OPERPROF: Starting RefinePlace at level 1, MEM:2087.8M, EPOCH TIME: 1745564994.574543
[04/25 12:39:54     32s] *** Starting refinePlace (0:00:32.9 mem=2087.8M) ***
[04/25 12:39:54     32s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2087.8M, EPOCH TIME: 1745564994.576577
[04/25 12:39:54     32s] Starting refinePlace ...
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] One DDP V2 for no tweak run.
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2087.8M, EPOCH TIME: 1745564994.579282
[04/25 12:39:54     32s] DDP initSite1 nrRow 81 nrJob 81
[04/25 12:39:54     32s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2087.8M, EPOCH TIME: 1745564994.579305
[04/25 12:39:54     32s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2087.8M, EPOCH TIME: 1745564994.579335
[04/25 12:39:54     32s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2087.8M, EPOCH TIME: 1745564994.579344
[04/25 12:39:54     32s] DDP markSite nrRow 81 nrJob 81
[04/25 12:39:54     32s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2087.8M, EPOCH TIME: 1745564994.579409
[04/25 12:39:54     32s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2087.8M, EPOCH TIME: 1745564994.579418
[04/25 12:39:54     32s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 12:39:54     32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2087.8MB) @(0:00:32.9 - 0:00:32.9).
[04/25 12:39:54     32s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     32s] wireLenOptFixPriorityInst 34 inst fixed
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 12:39:54     32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 12:39:54     32s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:39:54     32s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:39:54     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2087.8MB) @(0:00:32.9 - 0:00:32.9).
[04/25 12:39:54     32s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     32s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2087.8MB
[04/25 12:39:54     32s] Statistics of distance of Instance movement in refine placement:
[04/25 12:39:54     32s]   maximum (X+Y) =         0.00 um
[04/25 12:39:54     32s]   mean    (X+Y) =         0.00 um
[04/25 12:39:54     32s] Summary Report:
[04/25 12:39:54     32s] Instances move: 0 (out of 2293 movable)
[04/25 12:39:54     32s] Instances flipped: 0
[04/25 12:39:54     32s] Mean displacement: 0.00 um
[04/25 12:39:54     32s] Max displacement: 0.00 um 
[04/25 12:39:54     32s] Total instances moved : 0
[04/25 12:39:54     32s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.019, REAL:0.019, MEM:2087.8M, EPOCH TIME: 1745564994.595582
[04/25 12:39:54     32s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:39:54     32s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2087.8MB
[04/25 12:39:54     32s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2087.8MB) @(0:00:32.9 - 0:00:32.9).
[04/25 12:39:54     32s] *** Finished refinePlace (0:00:32.9 mem=2087.8M) ***
[04/25 12:39:54     32s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37043.3
[04/25 12:39:54     32s] OPERPROF: Finished RefinePlace at level 1, CPU:0.022, REAL:0.021, MEM:2087.8M, EPOCH TIME: 1745564994.595927
[04/25 12:39:54     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2087.8M, EPOCH TIME: 1745564994.595939
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2087.8M, EPOCH TIME: 1745564994.598961
[04/25 12:39:54     32s]   ClockRefiner summary
[04/25 12:39:54     32s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:39:54     32s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 12:39:54     32s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:39:54     32s]   Restoring pStatusCts on 0 clock instances.
[04/25 12:39:54     32s]   Revert refine place priority changes on 0 instances.
[04/25 12:39:54     32s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:54     32s]   CCOpt::Phase::eGRPC...
[04/25 12:39:54     32s]   eGR Post Conditioning loop iteration 0...
[04/25 12:39:54     32s]     Clock implementation routing...
[04/25 12:39:54     32s]       Leaving CCOpt scope - Routing Tools...
[04/25 12:39:54     32s] Net route status summary:
[04/25 12:39:54     32s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     32s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     32s]       Routing using eGR only...
[04/25 12:39:54     32s]         Early Global Route - eGR only step...
[04/25 12:39:54     32s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 12:39:54     32s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[04/25 12:39:54     32s] (ccopt eGR): Start to route 1 all nets
[04/25 12:39:54     32s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] (I)      ==================== Layers =====================
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:39:54     32s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:39:54     32s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:39:54     32s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:39:54     32s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:39:54     32s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:39:54     32s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:39:54     32s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     32s] (I)      Started Import and model ( Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] (I)      == Non-default Options ==
[04/25 12:39:54     32s] (I)      Clean congestion better                            : true
[04/25 12:39:54     32s] (I)      Estimate vias on DPT layer                         : true
[04/25 12:39:54     32s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 12:39:54     32s] (I)      Layer constraints as soft constraints              : true
[04/25 12:39:54     32s] (I)      Soft top layer                                     : true
[04/25 12:39:54     32s] (I)      Skip prospective layer relax nets                  : true
[04/25 12:39:54     32s] (I)      Better NDR handling                                : true
[04/25 12:39:54     32s] (I)      Improved NDR modeling in LA                        : true
[04/25 12:39:54     32s] (I)      Routing cost fix for NDR handling                  : true
[04/25 12:39:54     32s] (I)      Block tracks for preroutes                         : true
[04/25 12:39:54     32s] (I)      Assign IRoute by net group key                     : true
[04/25 12:39:54     32s] (I)      Block unroutable channels                          : true
[04/25 12:39:54     32s] (I)      Block unroutable channels 3D                       : true
[04/25 12:39:54     32s] (I)      Bound layer relaxed segment wl                     : true
[04/25 12:39:54     32s] (I)      Blocked pin reach length threshold                 : 2
[04/25 12:39:54     32s] (I)      Check blockage within NDR space in TA              : true
[04/25 12:39:54     32s] (I)      Skip must join for term with via pillar            : true
[04/25 12:39:54     32s] (I)      Model find APA for IO pin                          : true
[04/25 12:39:54     32s] (I)      On pin location for off pin term                   : true
[04/25 12:39:54     32s] (I)      Handle EOL spacing                                 : true
[04/25 12:39:54     32s] (I)      Merge PG vias by gap                               : true
[04/25 12:39:54     32s] (I)      Maximum routing layer                              : 11
[04/25 12:39:54     32s] (I)      Route selected nets only                           : true
[04/25 12:39:54     32s] (I)      Refine MST                                         : true
[04/25 12:39:54     32s] (I)      Honor PRL                                          : true
[04/25 12:39:54     32s] (I)      Strong congestion aware                            : true
[04/25 12:39:54     32s] (I)      Improved initial location for IRoutes              : true
[04/25 12:39:54     32s] (I)      Multi panel TA                                     : true
[04/25 12:39:54     32s] (I)      Penalize wire overlap                              : true
[04/25 12:39:54     32s] (I)      Expand small instance blockage                     : true
[04/25 12:39:54     32s] (I)      Reduce via in TA                                   : true
[04/25 12:39:54     32s] (I)      SS-aware routing                                   : true
[04/25 12:39:54     32s] (I)      Improve tree edge sharing                          : true
[04/25 12:39:54     32s] (I)      Improve 2D via estimation                          : true
[04/25 12:39:54     32s] (I)      Refine Steiner tree                                : true
[04/25 12:39:54     32s] (I)      Build spine tree                                   : true
[04/25 12:39:54     32s] (I)      Model pass through capacity                        : true
[04/25 12:39:54     32s] (I)      Extend blockages by a half GCell                   : true
[04/25 12:39:54     32s] (I)      Consider pin shapes                                : true
[04/25 12:39:54     32s] (I)      Consider pin shapes for all nodes                  : true
[04/25 12:39:54     32s] (I)      Consider NR APA                                    : true
[04/25 12:39:54     32s] (I)      Consider IO pin shape                              : true
[04/25 12:39:54     32s] (I)      Fix pin connection bug                             : true
[04/25 12:39:54     32s] (I)      Consider layer RC for local wires                  : true
[04/25 12:39:54     32s] (I)      Route to clock mesh pin                            : true
[04/25 12:39:54     32s] (I)      LA-aware pin escape length                         : 2
[04/25 12:39:54     32s] (I)      Connect multiple ports                             : true
[04/25 12:39:54     32s] (I)      Split for must join                                : true
[04/25 12:39:54     32s] (I)      Number of threads                                  : 1
[04/25 12:39:54     32s] (I)      Routing effort level                               : 10000
[04/25 12:39:54     32s] (I)      Prefer layer length threshold                      : 8
[04/25 12:39:54     32s] (I)      Overflow penalty cost                              : 10
[04/25 12:39:54     32s] (I)      A-star cost                                        : 0.300000
[04/25 12:39:54     32s] (I)      Misalignment cost                                  : 10.000000
[04/25 12:39:54     32s] (I)      Threshold for short IRoute                         : 6
[04/25 12:39:54     32s] (I)      Via cost during post routing                       : 1.000000
[04/25 12:39:54     32s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 12:39:54     32s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 12:39:54     32s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 12:39:54     32s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 12:39:54     32s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 12:39:54     32s] (I)      PG-aware similar topology routing                  : true
[04/25 12:39:54     32s] (I)      Maze routing via cost fix                          : true
[04/25 12:39:54     32s] (I)      Apply PRL on PG terms                              : true
[04/25 12:39:54     32s] (I)      Apply PRL on obs objects                           : true
[04/25 12:39:54     32s] (I)      Handle range-type spacing rules                    : true
[04/25 12:39:54     32s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 12:39:54     32s] (I)      Parallel spacing query fix                         : true
[04/25 12:39:54     32s] (I)      Force source to root IR                            : true
[04/25 12:39:54     32s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 12:39:54     32s] (I)      Do not relax to DPT layer                          : true
[04/25 12:39:54     32s] (I)      No DPT in post routing                             : true
[04/25 12:39:54     32s] (I)      Modeling PG via merging fix                        : true
[04/25 12:39:54     32s] (I)      Shield aware TA                                    : true
[04/25 12:39:54     32s] (I)      Strong shield aware TA                             : true
[04/25 12:39:54     32s] (I)      Overflow calculation fix in LA                     : true
[04/25 12:39:54     32s] (I)      Post routing fix                                   : true
[04/25 12:39:54     32s] (I)      Strong post routing                                : true
[04/25 12:39:54     32s] (I)      Access via pillar from top                         : true
[04/25 12:39:54     32s] (I)      NDR via pillar fix                                 : true
[04/25 12:39:54     32s] (I)      Violation on path threshold                        : 1
[04/25 12:39:54     32s] (I)      Pass through capacity modeling                     : true
[04/25 12:39:54     32s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 12:39:54     32s] (I)      Select term pin box for io pin                     : true
[04/25 12:39:54     32s] (I)      Penalize NDR sharing                               : true
[04/25 12:39:54     32s] (I)      Enable special modeling                            : false
[04/25 12:39:54     32s] (I)      Keep fixed segments                                : true
[04/25 12:39:54     32s] (I)      Reorder net groups by key                          : true
[04/25 12:39:54     32s] (I)      Increase net scenic ratio                          : true
[04/25 12:39:54     32s] (I)      Method to set GCell size                           : row
[04/25 12:39:54     32s] (I)      Connect multiple ports and must join fix           : true
[04/25 12:39:54     32s] (I)      Avoid high resistance layers                       : true
[04/25 12:39:54     32s] (I)      Model find APA for IO pin fix                      : true
[04/25 12:39:54     32s] (I)      Avoid connecting non-metal layers                  : true
[04/25 12:39:54     32s] (I)      Use track pitch for NDR                            : true
[04/25 12:39:54     32s] (I)      Enable layer relax to lower layer                  : true
[04/25 12:39:54     32s] (I)      Enable layer relax to upper layer                  : true
[04/25 12:39:54     32s] (I)      Top layer relaxation fix                           : true
[04/25 12:39:54     32s] (I)      Handle non-default track width                     : false
[04/25 12:39:54     32s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:39:54     32s] (I)      Use row-based GCell size
[04/25 12:39:54     32s] (I)      Use row-based GCell align
[04/25 12:39:54     32s] (I)      layer 0 area = 80000
[04/25 12:39:54     32s] (I)      layer 1 area = 80000
[04/25 12:39:54     32s] (I)      layer 2 area = 80000
[04/25 12:39:54     32s] (I)      layer 3 area = 80000
[04/25 12:39:54     32s] (I)      layer 4 area = 80000
[04/25 12:39:54     32s] (I)      layer 5 area = 80000
[04/25 12:39:54     32s] (I)      layer 6 area = 80000
[04/25 12:39:54     32s] (I)      layer 7 area = 80000
[04/25 12:39:54     32s] (I)      layer 8 area = 80000
[04/25 12:39:54     32s] (I)      layer 9 area = 400000
[04/25 12:39:54     32s] (I)      layer 10 area = 400000
[04/25 12:39:54     32s] (I)      GCell unit size   : 3420
[04/25 12:39:54     32s] (I)      GCell multiplier  : 1
[04/25 12:39:54     32s] (I)      GCell row height  : 3420
[04/25 12:39:54     32s] (I)      Actual row height : 3420
[04/25 12:39:54     32s] (I)      GCell align ref   : 12000 12160
[04/25 12:39:54     32s] [NR-eGR] Track table information for default rule: 
[04/25 12:39:54     32s] [NR-eGR] M1 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M2 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M3 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M4 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M5 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M6 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M7 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M8 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M9 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M10 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] M11 has single uniform track structure
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 1
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 2
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 3
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 4
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 5
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 6
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 7
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 8
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 9
[04/25 12:39:54     32s] [NR-eGR] No double-cut via on layer 10
[04/25 12:39:54     32s] (I)      =============== Default via ===============
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] (I)      |  1 |                  |                 |
[04/25 12:39:54     32s] (I)      |  2 |                  |                 |
[04/25 12:39:54     32s] (I)      |  3 |                  |                 |
[04/25 12:39:54     32s] (I)      |  4 |                  |                 |
[04/25 12:39:54     32s] (I)      |  5 |                  |                 |
[04/25 12:39:54     32s] (I)      |  6 |                  |                 |
[04/25 12:39:54     32s] (I)      |  7 |                  |                 |
[04/25 12:39:54     32s] (I)      |  8 |                  |                 |
[04/25 12:39:54     32s] (I)      |  9 |                  |                 |
[04/25 12:39:54     32s] (I)      | 10 |                  |                 |
[04/25 12:39:54     32s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     32s] [NR-eGR] Read 8528 PG shapes
[04/25 12:39:54     32s] [NR-eGR] Read 0 clock shapes
[04/25 12:39:54     32s] [NR-eGR] Read 0 other shapes
[04/25 12:39:54     32s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:39:54     32s] [NR-eGR] #Instance Blockages : 0
[04/25 12:39:54     32s] [NR-eGR] #PG Blockages       : 8528
[04/25 12:39:54     32s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:39:54     32s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:39:54     32s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:39:54     32s] [NR-eGR] #Other Blockages    : 0
[04/25 12:39:54     32s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:39:54     32s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:39:54     32s] [NR-eGR] Read 2425 nets ( ignored 2424 )
[04/25 12:39:54     32s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 12:39:54     32s] (I)      early_global_route_priority property id does not exist.
[04/25 12:39:54     32s] (I)      Read Num Blocks=10250  Num Prerouted Wires=0  Num CS=0
[04/25 12:39:54     32s] (I)      Layer 1 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 2 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 3 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 4 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 5 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 6 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 7 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 8 (H) : #blockages 984 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 9 (V) : #blockages 3045 : #preroutes 0
[04/25 12:39:54     32s] (I)      Layer 10 (H) : #blockages 3105 : #preroutes 0
[04/25 12:39:54     32s] (I)      Moved 1 terms for better access 
[04/25 12:39:54     32s] (I)      Number of ignored nets                =      0
[04/25 12:39:54     32s] (I)      Number of connected nets              =      0
[04/25 12:39:54     32s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:39:54     32s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:39:54     32s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:39:54     32s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:39:54     32s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:39:54     32s] (I)      Ndr track 0 does not exist
[04/25 12:39:54     32s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:39:54     32s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:39:54     32s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:39:54     32s] (I)      Site width          :   400  (dbu)
[04/25 12:39:54     32s] (I)      Row height          :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell width         :  3420  (dbu)
[04/25 12:39:54     32s] (I)      GCell height        :  3420  (dbu)
[04/25 12:39:54     32s] (I)      Grid                :    89    88    11
[04/25 12:39:54     32s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:39:54     32s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:39:54     32s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:39:54     32s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:39:54     32s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:39:54     32s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:39:54     32s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:39:54     32s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:39:54     32s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:39:54     32s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:39:54     32s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:39:54     32s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:39:54     32s] (I)      --------------------------------------------------------
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] [NR-eGR] ============ Routing rule table ============
[04/25 12:39:54     32s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:39:54     32s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:39:54     32s] (I)                    Layer     2     3     4     5     6     7     8    9    10    11 
[04/25 12:39:54     32s] (I)                    Pitch  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:39:54     32s] (I)             #Used tracks     3     3     3     3     3     3     3    1     1     1 
[04/25 12:39:54     32s] (I)       #Fully used tracks     3     3     3     3     3     3     3    1     1     1 
[04/25 12:39:54     32s] [NR-eGR] ========================================
[04/25 12:39:54     32s] [NR-eGR] 
[04/25 12:39:54     32s] (I)      =============== Blocked Tracks ===============
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 12:39:54     32s] (I)      |     2 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     32s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     4 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     32s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     6 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     32s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:39:54     32s] (I)      |     8 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     32s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:39:54     32s] (I)      |    10 |   26840 |     7753 |        28.89% |
[04/25 12:39:54     32s] (I)      |    11 |   26700 |     7891 |        29.55% |
[04/25 12:39:54     32s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     32s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] (I)      Reset routing kernel
[04/25 12:39:54     32s] (I)      Started Global Routing ( Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] (I)      totalPins=35  totalGlobalPin=35 (100.00%)
[04/25 12:39:54     32s] (I)      total 2D Cap : 132936 = (66354 H, 66582 V)
[04/25 12:39:54     32s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1a Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1b Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1c Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1d Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1e Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1f Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1g Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      #Nets         : 1
[04/25 12:39:54     32s] (I)      #Relaxed nets : 0
[04/25 12:39:54     32s] (I)      Wire length   : 122
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] (I)      ============  Phase 1h Route ============
[04/25 12:39:54     32s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     32s] (I)      
[04/25 12:39:54     32s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:39:54     32s] [NR-eGR]                        OverCon            
[04/25 12:39:54     32s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:39:54     32s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:39:54     32s] [NR-eGR] ----------------------------------------------
[04/25 12:39:54     32s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR] ----------------------------------------------
[04/25 12:39:54     32s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     32s] [NR-eGR] 
[04/25 12:39:54     32s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] (I)      total 2D Cap : 537855 = (251450 H, 286405 V)
[04/25 12:39:54     32s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:39:54     32s] (I)      ============= Track Assignment ============
[04/25 12:39:54     32s] (I)      Started Track Assignment (1T) ( Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:39:54     32s] (I)      Run Multi-thread track assignment
[04/25 12:39:54     32s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] (I)      Started Export ( Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] [NR-eGR]              Length (um)   Vias 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------
[04/25 12:39:54     32s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 12:39:54     32s] [NR-eGR]  M2   (2V)         23870  13670 
[04/25 12:39:54     32s] [NR-eGR]  M3   (3H)         23843    513 
[04/25 12:39:54     32s] [NR-eGR]  M4   (4V)          3757    148 
[04/25 12:39:54     32s] [NR-eGR]  M5   (5H)          1277     21 
[04/25 12:39:54     32s] [NR-eGR]  M6   (6V)            46      0 
[04/25 12:39:54     32s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:39:54     32s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:39:54     32s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------
[04/25 12:39:54     32s] [NR-eGR]       Total        52793  22940 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:39:54     32s] [NR-eGR] Total length: 52793um, number of vias: 22940
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total eGR-routed clock nets wire length: 220um, number of vias: 140
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Report for selected net(s) only.
[04/25 12:39:54     32s] [NR-eGR]              Length (um)  Vias 
[04/25 12:39:54     32s] [NR-eGR] -------------------------------
[04/25 12:39:54     32s] [NR-eGR]  M1   (1H)             0    34 
[04/25 12:39:54     32s] [NR-eGR]  M2   (2V)            26    38 
[04/25 12:39:54     32s] [NR-eGR]  M3   (3H)             8    27 
[04/25 12:39:54     32s] [NR-eGR]  M4   (4V)             9    26 
[04/25 12:39:54     32s] [NR-eGR]  M5   (5H)           133    15 
[04/25 12:39:54     32s] [NR-eGR]  M6   (6V)            44     0 
[04/25 12:39:54     32s] [NR-eGR]  M7   (7H)             0     0 
[04/25 12:39:54     32s] [NR-eGR]  M8   (8V)             0     0 
[04/25 12:39:54     32s] [NR-eGR]  M9   (9H)             0     0 
[04/25 12:39:54     32s] [NR-eGR]  M10  (10V)            0     0 
[04/25 12:39:54     32s] [NR-eGR]  M11  (11H)            0     0 
[04/25 12:39:54     32s] [NR-eGR] -------------------------------
[04/25 12:39:54     32s] [NR-eGR]       Total          220   140 
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total half perimeter of net bounding box: 123um
[04/25 12:39:54     32s] [NR-eGR] Total length: 220um, number of vias: 140
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] [NR-eGR] Total routed clock nets wire length: 220um, number of vias: 140
[04/25 12:39:54     32s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     32s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2087.84 MB )
[04/25 12:39:54     32s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:39:54     32s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:39:54     32s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:39:54     32s] (I)       Early Global Route kernel              100.00%  120.20 sec  120.22 sec  0.02 sec  0.02 sec 
[04/25 12:39:54     32s] (I)       +-Import and model                      45.97%  120.20 sec  120.21 sec  0.01 sec  0.01 sec 
[04/25 12:39:54     32s] (I)       | +-Create place DB                     13.21%  120.20 sec  120.20 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Import place data                 13.09%  120.20 sec  120.20 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read instances and placement     4.76%  120.20 sec  120.20 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read nets                        8.07%  120.20 sec  120.20 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Create route DB                     26.17%  120.20 sec  120.21 sec  0.01 sec  0.01 sec 
[04/25 12:39:54     32s] (I)       | | +-Import route data (1T)            23.93%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read blockages ( Layer 2-11 )    3.79%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read routing blockages         0.01%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read instance blockages        1.00%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read PG blockages              1.85%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read clock blockages           0.03%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read other blockages           0.03%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read halo blockages            0.05%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Read boundary cut boxes        0.00%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read blackboxes                  0.02%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read prerouted                   1.50%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read unlegalized nets            0.35%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Read nets                        0.07%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Set up via pillars               0.01%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Initialize 3D grid graph         0.88%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Model blockage capacity         11.92%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | | +-Initialize 3D capacity        10.88%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Move terms for access (1T)       0.06%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Read aux data                        0.00%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Others data preparation              0.08%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Create route kernel                  5.59%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Global Routing                        11.02%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Initialization                       0.09%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Net group 1                          7.33%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Generate topology                  0.41%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1a                           1.01%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Pattern routing (1T)             0.84%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1b                           0.14%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1c                           0.03%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1d                           0.02%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1e                           0.24%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Route legalization               0.01%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1f                           0.03%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1g                           0.53%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Post Routing                     0.39%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Phase 1h                           0.54%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | | +-Post Routing                     0.41%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Layer assignment (1T)              1.05%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Export 3D cong map                     3.31%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Export 2D cong map                   0.36%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Extract Global 3D Wires                0.01%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Track Assignment (1T)                  7.06%  120.21 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Initialization                       0.04%  120.21 sec  120.21 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Track Assignment Kernel              6.45%  120.21 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Free Memory                          0.00%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Export                                22.64%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Export DB wires                      0.36%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Export all nets                    0.13%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | | +-Set wire vias                      0.03%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Report wirelength                   12.30%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Update net boxes                     9.52%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       | +-Update timing                        0.01%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)       +-Postprocess design                     1.55%  120.22 sec  120.22 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)      ===================== Summary by functions =====================
[04/25 12:39:54     32s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:39:54     32s] (I)      ----------------------------------------------------------------
[04/25 12:39:54     32s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[04/25 12:39:54     32s] (I)        1  Import and model                45.97%  0.01 sec  0.01 sec 
[04/25 12:39:54     32s] (I)        1  Export                          22.64%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Global Routing                  11.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Track Assignment (1T)            7.06%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Export 3D cong map               3.31%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Postprocess design               1.55%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Create route DB                 26.17%  0.01 sec  0.01 sec 
[04/25 12:39:54     32s] (I)        2  Create place DB                 13.21%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Report wirelength               12.30%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Update net boxes                 9.52%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Net group 1                      7.33%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Track Assignment Kernel          6.45%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Create route kernel              5.59%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Export 2D cong map               0.36%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Export DB wires                  0.36%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Initialization                   0.13%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Others data preparation          0.08%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Import route data (1T)          23.93%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Import place data               13.09%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Layer assignment (1T)            1.05%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1a                         1.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1h                         0.54%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1g                         0.53%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Generate topology                0.41%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1e                         0.24%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1b                         0.14%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Export all nets                  0.13%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Set wire vias                    0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1f                         0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Model blockage capacity         11.92%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read nets                        8.14%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read instances and placement     4.76%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read blockages ( Layer 2-11 )    3.79%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read prerouted                   1.50%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Initialize 3D grid graph         0.88%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Pattern routing (1T)             0.84%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Post Routing                     0.80%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read unlegalized nets            0.35%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Move terms for access (1T)       0.06%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Initialize 3D capacity          10.88%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read PG blockages                1.85%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read instance blockages          1.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     32s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]       Routing using eGR only done.
[04/25 12:39:54     32s] Net route status summary:
[04/25 12:39:54     32s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     32s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] CCOPT: Done with clock implementation routing.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Clock implementation routing done.
[04/25 12:39:54     32s]     Leaving CCOpt scope - extractRC...
[04/25 12:39:54     32s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/25 12:39:54     32s] Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
[04/25 12:39:54     32s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 12:39:54     32s] Type 'man IMPEXT-3530' for more detail.
[04/25 12:39:54     32s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 12:39:54     32s] RC Extraction called in multi-corner(1) mode.
[04/25 12:39:54     32s] RCMode: PreRoute
[04/25 12:39:54     32s]       RC Corner Indexes            0   
[04/25 12:39:54     32s] Capacitance Scaling Factor   : 1.00000 
[04/25 12:39:54     32s] Resistance Scaling Factor    : 1.00000 
[04/25 12:39:54     32s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 12:39:54     32s] Clock Res. Scaling Factor    : 1.00000 
[04/25 12:39:54     32s] Shrink Factor                : 0.90000
[04/25 12:39:54     32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 12:39:54     32s] Using capacitance table file ...
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Trim Metal Layers:
[04/25 12:39:54     32s] LayerId::1 widthSet size::5
[04/25 12:39:54     32s] LayerId::2 widthSet size::5
[04/25 12:39:54     32s] LayerId::3 widthSet size::5
[04/25 12:39:54     32s] LayerId::4 widthSet size::5
[04/25 12:39:54     32s] LayerId::5 widthSet size::5
[04/25 12:39:54     32s] LayerId::6 widthSet size::5
[04/25 12:39:54     32s] LayerId::7 widthSet size::6
[04/25 12:39:54     32s] LayerId::8 widthSet size::6
[04/25 12:39:54     32s] LayerId::9 widthSet size::6
[04/25 12:39:54     32s] LayerId::10 widthSet size::4
[04/25 12:39:54     32s] LayerId::11 widthSet size::3
[04/25 12:39:54     32s] Updating RC grid for preRoute extraction ...
[04/25 12:39:54     32s] eee: pegSigSF::1.070000
[04/25 12:39:54     32s] Initializing multi-corner capacitance tables ... 
[04/25 12:39:54     32s] Initializing multi-corner resistance tables ...
[04/25 12:39:54     32s] Creating RPSQ from WeeR and WRes ...
[04/25 12:39:54     32s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 12:39:54     32s] eee: l::2 avDens::0.208653 usedTrk::1409.347337 availTrk::6754.500000 sigTrk::1409.347337
[04/25 12:39:54     32s] eee: l::3 avDens::0.208523 usedTrk::1408.467250 availTrk::6754.500000 sigTrk::1408.467250
[04/25 12:39:54     32s] eee: l::4 avDens::0.039039 usedTrk::220.298830 availTrk::5643.000000 sigTrk::220.298830
[04/25 12:39:54     32s] eee: l::5 avDens::0.021023 usedTrk::75.493976 availTrk::3591.000000 sigTrk::75.493976
[04/25 12:39:54     32s] eee: l::6 avDens::0.004004 usedTrk::2.738772 availTrk::684.000000 sigTrk::2.738772
[04/25 12:39:54     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:54     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:54     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:54     32s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:39:54     32s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:39:54     32s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:39:54     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.093074 aWlH=0.000000 lMod=0 pMax=0.808100 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:39:54     32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2087.844M)
[04/25 12:39:54     32s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/25 12:39:54     32s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Leaving CCOpt scope - Initializing placement interface...
[04/25 12:39:54     32s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.8M, EPOCH TIME: 1745564994.670595
[04/25 12:39:54     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:54     32s] z: 2, totalTracks: 1
[04/25 12:39:54     32s] z: 4, totalTracks: 1
[04/25 12:39:54     32s] z: 6, totalTracks: 1
[04/25 12:39:54     32s] z: 8, totalTracks: 1
[04/25 12:39:54     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:54     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.8M, EPOCH TIME: 1745564994.672855
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] OPERPROF:     Starting CMU at level 3, MEM:2087.8M, EPOCH TIME: 1745564994.683383
[04/25 12:39:54     32s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2087.8M, EPOCH TIME: 1745564994.683713
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:54     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2087.8M, EPOCH TIME: 1745564994.683855
[04/25 12:39:54     32s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2087.8M, EPOCH TIME: 1745564994.683866
[04/25 12:39:54     32s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2087.8M, EPOCH TIME: 1745564994.683877
[04/25 12:39:54     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2087.8MB).
[04/25 12:39:54     32s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2087.8M, EPOCH TIME: 1745564994.684007
[04/25 12:39:54     32s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]     Legalizer reserving space for clock trees
[04/25 12:39:54     32s]     Calling post conditioning for eGRPC...
[04/25 12:39:54     32s]       eGRPC...
[04/25 12:39:54     32s]         eGRPC active optimizations:
[04/25 12:39:54     32s]          - Move Down
[04/25 12:39:54     32s]          - Downsizing before DRV sizing
[04/25 12:39:54     32s]          - DRV fixing with sizing
[04/25 12:39:54     32s]          - Move to fanout
[04/25 12:39:54     32s]          - Cloning
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         Currently running CTS, using active skew data
[04/25 12:39:54     32s]         Reset bufferability constraints...
[04/25 12:39:54     32s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/25 12:39:54     32s]         Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:39:54     32s] End AAE Lib Interpolated Model. (MEM=2087.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:54     32s]         Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         Clock DAG stats eGRPC initial state:
[04/25 12:39:54     32s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]           misc counts      : r=1, pp=0
[04/25 12:39:54     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:39:54     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
[04/25 12:39:54     32s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]         Clock DAG net violations eGRPC initial state: none
[04/25 12:39:54     32s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/25 12:39:54     32s]           Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]         Clock DAG hash eGRPC initial state: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats eGRPC initial state:
[04/25 12:39:54     32s]           delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Primary reporting skew groups eGRPC initial state:
[04/25 12:39:54     32s]           skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]               min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]               max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]         Skew group summary eGRPC initial state:
[04/25 12:39:54     32s]           skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]         eGRPC Moving buffers...
[04/25 12:39:54     32s]           Clock DAG hash before 'eGRPC Moving buffers': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[04/25 12:39:54     32s]             delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]             legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]             steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]           Violation analysis...
[04/25 12:39:54     32s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/25 12:39:54     32s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]             sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]             misc counts      : r=1, pp=0
[04/25 12:39:54     32s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]             sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:39:54     32s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
[04/25 12:39:54     32s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[04/25 12:39:54     32s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/25 12:39:54     32s]             Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]           Clock DAG hash after 'eGRPC Moving buffers': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[04/25 12:39:54     32s]             delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]             legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]             steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[04/25 12:39:54     32s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]                 min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]                 max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]           Skew group summary after 'eGRPC Moving buffers':
[04/25 12:39:54     32s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/25 12:39:54     32s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:39:54     32s]             delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]             legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]             steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]           Artificially removing long paths...
[04/25 12:39:54     32s]             Clock DAG hash before 'Artificially removing long paths': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[04/25 12:39:54     32s]               delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]               legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]               steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]           Modifying slew-target multiplier from 1 to 0.9
[04/25 12:39:54     32s]           Downsizing prefiltering...
[04/25 12:39:54     32s]           Downsizing prefiltering done.
[04/25 12:39:54     32s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:39:54     32s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[04/25 12:39:54     32s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/25 12:39:54     32s]           Reverting slew-target multiplier from 0.9 to 1
[04/25 12:39:54     32s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:39:54     32s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]             sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]             misc counts      : r=1, pp=0
[04/25 12:39:54     32s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]             sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:39:54     32s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
[04/25 12:39:54     32s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[04/25 12:39:54     32s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:39:54     32s]             Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:39:54     32s]             delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]             legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]             steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:39:54     32s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]                 min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]                 max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:39:54     32s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         eGRPC Fixing DRVs...
[04/25 12:39:54     32s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[04/25 12:39:54     32s]             delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]             legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]             steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:39:54     32s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/25 12:39:54     32s]           
[04/25 12:39:54     32s]           Statistics: Fix DRVs (cell sizing):
[04/25 12:39:54     32s]           ===================================
[04/25 12:39:54     32s]           
[04/25 12:39:54     32s]           Cell changes by Net Type:
[04/25 12:39:54     32s]           
[04/25 12:39:54     32s]           -------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/25 12:39:54     32s]           -------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s]           top                0            0           0            0                    0                0
[04/25 12:39:54     32s]           trunk              0            0           0            0                    0                0
[04/25 12:39:54     32s]           leaf               0            0           0            0                    0                0
[04/25 12:39:54     32s]           -------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s]           Total              0            0           0            0                    0                0
[04/25 12:39:54     32s]           -------------------------------------------------------------------------------------------------
[04/25 12:39:54     32s]           
[04/25 12:39:54     32s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[04/25 12:39:54     32s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/25 12:39:54     32s]           
[04/25 12:39:54     32s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/25 12:39:54     32s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]             sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]             misc counts      : r=1, pp=0
[04/25 12:39:54     32s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]             sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:39:54     32s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
[04/25 12:39:54     32s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[04/25 12:39:54     32s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/25 12:39:54     32s]             Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]           Clock DAG hash after 'eGRPC Fixing DRVs': 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[04/25 12:39:54     32s]             delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]             legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]             steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[04/25 12:39:54     32s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]                 min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]                 max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]           Skew group summary after 'eGRPC Fixing DRVs':
[04/25 12:39:54     32s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.005], skew [0.003 vs 0.046]
[04/25 12:39:54     32s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:39:54     32s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         Slew Diagnostics: After DRV fixing
[04/25 12:39:54     32s]         ==================================
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         Global Causes:
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         -------------------------------------
[04/25 12:39:54     32s]         Cause
[04/25 12:39:54     32s]         -------------------------------------
[04/25 12:39:54     32s]         DRV fixing with buffering is disabled
[04/25 12:39:54     32s]         -------------------------------------
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         Top 5 overslews:
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         ---------------------------------
[04/25 12:39:54     32s]         Overslew    Causes    Driving Pin
[04/25 12:39:54     32s]         ---------------------------------
[04/25 12:39:54     32s]           (empty table)
[04/25 12:39:54     32s]         ---------------------------------
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         -------------------
[04/25 12:39:54     32s]         Cause    Occurences
[04/25 12:39:54     32s]         -------------------
[04/25 12:39:54     32s]           (empty table)
[04/25 12:39:54     32s]         -------------------
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         Violation diagnostics counts from the 0 nodes that have violations:
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         -------------------
[04/25 12:39:54     32s]         Cause    Occurences
[04/25 12:39:54     32s]         -------------------
[04/25 12:39:54     32s]           (empty table)
[04/25 12:39:54     32s]         -------------------
[04/25 12:39:54     32s]         
[04/25 12:39:54     32s]         Reconnecting optimized routes...
[04/25 12:39:54     32s]         Reset timing graph...
[04/25 12:39:54     32s] Ignoring AAE DB Resetting ...
[04/25 12:39:54     32s]         Reset timing graph done.
[04/25 12:39:54     32s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         Violation analysis...
[04/25 12:39:54     32s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]         Clock instances to consider for cloning: 0
[04/25 12:39:54     32s]         Reset timing graph...
[04/25 12:39:54     32s] Ignoring AAE DB Resetting ...
[04/25 12:39:54     32s]         Reset timing graph done.
[04/25 12:39:54     32s]         Set dirty flag on 0 instances, 0 nets
[04/25 12:39:54     32s]         Clock DAG stats before routing clock trees:
[04/25 12:39:54     32s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:54     32s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:54     32s]           misc counts      : r=1, pp=0
[04/25 12:39:54     32s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:54     32s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:54     32s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:54     32s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:39:54     32s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=220.495um, total=220.495um
[04/25 12:39:54     32s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:54     32s]         Clock DAG net violations before routing clock trees: none
[04/25 12:39:54     32s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/25 12:39:54     32s]           Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:54     32s]         Clock DAG hash before routing clock trees: 7502502149268207390 15972158253527617013
[04/25 12:39:54     32s]         CTS services accumulated run-time stats before routing clock trees:
[04/25 12:39:54     32s]           delay calculator: calls=5231, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:54     32s]           legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:54     32s]           steiner router: calls=5232, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:54     32s]         Primary reporting skew groups before routing clock trees:
[04/25 12:39:54     32s]           skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]               min path sink: result_reg[20]45/CK
[04/25 12:39:54     32s]               max path sink: result_reg[5]30/CK
[04/25 12:39:54     32s]         Skew group summary before routing clock trees:
[04/25 12:39:54     32s]           skew_group clk/SDC: insertion delay [min=0.002, max=0.005, avg=0.004, sd=0.001], skew [0.003 vs 0.046], 100% {0.002, 0.005} (wid=0.005 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:39:54     32s]       eGRPC done.
[04/25 12:39:54     32s]     Calling post conditioning for eGRPC done.
[04/25 12:39:54     32s]   eGR Post Conditioning loop iteration 0 done.
[04/25 12:39:54     32s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/25 12:39:54     32s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:39:54     32s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2126.0M, EPOCH TIME: 1745564994.690559
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2088.0M, EPOCH TIME: 1745564994.693695
[04/25 12:39:54     32s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     32s]   Leaving CCOpt scope - ClockRefiner...
[04/25 12:39:54     32s]   Assigned high priority to 0 instances.
[04/25 12:39:54     32s]   Soft fixed 0 clock instances.
[04/25 12:39:54     32s]   Performing Single Pass Refine Place.
[04/25 12:39:54     32s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/25 12:39:54     32s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2088.0M, EPOCH TIME: 1745564994.697981
[04/25 12:39:54     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2088.0M, EPOCH TIME: 1745564994.698012
[04/25 12:39:54     32s] Processing tracks to init pin-track alignment.
[04/25 12:39:54     32s] z: 2, totalTracks: 1
[04/25 12:39:54     32s] z: 4, totalTracks: 1
[04/25 12:39:54     32s] z: 6, totalTracks: 1
[04/25 12:39:54     32s] z: 8, totalTracks: 1
[04/25 12:39:54     32s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:39:54     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2088.0M, EPOCH TIME: 1745564994.699978
[04/25 12:39:54     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     32s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] OPERPROF:       Starting CMU at level 4, MEM:2088.0M, EPOCH TIME: 1745564994.710395
[04/25 12:39:54     32s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2088.0M, EPOCH TIME: 1745564994.710697
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:39:54     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2088.0M, EPOCH TIME: 1745564994.710831
[04/25 12:39:54     32s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2088.0M, EPOCH TIME: 1745564994.710842
[04/25 12:39:54     32s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2088.0M, EPOCH TIME: 1745564994.710853
[04/25 12:39:54     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2088.0MB).
[04/25 12:39:54     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2088.0M, EPOCH TIME: 1745564994.710980
[04/25 12:39:54     32s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2088.0M, EPOCH TIME: 1745564994.710988
[04/25 12:39:54     32s] TDRefine: refinePlace mode is spiral
[04/25 12:39:54     32s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37043.4
[04/25 12:39:54     32s] OPERPROF: Starting RefinePlace at level 1, MEM:2088.0M, EPOCH TIME: 1745564994.711007
[04/25 12:39:54     32s] *** Starting refinePlace (0:00:33.0 mem=2088.0M) ***
[04/25 12:39:54     32s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:39:54     32s] 
[04/25 12:39:54     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:39:54     32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2088.0M, EPOCH TIME: 1745564994.713019
[04/25 12:39:54     32s] Starting refinePlace ...
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     32s] One DDP V2 for no tweak run.
[04/25 12:39:54     32s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     33s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2088.0M, EPOCH TIME: 1745564994.715790
[04/25 12:39:54     33s] DDP initSite1 nrRow 81 nrJob 81
[04/25 12:39:54     33s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2088.0M, EPOCH TIME: 1745564994.715817
[04/25 12:39:54     33s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2088.0M, EPOCH TIME: 1745564994.715847
[04/25 12:39:54     33s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2088.0M, EPOCH TIME: 1745564994.715857
[04/25 12:39:54     33s] DDP markSite nrRow 81 nrJob 81
[04/25 12:39:54     33s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2088.0M, EPOCH TIME: 1745564994.715921
[04/25 12:39:54     33s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2088.0M, EPOCH TIME: 1745564994.715930
[04/25 12:39:54     33s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 12:39:54     33s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2088.0MB) @(0:00:33.0 - 0:00:33.0).
[04/25 12:39:54     33s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     33s] wireLenOptFixPriorityInst 34 inst fixed
[04/25 12:39:54     33s] 
[04/25 12:39:54     33s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 12:39:54     33s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 12:39:54     33s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:39:54     33s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:39:54     33s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2088.0MB) @(0:00:33.0 - 0:00:33.0).
[04/25 12:39:54     33s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:39:54     33s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2088.0MB
[04/25 12:39:54     33s] Statistics of distance of Instance movement in refine placement:
[04/25 12:39:54     33s]   maximum (X+Y) =         0.00 um
[04/25 12:39:54     33s]   mean    (X+Y) =         0.00 um
[04/25 12:39:54     33s] Summary Report:
[04/25 12:39:54     33s] Instances move: 0 (out of 2293 movable)
[04/25 12:39:54     33s] Instances flipped: 0
[04/25 12:39:54     33s] Mean displacement: 0.00 um
[04/25 12:39:54     33s] Max displacement: 0.00 um 
[04/25 12:39:54     33s] Total instances moved : 0
[04/25 12:39:54     33s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.019, REAL:0.019, MEM:2088.0M, EPOCH TIME: 1745564994.732028
[04/25 12:39:54     33s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:39:54     33s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2088.0MB
[04/25 12:39:54     33s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2088.0MB) @(0:00:33.0 - 0:00:33.0).
[04/25 12:39:54     33s] *** Finished refinePlace (0:00:33.0 mem=2088.0M) ***
[04/25 12:39:54     33s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37043.4
[04/25 12:39:54     33s] OPERPROF: Finished RefinePlace at level 1, CPU:0.021, REAL:0.021, MEM:2088.0M, EPOCH TIME: 1745564994.732372
[04/25 12:39:54     33s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2088.0M, EPOCH TIME: 1745564994.732383
[04/25 12:39:54     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:39:54     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:54     33s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2088.0M, EPOCH TIME: 1745564994.735483
[04/25 12:39:54     33s]   ClockRefiner summary
[04/25 12:39:54     33s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:39:54     33s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 12:39:54     33s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:39:54     33s]   Restoring pStatusCts on 0 clock instances.
[04/25 12:39:54     33s]   Revert refine place priority changes on 0 instances.
[04/25 12:39:54     33s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     33s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:54     33s]   CCOpt::Phase::Routing...
[04/25 12:39:54     33s]   Clock implementation routing...
[04/25 12:39:54     33s]     Leaving CCOpt scope - Routing Tools...
[04/25 12:39:54     33s] Net route status summary:
[04/25 12:39:54     33s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     33s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:54     33s]     Routing using eGR in eGR->NR Step...
[04/25 12:39:54     33s]       Early Global Route - eGR->Nr High Frequency step...
[04/25 12:39:54     33s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 12:39:54     33s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[04/25 12:39:54     33s] (ccopt eGR): Start to route 1 all nets
[04/25 12:39:54     33s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] (I)      ==================== Layers =====================
[04/25 12:39:54     33s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     33s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:39:54     33s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     33s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:39:54     33s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:39:54     33s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     33s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:39:54     33s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:39:54     33s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:39:54     33s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:39:54     33s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:39:54     33s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:39:54     33s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:39:54     33s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:39:54     33s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:39:54     33s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:39:54     33s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:39:54     33s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:54     33s] (I)      Started Import and model ( Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:54     33s] (I)      == Non-default Options ==
[04/25 12:39:54     33s] (I)      Clean congestion better                            : true
[04/25 12:39:54     33s] (I)      Estimate vias on DPT layer                         : true
[04/25 12:39:54     33s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 12:39:54     33s] (I)      Layer constraints as soft constraints              : true
[04/25 12:39:54     33s] (I)      Soft top layer                                     : true
[04/25 12:39:54     33s] (I)      Skip prospective layer relax nets                  : true
[04/25 12:39:54     33s] (I)      Better NDR handling                                : true
[04/25 12:39:54     33s] (I)      Improved NDR modeling in LA                        : true
[04/25 12:39:54     33s] (I)      Routing cost fix for NDR handling                  : true
[04/25 12:39:54     33s] (I)      Block tracks for preroutes                         : true
[04/25 12:39:54     33s] (I)      Assign IRoute by net group key                     : true
[04/25 12:39:54     33s] (I)      Block unroutable channels                          : true
[04/25 12:39:54     33s] (I)      Block unroutable channels 3D                       : true
[04/25 12:39:54     33s] (I)      Bound layer relaxed segment wl                     : true
[04/25 12:39:54     33s] (I)      Blocked pin reach length threshold                 : 2
[04/25 12:39:54     33s] (I)      Check blockage within NDR space in TA              : true
[04/25 12:39:54     33s] (I)      Skip must join for term with via pillar            : true
[04/25 12:39:54     33s] (I)      Model find APA for IO pin                          : true
[04/25 12:39:54     33s] (I)      On pin location for off pin term                   : true
[04/25 12:39:54     33s] (I)      Handle EOL spacing                                 : true
[04/25 12:39:54     33s] (I)      Merge PG vias by gap                               : true
[04/25 12:39:54     33s] (I)      Maximum routing layer                              : 11
[04/25 12:39:54     33s] (I)      Route selected nets only                           : true
[04/25 12:39:54     33s] (I)      Refine MST                                         : true
[04/25 12:39:54     33s] (I)      Honor PRL                                          : true
[04/25 12:39:54     33s] (I)      Strong congestion aware                            : true
[04/25 12:39:54     33s] (I)      Improved initial location for IRoutes              : true
[04/25 12:39:54     33s] (I)      Multi panel TA                                     : true
[04/25 12:39:54     33s] (I)      Penalize wire overlap                              : true
[04/25 12:39:54     33s] (I)      Expand small instance blockage                     : true
[04/25 12:39:54     33s] (I)      Reduce via in TA                                   : true
[04/25 12:39:54     33s] (I)      SS-aware routing                                   : true
[04/25 12:39:54     33s] (I)      Improve tree edge sharing                          : true
[04/25 12:39:54     33s] (I)      Improve 2D via estimation                          : true
[04/25 12:39:54     33s] (I)      Refine Steiner tree                                : true
[04/25 12:39:54     33s] (I)      Build spine tree                                   : true
[04/25 12:39:54     33s] (I)      Model pass through capacity                        : true
[04/25 12:39:54     33s] (I)      Extend blockages by a half GCell                   : true
[04/25 12:39:54     33s] (I)      Consider pin shapes                                : true
[04/25 12:39:54     33s] (I)      Consider pin shapes for all nodes                  : true
[04/25 12:39:54     33s] (I)      Consider NR APA                                    : true
[04/25 12:39:54     33s] (I)      Consider IO pin shape                              : true
[04/25 12:39:54     33s] (I)      Fix pin connection bug                             : true
[04/25 12:39:54     33s] (I)      Consider layer RC for local wires                  : true
[04/25 12:39:54     33s] (I)      Route to clock mesh pin                            : true
[04/25 12:39:54     33s] (I)      LA-aware pin escape length                         : 2
[04/25 12:39:54     33s] (I)      Connect multiple ports                             : true
[04/25 12:39:54     33s] (I)      Split for must join                                : true
[04/25 12:39:54     33s] (I)      Number of threads                                  : 1
[04/25 12:39:54     33s] (I)      Routing effort level                               : 10000
[04/25 12:39:54     33s] (I)      Prefer layer length threshold                      : 8
[04/25 12:39:54     33s] (I)      Overflow penalty cost                              : 10
[04/25 12:39:54     33s] (I)      A-star cost                                        : 0.300000
[04/25 12:39:54     33s] (I)      Misalignment cost                                  : 10.000000
[04/25 12:39:54     33s] (I)      Threshold for short IRoute                         : 6
[04/25 12:39:54     33s] (I)      Via cost during post routing                       : 1.000000
[04/25 12:39:54     33s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 12:39:54     33s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 12:39:54     33s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 12:39:54     33s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 12:39:54     33s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 12:39:54     33s] (I)      PG-aware similar topology routing                  : true
[04/25 12:39:54     33s] (I)      Maze routing via cost fix                          : true
[04/25 12:39:54     33s] (I)      Apply PRL on PG terms                              : true
[04/25 12:39:54     33s] (I)      Apply PRL on obs objects                           : true
[04/25 12:39:54     33s] (I)      Handle range-type spacing rules                    : true
[04/25 12:39:54     33s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 12:39:54     33s] (I)      Parallel spacing query fix                         : true
[04/25 12:39:54     33s] (I)      Force source to root IR                            : true
[04/25 12:39:54     33s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 12:39:54     33s] (I)      Do not relax to DPT layer                          : true
[04/25 12:39:54     33s] (I)      No DPT in post routing                             : true
[04/25 12:39:54     33s] (I)      Modeling PG via merging fix                        : true
[04/25 12:39:54     33s] (I)      Shield aware TA                                    : true
[04/25 12:39:54     33s] (I)      Strong shield aware TA                             : true
[04/25 12:39:54     33s] (I)      Overflow calculation fix in LA                     : true
[04/25 12:39:54     33s] (I)      Post routing fix                                   : true
[04/25 12:39:54     33s] (I)      Strong post routing                                : true
[04/25 12:39:54     33s] (I)      Access via pillar from top                         : true
[04/25 12:39:54     33s] (I)      NDR via pillar fix                                 : true
[04/25 12:39:54     33s] (I)      Violation on path threshold                        : 1
[04/25 12:39:54     33s] (I)      Pass through capacity modeling                     : true
[04/25 12:39:54     33s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 12:39:54     33s] (I)      Select term pin box for io pin                     : true
[04/25 12:39:54     33s] (I)      Penalize NDR sharing                               : true
[04/25 12:39:54     33s] (I)      Enable special modeling                            : false
[04/25 12:39:54     33s] (I)      Keep fixed segments                                : true
[04/25 12:39:54     33s] (I)      Reorder net groups by key                          : true
[04/25 12:39:54     33s] (I)      Increase net scenic ratio                          : true
[04/25 12:39:54     33s] (I)      Method to set GCell size                           : row
[04/25 12:39:54     33s] (I)      Connect multiple ports and must join fix           : true
[04/25 12:39:54     33s] (I)      Avoid high resistance layers                       : true
[04/25 12:39:54     33s] (I)      Model find APA for IO pin fix                      : true
[04/25 12:39:54     33s] (I)      Avoid connecting non-metal layers                  : true
[04/25 12:39:54     33s] (I)      Use track pitch for NDR                            : true
[04/25 12:39:54     33s] (I)      Enable layer relax to lower layer                  : true
[04/25 12:39:54     33s] (I)      Enable layer relax to upper layer                  : true
[04/25 12:39:54     33s] (I)      Top layer relaxation fix                           : true
[04/25 12:39:54     33s] (I)      Handle non-default track width                     : false
[04/25 12:39:54     33s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:39:54     33s] (I)      Use row-based GCell size
[04/25 12:39:54     33s] (I)      Use row-based GCell align
[04/25 12:39:54     33s] (I)      layer 0 area = 80000
[04/25 12:39:54     33s] (I)      layer 1 area = 80000
[04/25 12:39:54     33s] (I)      layer 2 area = 80000
[04/25 12:39:54     33s] (I)      layer 3 area = 80000
[04/25 12:39:54     33s] (I)      layer 4 area = 80000
[04/25 12:39:54     33s] (I)      layer 5 area = 80000
[04/25 12:39:54     33s] (I)      layer 6 area = 80000
[04/25 12:39:54     33s] (I)      layer 7 area = 80000
[04/25 12:39:54     33s] (I)      layer 8 area = 80000
[04/25 12:39:54     33s] (I)      layer 9 area = 400000
[04/25 12:39:54     33s] (I)      layer 10 area = 400000
[04/25 12:39:54     33s] (I)      GCell unit size   : 3420
[04/25 12:39:54     33s] (I)      GCell multiplier  : 1
[04/25 12:39:54     33s] (I)      GCell row height  : 3420
[04/25 12:39:54     33s] (I)      Actual row height : 3420
[04/25 12:39:54     33s] (I)      GCell align ref   : 12000 12160
[04/25 12:39:54     33s] [NR-eGR] Track table information for default rule: 
[04/25 12:39:54     33s] [NR-eGR] M1 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M2 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M3 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M4 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M5 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M6 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M7 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M8 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M9 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M10 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] M11 has single uniform track structure
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 1
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 2
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 3
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 4
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 5
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 6
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 7
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 8
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 9
[04/25 12:39:54     33s] [NR-eGR] No double-cut via on layer 10
[04/25 12:39:54     33s] (I)      =============== Default via ===============
[04/25 12:39:54     33s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     33s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:39:54     33s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     33s] (I)      |  1 |                  |                 |
[04/25 12:39:54     33s] (I)      |  2 |                  |                 |
[04/25 12:39:54     33s] (I)      |  3 |                  |                 |
[04/25 12:39:54     33s] (I)      |  4 |                  |                 |
[04/25 12:39:54     33s] (I)      |  5 |                  |                 |
[04/25 12:39:54     33s] (I)      |  6 |                  |                 |
[04/25 12:39:54     33s] (I)      |  7 |                  |                 |
[04/25 12:39:54     33s] (I)      |  8 |                  |                 |
[04/25 12:39:54     33s] (I)      |  9 |                  |                 |
[04/25 12:39:54     33s] (I)      | 10 |                  |                 |
[04/25 12:39:54     33s] (I)      +----+------------------+-----------------+
[04/25 12:39:54     33s] [NR-eGR] Read 8528 PG shapes
[04/25 12:39:54     33s] [NR-eGR] Read 0 clock shapes
[04/25 12:39:54     33s] [NR-eGR] Read 0 other shapes
[04/25 12:39:54     33s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:39:54     33s] [NR-eGR] #Instance Blockages : 0
[04/25 12:39:54     33s] [NR-eGR] #PG Blockages       : 8528
[04/25 12:39:54     33s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:39:54     33s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:39:54     33s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:39:54     33s] [NR-eGR] #Other Blockages    : 0
[04/25 12:39:54     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:39:54     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:39:54     33s] [NR-eGR] Read 2425 nets ( ignored 2424 )
[04/25 12:39:54     33s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 12:39:54     33s] (I)      early_global_route_priority property id does not exist.
[04/25 12:39:54     33s] (I)      Read Num Blocks=10250  Num Prerouted Wires=0  Num CS=0
[04/25 12:39:54     33s] (I)      Layer 1 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 2 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 3 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 4 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 5 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 6 (H) : #blockages 820 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 7 (V) : #blockages 164 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 8 (H) : #blockages 984 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 9 (V) : #blockages 3045 : #preroutes 0
[04/25 12:39:54     33s] (I)      Layer 10 (H) : #blockages 3105 : #preroutes 0
[04/25 12:39:54     33s] (I)      Moved 1 terms for better access 
[04/25 12:39:54     33s] (I)      Number of ignored nets                =      0
[04/25 12:39:54     33s] (I)      Number of connected nets              =      0
[04/25 12:39:54     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:39:54     33s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:39:54     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:39:54     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:39:54     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:39:54     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:39:54     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:39:54     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:39:54     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:39:54     33s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:39:54     33s] (I)      Ndr track 0 does not exist
[04/25 12:39:54     33s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:39:54     33s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:39:54     33s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:39:54     33s] (I)      Site width          :   400  (dbu)
[04/25 12:39:54     33s] (I)      Row height          :  3420  (dbu)
[04/25 12:39:54     33s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:39:54     33s] (I)      GCell width         :  3420  (dbu)
[04/25 12:39:54     33s] (I)      GCell height        :  3420  (dbu)
[04/25 12:39:54     33s] (I)      Grid                :    89    88    11
[04/25 12:39:54     33s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:39:54     33s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:39:54     33s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:39:54     33s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:39:54     33s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:39:54     33s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:39:54     33s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:39:54     33s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:39:54     33s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:39:54     33s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:39:54     33s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:39:54     33s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:39:54     33s] (I)      --------------------------------------------------------
[04/25 12:39:54     33s] 
[04/25 12:39:54     33s] [NR-eGR] ============ Routing rule table ============
[04/25 12:39:54     33s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:39:54     33s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:39:54     33s] (I)                    Layer     2     3     4     5     6     7     8    9    10    11 
[04/25 12:39:54     33s] (I)                    Pitch  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:39:54     33s] (I)             #Used tracks     3     3     3     3     3     3     3    1     1     1 
[04/25 12:39:54     33s] (I)       #Fully used tracks     3     3     3     3     3     3     3    1     1     1 
[04/25 12:39:54     33s] [NR-eGR] ========================================
[04/25 12:39:54     33s] [NR-eGR] 
[04/25 12:39:54     33s] (I)      =============== Blocked Tracks ===============
[04/25 12:39:54     33s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:39:54     33s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     33s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 12:39:54     33s] (I)      |     2 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     33s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:39:54     33s] (I)      |     4 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     33s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:39:54     33s] (I)      |     6 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     33s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:39:54     33s] (I)      |     8 |   67320 |     1968 |         2.92% |
[04/25 12:39:54     33s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:39:54     33s] (I)      |    10 |   26840 |     7753 |        28.89% |
[04/25 12:39:54     33s] (I)      |    11 |   26700 |     7891 |        29.55% |
[04/25 12:39:54     33s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:54     33s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] (I)      Reset routing kernel
[04/25 12:39:54     33s] (I)      Started Global Routing ( Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] (I)      totalPins=35  totalGlobalPin=35 (100.00%)
[04/25 12:39:54     33s] (I)      total 2D Cap : 132936 = (66354 H, 66582 V)
[04/25 12:39:54     33s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] (I)      ============  Phase 1a Route ============
[04/25 12:39:54     33s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] (I)      ============  Phase 1b Route ============
[04/25 12:39:54     33s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     33s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] (I)      ============  Phase 1c Route ============
[04/25 12:39:54     33s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] (I)      ============  Phase 1d Route ============
[04/25 12:39:54     33s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] (I)      ============  Phase 1e Route ============
[04/25 12:39:54     33s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     33s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] (I)      ============  Phase 1f Route ============
[04/25 12:39:54     33s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] (I)      ============  Phase 1g Route ============
[04/25 12:39:54     33s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     33s] (I)      #Nets         : 1
[04/25 12:39:54     33s] (I)      #Relaxed nets : 0
[04/25 12:39:54     33s] (I)      Wire length   : 122
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] (I)      ============  Phase 1h Route ============
[04/25 12:39:54     33s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:39:54     33s] (I)      
[04/25 12:39:54     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:39:54     33s] [NR-eGR]                        OverCon            
[04/25 12:39:54     33s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:39:54     33s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:39:54     33s] [NR-eGR] ----------------------------------------------
[04/25 12:39:54     33s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR] ----------------------------------------------
[04/25 12:39:54     33s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:39:54     33s] [NR-eGR] 
[04/25 12:39:54     33s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] (I)      total 2D Cap : 537855 = (251450 H, 286405 V)
[04/25 12:39:54     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:39:54     33s] (I)      ============= Track Assignment ============
[04/25 12:39:54     33s] (I)      Started Track Assignment (1T) ( Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:39:54     33s] (I)      Run Multi-thread track assignment
[04/25 12:39:54     33s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] (I)      Started Export ( Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] [NR-eGR]              Length (um)   Vias 
[04/25 12:39:54     33s] [NR-eGR] --------------------------------
[04/25 12:39:54     33s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 12:39:54     33s] [NR-eGR]  M2   (2V)         23870  13670 
[04/25 12:39:54     33s] [NR-eGR]  M3   (3H)         23843    513 
[04/25 12:39:54     33s] [NR-eGR]  M4   (4V)          3757    148 
[04/25 12:39:54     33s] [NR-eGR]  M5   (5H)          1277     21 
[04/25 12:39:54     33s] [NR-eGR]  M6   (6V)            46      0 
[04/25 12:39:54     33s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:39:54     33s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:39:54     33s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:39:54     33s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:39:54     33s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:39:54     33s] [NR-eGR] --------------------------------
[04/25 12:39:54     33s] [NR-eGR]       Total        52793  22940 
[04/25 12:39:54     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     33s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:39:54     33s] [NR-eGR] Total length: 52793um, number of vias: 22940
[04/25 12:39:54     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     33s] [NR-eGR] Total eGR-routed clock nets wire length: 220um, number of vias: 140
[04/25 12:39:54     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     33s] [NR-eGR] Report for selected net(s) only.
[04/25 12:39:54     33s] [NR-eGR]              Length (um)  Vias 
[04/25 12:39:54     33s] [NR-eGR] -------------------------------
[04/25 12:39:54     33s] [NR-eGR]  M1   (1H)             0    34 
[04/25 12:39:54     33s] [NR-eGR]  M2   (2V)            26    38 
[04/25 12:39:54     33s] [NR-eGR]  M3   (3H)             8    27 
[04/25 12:39:54     33s] [NR-eGR]  M4   (4V)             9    26 
[04/25 12:39:54     33s] [NR-eGR]  M5   (5H)           133    15 
[04/25 12:39:54     33s] [NR-eGR]  M6   (6V)            44     0 
[04/25 12:39:54     33s] [NR-eGR]  M7   (7H)             0     0 
[04/25 12:39:54     33s] [NR-eGR]  M8   (8V)             0     0 
[04/25 12:39:54     33s] [NR-eGR]  M9   (9H)             0     0 
[04/25 12:39:54     33s] [NR-eGR]  M10  (10V)            0     0 
[04/25 12:39:54     33s] [NR-eGR]  M11  (11H)            0     0 
[04/25 12:39:54     33s] [NR-eGR] -------------------------------
[04/25 12:39:54     33s] [NR-eGR]       Total          220   140 
[04/25 12:39:54     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     33s] [NR-eGR] Total half perimeter of net bounding box: 123um
[04/25 12:39:54     33s] [NR-eGR] Total length: 220um, number of vias: 140
[04/25 12:39:54     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     33s] [NR-eGR] Total routed clock nets wire length: 220um, number of vias: 140
[04/25 12:39:54     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:54     33s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2088.00 MB )
[04/25 12:39:54     33s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:39:54     33s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:39:54     33s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:39:54     33s] (I)       Early Global Route kernel              100.00%  120.34 sec  120.36 sec  0.02 sec  0.02 sec 
[04/25 12:39:54     33s] (I)       +-Import and model                      45.60%  120.34 sec  120.35 sec  0.01 sec  0.01 sec 
[04/25 12:39:54     33s] (I)       | +-Create place DB                     12.62%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Import place data                 12.52%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Read instances and placement     4.66%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Read nets                        7.61%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Create route DB                     26.37%  120.34 sec  120.35 sec  0.01 sec  0.01 sec 
[04/25 12:39:54     33s] (I)       | | +-Import route data (1T)            24.27%  120.34 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Read blockages ( Layer 2-11 )    3.77%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | | +-Read routing blockages         0.01%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | | +-Read instance blockages        0.95%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | | +-Read PG blockages              1.85%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | | +-Read clock blockages           0.05%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | | +-Read other blockages           0.03%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | | +-Read halo blockages            0.05%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | | +-Read boundary cut boxes        0.00%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Read blackboxes                  0.03%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Read prerouted                   1.55%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Read unlegalized nets            0.46%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Read nets                        0.08%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Set up via pillars               0.01%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Initialize 3D grid graph         0.84%  120.34 sec  120.34 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Model blockage capacity         12.22%  120.34 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | | +-Initialize 3D capacity        11.14%  120.34 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Move terms for access (1T)       0.07%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Read aux data                        0.00%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Others data preparation              0.10%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Create route kernel                  5.59%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       +-Global Routing                        11.34%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Initialization                       0.09%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Net group 1                          7.66%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Generate topology                  0.40%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Phase 1a                           1.02%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Pattern routing (1T)             0.84%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Phase 1b                           0.14%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Phase 1c                           0.03%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Phase 1d                           0.02%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Phase 1e                           0.22%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Route legalization               0.01%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Phase 1f                           0.03%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Phase 1g                           0.49%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Post Routing                     0.38%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Phase 1h                           0.52%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | | +-Post Routing                     0.40%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Layer assignment (1T)              1.43%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       +-Export 3D cong map                     3.31%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Export 2D cong map                   0.37%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       +-Extract Global 3D Wires                0.01%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       +-Track Assignment (1T)                  6.93%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Initialization                       0.04%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Track Assignment Kernel              6.44%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Free Memory                          0.00%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       +-Export                                22.63%  120.35 sec  120.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Export DB wires                      0.35%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Export all nets                    0.12%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | | +-Set wire vias                      0.03%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Report wirelength                   12.50%  120.35 sec  120.35 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Update net boxes                     9.32%  120.35 sec  120.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       | +-Update timing                        0.01%  120.36 sec  120.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)       +-Postprocess design                     1.68%  120.36 sec  120.36 sec  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)      ===================== Summary by functions =====================
[04/25 12:39:54     33s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:39:54     33s] (I)      ----------------------------------------------------------------
[04/25 12:39:54     33s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[04/25 12:39:54     33s] (I)        1  Import and model                45.60%  0.01 sec  0.01 sec 
[04/25 12:39:54     33s] (I)        1  Export                          22.63%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        1  Global Routing                  11.34%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        1  Track Assignment (1T)            6.93%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        1  Export 3D cong map               3.31%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        1  Postprocess design               1.68%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Create route DB                 26.37%  0.01 sec  0.01 sec 
[04/25 12:39:54     33s] (I)        2  Create place DB                 12.62%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Report wirelength               12.50%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Update net boxes                 9.32%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Net group 1                      7.66%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Track Assignment Kernel          6.44%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Create route kernel              5.59%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Export 2D cong map               0.37%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Export DB wires                  0.35%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Others data preparation          0.10%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Import route data (1T)          24.27%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Import place data               12.52%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Layer assignment (1T)            1.43%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Phase 1a                         1.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Phase 1h                         0.52%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Phase 1g                         0.49%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Generate topology                0.40%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Phase 1e                         0.22%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Phase 1b                         0.14%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Export all nets                  0.12%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Set wire vias                    0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Phase 1f                         0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        3  Phase 1d                         0.02%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Model blockage capacity         12.22%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Read nets                        7.69%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Read instances and placement     4.66%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Read blockages ( Layer 2-11 )    3.77%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Read prerouted                   1.55%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Pattern routing (1T)             0.84%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Initialize 3D grid graph         0.84%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Post Routing                     0.78%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Read unlegalized nets            0.46%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Move terms for access (1T)       0.07%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Read blackboxes                  0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        5  Initialize 3D capacity          11.14%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        5  Read PG blockages                1.85%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        5  Read instance blockages          0.95%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:39:54     33s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:54     33s]     Routing using eGR in eGR->NR Step done.
[04/25 12:39:54     33s]     Routing using NR in eGR->NR Step...
[04/25 12:39:54     33s] 
[04/25 12:39:54     33s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[04/25 12:39:54     33s]   0 nets are default rule and 1 are 2w2s.
[04/25 12:39:54     33s]   Preferred NanoRoute mode settings: Current
[04/25 12:39:54     33s] -droutePostRouteSpreadWire auto
[04/25 12:39:54     33s] -droutePostRouteWidenWireRule ""
[04/25 12:39:54     33s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/25 12:39:54     33s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[04/25 12:39:54     33s] To increase the message display limit, refer to the product command reference manual.
[04/25 12:39:54     33s]       Clock detailed routing...
[04/25 12:39:54     33s]         NanoRoute...
[04/25 12:39:54     33s] % Begin globalDetailRoute (date=04/25 12:39:54, mem=1843.0M)
[04/25 12:39:54     33s] 
[04/25 12:39:54     33s] globalDetailRoute
[04/25 12:39:54     33s] 
[04/25 12:39:54     33s] #Start globalDetailRoute on Fri Apr 25 12:39:54 2025
[04/25 12:39:54     33s] #
[04/25 12:39:54     33s] ### Time Record (globalDetailRoute) is installed.
[04/25 12:39:54     33s] ### Time Record (Pre Callback) is installed.
[04/25 12:39:54     33s] ### Time Record (Pre Callback) is uninstalled.
[04/25 12:39:54     33s] ### Time Record (DB Import) is installed.
[04/25 12:39:54     33s] ### Time Record (Timing Data Generation) is installed.
[04/25 12:39:54     33s] ### Time Record (Timing Data Generation) is uninstalled.
[04/25 12:39:54     33s] ### info: trigger incremental rule import ( 1 new NDR ).
[04/25 12:39:54     33s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[04/25 12:39:54     33s] #No via in the lib
[04/25 12:39:54     33s] ### Net info: total nets: 2462
[04/25 12:39:54     33s] ### Net info: dirty nets: 0
[04/25 12:39:54     33s] ### Net info: marked as disconnected nets: 0
[04/25 12:39:54     33s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
[04/25 12:39:54     33s] #num needed restored net=0
[04/25 12:39:54     33s] #need_extraction net=0 (total=2462)
[04/25 12:39:54     33s] ### Net info: fully routed nets: 1
[04/25 12:39:54     33s] ### Net info: trivial (< 2 pins) nets: 4
[04/25 12:39:54     33s] ### Net info: unrouted nets: 2457
[04/25 12:39:54     33s] ### Net info: re-extraction nets: 0
[04/25 12:39:54     33s] ### Net info: selected nets: 1
[04/25 12:39:54     33s] ### Net info: ignored nets: 0
[04/25 12:39:54     33s] ### Net info: skip routing nets: 0
[04/25 12:39:54     33s] ### import design signature (5): route=1481230324 fixed_route=777742788 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2025167431 dirty_area=0 del_dirty_area=0 cell=1466003834 placement=1304408520 pin_access=1 inst_pattern=1
[04/25 12:39:54     33s] ### Time Record (DB Import) is uninstalled.
[04/25 12:39:54     33s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[04/25 12:39:54     33s] #
[04/25 12:39:54     33s] #Wire/Via statistics before line assignment ...
[04/25 12:39:54     33s] #Total number of nets with non-default rule or having extra spacing = 1
[04/25 12:39:54     33s] #Total wire length = 220 um.
[04/25 12:39:54     33s] #Total half perimeter of net bounding box = 124 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M1 = 0 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M2 = 26 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M3 = 8 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M4 = 9 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M5 = 133 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M6 = 44 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M7 = 0 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M8 = 0 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M9 = 0 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M10 = 0 um.
[04/25 12:39:54     33s] #Total wire length on LAYER M11 = 0 um.
[04/25 12:39:54     33s] #Total number of vias = 140
[04/25 12:39:54     33s] #Total number of multi-cut vias = 140 (100.0%)
[04/25 12:39:54     33s] #Up-Via Summary (total 140):
[04/25 12:39:54     33s] #                    multi-cut      Total
[04/25 12:39:54     33s] #-----------------------------------------
[04/25 12:39:54     33s] # M1                34 (100.0%)         34
[04/25 12:39:54     33s] # M2                38 (100.0%)         38
[04/25 12:39:54     33s] # M3                27 (100.0%)         27
[04/25 12:39:54     33s] # M4                26 (100.0%)         26
[04/25 12:39:54     33s] # M5                15 (100.0%)         15
[04/25 12:39:54     33s] #-----------------------------------------
[04/25 12:39:54     33s] #                  140 (100.0%)        140 
[04/25 12:39:54     33s] #
[04/25 12:39:54     33s] ### Time Record (Data Preparation) is installed.
[04/25 12:39:54     33s] #Start routing data preparation on Fri Apr 25 12:39:54 2025
[04/25 12:39:54     33s] #
[04/25 12:39:54     33s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
[04/25 12:39:54     33s] #WARNING (NRDB-2040) Rule 2w2s doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[04/25 12:39:54     33s] #WARNING (EMS-27) Message (NRDB-776) has exceeded the current message display limit of 20.
[04/25 12:39:54     33s] #To increase the message display limit, refer to the product command reference manual.
[04/25 12:39:54     33s] #WARNING (EMS-27) Message (NRDB-777) has exceeded the current message display limit of 20.
[04/25 12:39:54     33s] #To increase the message display limit, refer to the product command reference manual.
[04/25 12:39:54     33s] #Minimum voltage of a net in the design = 0.000.
[04/25 12:39:54     33s] #Maximum voltage of a net in the design = 1.320.
[04/25 12:39:54     33s] #Voltage range [0.000 - 1.320] has 2427 nets.
[04/25 12:39:54     33s] #Voltage range [0.000 - 0.000] has 34 nets.
[04/25 12:39:54     33s] #Voltage range [1.080 - 1.320] has 1 net.
[04/25 12:39:54     33s] #Build and mark too close pins for the same net.
[04/25 12:39:54     33s] ### Time Record (Cell Pin Access) is installed.
[04/25 12:39:54     33s] #Rebuild pin access data for design.
[04/25 12:39:54     33s] #Initial pin access analysis.
[04/25 12:39:54     33s] #Detail pin access analysis.
[04/25 12:39:54     33s] ### Time Record (Cell Pin Access) is uninstalled.
[04/25 12:39:54     33s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
[04/25 12:39:54     33s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:39:54     33s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:39:54     33s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:39:54     33s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:39:54     33s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:39:54     33s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:39:54     33s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:39:54     33s] # M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
[04/25 12:39:54     33s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 12:39:54     33s] # M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 12:39:54     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.99 (MB), peak = 1883.25 (MB)
[04/25 12:39:54     33s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[04/25 12:39:54     33s] ### Time Record (Data Preparation) is uninstalled.
[04/25 12:39:54     33s] #	no debugging net set
[04/25 12:39:54     33s] #Cpu time = 00:00:00
[04/25 12:39:54     33s] #Elapsed time = 00:00:00
[04/25 12:39:54     33s] #Increased memory = 11.02 (MB)
[04/25 12:39:54     33s] #Total memory = 1854.53 (MB)
[04/25 12:39:54     33s] #Peak memory = 1883.25 (MB)
[04/25 12:39:54     33s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[04/25 12:39:54     33s] ### Time Record (globalDetailRoute) is uninstalled.
[04/25 12:39:54     33s] ### 
[04/25 12:39:54     33s] ###   Scalability Statistics
[04/25 12:39:54     33s] ### 
[04/25 12:39:54     33s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:39:54     33s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/25 12:39:54     33s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:39:54     33s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/25 12:39:54     33s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/25 12:39:54     33s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/25 12:39:54     33s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/25 12:39:54     33s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/25 12:39:54     33s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[04/25 12:39:54     33s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:39:54     33s] ### 
[04/25 12:39:55     33s] % End globalDetailRoute (date=04/25 12:39:55, total cpu=0:00:00.2, real=0:00:01.0, peak res=1883.3M, current mem=1855.4M)
[04/25 12:39:55     33s]         NanoRoute done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/25 12:39:55     33s]       Clock detailed routing done.
[04/25 12:39:55     33s] **ERROR: (IMPCCOPT-5053):	NanoRoute did not finish successfully. See log file for details.
      Route Remaining Unrouted Nets...
[04/25 12:39:55     33s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/25 12:39:55     33s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2101.2M, EPOCH TIME: 1745564995.032266
[04/25 12:39:55     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:55     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:55     33s] All LLGs are deleted
[04/25 12:39:55     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:55     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:55     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2101.2M, EPOCH TIME: 1745564995.032305
[04/25 12:39:55     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2101.2M, EPOCH TIME: 1745564995.032325
[04/25 12:39:55     33s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2101.2M, EPOCH TIME: 1745564995.032366
[04/25 12:39:55     33s] ### Creating LA Mngr. totSessionCpu=0:00:33.3 mem=2101.2M
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] Trim Metal Layers:
[04/25 12:39:55     33s] LayerId::1 widthSet size::5
[04/25 12:39:55     33s] LayerId::2 widthSet size::5
[04/25 12:39:55     33s] LayerId::3 widthSet size::5
[04/25 12:39:55     33s] LayerId::4 widthSet size::5
[04/25 12:39:55     33s] LayerId::5 widthSet size::5
[04/25 12:39:55     33s] LayerId::6 widthSet size::5
[04/25 12:39:55     33s] LayerId::7 widthSet size::6
[04/25 12:39:55     33s] LayerId::8 widthSet size::6
[04/25 12:39:55     33s] LayerId::9 widthSet size::6
[04/25 12:39:55     33s] LayerId::10 widthSet size::4
[04/25 12:39:55     33s] LayerId::11 widthSet size::3
[04/25 12:39:55     33s] Updating RC grid for preRoute extraction ...
[04/25 12:39:55     33s] eee: pegSigSF::1.070000
[04/25 12:39:55     33s] Initializing multi-corner capacitance tables ... 
[04/25 12:39:55     33s] Initializing multi-corner resistance tables ...
[04/25 12:39:55     33s] Creating RPSQ from WeeR and WRes ...
[04/25 12:39:55     33s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 12:39:55     33s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:39:55     33s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:39:55     33s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:39:55     33s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.808100 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:39:55     33s] ### Creating LA Mngr, finished. totSessionCpu=0:00:33.3 mem=2101.2M
[04/25 12:39:55     33s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] (I)      ==================== Layers =====================
[04/25 12:39:55     33s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:55     33s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:39:55     33s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:55     33s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:39:55     33s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:39:55     33s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:55     33s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:39:55     33s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:39:55     33s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:39:55     33s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:39:55     33s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:39:55     33s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:39:55     33s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:39:55     33s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:39:55     33s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:39:55     33s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:39:55     33s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:39:55     33s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:39:55     33s] (I)      Started Import and model ( Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:39:55     33s] (I)      == Non-default Options ==
[04/25 12:39:55     33s] (I)      Maximum routing layer                              : 11
[04/25 12:39:55     33s] (I)      Number of threads                                  : 1
[04/25 12:39:55     33s] (I)      Method to set GCell size                           : row
[04/25 12:39:55     33s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:39:55     33s] (I)      Use row-based GCell size
[04/25 12:39:55     33s] (I)      Use row-based GCell align
[04/25 12:39:55     33s] (I)      layer 0 area = 80000
[04/25 12:39:55     33s] (I)      layer 1 area = 80000
[04/25 12:39:55     33s] (I)      layer 2 area = 80000
[04/25 12:39:55     33s] (I)      layer 3 area = 80000
[04/25 12:39:55     33s] (I)      layer 4 area = 80000
[04/25 12:39:55     33s] (I)      layer 5 area = 80000
[04/25 12:39:55     33s] (I)      layer 6 area = 80000
[04/25 12:39:55     33s] (I)      layer 7 area = 80000
[04/25 12:39:55     33s] (I)      layer 8 area = 80000
[04/25 12:39:55     33s] (I)      layer 9 area = 400000
[04/25 12:39:55     33s] (I)      layer 10 area = 400000
[04/25 12:39:55     33s] (I)      GCell unit size   : 3420
[04/25 12:39:55     33s] (I)      GCell multiplier  : 1
[04/25 12:39:55     33s] (I)      GCell row height  : 3420
[04/25 12:39:55     33s] (I)      Actual row height : 3420
[04/25 12:39:55     33s] (I)      GCell align ref   : 12000 12160
[04/25 12:39:55     33s] [NR-eGR] Track table information for default rule: 
[04/25 12:39:55     33s] [NR-eGR] M1 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M2 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M3 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M4 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M5 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M6 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M7 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M8 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M9 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M10 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] M11 has single uniform track structure
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 1
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 2
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 3
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 4
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 5
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 6
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 7
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 8
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 9
[04/25 12:39:55     33s] [NR-eGR] No double-cut via on layer 10
[04/25 12:39:55     33s] (I)      =============== Default via ===============
[04/25 12:39:55     33s] (I)      +----+------------------+-----------------+
[04/25 12:39:55     33s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:39:55     33s] (I)      +----+------------------+-----------------+
[04/25 12:39:55     33s] (I)      |  1 |                  |                 |
[04/25 12:39:55     33s] (I)      |  2 |                  |                 |
[04/25 12:39:55     33s] (I)      |  3 |                  |                 |
[04/25 12:39:55     33s] (I)      |  4 |                  |                 |
[04/25 12:39:55     33s] (I)      |  5 |                  |                 |
[04/25 12:39:55     33s] (I)      |  6 |                  |                 |
[04/25 12:39:55     33s] (I)      |  7 |                  |                 |
[04/25 12:39:55     33s] (I)      |  8 |                  |                 |
[04/25 12:39:55     33s] (I)      |  9 |                  |                 |
[04/25 12:39:55     33s] (I)      | 10 |                  |                 |
[04/25 12:39:55     33s] (I)      +----+------------------+-----------------+
[04/25 12:39:55     33s] [NR-eGR] Read 3148 PG shapes
[04/25 12:39:55     33s] [NR-eGR] Read 0 clock shapes
[04/25 12:39:55     33s] [NR-eGR] Read 0 other shapes
[04/25 12:39:55     33s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:39:55     33s] [NR-eGR] #Instance Blockages : 0
[04/25 12:39:55     33s] [NR-eGR] #PG Blockages       : 3148
[04/25 12:39:55     33s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:39:55     33s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:39:55     33s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:39:55     33s] [NR-eGR] #Other Blockages    : 0
[04/25 12:39:55     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:39:55     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:39:55     33s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 12:39:55     33s] (I)      early_global_route_priority property id does not exist.
[04/25 12:39:55     33s] (I)      Read Num Blocks=3148  Num Prerouted Wires=0  Num CS=0
[04/25 12:39:55     33s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 9 (V) : #blockages 344 : #preroutes 0
[04/25 12:39:55     33s] (I)      Layer 10 (H) : #blockages 180 : #preroutes 0
[04/25 12:39:55     33s] (I)      Number of ignored nets                =      0
[04/25 12:39:55     33s] (I)      Number of connected nets              =      0
[04/25 12:39:55     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:39:55     33s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:39:55     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:39:55     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:39:55     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:39:55     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:39:55     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:39:55     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:39:55     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:39:55     33s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:39:55     33s] (I)      Ndr track 0 does not exist
[04/25 12:39:55     33s] (I)      Ndr track 0 does not exist
[04/25 12:39:55     33s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:39:55     33s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:39:55     33s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:39:55     33s] (I)      Site width          :   400  (dbu)
[04/25 12:39:55     33s] (I)      Row height          :  3420  (dbu)
[04/25 12:39:55     33s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:39:55     33s] (I)      GCell width         :  3420  (dbu)
[04/25 12:39:55     33s] (I)      GCell height        :  3420  (dbu)
[04/25 12:39:55     33s] (I)      Grid                :    89    88    11
[04/25 12:39:55     33s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:39:55     33s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:39:55     33s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:39:55     33s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:39:55     33s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:39:55     33s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:39:55     33s] (I)      Default pitch size  :   240   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:39:55     33s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:39:55     33s] (I)      Num tracks per GCell: 14.25  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:39:55     33s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:39:55     33s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:39:55     33s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:39:55     33s] (I)      --------------------------------------------------------
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] [NR-eGR] ============ Routing rule table ============
[04/25 12:39:55     33s] [NR-eGR] Rule id: 0  Nets: 2424
[04/25 12:39:55     33s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 12:39:55     33s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[04/25 12:39:55     33s] (I)                    Pitch  400  400  400  400  400  400  400  800  1000  1000 
[04/25 12:39:55     33s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:39:55     33s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[04/25 12:39:55     33s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:39:55     33s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:39:55     33s] (I)                    Layer     2     3     4     5     6     7     8    9    10    11 
[04/25 12:39:55     33s] (I)                    Pitch  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:39:55     33s] (I)             #Used tracks     3     3     3     3     3     3     3    1     1     1 
[04/25 12:39:55     33s] (I)       #Fully used tracks     3     3     3     3     3     3     3    1     1     1 
[04/25 12:39:55     33s] [NR-eGR] ========================================
[04/25 12:39:55     33s] [NR-eGR] 
[04/25 12:39:55     33s] (I)      =============== Blocked Tracks ===============
[04/25 12:39:55     33s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:55     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:39:55     33s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:55     33s] (I)      |     1 |       0 |        0 |         0.00% |
[04/25 12:39:55     33s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 12:39:55     33s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:39:55     33s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 12:39:55     33s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:39:55     33s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 12:39:55     33s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:39:55     33s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 12:39:55     33s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:39:55     33s] (I)      |    10 |   26840 |     6621 |        24.67% |
[04/25 12:39:55     33s] (I)      |    11 |   26700 |     6650 |        24.91% |
[04/25 12:39:55     33s] (I)      +-------+---------+----------+---------------+
[04/25 12:39:55     33s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] (I)      Reset routing kernel
[04/25 12:39:55     33s] (I)      Started Global Routing ( Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] (I)      totalPins=8627  totalGlobalPin=8612 (99.83%)
[04/25 12:39:55     33s] (I)      total 2D Cap : 132854 = (66354 H, 66500 V)
[04/25 12:39:55     33s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1a Route ============
[04/25 12:39:55     33s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1b Route ============
[04/25 12:39:55     33s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:39:55     33s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1c Route ============
[04/25 12:39:55     33s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1d Route ============
[04/25 12:39:55     33s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1e Route ============
[04/25 12:39:55     33s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:39:55     33s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1l Route ============
[04/25 12:39:55     33s] (I)      total 2D Cap : 539154 = (252443 H, 286711 V)
[04/25 12:39:55     33s] [NR-eGR] Layer group 2: route 2424 net(s) in layer range [2, 11]
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1a Route ============
[04/25 12:39:55     33s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1b Route ============
[04/25 12:39:55     33s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:55     33s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:39:55     33s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 12:39:55     33s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1c Route ============
[04/25 12:39:55     33s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1d Route ============
[04/25 12:39:55     33s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1e Route ============
[04/25 12:39:55     33s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.71% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:39:55     33s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] (I)      ============  Phase 1l Route ============
[04/25 12:39:55     33s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 12:39:55     33s] (I)      Layer  2:      65935     15831         0           0       66203    ( 0.00%) 
[04/25 12:39:55     33s] (I)      Layer  3:      65738     13809         0           0       66211    ( 0.00%) 
[04/25 12:39:55     33s] (I)      Layer  4:      65935      2250         0           0       66203    ( 0.00%) 
[04/25 12:39:55     33s] (I)      Layer  5:      65738       850         0           0       66211    ( 0.00%) 
[04/25 12:39:55     33s] (I)      Layer  6:      65935       177         0           0       66203    ( 0.00%) 
[04/25 12:39:55     33s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 12:39:55     33s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:39:55     33s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 12:39:55     33s] (I)      Layer 10:      19921         0         0        4077       22404    (15.39%) 
[04/25 12:39:55     33s] (I)      Layer 11:      19791         0         0        2640       23844    ( 9.97%) 
[04/25 12:39:55     33s] (I)      Total:        533505     32917         0        6716      542794    ( 1.22%) 
[04/25 12:39:55     33s] (I)      
[04/25 12:39:55     33s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:39:55     33s] [NR-eGR]                        OverCon            
[04/25 12:39:55     33s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:39:55     33s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:39:55     33s] [NR-eGR] ----------------------------------------------
[04/25 12:39:55     33s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR] ----------------------------------------------
[04/25 12:39:55     33s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:39:55     33s] [NR-eGR] 
[04/25 12:39:55     33s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] (I)      total 2D Cap : 539629 = (252590 H, 287039 V)
[04/25 12:39:55     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:39:55     33s] (I)      ============= Track Assignment ============
[04/25 12:39:55     33s] (I)      Started Track Assignment (1T) ( Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:39:55     33s] (I)      Run Multi-thread track assignment
[04/25 12:39:55     33s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] (I)      Started Export ( Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] [NR-eGR]              Length (um)   Vias 
[04/25 12:39:55     33s] [NR-eGR] --------------------------------
[04/25 12:39:55     33s] [NR-eGR]  M1   (1H)             0   8588 
[04/25 12:39:55     33s] [NR-eGR]  M2   (2V)         23818  13682 
[04/25 12:39:55     33s] [NR-eGR]  M3   (3H)         23831    516 
[04/25 12:39:55     33s] [NR-eGR]  M4   (4V)          3785    156 
[04/25 12:39:55     33s] [NR-eGR]  M5   (5H)          1252     46 
[04/25 12:39:55     33s] [NR-eGR]  M6   (6V)           104      4 
[04/25 12:39:55     33s] [NR-eGR]  M7   (7H)             1      0 
[04/25 12:39:55     33s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:39:55     33s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:39:55     33s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:39:55     33s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:39:55     33s] [NR-eGR] --------------------------------
[04/25 12:39:55     33s] [NR-eGR]       Total        52791  22992 
[04/25 12:39:55     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:55     33s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:39:55     33s] [NR-eGR] Total length: 52791um, number of vias: 22992
[04/25 12:39:55     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:55     33s] [NR-eGR] Total eGR-routed clock nets wire length: 216um, number of vias: 182
[04/25 12:39:55     33s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:39:55     33s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2101.22 MB )
[04/25 12:39:55     33s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:39:55     33s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:39:55     33s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:39:55     33s] (I)       Early Global Route kernel              100.00%  120.65 sec  120.70 sec  0.05 sec  0.05 sec 
[04/25 12:39:55     33s] (I)       +-Import and model                      15.77%  120.65 sec  120.66 sec  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)       | +-Create place DB                      5.04%  120.65 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Import place data                  4.99%  120.65 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Read instances and placement     1.80%  120.65 sec  120.65 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Read nets                        3.09%  120.65 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Create route DB                      7.88%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Import route data (1T)             7.64%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.01%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | | +-Read routing blockages         0.00%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | | +-Read instance blockages        0.36%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | | +-Read PG blockages              0.30%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | | +-Read clock blockages           0.01%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | | +-Read other blockages           0.01%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | | +-Read halo blockages            0.03%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | | +-Read boundary cut boxes        0.00%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Read blackboxes                  0.01%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Read prerouted                   0.10%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Read unlegalized nets            0.12%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Read nets                        0.62%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Set up via pillars               0.01%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Initialize 3D grid graph         0.12%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Model blockage capacity          3.40%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | | +-Initialize 3D capacity         3.14%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Read aux data                        0.00%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Others data preparation              0.13%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Create route kernel                  2.39%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       +-Global Routing                        35.76%  120.66 sec  120.68 sec  0.02 sec  0.02 sec 
[04/25 12:39:55     33s] (I)       | +-Initialization                       0.38%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Net group 1                          1.74%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Generate topology                  0.03%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1a                           0.38%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Pattern routing (1T)             0.33%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1b                           0.04%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1c                           0.01%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1d                           0.02%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1e                           0.08%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Route legalization               0.00%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1l                           0.60%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Layer assignment (1T)            0.53%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Net group 2                         31.35%  120.66 sec  120.68 sec  0.02 sec  0.02 sec 
[04/25 12:39:55     33s] (I)       | | +-Generate topology                  2.85%  120.66 sec  120.66 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1a                           5.89%  120.66 sec  120.67 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Pattern routing (1T)             5.19%  120.66 sec  120.67 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Add via demand to 2D             0.56%  120.67 sec  120.67 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1b                           0.06%  120.67 sec  120.67 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1c                           0.01%  120.67 sec  120.67 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1d                           0.01%  120.67 sec  120.67 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1e                           0.09%  120.67 sec  120.67 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | | +-Route legalization               0.00%  120.67 sec  120.67 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Phase 1l                          21.37%  120.67 sec  120.68 sec  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)       | | | +-Layer assignment (1T)           20.86%  120.67 sec  120.68 sec  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)       | +-Clean cong LA                        0.00%  120.68 sec  120.68 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       +-Export 3D cong map                     1.27%  120.68 sec  120.68 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Export 2D cong map                   0.14%  120.68 sec  120.68 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       +-Extract Global 3D Wires                0.61%  120.68 sec  120.68 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       +-Track Assignment (1T)                 26.67%  120.68 sec  120.70 sec  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)       | +-Initialization                       0.08%  120.68 sec  120.68 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Track Assignment Kernel             26.20%  120.68 sec  120.70 sec  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)       | +-Free Memory                          0.00%  120.70 sec  120.70 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       +-Export                                15.97%  120.70 sec  120.70 sec  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)       | +-Export DB wires                      9.06%  120.70 sec  120.70 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Export all nets                    6.98%  120.70 sec  120.70 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | | +-Set wire vias                      1.63%  120.70 sec  120.70 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Report wirelength                    3.46%  120.70 sec  120.70 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Update net boxes                     3.28%  120.70 sec  120.70 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       | +-Update timing                        0.00%  120.70 sec  120.70 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)       +-Postprocess design                     0.29%  120.70 sec  120.70 sec  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)      ===================== Summary by functions =====================
[04/25 12:39:55     33s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:39:55     33s] (I)      ----------------------------------------------------------------
[04/25 12:39:55     33s] (I)        0  Early Global Route kernel      100.00%  0.05 sec  0.05 sec 
[04/25 12:39:55     33s] (I)        1  Global Routing                  35.76%  0.02 sec  0.02 sec 
[04/25 12:39:55     33s] (I)        1  Track Assignment (1T)           26.67%  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)        1  Export                          15.97%  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)        1  Import and model                15.77%  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)        1  Export 3D cong map               1.27%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        1  Extract Global 3D Wires          0.61%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        1  Postprocess design               0.29%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Net group 2                     31.35%  0.02 sec  0.02 sec 
[04/25 12:39:55     33s] (I)        2  Track Assignment Kernel         26.20%  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)        2  Export DB wires                  9.06%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Create route DB                  7.88%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Create place DB                  5.04%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Report wirelength                3.46%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Update net boxes                 3.28%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Create route kernel              2.39%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Net group 1                      1.74%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Initialization                   0.46%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Export 2D cong map               0.14%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Phase 1l                        21.96%  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)        3  Import route data (1T)           7.64%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Export all nets                  6.98%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Phase 1a                         6.27%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Import place data                4.99%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Generate topology                2.89%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Set wire vias                    1.63%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Phase 1e                         0.16%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Layer assignment (1T)           21.39%  0.01 sec  0.01 sec 
[04/25 12:39:55     33s] (I)        4  Pattern routing (1T)             5.52%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Read nets                        3.71%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Model blockage capacity          3.40%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Read instances and placement     1.80%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Read blockages ( Layer 2-11 )    1.01%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Add via demand to 2D             0.56%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Read unlegalized nets            0.12%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Read prerouted                   0.10%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        5  Initialize 3D capacity           3.14%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        5  Read instance blockages          0.36%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        5  Read PG blockages                0.30%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:39:55     33s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:39:55     33s]     Routing using NR in eGR->NR Step done.
[04/25 12:39:55     33s] Net route status summary:
[04/25 12:39:55     33s]   Clock:         1 (unrouted=0, trialRouted=1, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:55     33s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] CCOPT: Done with clock implementation routing.
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/25 12:39:55     33s]   Clock implementation routing done.
[04/25 12:39:55     33s]   Leaving CCOpt scope - extractRC...
[04/25 12:39:55     33s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/25 12:39:55     33s] Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
[04/25 12:39:55     33s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 12:39:55     33s] Type 'man IMPEXT-3530' for more detail.
[04/25 12:39:55     33s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 12:39:55     33s] RC Extraction called in multi-corner(1) mode.
[04/25 12:39:55     33s] RCMode: PreRoute
[04/25 12:39:55     33s]       RC Corner Indexes            0   
[04/25 12:39:55     33s] Capacitance Scaling Factor   : 1.00000 
[04/25 12:39:55     33s] Resistance Scaling Factor    : 1.00000 
[04/25 12:39:55     33s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 12:39:55     33s] Clock Res. Scaling Factor    : 1.00000 
[04/25 12:39:55     33s] Shrink Factor                : 0.90000
[04/25 12:39:55     33s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 12:39:55     33s] Using capacitance table file ...
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] Trim Metal Layers:
[04/25 12:39:55     33s] LayerId::1 widthSet size::5
[04/25 12:39:55     33s] LayerId::2 widthSet size::5
[04/25 12:39:55     33s] LayerId::3 widthSet size::5
[04/25 12:39:55     33s] LayerId::4 widthSet size::5
[04/25 12:39:55     33s] LayerId::5 widthSet size::5
[04/25 12:39:55     33s] LayerId::6 widthSet size::5
[04/25 12:39:55     33s] LayerId::7 widthSet size::6
[04/25 12:39:55     33s] LayerId::8 widthSet size::6
[04/25 12:39:55     33s] LayerId::9 widthSet size::6
[04/25 12:39:55     33s] LayerId::10 widthSet size::4
[04/25 12:39:55     33s] LayerId::11 widthSet size::3
[04/25 12:39:55     33s] Updating RC grid for preRoute extraction ...
[04/25 12:39:55     33s] eee: pegSigSF::1.070000
[04/25 12:39:55     33s] Initializing multi-corner capacitance tables ... 
[04/25 12:39:55     33s] Initializing multi-corner resistance tables ...
[04/25 12:39:55     33s] Creating RPSQ from WeeR and WRes ...
[04/25 12:39:55     33s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 12:39:55     33s] eee: l::2 avDens::0.208200 usedTrk::1406.290062 availTrk::6754.500000 sigTrk::1406.290062
[04/25 12:39:55     33s] eee: l::3 avDens::0.208415 usedTrk::1407.736261 availTrk::6754.500000 sigTrk::1407.736261
[04/25 12:39:55     33s] eee: l::4 avDens::0.039317 usedTrk::221.868480 availTrk::5643.000000 sigTrk::221.868480
[04/25 12:39:55     33s] eee: l::5 avDens::0.020622 usedTrk::74.054707 availTrk::3591.000000 sigTrk::74.054707
[04/25 12:39:55     33s] eee: l::6 avDens::0.005242 usedTrk::6.274825 availTrk::1197.000000 sigTrk::6.274825
[04/25 12:39:55     33s] eee: l::7 avDens::0.000274 usedTrk::0.046784 availTrk::171.000000 sigTrk::0.046784
[04/25 12:39:55     33s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:39:55     33s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:39:55     33s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:39:55     33s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:39:55     33s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.093724 aWlH=0.000000 lMod=0 pMax=0.808100 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:39:55     33s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2101.219M)
[04/25 12:39:55     33s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/25 12:39:55     33s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:55     33s]   Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:39:55     33s] End AAE Lib Interpolated Model. (MEM=2101.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:55     33s]   Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:55     33s]   Clock DAG stats after routing clock trees:
[04/25 12:39:55     33s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:55     33s]     sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:55     33s]     misc counts      : r=1, pp=0
[04/25 12:39:55     33s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:55     33s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:55     33s]     sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:55     33s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:55     33s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=216.470um, total=216.470um
[04/25 12:39:55     33s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:55     33s]   Clock DAG net violations after routing clock trees: none
[04/25 12:39:55     33s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/25 12:39:55     33s]     Leaf : target=0.200ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:55     33s]   Clock DAG hash after routing clock trees: 7502502149268207390 15972158253527617013
[04/25 12:39:55     33s]   CTS services accumulated run-time stats after routing clock trees:
[04/25 12:39:55     33s]     delay calculator: calls=5232, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:55     33s]     legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:55     33s]     steiner router: calls=5233, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:55     33s]   Primary reporting skew groups after routing clock trees:
[04/25 12:39:55     33s]     skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.005, sd=0.002], skew [0.007 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.007) (gid=0.000 gs=0.000)
[04/25 12:39:55     33s]         min path sink: result_reg[20]45/CK
[04/25 12:39:55     33s]         max path sink: state_reg[1]/CK
[04/25 12:39:55     33s]   Skew group summary after routing clock trees:
[04/25 12:39:55     33s]     skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.005, sd=0.002], skew [0.007 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.007) (gid=0.000 gs=0.000)
[04/25 12:39:55     33s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/25 12:39:55     33s] **WARN: (IMPCCOPT-2204):	Skipping Post Conditioning: The clock network is not routed.
[04/25 12:39:55     33s]   Post-balance tidy up or trial balance steps...
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG stats at end of CTS:
[04/25 12:39:55     33s]   ==============================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   -------------------------------------------------------
[04/25 12:39:55     33s]   Cell type                 Count    Area     Capacitance
[04/25 12:39:55     33s]   -------------------------------------------------------
[04/25 12:39:55     33s]   Buffers                     0      0.000       0.000
[04/25 12:39:55     33s]   Inverters                   0      0.000       0.000
[04/25 12:39:55     33s]   Integrated Clock Gates      0      0.000       0.000
[04/25 12:39:55     33s]   Discrete Clock Gates        0      0.000       0.000
[04/25 12:39:55     33s]   Clock Logic                 0      0.000       0.000
[04/25 12:39:55     33s]   All                         0      0.000       0.000
[04/25 12:39:55     33s]   -------------------------------------------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG sink counts at end of CTS:
[04/25 12:39:55     33s]   ====================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   -------------------------
[04/25 12:39:55     33s]   Sink type           Count
[04/25 12:39:55     33s]   -------------------------
[04/25 12:39:55     33s]   Regular              34
[04/25 12:39:55     33s]   Enable Latch          0
[04/25 12:39:55     33s]   Load Capacitance      0
[04/25 12:39:55     33s]   Antenna Diode         0
[04/25 12:39:55     33s]   Node Sink             0
[04/25 12:39:55     33s]   Total                34
[04/25 12:39:55     33s]   -------------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG wire lengths at end of CTS:
[04/25 12:39:55     33s]   =====================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   --------------------
[04/25 12:39:55     33s]   Type     Wire Length
[04/25 12:39:55     33s]   --------------------
[04/25 12:39:55     33s]   Top          0.000
[04/25 12:39:55     33s]   Trunk        0.000
[04/25 12:39:55     33s]   Leaf       216.470
[04/25 12:39:55     33s]   Total      216.470
[04/25 12:39:55     33s]   --------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG hp wire lengths at end of CTS:
[04/25 12:39:55     33s]   ========================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   -----------------------
[04/25 12:39:55     33s]   Type     hp Wire Length
[04/25 12:39:55     33s]   -----------------------
[04/25 12:39:55     33s]   Top          0.000
[04/25 12:39:55     33s]   Trunk        0.000
[04/25 12:39:55     33s]   Leaf         0.000
[04/25 12:39:55     33s]   Total        0.000
[04/25 12:39:55     33s]   -----------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG capacitances at end of CTS:
[04/25 12:39:55     33s]   =====================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   --------------------------------
[04/25 12:39:55     33s]   Type     Gate     Wire     Total
[04/25 12:39:55     33s]   --------------------------------
[04/25 12:39:55     33s]   Top      0.000    0.000    0.000
[04/25 12:39:55     33s]   Trunk    0.000    0.000    0.000
[04/25 12:39:55     33s]   Leaf     0.022    0.025    0.048
[04/25 12:39:55     33s]   Total    0.022    0.025    0.048
[04/25 12:39:55     33s]   --------------------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG sink capacitances at end of CTS:
[04/25 12:39:55     33s]   ==========================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   -----------------------------------------------
[04/25 12:39:55     33s]   Total    Average    Std. Dev.    Min      Max
[04/25 12:39:55     33s]   -----------------------------------------------
[04/25 12:39:55     33s]   0.022     0.001       0.000      0.001    0.001
[04/25 12:39:55     33s]   -----------------------------------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG net violations at end of CTS:
[04/25 12:39:55     33s]   =======================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   None
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/25 12:39:55     33s]   ====================================================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/25 12:39:55     33s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   Leaf        0.200       1       0.102       0.000      0.102    0.102    {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}         -
[04/25 12:39:55     33s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Clock DAG hash at end of CTS: 7502502149268207390 15972158253527617013
[04/25 12:39:55     33s]   CTS services accumulated run-time stats at end of CTS:
[04/25 12:39:55     33s]     delay calculator: calls=5232, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:55     33s]     legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:55     33s]     steiner router: calls=5233, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Primary reporting skew groups summary at end of CTS:
[04/25 12:39:55     33s]   ====================================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   Half-corner       Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/25 12:39:55     33s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   MIN:setup.late    clk/SDC       0.002     0.008     0.007       0.046         0.007           0.007           0.005        0.002     100% {0.002, 0.008}
[04/25 12:39:55     33s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Skew group summary at end of CTS:
[04/25 12:39:55     33s]   =================================
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   Half-corner       Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/25 12:39:55     33s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   MIN:setup.late    clk/SDC       0.002     0.008     0.007       0.046         0.007           0.007           0.005        0.002     100% {0.002, 0.008}
[04/25 12:39:55     33s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Found a total of 0 clock tree pins with a slew violation.
[04/25 12:39:55     33s]   
[04/25 12:39:55     33s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:39:55     33s] Synthesizing clock trees done.
[04/25 12:39:55     33s] Tidy Up And Update Timing...
[04/25 12:39:55     33s] External - Set all clocks to propagated mode...
[04/25 12:39:55     33s] Innovus updating I/O latencies
[04/25 12:39:55     33s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 12:39:55     33s] #################################################################################
[04/25 12:39:55     33s] # Design Stage: PreRoute
[04/25 12:39:55     33s] # Design Name: calculator_fsm
[04/25 12:39:55     33s] # Design Mode: 90nm
[04/25 12:39:55     33s] # Analysis Mode: MMMC Non-OCV 
[04/25 12:39:55     33s] # Parasitics Mode: No SPEF/RCDB 
[04/25 12:39:55     33s] # Signoff Settings: SI Off 
[04/25 12:39:55     33s] #################################################################################
[04/25 12:39:55     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 2176.4M, InitMEM = 2176.4M)
[04/25 12:39:55     33s] Start delay calculation (fullDC) (1 T). (MEM=2176.37)
[04/25 12:39:55     33s] End AAE Lib Interpolated Model. (MEM=2176.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:55     33s] Total number of fetched objects 2426
[04/25 12:39:55     33s] Total number of fetched objects 2426
[04/25 12:39:55     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:55     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:39:55     33s] End delay calculation. (MEM=2204.59 CPU=0:00:00.0 REAL=0:00:00.0)
[04/25 12:39:55     33s] End delay calculation (fullDC). (MEM=2204.59 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:39:55     33s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2204.6M) ***
[04/25 12:39:55     33s] Setting all clocks to propagated mode.
[04/25 12:39:55     33s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 12:39:55     33s] Clock DAG stats after update timingGraph:
[04/25 12:39:55     33s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:39:55     33s]   sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:39:55     33s]   misc counts      : r=1, pp=0
[04/25 12:39:55     33s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:39:55     33s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:39:55     33s]   sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:39:55     33s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:39:55     33s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=216.470um, total=216.470um
[04/25 12:39:55     33s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:39:55     33s] Clock DAG net violations after update timingGraph: none
[04/25 12:39:55     33s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/25 12:39:55     33s]   Leaf : target=0.200ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:39:55     33s] Clock DAG hash after update timingGraph: 7502502149268207390 15972158253527617013
[04/25 12:39:55     33s] CTS services accumulated run-time stats after update timingGraph:
[04/25 12:39:55     33s]   delay calculator: calls=5232, total_wall_time=0.096s, mean_wall_time=0.018ms
[04/25 12:39:55     33s]   legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:39:55     33s]   steiner router: calls=5233, total_wall_time=0.015s, mean_wall_time=0.003ms
[04/25 12:39:55     33s] Primary reporting skew groups after update timingGraph:
[04/25 12:39:55     33s]   skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.005, sd=0.002], skew [0.007 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.007) (gid=0.000 gs=0.000)
[04/25 12:39:55     33s]       min path sink: result_reg[20]45/CK
[04/25 12:39:55     33s]       max path sink: state_reg[1]/CK
[04/25 12:39:55     33s] Skew group summary after update timingGraph:
[04/25 12:39:55     33s]   skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.005, sd=0.002], skew [0.007 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.007) (gid=0.000 gs=0.000)
[04/25 12:39:55     33s] Logging CTS constraint violations...
[04/25 12:39:55     33s]   No violations found.
[04/25 12:39:55     33s] Logging CTS constraint violations done.
[04/25 12:39:55     33s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 12:39:55     33s] Runtime done. (took cpu=0:00:01.7 real=0:00:01.8)
[04/25 12:39:55     33s] Runtime Report Coverage % = 99.6
[04/25 12:39:55     33s] Runtime Summary
[04/25 12:39:55     33s] ===============
[04/25 12:39:55     33s] Clock Runtime:  (36%) Core CTS           0.65 (Init 0.48, Construction 0.04, Implementation 0.03, eGRPC 0.03, PostConditioning 0.00, Other 0.06)
[04/25 12:39:55     33s] Clock Runtime:  (32%) CTS services       0.58 (RefinePlace 0.14, EarlyGlobalClock 0.10, NanoRoute 0.24, ExtractRC 0.10, TimingAnalysis 0.00)
[04/25 12:39:55     33s] Clock Runtime:  (31%) Other CTS          0.56 (Init 0.10, CongRepair/EGR-DP 0.14, TimingUpdate 0.32, Other 0.00)
[04/25 12:39:55     33s] Clock Runtime: (100%) Total              1.79
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] Runtime Summary:
[04/25 12:39:55     33s] ================
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] -----------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s] wall  % time  children  called  name
[04/25 12:39:55     33s] -----------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s] 1.80  100.00    1.80      0       
[04/25 12:39:55     33s] 1.80  100.00    1.79      1     Runtime
[04/25 12:39:55     33s] 0.02    0.91    0.02      1     CCOpt::Phase::Initialization
[04/25 12:39:55     33s] 0.02    0.91    0.02      1       Check Prerequisites
[04/25 12:39:55     33s] 0.02    0.91    0.00      1         Leaving CCOpt scope - CheckPlace
[04/25 12:39:55     33s] 0.55   30.46    0.55      1     CCOpt::Phase::PreparingToBalance
[04/25 12:39:55     33s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/25 12:39:55     33s] 0.08    4.52    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/25 12:39:55     33s] 0.04    2.07    0.03      1       Legalization setup
[04/25 12:39:55     33s] 0.03    1.53    0.00      2         Leaving CCOpt scope - Initializing placement interface
[04/25 12:39:55     33s] 0.00    0.16    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:39:55     33s] 0.43   23.83    0.00      1       Validating CTS configuration
[04/25 12:39:55     33s] 0.00    0.00    0.00      1         Checking module port directions
[04/25 12:39:55     33s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[04/25 12:39:55     33s] 0.02    0.99    0.02      1     Preparing To Balance
[04/25 12:39:55     33s] 0.00    0.18    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:39:55     33s] 0.01    0.73    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/25 12:39:55     33s] 0.27   14.84    0.27      1     CCOpt::Phase::Construction
[04/25 12:39:55     33s] 0.25   13.98    0.25      1       Stage::Clustering
[04/25 12:39:55     33s] 0.09    4.77    0.08      1         Clustering
[04/25 12:39:55     33s] 0.00    0.04    0.00      1           Initialize for clustering
[04/25 12:39:55     33s] 0.00    0.01    0.00      1             Computing optimal clock node locations
[04/25 12:39:55     33s] 0.00    0.13    0.00      1           Bottom-up phase
[04/25 12:39:55     33s] 0.08    4.45    0.08      1           Legalizing clock trees
[04/25 12:39:55     33s] 0.06    3.50    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/25 12:39:55     33s] 0.00    0.15    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:39:55     33s] 0.01    0.69    0.00      1             Leaving CCOpt scope - Initializing placement interface
[04/25 12:39:55     33s] 0.00    0.07    0.00      1             Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:39:55     33s] 0.17    9.20    0.16      1         CongRepair After Initial Clustering
[04/25 12:39:55     33s] 0.13    7.22    0.11      1           Leaving CCOpt scope - Early Global Route
[04/25 12:39:55     33s] 0.04    2.47    0.00      1             Early Global Route - eGR only step
[04/25 12:39:55     33s] 0.06    3.44    0.00      1             Congestion Repair
[04/25 12:39:55     33s] 0.03    1.84    0.00      1           Leaving CCOpt scope - extractRC
[04/25 12:39:55     33s] 0.00    0.04    0.00      1           Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:39:55     33s] 0.00    0.11    0.00      1       Stage::DRV Fixing
[04/25 12:39:55     33s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[04/25 12:39:55     33s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/25 12:39:55     33s] 0.01    0.75    0.01      1       Stage::Insertion Delay Reduction
[04/25 12:39:55     33s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[04/25 12:39:55     33s] 0.00    0.04    0.00      1         Removing unconstrained drivers
[04/25 12:39:55     33s] 0.01    0.58    0.00      1         Reducing insertion delay 1
[04/25 12:39:55     33s] 0.00    0.04    0.00      1         Removing longest path buffering
[04/25 12:39:55     33s] 0.00    0.05    0.00      1         Reducing insertion delay 2
[04/25 12:39:55     33s] 0.07    4.01    0.07      1     CCOpt::Phase::Implementation
[04/25 12:39:55     33s] 0.00    0.15    0.00      1       Stage::Reducing Power
[04/25 12:39:55     33s] 0.00    0.04    0.00      1         Improving clock tree routing
[04/25 12:39:55     33s] 0.00    0.05    0.00      1         Reducing clock tree power 1
[04/25 12:39:55     33s] 0.00    0.00    0.00      1           Legalizing clock trees
[04/25 12:39:55     33s] 0.00    0.04    0.00      1         Reducing clock tree power 2
[04/25 12:39:55     33s] 0.01    0.75    0.01      1       Stage::Balancing
[04/25 12:39:55     33s] 0.01    0.40    0.01      1         Approximately balancing fragments step
[04/25 12:39:55     33s] 0.00    0.20    0.00      1           Resolve constraints - Approximately balancing fragments
[04/25 12:39:55     33s] 0.00    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/25 12:39:55     33s] 0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[04/25 12:39:55     33s] 0.00    0.04    0.00      1           Approximately balancing fragments bottom up
[04/25 12:39:55     33s] 0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[04/25 12:39:55     33s] 0.00    0.05    0.00      1         Improving fragments clock skew
[04/25 12:39:55     33s] 0.00    0.16    0.00      1         Approximately balancing step
[04/25 12:39:55     33s] 0.00    0.09    0.00      1           Resolve constraints - Approximately balancing
[04/25 12:39:55     33s] 0.00    0.03    0.00      1           Approximately balancing, wire and cell delays
[04/25 12:39:55     33s] 0.00    0.04    0.00      1         Fixing clock tree overload
[04/25 12:39:55     33s] 0.00    0.04    0.00      1         Approximately balancing paths
[04/25 12:39:55     33s] 0.01    0.57    0.01      1       Stage::Polishing
[04/25 12:39:55     33s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:39:55     33s] 0.00    0.04    0.00      1         Merging balancing drivers for power
[04/25 12:39:55     33s] 0.00    0.05    0.00      1         Improving clock skew
[04/25 12:39:55     33s] 0.00    0.09    0.00      1         Moving gates to reduce wire capacitance
[04/25 12:39:55     33s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[04/25 12:39:55     33s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[04/25 12:39:55     33s] 0.00    0.00    0.00      1             Legalizing clock trees
[04/25 12:39:55     33s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[04/25 12:39:55     33s] 0.00    0.00    0.00      1             Legalizing clock trees
[04/25 12:39:55     33s] 0.00    0.07    0.00      1         Reducing clock tree power 3
[04/25 12:39:55     33s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[04/25 12:39:55     33s] 0.00    0.00    0.00      1           Legalizing clock trees
[04/25 12:39:55     33s] 0.00    0.05    0.00      1         Improving insertion delay
[04/25 12:39:55     33s] 0.00    0.18    0.00      1         Wire Opt OverFix
[04/25 12:39:55     33s] 0.00    0.08    0.00      1           Wire Reduction extra effort
[04/25 12:39:55     33s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[04/25 12:39:55     33s] 0.00    0.00    0.00      1             Global shorten wires A0
[04/25 12:39:55     33s] 0.00    0.01    0.00      2             Move For Wirelength - core
[04/25 12:39:55     33s] 0.00    0.00    0.00      1             Global shorten wires A1
[04/25 12:39:55     33s] 0.00    0.00    0.00      1             Global shorten wires B
[04/25 12:39:55     33s] 0.00    0.01    0.00      1             Move For Wirelength - branch
[04/25 12:39:55     33s] 0.00    0.01    0.00      1           Optimizing orientation
[04/25 12:39:55     33s] 0.00    0.01    0.00      1             FlipOpt
[04/25 12:39:55     33s] 0.05    2.54    0.04      1       Stage::Updating netlist
[04/25 12:39:55     33s] 0.00    0.20    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:39:55     33s] 0.04    2.09    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/25 12:39:55     33s] 0.14    7.59    0.13      1     CCOpt::Phase::eGRPC
[04/25 12:39:55     33s] 0.03    1.88    0.03      1       Leaving CCOpt scope - Routing Tools
[04/25 12:39:55     33s] 0.03    1.80    0.00      1         Early Global Route - eGR only step
[04/25 12:39:55     33s] 0.03    1.84    0.00      1       Leaving CCOpt scope - extractRC
[04/25 12:39:55     33s] 0.01    0.75    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/25 12:39:55     33s] 0.00    0.07    0.00      1       Reset bufferability constraints
[04/25 12:39:55     33s] 0.00    0.07    0.00      1         Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:39:55     33s] 0.00    0.04    0.00      1       eGRPC Moving buffers
[04/25 12:39:55     33s] 0.00    0.00    0.00      1         Violation analysis
[04/25 12:39:55     33s] 0.00    0.06    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[04/25 12:39:55     33s] 0.00    0.01    0.00      1         Artificially removing long paths
[04/25 12:39:55     33s] 0.00    0.05    0.00      1       eGRPC Fixing DRVs
[04/25 12:39:55     33s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[04/25 12:39:55     33s] 0.00    0.00    0.00      1       Violation analysis
[04/25 12:39:55     33s] 0.00    0.18    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:39:55     33s] 0.04    2.10    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/25 12:39:55     33s] 0.42   23.08    0.41      1     CCOpt::Phase::Routing
[04/25 12:39:55     33s] 0.38   21.06    0.35      1       Leaving CCOpt scope - Routing Tools
[04/25 12:39:55     33s] 0.03    1.81    0.00      1         Early Global Route - eGR->Nr High Frequency step
[04/25 12:39:55     33s] 0.24   13.36    0.00      1         NanoRoute
[04/25 12:39:55     33s] 0.08    4.56    0.00      1         Route Remaining Unrouted Nets
[04/25 12:39:55     33s] 0.03    1.84    0.00      1       Leaving CCOpt scope - extractRC
[04/25 12:39:55     33s] 0.00    0.08    0.00      1       Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:39:55     33s] 0.00    0.06    0.00      1     Post-balance tidy up or trial balance steps
[04/25 12:39:55     33s] 0.32   17.63    0.32      1     Tidy Up And Update Timing
[04/25 12:39:55     33s] 0.32   17.57    0.00      1       External - Set all clocks to propagated mode
[04/25 12:39:55     33s] -----------------------------------------------------------------------------------------------------------------
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 12:39:55     33s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:01.8 (0.9), totSession cpu/real = 0:00:33.7/0:07:25.5 (0.1), mem = 2185.4M
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] =============================================================================================
[04/25 12:39:55     33s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[04/25 12:39:55     33s] =============================================================================================
[04/25 12:39:55     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 12:39:55     33s] ---------------------------------------------------------------------------------------------
[04/25 12:39:55     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 12:39:55     33s] [ IncrReplace            ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 12:39:55     33s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.2    0.9
[04/25 12:39:55     33s] [ ExtractRC              ]      3   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 12:39:55     33s] [ FullDelayCalc          ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 12:39:55     33s] [ MISC                   ]          0:00:01.3  (  74.7 % )     0:00:01.3 /  0:00:01.3    0.9
[04/25 12:39:55     33s] ---------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]  CTS #1 TOTAL                       0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.7    0.9
[04/25 12:39:55     33s] ---------------------------------------------------------------------------------------------
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] Synthesizing clock trees with CCOpt done.
[04/25 12:39:55     33s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/25 12:39:55     33s] Type 'man IMPSP-9025' for more detail.
[04/25 12:39:55     33s] Set place::cacheFPlanSiteMark to 0
[04/25 12:39:55     33s] All LLGs are deleted
[04/25 12:39:55     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:55     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:39:55     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2185.4M, EPOCH TIME: 1745564995.475068
[04/25 12:39:55     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2185.4M, EPOCH TIME: 1745564995.475094
[04/25 12:39:55     33s] Info: pop threads available for lower-level modules during optimization.
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] *** Summary of all messages that are not suppressed in this session:
[04/25 12:39:55     33s] Severity  ID               Count  Summary                                  
[04/25 12:39:55     33s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/25 12:39:55     33s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/25 12:39:55     33s] WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
[04/25 12:39:55     33s] WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
[04/25 12:39:55     33s] WARNING   IMPCCOPT-2204        1  Skipping Post Conditioning: The clock ne...
[04/25 12:39:55     33s] ERROR     IMPCCOPT-5053        1  NanoRoute did not finish successfully. S...
[04/25 12:39:55     33s] ERROR     IMPCCOPT-4334        3  The lib cell '%s' specified in %s was no...
[04/25 12:39:55     33s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/25 12:39:55     33s] *** Message Summary: 9 warning(s), 4 error(s)
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] *** ccopt_design #1 [finish] : cpu/real = 0:00:01.7/0:00:01.8 (0.9), totSession cpu/real = 0:00:33.7/0:07:25.5 (0.1), mem = 2185.4M
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] =============================================================================================
[04/25 12:39:55     33s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[04/25 12:39:55     33s] =============================================================================================
[04/25 12:39:55     33s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 12:39:55     33s] ---------------------------------------------------------------------------------------------
[04/25 12:39:55     33s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 12:39:55     33s] [ IncrReplace            ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 12:39:55     33s] [ CTS                    ]      1   0:00:01.3  (  73.3 % )     0:00:01.8 /  0:00:01.7    0.9
[04/25 12:39:55     33s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.2    0.9
[04/25 12:39:55     33s] [ ExtractRC              ]      3   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 12:39:55     33s] [ FullDelayCalc          ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 12:39:55     33s] [ MISC                   ]          0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[04/25 12:39:55     33s] ---------------------------------------------------------------------------------------------
[04/25 12:39:55     33s]  ccopt_design #1 TOTAL              0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.7    0.9
[04/25 12:39:55     33s] ---------------------------------------------------------------------------------------------
[04/25 12:39:55     33s] 
[04/25 12:39:55     33s] #% End ccopt_design (date=04/25 12:39:55, total cpu=0:00:01.7, real=0:00:02.0, peak res=1904.8M, current mem=1853.3M)
[04/25 12:40:15     34s] <CMD> man IMPCCOPT-5053
[04/25 12:40:33     34s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/25 12:40:33     34s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/25 12:40:33     34s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[04/25 12:40:33     34s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/25 12:40:33     34s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[04/25 12:40:33     34s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/25 12:40:33     34s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[04/25 12:40:33     34s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/25 12:40:33     34s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/25 12:40:33     34s] <CMD> routeDesign -globalDetail
[04/25 12:40:33     34s] ### Time Record (routeDesign) is installed.
[04/25 12:40:33     35s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.62 (MB), peak = 1904.80 (MB)
[04/25 12:40:33     35s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/25 12:40:33     35s] #**INFO: setDesignMode -flowEffort standard
[04/25 12:40:33     35s] #**INFO: setDesignMode -powerEffort none
[04/25 12:40:33     35s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/25 12:40:33     35s] **INFO: User settings:
[04/25 12:40:33     35s] setNanoRouteMode -drouteEndIteration            1
[04/25 12:40:33     35s] setNanoRouteMode -droutePostRouteSpreadWire     1
[04/25 12:40:33     35s] setNanoRouteMode -droutePostRouteWidenWireRule  VLMDefaultSetup
[04/25 12:40:33     35s] setNanoRouteMode -extractThirdPartyCompatible   false
[04/25 12:40:33     35s] setNanoRouteMode -routeBottomRoutingLayer       1
[04/25 12:40:33     35s] setNanoRouteMode -routeTopRoutingLayer          11
[04/25 12:40:33     35s] setNanoRouteMode -routeWithSiDriven             true
[04/25 12:40:33     35s] setNanoRouteMode -routeWithTimingDriven         true
[04/25 12:40:33     35s] setNanoRouteMode -timingEngine                  {}
[04/25 12:40:33     35s] setExtractRCMode -engine                        preRoute
[04/25 12:40:33     35s] setDelayCalMode -engine                         aae
[04/25 12:40:33     35s] setDelayCalMode -ignoreNetLoad                  false
[04/25 12:40:33     35s] 
[04/25 12:40:33     35s] #RC has no qx tech file defined
[04/25 12:40:33     35s] #No active RC corner or QRC tech file is missing.
[04/25 12:40:33     35s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/25 12:40:33     35s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/25 12:40:33     35s] OPERPROF: Starting checkPlace at level 1, MEM:2084.2M, EPOCH TIME: 1745565033.231182
[04/25 12:40:33     35s] Processing tracks to init pin-track alignment.
[04/25 12:40:33     35s] z: 2, totalTracks: 1
[04/25 12:40:33     35s] z: 4, totalTracks: 1
[04/25 12:40:33     35s] z: 6, totalTracks: 1
[04/25 12:40:33     35s] z: 8, totalTracks: 1
[04/25 12:40:33     35s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:40:33     35s] All LLGs are deleted
[04/25 12:40:33     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:40:33     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:40:33     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2084.2M, EPOCH TIME: 1745565033.233167
[04/25 12:40:33     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2084.2M, EPOCH TIME: 1745565033.233328
[04/25 12:40:33     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2084.2M, EPOCH TIME: 1745565033.233375
[04/25 12:40:33     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:40:33     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:40:33     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2084.2M, EPOCH TIME: 1745565033.234028
[04/25 12:40:33     35s] Max number of tech site patterns supported in site array is 256.
[04/25 12:40:33     35s] Core basic site is CoreSite
[04/25 12:40:33     35s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2084.2M, EPOCH TIME: 1745565033.234118
[04/25 12:40:33     35s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 12:40:33     35s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 12:40:33     35s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2084.2M, EPOCH TIME: 1745565033.234391
[04/25 12:40:33     35s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 12:40:33     35s] SiteArray: use 311,296 bytes
[04/25 12:40:33     35s] SiteArray: current memory after site array memory allocation 2084.2M
[04/25 12:40:33     35s] SiteArray: FP blocked sites are writable
[04/25 12:40:33     35s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 12:40:33     35s] Atter site array init, number of instance map data is 0.
[04/25 12:40:33     35s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2084.2M, EPOCH TIME: 1745565033.235228
[04/25 12:40:33     35s] 
[04/25 12:40:33     35s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:40:33     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:2084.2M, EPOCH TIME: 1745565033.235361
[04/25 12:40:33     35s] Begin checking placement ... (start mem=2084.2M, init mem=2084.2M)
[04/25 12:40:33     35s] Begin checking exclusive groups violation ...
[04/25 12:40:33     35s] There are 0 groups to check, max #box is 0, total #box is 0
[04/25 12:40:33     35s] Finished checking exclusive groups violations. Found 0 Vio.
[04/25 12:40:33     35s] 
[04/25 12:40:33     35s] Running CheckPlace using 1 thread in normal mode...
[04/25 12:40:33     35s] 
[04/25 12:40:33     35s] ...checkPlace normal is done!
[04/25 12:40:33     35s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2084.2M, EPOCH TIME: 1745565033.243993
[04/25 12:40:33     35s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2084.2M, EPOCH TIME: 1745565033.244583
[04/25 12:40:33     35s] *info: Placed = 2698           (Fixed = 405)
[04/25 12:40:33     35s] *info: Unplaced = 0           
[04/25 12:40:33     35s] Placement Density:60.01%(11388/18976)
[04/25 12:40:33     35s] Placement Density (including fixed std cells):61.15%(11942/19530)
[04/25 12:40:33     35s] All LLGs are deleted
[04/25 12:40:33     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:40:33     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:40:33     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2084.2M, EPOCH TIME: 1745565033.244952
[04/25 12:40:33     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2084.2M, EPOCH TIME: 1745565033.245084
[04/25 12:40:33     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:40:33     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:40:33     35s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2084.2M)
[04/25 12:40:33     35s] OPERPROF: Finished checkPlace at level 1, CPU:0.014, REAL:0.015, MEM:2084.2M, EPOCH TIME: 1745565033.245701
[04/25 12:40:33     35s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/25 12:40:33     35s] 
[04/25 12:40:33     35s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/25 12:40:33     35s] *** Changed status on (0) nets in Clock.
[04/25 12:40:33     35s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2084.2M) ***
[04/25 12:40:33     35s] 
[04/25 12:40:33     35s] globalDetailRoute
[04/25 12:40:33     35s] 
[04/25 12:40:33     35s] #Start globalDetailRoute on Fri Apr 25 12:40:33 2025
[04/25 12:40:33     35s] #
[04/25 12:40:33     35s] ### Time Record (globalDetailRoute) is installed.
[04/25 12:40:33     35s] ### Time Record (Pre Callback) is installed.
[04/25 12:40:33     35s] ### Time Record (Pre Callback) is uninstalled.
[04/25 12:40:33     35s] ### Time Record (DB Import) is installed.
[04/25 12:40:33     35s] ### Time Record (Timing Data Generation) is installed.
[04/25 12:40:33     35s] #Generating timing data, please wait...
[04/25 12:40:33     35s] #2426 total nets, 2425 already routed, 2425 will ignore in trialRoute
[04/25 12:40:33     35s] ### run_trial_route starts on Fri Apr 25 12:40:33 2025 with memory = 1853.86 (MB), peak = 1904.80 (MB)
[04/25 12:40:33     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:40:33     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:40:33     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:40:33     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:40:33     35s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[04/25 12:40:33     35s] ### dump_timing_file starts on Fri Apr 25 12:40:33 2025 with memory = 1854.84 (MB), peak = 1904.80 (MB)
[04/25 12:40:33     35s] ### extractRC starts on Fri Apr 25 12:40:33 2025 with memory = 1854.84 (MB), peak = 1904.80 (MB)
[04/25 12:40:33     35s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 12:40:33     35s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:40:33     35s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[04/25 12:40:33     35s] #Dump tif for version 2.1
[04/25 12:40:33     35s] End AAE Lib Interpolated Model. (MEM=2110.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:40:33     35s] Total number of fetched objects 2426
[04/25 12:40:33     35s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:40:33     35s] End delay calculation. (MEM=2149.73 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:40:33     35s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1859.94 (MB), peak = 1904.80 (MB)
[04/25 12:40:33     35s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[04/25 12:40:33     35s] #Done generating timing data.
[04/25 12:40:33     35s] ### Time Record (Timing Data Generation) is uninstalled.
[04/25 12:40:33     35s] #No via in the lib
[04/25 12:40:33     35s] #create default rule from bind_ndr_rule rule=0x7f0658724ed0 0x7f06482d0940
[04/25 12:40:33     35s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/25 12:40:33     35s] ### Net info: total nets: 2462
[04/25 12:40:33     35s] ### Net info: dirty nets: 0
[04/25 12:40:33     35s] ### Net info: marked as disconnected nets: 0
[04/25 12:40:33     35s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[04/25 12:40:33     35s] #num needed restored net=0
[04/25 12:40:33     35s] #need_extraction net=0 (total=2462)
[04/25 12:40:33     35s] ### Net info: fully routed nets: 0
[04/25 12:40:33     35s] ### Net info: trivial (< 2 pins) nets: 4
[04/25 12:40:33     35s] ### Net info: unrouted nets: 2458
[04/25 12:40:33     35s] ### Net info: re-extraction nets: 0
[04/25 12:40:33     35s] ### Net info: ignored nets: 0
[04/25 12:40:33     35s] ### Net info: skip routing nets: 0
[04/25 12:40:33     35s] #Start reading timing information from file .timing_file_37043.tif.gz ...
[04/25 12:40:33     35s] #Read in timing information for 72 ports, 2293 instances from timing file .timing_file_37043.tif.gz.
[04/25 12:40:33     35s] ### import design signature (6): route=777742788 fixed_route=777742788 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1270476641 dirty_area=0 del_dirty_area=0 cell=1466003834 placement=1304408520 pin_access=1 inst_pattern=1
[04/25 12:40:33     35s] ### Time Record (DB Import) is uninstalled.
[04/25 12:40:33     35s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[04/25 12:40:33     35s] #RTESIG:78da95d2bd6ec3201000e0ce7d8a13c9e04a49cb618361addaad7f4adaac11898963c9c1
[04/25 12:40:33     35s] #       15e0a16f5fa476499540b3c2c7dd717793e9ea710184e12df2b947a46b8497056354219b
[04/25 12:40:33     35s] #       334aab3b86eb78f5714fae27d3d7b777564a40283a1b4c6bdc0c466f1c78134267db9b5f
[04/25 12:40:33     35s] #       a224ec74ef0d149b61e867d07c597de8b6d0989d1efbf087575c014d47ac290382040a1f
[04/25 12:40:33     35s] #       5c3c3d632490d5d3f3c34f92a509e367fa05d218f6a8d053089984e0c67f7e06b12a2fe2
[04/25 12:40:33     35s] #       9c5ec2b912f98a45cdf3a896223747ac1502d977ed3ed34729e3787cd0b6d1ae89d6d8f1
[04/25 12:40:33     35s] #       704e9640ec604d4ab1b886474d396944ac3fb78828399074f1d1887c32a912e6ea1b0fe8
[04/25 12:40:33     35s] #       012a
[04/25 12:40:33     35s] #
[04/25 12:40:33     35s] ### Time Record (Data Preparation) is installed.
[04/25 12:40:33     35s] #RTESIG:78da95924f4fc3300cc539f329ac6c87226d10bb4d9b5c27b8f14f03769dca9a7595ba14
[04/25 12:40:33     35s] #       35c9816f4f045c86b6845d939ffdfc9e3d99aeee96c008af51cc2d225f233c2e89b8429a
[04/25 12:40:33     35s] #       13e7c50de13a7cbd2dd8e564faf4fc4ab90484ac334eb77a9c81b77a04ab9deb4c7bf58b
[04/25 12:40:33     35s] #       2809dbbab71ab2f761e867d07c9a7adf6da0d1dbdaf7ee0f5e08053cdeb1e2040c1964d6
[04/25 12:40:33     35s] #       8de1f5042381adee1f6e7f445eb4f31ff10ae4a1edc1a0c72024096ef4ff348358e467e1
[04/25 12:40:33     35s] #       829f830b55a6272e2b91862a59a6f688954260bbaedd25729432acc7bada34f5d804561b
[04/25 12:40:33     35s] #       bf3f45e6c0cc6074945224807d3b880b53b8d783f48e3265309aba589441312516124b8a
[04/25 12:40:33     35s] #       4915612ebe005f5e0ddf
[04/25 12:40:33     35s] #
[04/25 12:40:33     35s] ### Time Record (Data Preparation) is uninstalled.
[04/25 12:40:33     35s] ### Time Record (Global Routing) is installed.
[04/25 12:40:33     35s] ### Time Record (Global Routing) is uninstalled.
[04/25 12:40:33     35s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[04/25 12:40:33     35s] #Total number of routable nets = 2458.
[04/25 12:40:33     35s] #Total number of nets in the design = 2462.
[04/25 12:40:33     35s] #2458 routable nets do not have any wires.
[04/25 12:40:33     35s] #2458 nets will be global routed.
[04/25 12:40:33     35s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/25 12:40:33     35s] ### Time Record (Data Preparation) is installed.
[04/25 12:40:33     35s] #Start routing data preparation on Fri Apr 25 12:40:33 2025
[04/25 12:40:33     35s] #
[04/25 12:40:33     35s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
[04/25 12:40:33     35s] #WARNING (NRDB-2040) Rule 2w2s doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[04/25 12:40:33     35s] #WARNING (EMS-27) Message (NRDB-776) has exceeded the current message display limit of 20.
[04/25 12:40:33     35s] #To increase the message display limit, refer to the product command reference manual.
[04/25 12:40:33     35s] #WARNING (EMS-27) Message (NRDB-777) has exceeded the current message display limit of 20.
[04/25 12:40:33     35s] #To increase the message display limit, refer to the product command reference manual.
[04/25 12:40:33     35s] #Minimum voltage of a net in the design = 0.000.
[04/25 12:40:33     35s] #Maximum voltage of a net in the design = 1.320.
[04/25 12:40:33     35s] #Voltage range [0.000 - 1.320] has 2427 nets.
[04/25 12:40:33     35s] #Voltage range [0.000 - 0.000] has 34 nets.
[04/25 12:40:33     35s] #Voltage range [1.080 - 1.320] has 1 net.
[04/25 12:40:33     35s] #Build and mark too close pins for the same net.
[04/25 12:40:33     35s] ### Time Record (Cell Pin Access) is installed.
[04/25 12:40:33     35s] #Rebuild pin access data for design.
[04/25 12:40:33     35s] #Initial pin access analysis.
[04/25 12:40:34     35s] #Detail pin access analysis.
[04/25 12:40:34     35s] ### Time Record (Cell Pin Access) is uninstalled.
[04/25 12:40:34     35s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
[04/25 12:40:34     35s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:40:34     35s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:40:34     35s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:40:34     35s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:40:34     35s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:40:34     35s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:40:34     35s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:40:34     35s] # M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
[04/25 12:40:34     35s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 12:40:34     35s] # M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 12:40:34     35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.60 (MB), peak = 1909.44 (MB)
[04/25 12:40:34     35s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[04/25 12:40:34     35s] ### Time Record (Data Preparation) is uninstalled.
[04/25 12:40:34     35s] #	no debugging net set
[04/25 12:40:34     35s] #Cpu time = 00:00:01
[04/25 12:40:34     35s] #Elapsed time = 00:00:01
[04/25 12:40:34     35s] #Increased memory = 12.92 (MB)
[04/25 12:40:34     35s] #Total memory = 1868.62 (MB)
[04/25 12:40:34     35s] #Peak memory = 1909.44 (MB)
[04/25 12:40:34     35s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[04/25 12:40:34     35s] ### Time Record (globalDetailRoute) is uninstalled.
[04/25 12:40:34     35s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[04/25 12:40:34     35s] #Default setup view is reset to BEST.
[04/25 12:40:34     35s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1858.17 (MB), peak = 1909.44 (MB)
[04/25 12:40:34     35s] 
[04/25 12:40:34     35s] *** Summary of all messages that are not suppressed in this session:
[04/25 12:40:34     35s] Severity  ID               Count  Summary                                  
[04/25 12:40:34     35s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[04/25 12:40:34     35s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/25 12:40:34     35s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[04/25 12:40:34     35s] *** Message Summary: 6 warning(s), 0 error(s)
[04/25 12:40:34     35s] 
[04/25 12:40:34     35s] ### Time Record (routeDesign) is uninstalled.
[04/25 12:40:34     35s] ### 
[04/25 12:40:34     35s] ###   Scalability Statistics
[04/25 12:40:34     35s] ### 
[04/25 12:40:34     35s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:40:34     35s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/25 12:40:34     35s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:40:34     35s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/25 12:40:34     35s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/25 12:40:34     35s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/25 12:40:34     35s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/25 12:40:34     35s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/25 12:40:34     35s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/25 12:40:34     35s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[04/25 12:40:34     35s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:40:34     35s] ### 
[04/25 12:40:34     35s] 1
[04/25 12:40:51     36s] invalid command name "SaveDesign"
[04/25 12:41:18     37s] <CMD> man IMPCCOPT-4334
[04/25 12:41:35     37s] <CMD> get_ccopt_clock_trees
[04/25 12:41:35     37s] Cannot run clock tree spec: clock trees are already defined.
[04/25 12:41:40     37s] <CMD> ccopt_design -cts
[04/25 12:41:40     37s] #% Begin ccopt_design (date=04/25 12:41:40, mem=1858.2M)
[04/25 12:41:40     37s] *** ccopt_design #2 [begin] : totSession cpu/real = 0:00:38.0/0:09:11.0 (0.1), mem = 2074.2M
[04/25 12:41:40     37s] Runtime...
[04/25 12:41:40     37s] **INFO: User's settings:
[04/25 12:41:40     37s] setNanoRouteMode -drouteEndIteration                            1
[04/25 12:41:40     37s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[04/25 12:41:40     37s] setNanoRouteMode -droutePostRouteWidenWireRule                  VLMDefaultSetup
[04/25 12:41:40     37s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/25 12:41:40     37s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[04/25 12:41:40     37s] setNanoRouteMode -routeBottomRoutingLayer                       1
[04/25 12:41:40     37s] setNanoRouteMode -routeTopRoutingLayer                          11
[04/25 12:41:40     37s] setNanoRouteMode -routeWithSiDriven                             true
[04/25 12:41:40     37s] setNanoRouteMode -routeWithTimingDriven                         true
[04/25 12:41:40     37s] setNanoRouteMode -timingEngine                                  {}
[04/25 12:41:40     37s] setExtractRCMode -engine                                        preRoute
[04/25 12:41:40     37s] setDelayCalMode -engine                                         aae
[04/25 12:41:40     37s] setDelayCalMode -ignoreNetLoad                                  false
[04/25 12:41:40     37s] setPlaceMode -place_design_floorplan_mode                       false
[04/25 12:41:40     37s] setPlaceMode -place_detail_check_route                          false
[04/25 12:41:40     37s] setPlaceMode -place_detail_preserve_routing                     true
[04/25 12:41:40     37s] setPlaceMode -place_detail_remove_affected_routing              false
[04/25 12:41:40     37s] setPlaceMode -place_detail_swap_eeq_cells                       false
[04/25 12:41:40     37s] setPlaceMode -place_global_clock_gate_aware                     true
[04/25 12:41:40     37s] setPlaceMode -place_global_cong_effort                          auto
[04/25 12:41:40     37s] setPlaceMode -place_global_ignore_scan                          true
[04/25 12:41:40     37s] setPlaceMode -place_global_ignore_spare                         false
[04/25 12:41:40     37s] setPlaceMode -place_global_module_aware_spare                   false
[04/25 12:41:40     37s] setPlaceMode -place_global_place_io_pins                        true
[04/25 12:41:40     37s] setPlaceMode -place_global_reorder_scan                         true
[04/25 12:41:40     37s] setPlaceMode -powerDriven                                       false
[04/25 12:41:40     37s] setPlaceMode -timingDriven                                      true
[04/25 12:41:40     37s] setRouteMode -earlyGlobalHonorMsvRouteConstraint                false
[04/25 12:41:40     37s] setRouteMode -earlyGlobalRoutePartitionPinGuide                 true
[04/25 12:41:40     37s] setRouteMode -earlyGlobalRouteSecondPG                          false
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/25 12:41:40     37s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[04/25 12:41:40     37s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[04/25 12:41:40     37s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/25 12:41:40     37s] Set place::cacheFPlanSiteMark to 1
[04/25 12:41:40     37s] CCOpt::Phase::Initialization...
[04/25 12:41:40     37s] Check Prerequisites...
[04/25 12:41:40     37s] Leaving CCOpt scope - CheckPlace...
[04/25 12:41:40     37s] OPERPROF: Starting checkPlace at level 1, MEM:2074.2M, EPOCH TIME: 1745565100.979943
[04/25 12:41:40     37s] Processing tracks to init pin-track alignment.
[04/25 12:41:40     37s] z: 2, totalTracks: 1
[04/25 12:41:40     37s] z: 4, totalTracks: 1
[04/25 12:41:40     37s] z: 6, totalTracks: 1
[04/25 12:41:40     37s] z: 8, totalTracks: 1
[04/25 12:41:40     37s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:40     37s] All LLGs are deleted
[04/25 12:41:40     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2074.2M, EPOCH TIME: 1745565100.981861
[04/25 12:41:40     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2074.2M, EPOCH TIME: 1745565100.982026
[04/25 12:41:40     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2074.2M, EPOCH TIME: 1745565100.982078
[04/25 12:41:40     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2074.2M, EPOCH TIME: 1745565100.982760
[04/25 12:41:40     37s] Max number of tech site patterns supported in site array is 256.
[04/25 12:41:40     37s] Core basic site is CoreSite
[04/25 12:41:40     37s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2074.2M, EPOCH TIME: 1745565100.982847
[04/25 12:41:40     37s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 12:41:40     37s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 12:41:40     37s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2074.2M, EPOCH TIME: 1745565100.983124
[04/25 12:41:40     37s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 12:41:40     37s] SiteArray: use 311,296 bytes
[04/25 12:41:40     37s] SiteArray: current memory after site array memory allocation 2074.2M
[04/25 12:41:40     37s] SiteArray: FP blocked sites are writable
[04/25 12:41:40     37s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 12:41:40     37s] Atter site array init, number of instance map data is 0.
[04/25 12:41:40     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2074.2M, EPOCH TIME: 1745565100.983956
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:40     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:2074.2M, EPOCH TIME: 1745565100.984082
[04/25 12:41:40     37s] Begin checking placement ... (start mem=2074.2M, init mem=2074.2M)
[04/25 12:41:40     37s] Begin checking exclusive groups violation ...
[04/25 12:41:40     37s] There are 0 groups to check, max #box is 0, total #box is 0
[04/25 12:41:40     37s] Finished checking exclusive groups violations. Found 0 Vio.
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] Running CheckPlace using 1 thread in normal mode...
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] ...checkPlace normal is done!
[04/25 12:41:40     37s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2074.2M, EPOCH TIME: 1745565100.993208
[04/25 12:41:40     37s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2074.2M, EPOCH TIME: 1745565100.993805
[04/25 12:41:40     37s] *info: Placed = 2698           (Fixed = 405)
[04/25 12:41:40     37s] *info: Unplaced = 0           
[04/25 12:41:40     37s] Placement Density:60.01%(11388/18976)
[04/25 12:41:40     37s] Placement Density (including fixed std cells):61.15%(11942/19530)
[04/25 12:41:40     37s] All LLGs are deleted
[04/25 12:41:40     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:41:40     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2074.2M, EPOCH TIME: 1745565100.994165
[04/25 12:41:40     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2074.2M, EPOCH TIME: 1745565100.994309
[04/25 12:41:40     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2074.2M)
[04/25 12:41:40     37s] OPERPROF: Finished checkPlace at level 1, CPU:0.015, REAL:0.015, MEM:2074.2M, EPOCH TIME: 1745565100.994918
[04/25 12:41:40     37s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:40     37s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/25 12:41:40     37s]  * There are 2 clocks in propagated mode.
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:40     37s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:40     37s] Info: 1 threads available for lower-level modules during optimization.
[04/25 12:41:40     37s] Executing ccopt post-processing.
[04/25 12:41:40     37s] Synthesizing clock trees with CCOpt...
[04/25 12:41:40     37s] *** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:00:38.0/0:09:11.0 (0.1), mem = 2074.2M
[04/25 12:41:40     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 12:41:40     37s] CCOpt::Phase::PreparingToBalance...
[04/25 12:41:40     37s] Leaving CCOpt scope - Initializing power interface...
[04/25 12:41:40     37s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] Positive (advancing) pin insertion delays
[04/25 12:41:40     37s] =========================================
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] Found 0 advancing pin insertion delay (0.000% of 34 clock tree sinks)
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] Negative (delaying) pin insertion delays
[04/25 12:41:40     37s] ========================================
[04/25 12:41:40     37s] 
[04/25 12:41:40     37s] Found 0 delaying pin insertion delay (0.000% of 34 clock tree sinks)
[04/25 12:41:40     37s] Notify start of optimization...
[04/25 12:41:40     37s] Notify start of optimization done.
[04/25 12:41:40     37s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/25 12:41:40     37s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2074.2M, EPOCH TIME: 1745565100.999343
[04/25 12:41:40     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] All LLGs are deleted
[04/25 12:41:40     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:40     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2074.2M, EPOCH TIME: 1745565100.999373
[04/25 12:41:40     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2074.2M, EPOCH TIME: 1745565100.999386
[04/25 12:41:40     37s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2074.2M, EPOCH TIME: 1745565100.999456
[04/25 12:41:41     37s] ### Creating LA Mngr. totSessionCpu=0:00:38.0 mem=2074.2M
[04/25 12:41:41     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:38.0 mem=2074.2M
[04/25 12:41:41     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:41     37s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:41     37s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2074.17 MB )
[04/25 12:41:41     37s] (I)      ==================== Layers =====================
[04/25 12:41:41     37s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     37s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:41:41     37s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     37s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:41:41     37s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:41:41     37s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     37s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:41:41     37s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:41:41     37s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:41:41     37s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:41:41     37s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:41:41     37s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:41:41     37s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:41:41     37s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:41:41     37s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:41:41     37s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:41:41     37s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:41:41     37s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     37s] (I)      Started Import and model ( Curr Mem: 2074.17 MB )
[04/25 12:41:41     37s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] (I)      == Non-default Options ==
[04/25 12:41:41     38s] (I)      Maximum routing layer                              : 11
[04/25 12:41:41     38s] (I)      Minimum routing layer                              : 1
[04/25 12:41:41     38s] (I)      Number of threads                                  : 1
[04/25 12:41:41     38s] (I)      Method to set GCell size                           : row
[04/25 12:41:41     38s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:41:41     38s] (I)      Use row-based GCell size
[04/25 12:41:41     38s] (I)      Use row-based GCell align
[04/25 12:41:41     38s] (I)      layer 0 area = 80000
[04/25 12:41:41     38s] (I)      layer 1 area = 80000
[04/25 12:41:41     38s] (I)      layer 2 area = 80000
[04/25 12:41:41     38s] (I)      layer 3 area = 80000
[04/25 12:41:41     38s] (I)      layer 4 area = 80000
[04/25 12:41:41     38s] (I)      layer 5 area = 80000
[04/25 12:41:41     38s] (I)      layer 6 area = 80000
[04/25 12:41:41     38s] (I)      layer 7 area = 80000
[04/25 12:41:41     38s] (I)      layer 8 area = 80000
[04/25 12:41:41     38s] (I)      layer 9 area = 400000
[04/25 12:41:41     38s] (I)      layer 10 area = 400000
[04/25 12:41:41     38s] (I)      GCell unit size   : 3420
[04/25 12:41:41     38s] (I)      GCell multiplier  : 1
[04/25 12:41:41     38s] (I)      GCell row height  : 3420
[04/25 12:41:41     38s] (I)      Actual row height : 3420
[04/25 12:41:41     38s] (I)      GCell align ref   : 12000 12160
[04/25 12:41:41     38s] [NR-eGR] Track table information for default rule: 
[04/25 12:41:41     38s] [NR-eGR] M1 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M2 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M3 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M4 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M5 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M6 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M7 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M8 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M9 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M10 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M11 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 1
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 2
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 3
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 4
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 5
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 6
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 7
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 8
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 9
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 10
[04/25 12:41:41     38s] (I)      =============== Default via ===============
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] (I)      |  1 |                  |                 |
[04/25 12:41:41     38s] (I)      |  2 |                  |                 |
[04/25 12:41:41     38s] (I)      |  3 |                  |                 |
[04/25 12:41:41     38s] (I)      |  4 |                  |                 |
[04/25 12:41:41     38s] (I)      |  5 |                  |                 |
[04/25 12:41:41     38s] (I)      |  6 |                  |                 |
[04/25 12:41:41     38s] (I)      |  7 |                  |                 |
[04/25 12:41:41     38s] (I)      |  8 |                  |                 |
[04/25 12:41:41     38s] (I)      |  9 |                  |                 |
[04/25 12:41:41     38s] (I)      | 10 |                  |                 |
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] [NR-eGR] Read 3558 PG shapes
[04/25 12:41:41     38s] [NR-eGR] Read 0 clock shapes
[04/25 12:41:41     38s] [NR-eGR] Read 0 other shapes
[04/25 12:41:41     38s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:41:41     38s] [NR-eGR] #Instance Blockages : 130035
[04/25 12:41:41     38s] [NR-eGR] #PG Blockages       : 3558
[04/25 12:41:41     38s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:41:41     38s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:41:41     38s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:41:41     38s] [NR-eGR] #Other Blockages    : 0
[04/25 12:41:41     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:41:41     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:41:41     38s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 12:41:41     38s] (I)      early_global_route_priority property id does not exist.
[04/25 12:41:41     38s] (I)      Read Num Blocks=133593  Num Prerouted Wires=0  Num CS=0
[04/25 12:41:41     38s] (I)      Layer 0 (H) : #blockages 130445 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 9 (V) : #blockages 344 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 10 (H) : #blockages 180 : #preroutes 0
[04/25 12:41:41     38s] (I)      Number of ignored nets                =      0
[04/25 12:41:41     38s] (I)      Number of connected nets              =      0
[04/25 12:41:41     38s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:41:41     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:41:41     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:41:41     38s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:41:41     38s] (I)      Ndr track 0 does not exist
[04/25 12:41:41     38s] (I)      Ndr track 0 does not exist
[04/25 12:41:41     38s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:41:41     38s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:41:41     38s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:41:41     38s] (I)      Site width          :   400  (dbu)
[04/25 12:41:41     38s] (I)      Row height          :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell width         :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell height        :  3420  (dbu)
[04/25 12:41:41     38s] (I)      Grid                :    89    88    11
[04/25 12:41:41     38s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:41:41     38s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:41:41     38s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:41:41     38s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:41:41     38s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:41:41     38s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:41:41     38s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:41:41     38s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:41:41     38s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:41:41     38s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:41:41     38s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:41:41     38s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:41:41     38s] (I)      --------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] [NR-eGR] ============ Routing rule table ============
[04/25 12:41:41     38s] [NR-eGR] Rule id: 0  Nets: 2424
[04/25 12:41:41     38s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 12:41:41     38s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10    11 
[04/25 12:41:41     38s] (I)                    Pitch  380  400  400  400  400  400  400  400  800  1000  1000 
[04/25 12:41:41     38s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 12:41:41     38s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 12:41:41     38s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:41:41     38s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:41:41     38s] (I)                    Layer     1     2     3     4     5     6     7     8    9    10    11 
[04/25 12:41:41     38s] (I)                    Pitch  1140  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:41:41     38s] (I)             #Used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:41     38s] (I)       #Fully used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:41     38s] [NR-eGR] ========================================
[04/25 12:41:41     38s] [NR-eGR] 
[04/25 12:41:41     38s] (I)      =============== Blocked Tracks ===============
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      |     1 |   70577 |    56298 |        79.77% |
[04/25 12:41:41     38s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 12:41:41     38s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 12:41:41     38s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 12:41:41     38s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 12:41:41     38s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:41:41     38s] (I)      |    10 |   26840 |     6621 |        24.67% |
[04/25 12:41:41     38s] (I)      |    11 |   26700 |     6650 |        24.91% |
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2076.67 MB )
[04/25 12:41:41     38s] (I)      Reset routing kernel
[04/25 12:41:41     38s] (I)      Started Global Routing ( Curr Mem: 2076.67 MB )
[04/25 12:41:41     38s] (I)      totalPins=8627  totalGlobalPin=8612 (99.83%)
[04/25 12:41:41     38s] (I)      total 2D Cap : 132854 = (66354 H, 66500 V)
[04/25 12:41:41     38s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1a Route ============
[04/25 12:41:41     38s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1b Route ============
[04/25 12:41:41     38s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:41     38s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1c Route ============
[04/25 12:41:41     38s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1d Route ============
[04/25 12:41:41     38s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1e Route ============
[04/25 12:41:41     38s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:41     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1l Route ============
[04/25 12:41:41     38s] (I)      total 2D Cap : 554613 = (267902 H, 286711 V)
[04/25 12:41:41     38s] [NR-eGR] Layer group 2: route 2424 net(s) in layer range [1, 11]
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1a Route ============
[04/25 12:41:41     38s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1b Route ============
[04/25 12:41:41     38s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:41     38s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:41:41     38s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 12:41:41     38s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1c Route ============
[04/25 12:41:41     38s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1d Route ============
[04/25 12:41:41     38s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1e Route ============
[04/25 12:41:41     38s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:41     38s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1l Route ============
[04/25 12:41:41     38s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 12:41:41     38s] (I)      Layer  1:      15209       106        62       42201       27495    (60.55%) 
[04/25 12:41:41     38s] (I)      Layer  2:      65935     15253         0           0       66203    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  3:      65738     12982         0           0       66211    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  4:      65935      2041         0           0       66203    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  5:      65738       677         0           0       66211    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  6:      65935       177         0           0       66203    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer 10:      19921         0         0        4077       22404    (15.39%) 
[04/25 12:41:41     38s] (I)      Layer 11:      19791         0         0        2640       23844    ( 9.97%) 
[04/25 12:41:41     38s] (I)      Total:        548714     31236        62       48917      570289    ( 7.90%) 
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:41:41     38s] [NR-eGR]                        OverCon            
[04/25 12:41:41     38s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:41:41     38s] [NR-eGR]        Layer               (1)    OverCon
[04/25 12:41:41     38s] [NR-eGR] ----------------------------------------------
[04/25 12:41:41     38s] [NR-eGR]      M1 ( 1)        62( 2.03%)   ( 2.03%) 
[04/25 12:41:41     38s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR] ----------------------------------------------
[04/25 12:41:41     38s] [NR-eGR]        Total        62( 0.08%)   ( 0.08%) 
[04/25 12:41:41     38s] [NR-eGR] 
[04/25 12:41:41     38s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2076.67 MB )
[04/25 12:41:41     38s] (I)      total 2D Cap : 555524 = (268485 H, 287039 V)
[04/25 12:41:41     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:41:41     38s] (I)      ============= Track Assignment ============
[04/25 12:41:41     38s] (I)      Started Track Assignment (1T) ( Curr Mem: 2076.67 MB )
[04/25 12:41:41     38s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:41:41     38s] (I)      Run Multi-thread track assignment
[04/25 12:41:41     38s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2076.67 MB )
[04/25 12:41:41     38s] (I)      Started Export ( Curr Mem: 2076.67 MB )
[04/25 12:41:41     38s] [NR-eGR]              Length (um)   Vias 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------
[04/25 12:41:41     38s] [NR-eGR]  M1   (1H)          3031   8916 
[04/25 12:41:41     38s] [NR-eGR]  M2   (2V)         23385   7342 
[04/25 12:41:41     38s] [NR-eGR]  M3   (3H)         21845    459 
[04/25 12:41:41     38s] [NR-eGR]  M4   (4V)          3443    133 
[04/25 12:41:41     38s] [NR-eGR]  M5   (5H)           960     43 
[04/25 12:41:41     38s] [NR-eGR]  M6   (6V)           102      2 
[04/25 12:41:41     38s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:41:41     38s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------
[04/25 12:41:41     38s] [NR-eGR]       Total        52767  16895 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:41:41     38s] [NR-eGR] Total length: 52767um, number of vias: 16895
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total eGR-routed clock nets wire length: 218um, number of vias: 179
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2076.67 MB )
[04/25 12:41:41     38s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2073.67 MB )
[04/25 12:41:41     38s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:41:41     38s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:41:41     38s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] (I)       Early Global Route kernel              100.00%  226.60 sec  226.67 sec  0.08 sec  0.08 sec 
[04/25 12:41:41     38s] (I)       +-Import and model                      40.01%  226.60 sec  226.63 sec  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)       | +-Create place DB                      3.46%  226.60 sec  226.60 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Import place data                  3.43%  226.60 sec  226.60 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read instances and placement     1.27%  226.60 sec  226.60 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read nets                        2.08%  226.60 sec  226.60 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Create route DB                     34.44%  226.60 sec  226.63 sec  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)       | | +-Import route data (1T)            34.26%  226.60 sec  226.63 sec  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read blockages ( Layer 1-11 )   25.31%  226.60 sec  226.62 sec  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read routing blockages         0.00%  226.60 sec  226.60 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read instance blockages       24.76%  226.60 sec  226.62 sec  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read PG blockages              0.28%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read clock blockages           0.01%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read other blockages           0.01%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read halo blockages            0.03%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read boundary cut boxes        0.00%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read blackboxes                  0.01%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read prerouted                   0.08%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read unlegalized nets            0.11%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read nets                        0.43%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Set up via pillars               0.01%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Initialize 3D grid graph         0.10%  226.62 sec  226.62 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Model blockage capacity          6.56%  226.62 sec  226.63 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Initialize 3D capacity         6.24%  226.62 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Read aux data                        0.00%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Others data preparation              0.09%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Create route kernel                  1.71%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Global Routing                        25.57%  226.63 sec  226.65 sec  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)       | +-Initialization                       0.28%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Net group 1                          1.12%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Generate topology                  0.03%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1a                           0.26%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Pattern routing (1T)             0.23%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1b                           0.03%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1c                           0.01%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1d                           0.01%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1e                           0.06%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Route legalization               0.00%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1l                           0.33%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Layer assignment (1T)            0.31%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Net group 2                         22.41%  226.63 sec  226.65 sec  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)       | | +-Generate topology                  2.03%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1a                           4.04%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Pattern routing (1T)             3.57%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Add via demand to 2D             0.37%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1b                           0.04%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1c                           0.01%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1d                           0.01%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1e                           0.06%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Route legalization               0.00%  226.63 sec  226.63 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1l                          15.53%  226.63 sec  226.65 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | | | +-Layer assignment (1T)           15.17%  226.63 sec  226.65 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | +-Clean cong LA                        0.00%  226.65 sec  226.65 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Export 3D cong map                     0.98%  226.65 sec  226.65 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Export 2D cong map                   0.10%  226.65 sec  226.65 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Extract Global 3D Wires                0.45%  226.65 sec  226.65 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Track Assignment (1T)                 19.45%  226.65 sec  226.66 sec  0.02 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | +-Initialization                       0.05%  226.65 sec  226.65 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Track Assignment Kernel             19.19%  226.65 sec  226.66 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | +-Free Memory                          0.00%  226.66 sec  226.66 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Export                                10.83%  226.66 sec  226.67 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | +-Export DB wires                      5.91%  226.66 sec  226.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Export all nets                    4.54%  226.66 sec  226.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Set wire vias                      1.06%  226.67 sec  226.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Report wirelength                    2.39%  226.67 sec  226.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Update net boxes                     2.39%  226.67 sec  226.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Update timing                        0.00%  226.67 sec  226.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Postprocess design                     0.53%  226.67 sec  226.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)      ===================== Summary by functions =====================
[04/25 12:41:41     38s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:41:41     38s] (I)      ----------------------------------------------------------------
[04/25 12:41:41     38s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.08 sec 
[04/25 12:41:41     38s] (I)        1  Import and model                40.01%  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)        1  Global Routing                  25.57%  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)        1  Track Assignment (1T)           19.45%  0.02 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        1  Export                          10.83%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        1  Export 3D cong map               0.98%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Postprocess design               0.53%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Extract Global 3D Wires          0.45%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Create route DB                 34.44%  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)        2  Net group 2                     22.41%  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)        2  Track Assignment Kernel         19.19%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        2  Export DB wires                  5.91%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Create place DB                  3.46%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Report wirelength                2.39%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Update net boxes                 2.39%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Create route kernel              1.71%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Net group 1                      1.12%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Initialization                   0.33%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Export 2D cong map               0.10%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Import route data (1T)          34.26%  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1l                        15.86%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        3  Export all nets                  4.54%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1a                         4.30%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Import place data                3.43%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Generate topology                2.06%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Set wire vias                    1.06%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1e                         0.11%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1c                         0.02%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read blockages ( Layer 1-11 )   25.31%  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)        4  Layer assignment (1T)           15.47%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        4  Model blockage capacity          6.56%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        4  Pattern routing (1T)             3.80%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read nets                        2.51%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read instances and placement     1.27%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Add via demand to 2D             0.37%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read unlegalized nets            0.11%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read prerouted                   0.08%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read instance blockages         24.76%  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)        5  Initialize 3D capacity           6.24%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read PG blockages                0.28%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:41     38s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s] Legalization setup...
[04/25 12:41:41     38s] Using cell based legalization.
[04/25 12:41:41     38s] Leaving CCOpt scope - Initializing placement interface...
[04/25 12:41:41     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2073.7M, EPOCH TIME: 1745565101.087685
[04/25 12:41:41     38s] Processing tracks to init pin-track alignment.
[04/25 12:41:41     38s] z: 2, totalTracks: 1
[04/25 12:41:41     38s] z: 4, totalTracks: 1
[04/25 12:41:41     38s] z: 6, totalTracks: 1
[04/25 12:41:41     38s] z: 8, totalTracks: 1
[04/25 12:41:41     38s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:41     38s] All LLGs are deleted
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2073.7M, EPOCH TIME: 1745565101.089504
[04/25 12:41:41     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1745565101.089642
[04/25 12:41:41     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2073.7M, EPOCH TIME: 1745565101.089893
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2073.7M, EPOCH TIME: 1745565101.090520
[04/25 12:41:41     38s] Max number of tech site patterns supported in site array is 256.
[04/25 12:41:41     38s] Core basic site is CoreSite
[04/25 12:41:41     38s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:41     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2073.7M, EPOCH TIME: 1745565101.099381
[04/25 12:41:41     38s] After signature check, allow fast init is false, keep pre-filter is true.
[04/25 12:41:41     38s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/25 12:41:41     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1745565101.099684
[04/25 12:41:41     38s] SiteArray: non-trimmed site array dimensions = 81 x 705
[04/25 12:41:41     38s] SiteArray: use 311,296 bytes
[04/25 12:41:41     38s] SiteArray: current memory after site array memory allocation 2073.7M
[04/25 12:41:41     38s] SiteArray: FP blocked sites are writable
[04/25 12:41:41     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:41:41     38s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2073.7M, EPOCH TIME: 1745565101.100323
[04/25 12:41:41     38s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1745565101.100421
[04/25 12:41:41     38s] SiteArray: number of non floorplan blocked sites for llg default is 57105
[04/25 12:41:41     38s] Atter site array init, number of instance map data is 0.
[04/25 12:41:41     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2073.7M, EPOCH TIME: 1745565101.101139
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] OPERPROF:     Starting CMU at level 3, MEM:2073.7M, EPOCH TIME: 1745565101.101585
[04/25 12:41:41     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1745565101.101920
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:41     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2073.7M, EPOCH TIME: 1745565101.102054
[04/25 12:41:41     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2073.7M, EPOCH TIME: 1745565101.102064
[04/25 12:41:41     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2073.7M, EPOCH TIME: 1745565101.102075
[04/25 12:41:41     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2073.7MB).
[04/25 12:41:41     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.015, MEM:2073.7M, EPOCH TIME: 1745565101.102208
[04/25 12:41:41     38s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] (I)      Load db... (mem=2073.7M)
[04/25 12:41:41     38s] (I)      Read data from FE... (mem=2073.7M)
[04/25 12:41:41     38s] (I)      Number of ignored instance 0
[04/25 12:41:41     38s] (I)      Number of inbound cells 0
[04/25 12:41:41     38s] (I)      Number of opened ILM blockages 0
[04/25 12:41:41     38s] (I)      Number of instances temporarily fixed by detailed placement 405
[04/25 12:41:41     38s] (I)      numMoveCells=2293, numMacros=0  numPads=72  numMultiRowHeightInsts=0
[04/25 12:41:41     38s] (I)      cell height: 3420, count: 2293
[04/25 12:41:41     38s] (I)      Read rows... (mem=2073.7M)
[04/25 12:41:41     38s] (I)      Done Read rows (cpu=0.000s, mem=2073.7M)
[04/25 12:41:41     38s] (I)      Done Read data from FE (cpu=0.001s, mem=2073.7M)
[04/25 12:41:41     38s] (I)      Done Load db (cpu=0.001s, mem=2073.7M)
[04/25 12:41:41     38s] (I)      Constructing placeable region... (mem=2073.7M)
[04/25 12:41:41     38s] (I)      Constructing bin map
[04/25 12:41:41     38s] (I)      Initialize bin information with width=34200 height=34200
[04/25 12:41:41     38s] (I)      Done constructing bin map
[04/25 12:41:41     38s] (I)      Compute region effective width... (mem=2073.7M)
[04/25 12:41:41     38s] (I)      Done Compute region effective width (cpu=0.000s, mem=2073.7M)
[04/25 12:41:41     38s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2073.7M)
[04/25 12:41:41     38s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s] Validating CTS configuration...
[04/25 12:41:41     38s] Checking module port directions...
[04/25 12:41:41     38s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s] Non-default CCOpt properties:
[04/25 12:41:41     38s]   Public non-default CCOpt properties:
[04/25 12:41:41     38s]     buffer_cells is set for at least one object
[04/25 12:41:41     38s]     clock_gating_cells is set for at least one object
[04/25 12:41:41     38s]     inverter_cells is set for at least one object
[04/25 12:41:41     38s]     route_type is set for at least one object
[04/25 12:41:41     38s]     source_output_max_trans is set for at least one object
[04/25 12:41:41     38s]     target_insertion_delay is set for at least one object
[04/25 12:41:41     38s]     target_max_trans_sdc is set for at least one object
[04/25 12:41:41     38s]     target_skew is set for at least one object
[04/25 12:41:41     38s]     target_skew_wire is set for at least one object
[04/25 12:41:41     38s]   No private non-default CCOpt properties
[04/25 12:41:41     38s] Route type trimming info:
[04/25 12:41:41     38s]   No route type modifications were made.
[04/25 12:41:41     38s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF4X12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Trim Metal Layers:
[04/25 12:41:41     38s] LayerId::1 widthSet size::5
[04/25 12:41:41     38s] LayerId::2 widthSet size::5
[04/25 12:41:41     38s] LayerId::3 widthSet size::5
[04/25 12:41:41     38s] LayerId::4 widthSet size::5
[04/25 12:41:41     38s] LayerId::5 widthSet size::5
[04/25 12:41:41     38s] LayerId::6 widthSet size::5
[04/25 12:41:41     38s] LayerId::7 widthSet size::6
[04/25 12:41:41     38s] LayerId::8 widthSet size::6
[04/25 12:41:41     38s] LayerId::9 widthSet size::6
[04/25 12:41:41     38s] LayerId::10 widthSet size::4
[04/25 12:41:41     38s] LayerId::11 widthSet size::3
[04/25 12:41:41     38s] Updating RC grid for preRoute extraction ...
[04/25 12:41:41     38s] eee: pegSigSF::1.070000
[04/25 12:41:41     38s] Initializing multi-corner capacitance tables ... 
[04/25 12:41:41     38s] Initializing multi-corner resistance tables ...
[04/25 12:41:41     38s] Creating RPSQ from WeeR and WRes ...
[04/25 12:41:41     38s] eee: l::1 avDens::0.123544 usedTrk::900.635467 availTrk::7290.000000 sigTrk::900.635467
[04/25 12:41:41     38s] eee: l::2 avDens::0.204390 usedTrk::1380.550642 availTrk::6754.500000 sigTrk::1380.550642
[04/25 12:41:41     38s] eee: l::3 avDens::0.191040 usedTrk::1290.382952 availTrk::6754.500000 sigTrk::1290.382952
[04/25 12:41:41     38s] eee: l::4 avDens::0.035760 usedTrk::201.792077 availTrk::5643.000000 sigTrk::201.792077
[04/25 12:41:41     38s] eee: l::5 avDens::0.018363 usedTrk::56.520790 availTrk::3078.000000 sigTrk::56.520790
[04/25 12:41:41     38s] eee: l::6 avDens::0.005555 usedTrk::6.174357 availTrk::1111.500000 sigTrk::6.174357
[04/25 12:41:41     38s] eee: l::7 avDens::0.000274 usedTrk::0.023392 availTrk::85.500000 sigTrk::0.023392
[04/25 12:41:41     38s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:41     38s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:41     38s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:41:41     38s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:41:41     38s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:41:41     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.081655 aWlH=0.000000 lMod=0 pMax=0.807500 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:41:41     38s] AAE DB initialization (MEM=2083.21 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/25 12:41:41     38s] Start AAE Lib Loading. (MEM=2083.21)
[04/25 12:41:41     38s] End AAE Lib Loading. (MEM=2102.29 CPU=0:00:00.0 Real=0:00:00.0)
[04/25 12:41:41     38s] End AAE Lib Interpolated Model. (MEM=2102.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000209
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000215
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.00022
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000224
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000229
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000234
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000238
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000243
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000247
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000251
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000255
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000259
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000263
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000267
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000271
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000275
[04/25 12:41:41     38s] (I)      Initializing Steiner engine. 
[04/25 12:41:41     38s] (I)      ==================== Layers =====================
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:41:41     38s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:41:41     38s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:41:41     38s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:41:41     38s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKINV8' specified in the inverter_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
Library trimming buffers in power domain auto-default and half-corner MIN:setup.late removed 7 of 16 cells
[04/25 12:41:41     38s] Original list had 16 cells:
[04/25 12:41:41     38s] CLKBUFX20 BUFX20 CLKBUFX16 BUFX16 CLKBUFX12 BUFX12 CLKBUFX8 BUFX8 CLKBUFX6 BUFX6 CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[04/25 12:41:41     38s] New trimmed list has 9 cells:
[04/25 12:41:41     38s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000303
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000312
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000318
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000322
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000327
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000331
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000336
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000341
[04/25 12:41:41     38s] Accumulated time to calculate placeable region: 0.000346
[04/25 12:41:41     38s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.342.
[04/25 12:41:41     38s] Type 'man IMPCCOPT-1041' for more detail.
[04/25 12:41:41     38s] Clock tree balancer configuration for clock_tree clk:
[04/25 12:41:41     38s] Non-default CCOpt properties:
[04/25 12:41:41     38s]   Public non-default CCOpt properties:
[04/25 12:41:41     38s]     route_type (leaf): clkroute (default: default)
[04/25 12:41:41     38s]     route_type (top): default_route_type_nonleaf (default: default)
[04/25 12:41:41     38s]     route_type (trunk): clkroute (default: default)
[04/25 12:41:41     38s]   No private non-default CCOpt properties
[04/25 12:41:41     38s] For power domain auto-default:
[04/25 12:41:41     38s]   Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[04/25 12:41:41     38s]   Inverters:   CLKINVX12 
[04/25 12:41:41     38s]   Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/25 12:41:41     38s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 19191.672um^2
[04/25 12:41:41     38s] Top Routing info:
[04/25 12:41:41     38s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/25 12:41:41     38s]   Unshielded; Mask Constraint: 0; Source: route_type.
[04/25 12:41:41     38s] Trunk/Leaf Routing info:
[04/25 12:41:41     38s]   Route-type name: clkroute; Top/bottom preferred layer name: M6/M5; 
[04/25 12:41:41     38s]   Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[04/25 12:41:41     38s] For timing_corner MIN:setup, late and power domain auto-default:
[04/25 12:41:41     38s]   Slew time target (leaf):    0.200ns
[04/25 12:41:41     38s]   Slew time target (trunk):   0.200ns
[04/25 12:41:41     38s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[04/25 12:41:41     38s]   Buffer unit delay: 0.046ns
[04/25 12:41:41     38s]   Buffer max distance: 634.182um
[04/25 12:41:41     38s] Fastest wire driving cells and distances:
[04/25 12:41:41     38s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=463.065um, saturatedSlew=0.102ns, speed=5371.989um per ns, cellArea=17.725um^2 per 1000um}
[04/25 12:41:41     38s]   Inverter  : {lib_cell:CLKINVX12, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=271.832um, saturatedSlew=0.068ns, speed=6007.326um per ns, cellArea=15.098um^2 per 1000um}
[04/25 12:41:41     38s]   Clock gate: {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=MIN:setup.late, optimalDrivingDistance=643.319um, saturatedSlew=0.176ns, speed=3347.133um per ns, cellArea=20.201um^2 per 1000um}
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Logic Sizing Table:
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s] Cell    Instance count    Source    Eligible library cells
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s]   (empty table)
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Clock tree balancer configuration for skew_group clk/SDC:
[04/25 12:41:41     38s]   Sources:                     pin clk
[04/25 12:41:41     38s]   Total number of sinks:       34
[04/25 12:41:41     38s]   Delay constrained sinks:     34
[04/25 12:41:41     38s]   Constrains:                  default
[04/25 12:41:41     38s]   Non-leaf sinks:              0
[04/25 12:41:41     38s]   Ignore pins:                 0
[04/25 12:41:41     38s]  Timing corner MIN:setup.late:
[04/25 12:41:41     38s]   Skew target:                 0.046ns
[04/25 12:41:41     38s] Primary reporting skew groups are:
[04/25 12:41:41     38s] skew_group clk/SDC with 34 clock sinks
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Clock DAG stats initial state:
[04/25 12:41:41     38s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]   sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]   misc counts      : r=1, pp=0
[04/25 12:41:41     38s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s] Clock DAG hash initial state: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s] CTS services accumulated run-time stats initial state:
[04/25 12:41:41     38s]   delay calculator: calls=10405, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]   legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]   steiner router: calls=10407, total_wall_time=0.026s, mean_wall_time=0.002ms
[04/25 12:41:41     38s] Route-type name: clkroute; Top/bottom preferred layer name: M6/M5; 
[04/25 12:41:41     38s] Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Layer information for route type clkroute:
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] --------------------------------------------------------------------------------
[04/25 12:41:41     38s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[04/25 12:41:41     38s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/25 12:41:41     38s]                                                                         to Layer
[04/25 12:41:41     38s] --------------------------------------------------------------------------------
[04/25 12:41:41     38s] M1       N            H          2.407         0.168         0.406         3
[04/25 12:41:41     38s] M2       N            V          2.340         0.199         0.466         3
[04/25 12:41:41     38s] M3       N            H          2.340         0.197         0.461         3
[04/25 12:41:41     38s] M4       N            V          2.340         0.197         0.461         3
[04/25 12:41:41     38s] M5       Y            H          2.340         0.197         0.461         3
[04/25 12:41:41     38s] M6       Y            V          2.340         0.179         0.418         3
[04/25 12:41:41     38s] M7       N            H          0.502         0.267         0.134         3
[04/25 12:41:41     38s] M8       N            V          0.502         0.257         0.129         3
[04/25 12:41:41     38s] M9       N            H          0.215         0.448         0.097         3
[04/25 12:41:41     38s] M10      N            V          0.159         0.343         0.054         5
[04/25 12:41:41     38s] M11      N            H          0.095         1.067         0.101         5
[04/25 12:41:41     38s] --------------------------------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[04/25 12:41:41     38s] Unshielded; Mask Constraint: 0; Source: route_type.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Layer information for route type default_route_type_nonleaf:
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] --------------------------------------------------------------------
[04/25 12:41:41     38s] Layer    Preferred    Route    Res.          Cap.          RC
[04/25 12:41:41     38s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/25 12:41:41     38s] --------------------------------------------------------------------
[04/25 12:41:41     38s] M1       N            H          3.995         0.158         0.633
[04/25 12:41:41     38s] M2       N            V          3.808         0.173         0.660
[04/25 12:41:41     38s] M3       Y            H          3.808         0.173         0.657
[04/25 12:41:41     38s] M4       Y            V          3.808         0.173         0.657
[04/25 12:41:41     38s] M5       N            H          3.808         0.173         0.657
[04/25 12:41:41     38s] M6       N            V          3.808         0.165         0.628
[04/25 12:41:41     38s] M7       N            H          1.080         0.376         0.406
[04/25 12:41:41     38s] M8       N            V          1.080         0.371         0.400
[04/25 12:41:41     38s] M9       N            H          0.291         0.401         0.117
[04/25 12:41:41     38s] M10      N            V          0.159         0.343         0.054
[04/25 12:41:41     38s] M11      N            H          0.095         1.067         0.101
[04/25 12:41:41     38s] --------------------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Via selection for estimated routes (rule default):
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s] Layer    Via Cell    Res.     Cap.    RC      Top of Stack
[04/25 12:41:41     38s] Range                (Ohm)    (fF)    (fs)    Only
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s]   (empty table)
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Via selection for estimated routes (rule 2w2s):
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s] Layer    Via Cell    Res.     Cap.    RC      Top of Stack
[04/25 12:41:41     38s] Range                (Ohm)    (fF)    (fs)    Only
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s]   (empty table)
[04/25 12:41:41     38s] ----------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] No ideal or dont_touch nets found in the clock tree
[04/25 12:41:41     38s] No dont_touch hnets found in the clock tree
[04/25 12:41:41     38s] No dont_touch hpins found in the clock network.
[04/25 12:41:41     38s] Checking for illegal sizes of clock logic instances...
[04/25 12:41:41     38s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Filtering reasons for cell type: buffer
[04/25 12:41:41     38s] =======================================
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] ---------------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] Clock trees    Power domain    Reason              Library cells
[04/25 12:41:41     38s] ---------------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] all            auto-default    Library trimming    { BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[04/25 12:41:41     38s] ---------------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Filtering reasons for cell type: clock gate cell
[04/25 12:41:41     38s] ================================================
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] -------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] Clock trees    Power domain    Reason                    Library cells
[04/25 12:41:41     38s] -------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] all            auto-default    Has test enable signal    { TLATNTSCAX12 TLATNTSCAX16 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX3 TLATNTSCAX4
[04/25 12:41:41     38s]                                                            TLATNTSCAX6 TLATNTSCAX8 }
[04/25 12:41:41     38s] all            auto-default    Is a clockgate cell       { TLATNTSCAX12 TLATNTSCAX16 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX3 TLATNTSCAX4
[04/25 12:41:41     38s]                                                            TLATNTSCAX6 TLATNTSCAX8 }
[04/25 12:41:41     38s] -------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/25 12:41:41     38s] CCOpt configuration status: all checks passed.
[04/25 12:41:41     38s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/25 12:41:41     38s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/25 12:41:41     38s]   No exclusion drivers are needed.
[04/25 12:41:41     38s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/25 12:41:41     38s] Antenna diode management...
[04/25 12:41:41     38s]   Found 0 antenna diodes in the clock trees.
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s] Antenna diode management done.
[04/25 12:41:41     38s] Adding driver cells for primary IOs...
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------------------------
[04/25 12:41:41     38s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------------------------
[04/25 12:41:41     38s]     (empty table)
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------------------------
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s] Adding driver cells for primary IOs done.
[04/25 12:41:41     38s] Adding driver cell for primary IO roots...
[04/25 12:41:41     38s] Adding driver cell for primary IO roots done.
[04/25 12:41:41     38s] Maximizing clock DAG abstraction...
[04/25 12:41:41     38s]   Removing clock DAG drivers
[04/25 12:41:41     38s] Maximizing clock DAG abstraction done.
[04/25 12:41:41     38s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/25 12:41:41     38s] Synthesizing clock trees...
[04/25 12:41:41     38s]   Preparing To Balance...
[04/25 12:41:41     38s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:41:41     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2152.5M, EPOCH TIME: 1745565101.494171
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2150.5M, EPOCH TIME: 1745565101.497733
[04/25 12:41:41     38s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Leaving CCOpt scope - Initializing placement interface...
[04/25 12:41:41     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2140.9M, EPOCH TIME: 1745565101.497847
[04/25 12:41:41     38s] Processing tracks to init pin-track alignment.
[04/25 12:41:41     38s] z: 2, totalTracks: 1
[04/25 12:41:41     38s] z: 4, totalTracks: 1
[04/25 12:41:41     38s] z: 6, totalTracks: 1
[04/25 12:41:41     38s] z: 8, totalTracks: 1
[04/25 12:41:41     38s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:41     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2140.9M, EPOCH TIME: 1745565101.499914
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] OPERPROF:     Starting CMU at level 3, MEM:2140.9M, EPOCH TIME: 1745565101.510218
[04/25 12:41:41     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2140.9M, EPOCH TIME: 1745565101.510540
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:41     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2140.9M, EPOCH TIME: 1745565101.510672
[04/25 12:41:41     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2140.9M, EPOCH TIME: 1745565101.510682
[04/25 12:41:41     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2140.9M, EPOCH TIME: 1745565101.510693
[04/25 12:41:41     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2140.9MB).
[04/25 12:41:41     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2140.9M, EPOCH TIME: 1745565101.510823
[04/25 12:41:41     38s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Merging duplicate siblings in DAG...
[04/25 12:41:41     38s]     Clock DAG stats before merging:
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG hash before merging: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before merging:
[04/25 12:41:41     38s]       delay calculator: calls=10405, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10407, total_wall_time=0.026s, mean_wall_time=0.002ms
[04/25 12:41:41     38s]     Resynthesising clock tree into netlist...
[04/25 12:41:41     38s]       Reset timing graph...
[04/25 12:41:41     38s] Ignoring AAE DB Resetting ...
[04/25 12:41:41     38s]       Reset timing graph done.
[04/25 12:41:41     38s]     Resynthesising clock tree into netlist done.
[04/25 12:41:41     38s]     Merging duplicate clock dag driver clones in DAG...
[04/25 12:41:41     38s]     Merging duplicate clock dag driver clones in DAG done.
[04/25 12:41:41     38s]     
[04/25 12:41:41     38s]     Disconnecting clock tree from netlist...
[04/25 12:41:41     38s]     Disconnecting clock tree from netlist done.
[04/25 12:41:41     38s]   Merging duplicate siblings in DAG done.
[04/25 12:41:41     38s]   Applying movement limits...
[04/25 12:41:41     38s]   Applying movement limits done.
[04/25 12:41:41     38s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   CCOpt::Phase::Construction...
[04/25 12:41:41     38s]   Stage::Clustering...
[04/25 12:41:41     38s]   Clustering...
[04/25 12:41:41     38s]     Clock DAG hash before 'Clustering': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Clustering':
[04/25 12:41:41     38s]       delay calculator: calls=10405, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10407, total_wall_time=0.026s, mean_wall_time=0.002ms
[04/25 12:41:41     38s]     Initialize for clustering...
[04/25 12:41:41     38s]     Clock DAG stats before clustering:
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG hash before clustering: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before clustering:
[04/25 12:41:41     38s]       delay calculator: calls=10405, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10407, total_wall_time=0.026s, mean_wall_time=0.002ms
[04/25 12:41:41     38s]     Computing max distances from locked parents...
[04/25 12:41:41     38s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/25 12:41:41     38s]     Computing max distances from locked parents done.
[04/25 12:41:41     38s]     Computing optimal clock node locations...
[04/25 12:41:41     38s]     : ...20% ...40% ...60% ...80% ...100% 
[04/25 12:41:41     38s]     Optimal path computation stats:
[04/25 12:41:41     38s]       Successful          : 0
[04/25 12:41:41     38s]       Unsuccessful        : 0
[04/25 12:41:41     38s]       Immovable           : 139663746531329
[04/25 12:41:41     38s]       lockedParentLocation: 0
[04/25 12:41:41     38s]       Region hash         : e4d0d11cb7a6f7ec
[04/25 12:41:41     38s]     Unsuccessful details:
[04/25 12:41:41     38s]     
[04/25 12:41:41     38s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s] End AAE Lib Interpolated Model. (MEM=2140.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:41:41     38s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Bottom-up phase...
[04/25 12:41:41     38s]     Clustering bottom-up starting from leaves...
[04/25 12:41:41     38s]       Clustering clock_tree clk...
[04/25 12:41:41     38s]       Clustering clock_tree clk done.
[04/25 12:41:41     38s]     Clustering bottom-up starting from leaves done.
[04/25 12:41:41     38s]     Rebuilding the clock tree after clustering...
[04/25 12:41:41     38s]     Rebuilding the clock tree after clustering done.
[04/25 12:41:41     38s]     Clock DAG stats after bottom-up phase:
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG hash after bottom-up phase: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after bottom-up phase:
[04/25 12:41:41     38s]       delay calculator: calls=10407, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10409, total_wall_time=0.026s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Legalizing clock trees...
[04/25 12:41:41     38s]     Resynthesising clock tree into netlist...
[04/25 12:41:41     38s]       Reset timing graph...
[04/25 12:41:41     38s] Ignoring AAE DB Resetting ...
[04/25 12:41:41     38s]       Reset timing graph done.
[04/25 12:41:41     38s]     Resynthesising clock tree into netlist done.
[04/25 12:41:41     38s]     Commiting net attributes....
[04/25 12:41:41     38s]     Commiting net attributes. done.
[04/25 12:41:41     38s]     Leaving CCOpt scope - ClockRefiner...
[04/25 12:41:41     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2140.9M, EPOCH TIME: 1745565101.516029
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2102.9M, EPOCH TIME: 1745565101.519317
[04/25 12:41:41     38s]     Assigned high priority to 0 instances.
[04/25 12:41:41     38s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/25 12:41:41     38s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/25 12:41:41     38s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2102.9M, EPOCH TIME: 1745565101.523658
[04/25 12:41:41     38s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2102.9M, EPOCH TIME: 1745565101.523689
[04/25 12:41:41     38s] Processing tracks to init pin-track alignment.
[04/25 12:41:41     38s] z: 2, totalTracks: 1
[04/25 12:41:41     38s] z: 4, totalTracks: 1
[04/25 12:41:41     38s] z: 6, totalTracks: 1
[04/25 12:41:41     38s] z: 8, totalTracks: 1
[04/25 12:41:41     38s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:41     38s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2102.9M, EPOCH TIME: 1745565101.525606
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] OPERPROF:       Starting CMU at level 4, MEM:2102.9M, EPOCH TIME: 1745565101.536075
[04/25 12:41:41     38s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2102.9M, EPOCH TIME: 1745565101.536387
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:41     38s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2102.9M, EPOCH TIME: 1745565101.536527
[04/25 12:41:41     38s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2102.9M, EPOCH TIME: 1745565101.536542
[04/25 12:41:41     38s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2102.9M, EPOCH TIME: 1745565101.536553
[04/25 12:41:41     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2102.9MB).
[04/25 12:41:41     38s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2102.9M, EPOCH TIME: 1745565101.536680
[04/25 12:41:41     38s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2102.9M, EPOCH TIME: 1745565101.536689
[04/25 12:41:41     38s] TDRefine: refinePlace mode is spiral
[04/25 12:41:41     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37043.5
[04/25 12:41:41     38s] OPERPROF: Starting RefinePlace at level 1, MEM:2102.9M, EPOCH TIME: 1745565101.536708
[04/25 12:41:41     38s] *** Starting refinePlace (0:00:38.5 mem=2102.9M) ***
[04/25 12:41:41     38s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2102.9M, EPOCH TIME: 1745565101.539199
[04/25 12:41:41     38s] Starting refinePlace ...
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] One DDP V2 for no tweak run.
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2102.9M, EPOCH TIME: 1745565101.542354
[04/25 12:41:41     38s] DDP initSite1 nrRow 81 nrJob 81
[04/25 12:41:41     38s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2102.9M, EPOCH TIME: 1745565101.542381
[04/25 12:41:41     38s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2102.9M, EPOCH TIME: 1745565101.542411
[04/25 12:41:41     38s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2102.9M, EPOCH TIME: 1745565101.542420
[04/25 12:41:41     38s] DDP markSite nrRow 81 nrJob 81
[04/25 12:41:41     38s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2102.9M, EPOCH TIME: 1745565101.542485
[04/25 12:41:41     38s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2102.9M, EPOCH TIME: 1745565101.542499
[04/25 12:41:41     38s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 12:41:41     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2102.9MB) @(0:00:38.5 - 0:00:38.5).
[04/25 12:41:41     38s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:41     38s] wireLenOptFixPriorityInst 34 inst fixed
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 12:41:41     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 12:41:41     38s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:41:41     38s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:41:41     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2118.9MB) @(0:00:38.5 - 0:00:38.5).
[04/25 12:41:41     38s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:41     38s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2118.9MB
[04/25 12:41:41     38s] Statistics of distance of Instance movement in refine placement:
[04/25 12:41:41     38s]   maximum (X+Y) =         0.00 um
[04/25 12:41:41     38s]   mean    (X+Y) =         0.00 um
[04/25 12:41:41     38s] Summary Report:
[04/25 12:41:41     38s] Instances move: 0 (out of 2293 movable)
[04/25 12:41:41     38s] Instances flipped: 0
[04/25 12:41:41     38s] Mean displacement: 0.00 um
[04/25 12:41:41     38s] Max displacement: 0.00 um 
[04/25 12:41:41     38s] Total instances moved : 0
[04/25 12:41:41     38s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.021, REAL:0.020, MEM:2118.9M, EPOCH TIME: 1745565101.559573
[04/25 12:41:41     38s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:41:41     38s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2118.9MB
[04/25 12:41:41     38s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2118.9MB) @(0:00:38.5 - 0:00:38.5).
[04/25 12:41:41     38s] *** Finished refinePlace (0:00:38.5 mem=2118.9M) ***
[04/25 12:41:41     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37043.5
[04/25 12:41:41     38s] OPERPROF: Finished RefinePlace at level 1, CPU:0.023, REAL:0.023, MEM:2118.9M, EPOCH TIME: 1745565101.559920
[04/25 12:41:41     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2118.9M, EPOCH TIME: 1745565101.559933
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2118.9M, EPOCH TIME: 1745565101.563353
[04/25 12:41:41     38s]     ClockRefiner summary
[04/25 12:41:41     38s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:41:41     38s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 12:41:41     38s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:41:41     38s]     Revert refine place priority changes on 0 instances.
[04/25 12:41:41     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.9M, EPOCH TIME: 1745565101.567752
[04/25 12:41:41     38s] Processing tracks to init pin-track alignment.
[04/25 12:41:41     38s] z: 2, totalTracks: 1
[04/25 12:41:41     38s] z: 4, totalTracks: 1
[04/25 12:41:41     38s] z: 6, totalTracks: 1
[04/25 12:41:41     38s] z: 8, totalTracks: 1
[04/25 12:41:41     38s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:41     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.9M, EPOCH TIME: 1745565101.569908
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] OPERPROF:     Starting CMU at level 3, MEM:2118.9M, EPOCH TIME: 1745565101.580327
[04/25 12:41:41     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1745565101.580660
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:41     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2118.9M, EPOCH TIME: 1745565101.580806
[04/25 12:41:41     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2118.9M, EPOCH TIME: 1745565101.580818
[04/25 12:41:41     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1745565101.580830
[04/25 12:41:41     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2118.9MB).
[04/25 12:41:41     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2118.9M, EPOCH TIME: 1745565101.580972
[04/25 12:41:41     38s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s]     Disconnecting clock tree from netlist...
[04/25 12:41:41     38s]     Disconnecting clock tree from netlist done.
[04/25 12:41:41     38s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:41:41     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2118.9M, EPOCH TIME: 1745565101.581220
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2118.9M, EPOCH TIME: 1745565101.584420
[04/25 12:41:41     38s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Leaving CCOpt scope - Initializing placement interface...
[04/25 12:41:41     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.9M, EPOCH TIME: 1745565101.584504
[04/25 12:41:41     38s] Processing tracks to init pin-track alignment.
[04/25 12:41:41     38s] z: 2, totalTracks: 1
[04/25 12:41:41     38s] z: 4, totalTracks: 1
[04/25 12:41:41     38s] z: 6, totalTracks: 1
[04/25 12:41:41     38s] z: 8, totalTracks: 1
[04/25 12:41:41     38s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:41     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.9M, EPOCH TIME: 1745565101.586462
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] OPERPROF:     Starting CMU at level 3, MEM:2118.9M, EPOCH TIME: 1745565101.596530
[04/25 12:41:41     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1745565101.596829
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:41     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2118.9M, EPOCH TIME: 1745565101.596967
[04/25 12:41:41     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2118.9M, EPOCH TIME: 1745565101.596978
[04/25 12:41:41     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2118.9M, EPOCH TIME: 1745565101.596988
[04/25 12:41:41     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2118.9MB).
[04/25 12:41:41     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2118.9M, EPOCH TIME: 1745565101.597115
[04/25 12:41:41     38s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:41:41     38s] End AAE Lib Interpolated Model. (MEM=2118.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:41:41     38s]     Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     
[04/25 12:41:41     38s]     Clock tree legalization - Histogram:
[04/25 12:41:41     38s]     ====================================
[04/25 12:41:41     38s]     
[04/25 12:41:41     38s]     --------------------------------
[04/25 12:41:41     38s]     Movement (um)    Number of cells
[04/25 12:41:41     38s]     --------------------------------
[04/25 12:41:41     38s]       (empty table)
[04/25 12:41:41     38s]     --------------------------------
[04/25 12:41:41     38s]     
[04/25 12:41:41     38s]     
[04/25 12:41:41     38s]     Clock tree legalization - There are no Movements:
[04/25 12:41:41     38s]     =================================================
[04/25 12:41:41     38s]     
[04/25 12:41:41     38s]     ---------------------------------------------
[04/25 12:41:41     38s]     Movement (um)    Desired     Achieved    Node
[04/25 12:41:41     38s]                      location    location    
[04/25 12:41:41     38s]     ---------------------------------------------
[04/25 12:41:41     38s]       (empty table)
[04/25 12:41:41     38s]     ---------------------------------------------
[04/25 12:41:41     38s]     
[04/25 12:41:41     38s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s]     Clock DAG stats after 'Clustering':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Clustering': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Clustering': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Clustering':
[04/25 12:41:41     38s]       delay calculator: calls=10408, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10410, total_wall_time=0.026s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Clustering':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Clustering':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   Post-Clustering Statistics Report
[04/25 12:41:41     38s]   =================================
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   Fanout Statistics:
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------
[04/25 12:41:41     38s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/25 12:41:41     38s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------
[04/25 12:41:41     38s]   Trunk         1       1.000       1         1        0.000      {1 <= 2}
[04/25 12:41:41     38s]   Leaf          1      34.000      34        34        0.000      {1 <= 34}
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   Clustering Failure Statistics:
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   --------------------------------
[04/25 12:41:41     38s]   Net Type    Clusters    Clusters
[04/25 12:41:41     38s]               Tried       Failed
[04/25 12:41:41     38s]   --------------------------------
[04/25 12:41:41     38s]     (empty table)
[04/25 12:41:41     38s]   --------------------------------
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   Clustering Partition Statistics:
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------------
[04/25 12:41:41     38s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[04/25 12:41:41     38s]               Fraction    Fraction    Count        Size    Size    Size    Size
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------------
[04/25 12:41:41     38s]     (empty table)
[04/25 12:41:41     38s]   ----------------------------------------------------------------------------------
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   
[04/25 12:41:41     38s]   Looking for fanout violations...
[04/25 12:41:41     38s]   Looking for fanout violations done.
[04/25 12:41:41     38s]   CongRepair After Initial Clustering...
[04/25 12:41:41     38s]   Reset timing graph...
[04/25 12:41:41     38s] Ignoring AAE DB Resetting ...
[04/25 12:41:41     38s]   Reset timing graph done.
[04/25 12:41:41     38s]   Leaving CCOpt scope - Early Global Route...
[04/25 12:41:41     38s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2157.1M, EPOCH TIME: 1745565101.600181
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:439).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] All LLGs are deleted
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2157.1M, EPOCH TIME: 1745565101.602812
[04/25 12:41:41     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2157.1M, EPOCH TIME: 1745565101.602937
[04/25 12:41:41     38s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2119.1M, EPOCH TIME: 1745565101.603577
[04/25 12:41:41     38s]   Clock implementation routing...
[04/25 12:41:41     38s] Net route status summary:
[04/25 12:41:41     38s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:41     38s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:41     38s]     Routing using eGR only...
[04/25 12:41:41     38s]       Early Global Route - eGR only step...
[04/25 12:41:41     38s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 12:41:41     38s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[04/25 12:41:41     38s] (ccopt eGR): Start to route 1 all nets
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:41     38s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2119.10 MB )
[04/25 12:41:41     38s] (I)      ==================== Layers =====================
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:41:41     38s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:41:41     38s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:41:41     38s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:41:41     38s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      Started Import and model ( Curr Mem: 2119.10 MB )
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] (I)      == Non-default Options ==
[04/25 12:41:41     38s] (I)      Clean congestion better                            : true
[04/25 12:41:41     38s] (I)      Estimate vias on DPT layer                         : true
[04/25 12:41:41     38s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 12:41:41     38s] (I)      Layer constraints as soft constraints              : true
[04/25 12:41:41     38s] (I)      Soft top layer                                     : true
[04/25 12:41:41     38s] (I)      Skip prospective layer relax nets                  : true
[04/25 12:41:41     38s] (I)      Better NDR handling                                : true
[04/25 12:41:41     38s] (I)      Improved NDR modeling in LA                        : true
[04/25 12:41:41     38s] (I)      Routing cost fix for NDR handling                  : true
[04/25 12:41:41     38s] (I)      Block tracks for preroutes                         : true
[04/25 12:41:41     38s] (I)      Assign IRoute by net group key                     : true
[04/25 12:41:41     38s] (I)      Block unroutable channels                          : true
[04/25 12:41:41     38s] (I)      Block unroutable channels 3D                       : true
[04/25 12:41:41     38s] (I)      Bound layer relaxed segment wl                     : true
[04/25 12:41:41     38s] (I)      Blocked pin reach length threshold                 : 2
[04/25 12:41:41     38s] (I)      Check blockage within NDR space in TA              : true
[04/25 12:41:41     38s] (I)      Skip must join for term with via pillar            : true
[04/25 12:41:41     38s] (I)      Model find APA for IO pin                          : true
[04/25 12:41:41     38s] (I)      On pin location for off pin term                   : true
[04/25 12:41:41     38s] (I)      Handle EOL spacing                                 : true
[04/25 12:41:41     38s] (I)      Merge PG vias by gap                               : true
[04/25 12:41:41     38s] (I)      Maximum routing layer                              : 11
[04/25 12:41:41     38s] (I)      Minimum routing layer                              : 1
[04/25 12:41:41     38s] (I)      Route selected nets only                           : true
[04/25 12:41:41     38s] (I)      Refine MST                                         : true
[04/25 12:41:41     38s] (I)      Honor PRL                                          : true
[04/25 12:41:41     38s] (I)      Strong congestion aware                            : true
[04/25 12:41:41     38s] (I)      Improved initial location for IRoutes              : true
[04/25 12:41:41     38s] (I)      Multi panel TA                                     : true
[04/25 12:41:41     38s] (I)      Penalize wire overlap                              : true
[04/25 12:41:41     38s] (I)      Expand small instance blockage                     : true
[04/25 12:41:41     38s] (I)      Reduce via in TA                                   : true
[04/25 12:41:41     38s] (I)      SS-aware routing                                   : true
[04/25 12:41:41     38s] (I)      Improve tree edge sharing                          : true
[04/25 12:41:41     38s] (I)      Improve 2D via estimation                          : true
[04/25 12:41:41     38s] (I)      Refine Steiner tree                                : true
[04/25 12:41:41     38s] (I)      Build spine tree                                   : true
[04/25 12:41:41     38s] (I)      Model pass through capacity                        : true
[04/25 12:41:41     38s] (I)      Extend blockages by a half GCell                   : true
[04/25 12:41:41     38s] (I)      Consider pin shapes                                : true
[04/25 12:41:41     38s] (I)      Consider pin shapes for all nodes                  : true
[04/25 12:41:41     38s] (I)      Consider NR APA                                    : true
[04/25 12:41:41     38s] (I)      Consider IO pin shape                              : true
[04/25 12:41:41     38s] (I)      Fix pin connection bug                             : true
[04/25 12:41:41     38s] (I)      Consider layer RC for local wires                  : true
[04/25 12:41:41     38s] (I)      Route to clock mesh pin                            : true
[04/25 12:41:41     38s] (I)      LA-aware pin escape length                         : 2
[04/25 12:41:41     38s] (I)      Connect multiple ports                             : true
[04/25 12:41:41     38s] (I)      Split for must join                                : true
[04/25 12:41:41     38s] (I)      Number of threads                                  : 1
[04/25 12:41:41     38s] (I)      Routing effort level                               : 10000
[04/25 12:41:41     38s] (I)      Prefer layer length threshold                      : 8
[04/25 12:41:41     38s] (I)      Overflow penalty cost                              : 10
[04/25 12:41:41     38s] (I)      A-star cost                                        : 0.300000
[04/25 12:41:41     38s] (I)      Misalignment cost                                  : 10.000000
[04/25 12:41:41     38s] (I)      Threshold for short IRoute                         : 6
[04/25 12:41:41     38s] (I)      Via cost during post routing                       : 1.000000
[04/25 12:41:41     38s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 12:41:41     38s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 12:41:41     38s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 12:41:41     38s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 12:41:41     38s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 12:41:41     38s] (I)      PG-aware similar topology routing                  : true
[04/25 12:41:41     38s] (I)      Maze routing via cost fix                          : true
[04/25 12:41:41     38s] (I)      Apply PRL on PG terms                              : true
[04/25 12:41:41     38s] (I)      Apply PRL on obs objects                           : true
[04/25 12:41:41     38s] (I)      Handle range-type spacing rules                    : true
[04/25 12:41:41     38s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 12:41:41     38s] (I)      Parallel spacing query fix                         : true
[04/25 12:41:41     38s] (I)      Force source to root IR                            : true
[04/25 12:41:41     38s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 12:41:41     38s] (I)      Do not relax to DPT layer                          : true
[04/25 12:41:41     38s] (I)      No DPT in post routing                             : true
[04/25 12:41:41     38s] (I)      Modeling PG via merging fix                        : true
[04/25 12:41:41     38s] (I)      Shield aware TA                                    : true
[04/25 12:41:41     38s] (I)      Strong shield aware TA                             : true
[04/25 12:41:41     38s] (I)      Overflow calculation fix in LA                     : true
[04/25 12:41:41     38s] (I)      Post routing fix                                   : true
[04/25 12:41:41     38s] (I)      Strong post routing                                : true
[04/25 12:41:41     38s] (I)      Access via pillar from top                         : true
[04/25 12:41:41     38s] (I)      NDR via pillar fix                                 : true
[04/25 12:41:41     38s] (I)      Violation on path threshold                        : 1
[04/25 12:41:41     38s] (I)      Pass through capacity modeling                     : true
[04/25 12:41:41     38s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 12:41:41     38s] (I)      Select term pin box for io pin                     : true
[04/25 12:41:41     38s] (I)      Penalize NDR sharing                               : true
[04/25 12:41:41     38s] (I)      Enable special modeling                            : false
[04/25 12:41:41     38s] (I)      Keep fixed segments                                : true
[04/25 12:41:41     38s] (I)      Reorder net groups by key                          : true
[04/25 12:41:41     38s] (I)      Increase net scenic ratio                          : true
[04/25 12:41:41     38s] (I)      Method to set GCell size                           : row
[04/25 12:41:41     38s] (I)      Connect multiple ports and must join fix           : true
[04/25 12:41:41     38s] (I)      Avoid high resistance layers                       : true
[04/25 12:41:41     38s] (I)      Model find APA for IO pin fix                      : true
[04/25 12:41:41     38s] (I)      Avoid connecting non-metal layers                  : true
[04/25 12:41:41     38s] (I)      Use track pitch for NDR                            : true
[04/25 12:41:41     38s] (I)      Enable layer relax to lower layer                  : true
[04/25 12:41:41     38s] (I)      Enable layer relax to upper layer                  : true
[04/25 12:41:41     38s] (I)      Top layer relaxation fix                           : true
[04/25 12:41:41     38s] (I)      Handle non-default track width                     : false
[04/25 12:41:41     38s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:41:41     38s] (I)      Use row-based GCell size
[04/25 12:41:41     38s] (I)      Use row-based GCell align
[04/25 12:41:41     38s] (I)      layer 0 area = 80000
[04/25 12:41:41     38s] (I)      layer 1 area = 80000
[04/25 12:41:41     38s] (I)      layer 2 area = 80000
[04/25 12:41:41     38s] (I)      layer 3 area = 80000
[04/25 12:41:41     38s] (I)      layer 4 area = 80000
[04/25 12:41:41     38s] (I)      layer 5 area = 80000
[04/25 12:41:41     38s] (I)      layer 6 area = 80000
[04/25 12:41:41     38s] (I)      layer 7 area = 80000
[04/25 12:41:41     38s] (I)      layer 8 area = 80000
[04/25 12:41:41     38s] (I)      layer 9 area = 400000
[04/25 12:41:41     38s] (I)      layer 10 area = 400000
[04/25 12:41:41     38s] (I)      GCell unit size   : 3420
[04/25 12:41:41     38s] (I)      GCell multiplier  : 1
[04/25 12:41:41     38s] (I)      GCell row height  : 3420
[04/25 12:41:41     38s] (I)      Actual row height : 3420
[04/25 12:41:41     38s] (I)      GCell align ref   : 12000 12160
[04/25 12:41:41     38s] [NR-eGR] Track table information for default rule: 
[04/25 12:41:41     38s] [NR-eGR] M1 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M2 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M3 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M4 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M5 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M6 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M7 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M8 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M9 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M10 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M11 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 1
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 2
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 3
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 4
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 5
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 6
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 7
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 8
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 9
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 10
[04/25 12:41:41     38s] (I)      =============== Default via ===============
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] (I)      |  1 |                  |                 |
[04/25 12:41:41     38s] (I)      |  2 |                  |                 |
[04/25 12:41:41     38s] (I)      |  3 |                  |                 |
[04/25 12:41:41     38s] (I)      |  4 |                  |                 |
[04/25 12:41:41     38s] (I)      |  5 |                  |                 |
[04/25 12:41:41     38s] (I)      |  6 |                  |                 |
[04/25 12:41:41     38s] (I)      |  7 |                  |                 |
[04/25 12:41:41     38s] (I)      |  8 |                  |                 |
[04/25 12:41:41     38s] (I)      |  9 |                  |                 |
[04/25 12:41:41     38s] (I)      | 10 |                  |                 |
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] [NR-eGR] Read 9594 PG shapes
[04/25 12:41:41     38s] [NR-eGR] Read 0 clock shapes
[04/25 12:41:41     38s] [NR-eGR] Read 0 other shapes
[04/25 12:41:41     38s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:41:41     38s] [NR-eGR] #Instance Blockages : 168193
[04/25 12:41:41     38s] [NR-eGR] #PG Blockages       : 9594
[04/25 12:41:41     38s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:41:41     38s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:41:41     38s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:41:41     38s] [NR-eGR] #Other Blockages    : 0
[04/25 12:41:41     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:41:41     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:41:41     38s] [NR-eGR] Read 2425 nets ( ignored 2424 )
[04/25 12:41:41     38s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 12:41:41     38s] (I)      early_global_route_priority property id does not exist.
[04/25 12:41:41     38s] (I)      Read Num Blocks=179673  Num Prerouted Wires=0  Num CS=0
[04/25 12:41:41     38s] (I)      Layer 0 (H) : #blockages 169423 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 1 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 2 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 3 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 4 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 5 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 6 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 7 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 8 (H) : #blockages 984 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 9 (V) : #blockages 3045 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 10 (H) : #blockages 3105 : #preroutes 0
[04/25 12:41:41     38s] (I)      Moved 1 terms for better access 
[04/25 12:41:41     38s] (I)      Number of ignored nets                =      0
[04/25 12:41:41     38s] (I)      Number of connected nets              =      0
[04/25 12:41:41     38s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:41:41     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:41:41     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:41:41     38s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:41:41     38s] (I)      Ndr track 0 does not exist
[04/25 12:41:41     38s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:41:41     38s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:41:41     38s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:41:41     38s] (I)      Site width          :   400  (dbu)
[04/25 12:41:41     38s] (I)      Row height          :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell width         :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell height        :  3420  (dbu)
[04/25 12:41:41     38s] (I)      Grid                :    89    88    11
[04/25 12:41:41     38s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:41:41     38s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:41:41     38s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:41:41     38s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:41:41     38s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:41:41     38s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:41:41     38s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:41:41     38s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:41:41     38s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:41:41     38s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:41:41     38s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:41:41     38s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:41:41     38s] (I)      --------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] [NR-eGR] ============ Routing rule table ============
[04/25 12:41:41     38s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:41:41     38s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:41:41     38s] (I)                    Layer     1     2     3     4     5     6     7     8    9    10    11 
[04/25 12:41:41     38s] (I)                    Pitch  1140  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:41:41     38s] (I)             #Used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:41     38s] (I)       #Fully used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:41     38s] [NR-eGR] ========================================
[04/25 12:41:41     38s] [NR-eGR] 
[04/25 12:41:41     38s] (I)      =============== Blocked Tracks ===============
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      |     1 |   70577 |    56381 |        79.89% |
[04/25 12:41:41     38s] (I)      |     2 |   67320 |     1968 |         2.92% |
[04/25 12:41:41     38s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     4 |   67320 |     1968 |         2.92% |
[04/25 12:41:41     38s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     6 |   67320 |     1968 |         2.92% |
[04/25 12:41:41     38s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     8 |   67320 |     1968 |         2.92% |
[04/25 12:41:41     38s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:41:41     38s] (I)      |    10 |   26840 |     7753 |        28.89% |
[04/25 12:41:41     38s] (I)      |    11 |   26700 |     7891 |        29.55% |
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2126.60 MB )
[04/25 12:41:41     38s] (I)      Reset routing kernel
[04/25 12:41:41     38s] (I)      Started Global Routing ( Curr Mem: 2126.60 MB )
[04/25 12:41:41     38s] (I)      totalPins=35  totalGlobalPin=35 (100.00%)
[04/25 12:41:41     38s] (I)      total 2D Cap : 132936 = (66354 H, 66582 V)
[04/25 12:41:41     38s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1a Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1b Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1c Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1d Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1e Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1f Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1g Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      #Nets         : 1
[04/25 12:41:41     38s] (I)      #Relaxed nets : 0
[04/25 12:41:41     38s] (I)      Wire length   : 122
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1h Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:41:41     38s] [NR-eGR]                        OverCon            
[04/25 12:41:41     38s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:41:41     38s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:41:41     38s] [NR-eGR] ----------------------------------------------
[04/25 12:41:41     38s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR] ----------------------------------------------
[04/25 12:41:41     38s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR] 
[04/25 12:41:41     38s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2126.60 MB )
[04/25 12:41:41     38s] (I)      total 2D Cap : 553478 = (267073 H, 286405 V)
[04/25 12:41:41     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:41:41     38s] (I)      ============= Track Assignment ============
[04/25 12:41:41     38s] (I)      Started Track Assignment (1T) ( Curr Mem: 2126.60 MB )
[04/25 12:41:41     38s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:41:41     38s] (I)      Run Multi-thread track assignment
[04/25 12:41:41     38s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2126.60 MB )
[04/25 12:41:41     38s] (I)      Started Export ( Curr Mem: 2126.60 MB )
[04/25 12:41:41     38s] [NR-eGR]              Length (um)   Vias 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------
[04/25 12:41:41     38s] [NR-eGR]  M1   (1H)          3033   8916 
[04/25 12:41:41     38s] [NR-eGR]  M2   (2V)         23408   7337 
[04/25 12:41:41     38s] [NR-eGR]  M3   (3H)         21850    452 
[04/25 12:41:41     38s] [NR-eGR]  M4   (4V)          3448    125 
[04/25 12:41:41     38s] [NR-eGR]  M5   (5H)           985     19 
[04/25 12:41:41     38s] [NR-eGR]  M6   (6V)            45      0 
[04/25 12:41:41     38s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:41:41     38s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------
[04/25 12:41:41     38s] [NR-eGR]       Total        52770  16849 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:41:41     38s] [NR-eGR] Total length: 52770um, number of vias: 16849
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total eGR-routed clock nets wire length: 221um, number of vias: 133
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Report for selected net(s) only.
[04/25 12:41:41     38s] [NR-eGR]              Length (um)  Vias 
[04/25 12:41:41     38s] [NR-eGR] -------------------------------
[04/25 12:41:41     38s] [NR-eGR]  M1   (1H)             5    34 
[04/25 12:41:41     38s] [NR-eGR]  M2   (2V)            23    29 
[04/25 12:41:41     38s] [NR-eGR]  M3   (3H)             5    28 
[04/25 12:41:41     38s] [NR-eGR]  M4   (4V)            10    27 
[04/25 12:41:41     38s] [NR-eGR]  M5   (5H)           133    15 
[04/25 12:41:41     38s] [NR-eGR]  M6   (6V)            45     0 
[04/25 12:41:41     38s] [NR-eGR]  M7   (7H)             0     0 
[04/25 12:41:41     38s] [NR-eGR]  M8   (8V)             0     0 
[04/25 12:41:41     38s] [NR-eGR]  M9   (9H)             0     0 
[04/25 12:41:41     38s] [NR-eGR]  M10  (10V)            0     0 
[04/25 12:41:41     38s] [NR-eGR]  M11  (11H)            0     0 
[04/25 12:41:41     38s] [NR-eGR] -------------------------------
[04/25 12:41:41     38s] [NR-eGR]       Total          221   133 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total half perimeter of net bounding box: 123um
[04/25 12:41:41     38s] [NR-eGR] Total length: 221um, number of vias: 133
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total routed clock nets wire length: 221um, number of vias: 133
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2126.60 MB )
[04/25 12:41:41     38s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2118.60 MB )
[04/25 12:41:41     38s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:41:41     38s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:41:41     38s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] (I)       Early Global Route kernel              100.00%  227.21 sec  227.25 sec  0.05 sec  0.05 sec 
[04/25 12:41:41     38s] (I)       +-Import and model                      75.42%  227.21 sec  227.24 sec  0.04 sec  0.04 sec 
[04/25 12:41:41     38s] (I)       | +-Create place DB                      5.53%  227.21 sec  227.21 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Import place data                  5.48%  227.21 sec  227.21 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read instances and placement     1.95%  227.21 sec  227.21 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read nets                        3.44%  227.21 sec  227.21 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Create route DB                     66.95%  227.21 sec  227.24 sec  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)       | | +-Import route data (1T)            66.08%  227.21 sec  227.24 sec  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read blockages ( Layer 1-11 )   44.76%  227.21 sec  227.23 sec  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read routing blockages         0.00%  227.21 sec  227.21 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read instance blockages       43.46%  227.21 sec  227.23 sec  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read PG blockages              0.86%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read clock blockages           0.01%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read other blockages           0.01%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read halo blockages            0.03%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read boundary cut boxes        0.00%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read blackboxes                  0.01%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read prerouted                   0.75%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read unlegalized nets            0.19%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read nets                        0.03%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Set up via pillars               0.01%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Initialize 3D grid graph         0.51%  227.23 sec  227.23 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Model blockage capacity         17.62%  227.23 sec  227.24 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Initialize 3D capacity        16.91%  227.23 sec  227.24 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | | | +-Move terms for access (1T)       0.04%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Read aux data                        0.00%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Others data preparation              0.04%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Create route kernel                  2.41%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Global Routing                         4.93%  227.24 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Initialization                       0.04%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Net group 1                          3.25%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Generate topology                  0.18%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1a                           0.42%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Pattern routing (1T)             0.35%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1b                           0.05%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1c                           0.01%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1d                           0.01%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1e                           0.09%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Route legalization               0.00%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1f                           0.01%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1g                           0.21%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Post Routing                     0.16%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1h                           0.21%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Post Routing                     0.17%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Layer assignment (1T)              0.69%  227.24 sec  227.24 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Export 3D cong map                     1.48%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Export 2D cong map                   0.15%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Extract Global 3D Wires                0.01%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Track Assignment (1T)                  3.41%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Initialization                       0.02%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Track Assignment Kernel              3.16%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Free Memory                          0.00%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Export                                10.72%  227.25 sec  227.25 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | +-Export DB wires                      0.16%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Export all nets                    0.07%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Set wire vias                      0.01%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Report wirelength                    5.99%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Update net boxes                     4.39%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Update timing                        0.00%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Postprocess design                     1.04%  227.25 sec  227.25 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)      ===================== Summary by functions =====================
[04/25 12:41:41     38s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:41:41     38s] (I)      ----------------------------------------------------------------
[04/25 12:41:41     38s] (I)        0  Early Global Route kernel      100.00%  0.05 sec  0.05 sec 
[04/25 12:41:41     38s] (I)        1  Import and model                75.42%  0.04 sec  0.04 sec 
[04/25 12:41:41     38s] (I)        1  Export                          10.72%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        1  Global Routing                   4.93%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Track Assignment (1T)            3.41%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Export 3D cong map               1.48%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Postprocess design               1.04%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Create route DB                 66.95%  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)        2  Report wirelength                5.99%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Create place DB                  5.53%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Update net boxes                 4.39%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Net group 1                      3.25%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Track Assignment Kernel          3.16%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Create route kernel              2.41%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Export DB wires                  0.16%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Export 2D cong map               0.15%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Import route data (1T)          66.08%  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)        3  Import place data                5.48%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Layer assignment (1T)            0.69%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1a                         0.42%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1h                         0.21%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1g                         0.21%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Generate topology                0.18%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Export all nets                  0.07%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read blockages ( Layer 1-11 )   44.76%  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)        4  Model blockage capacity         17.62%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        4  Read nets                        3.46%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read instances and placement     1.95%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read prerouted                   0.75%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Initialize 3D grid graph         0.51%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Pattern routing (1T)             0.35%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Post Routing                     0.33%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read unlegalized nets            0.19%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Move terms for access (1T)       0.04%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read instance blockages         43.46%  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)        5  Initialize 3D capacity          16.91%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        5  Read PG blockages                0.86%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:41     38s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s]     Routing using eGR only done.
[04/25 12:41:41     38s] Net route status summary:
[04/25 12:41:41     38s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:41     38s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] CCOPT: Done with clock implementation routing.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]   Clock implementation routing done.
[04/25 12:41:41     38s]   Fixed 1 wires.
[04/25 12:41:41     38s]   CCOpt: Starting congestion repair using flow wrapper...
[04/25 12:41:41     38s]     Congestion Repair...
[04/25 12:41:41     38s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:00:38.7/0:09:11.7 (0.1), mem = 2118.6M
[04/25 12:41:41     38s] Info: Disable timing driven in postCTS congRepair.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Starting congRepair ...
[04/25 12:41:41     38s] User Input Parameters:
[04/25 12:41:41     38s] - Congestion Driven    : On
[04/25 12:41:41     38s] - Timing Driven        : Off
[04/25 12:41:41     38s] - Area-Violation Based : On
[04/25 12:41:41     38s] - Start Rollback Level : -5
[04/25 12:41:41     38s] - Legalized            : On
[04/25 12:41:41     38s] - Window Based         : Off
[04/25 12:41:41     38s] - eDen incr mode       : Off
[04/25 12:41:41     38s] - Small incr mode      : Off
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2118.6M, EPOCH TIME: 1745565101.671240
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:41     38s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2118.6M, EPOCH TIME: 1745565101.673231
[04/25 12:41:41     38s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2118.6M, EPOCH TIME: 1745565101.673258
[04/25 12:41:41     38s] Starting Early Global Route congestion estimation: mem = 2118.6M
[04/25 12:41:41     38s] (I)      ==================== Layers =====================
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:41:41     38s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:41:41     38s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:41:41     38s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:41:41     38s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      Started Import and model ( Curr Mem: 2118.60 MB )
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] (I)      == Non-default Options ==
[04/25 12:41:41     38s] (I)      Maximum routing layer                              : 11
[04/25 12:41:41     38s] (I)      Minimum routing layer                              : 1
[04/25 12:41:41     38s] (I)      Number of threads                                  : 1
[04/25 12:41:41     38s] (I)      Use non-blocking free Dbs wires                    : false
[04/25 12:41:41     38s] (I)      Method to set GCell size                           : row
[04/25 12:41:41     38s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:41:41     38s] (I)      Use row-based GCell size
[04/25 12:41:41     38s] (I)      Use row-based GCell align
[04/25 12:41:41     38s] (I)      layer 0 area = 80000
[04/25 12:41:41     38s] (I)      layer 1 area = 80000
[04/25 12:41:41     38s] (I)      layer 2 area = 80000
[04/25 12:41:41     38s] (I)      layer 3 area = 80000
[04/25 12:41:41     38s] (I)      layer 4 area = 80000
[04/25 12:41:41     38s] (I)      layer 5 area = 80000
[04/25 12:41:41     38s] (I)      layer 6 area = 80000
[04/25 12:41:41     38s] (I)      layer 7 area = 80000
[04/25 12:41:41     38s] (I)      layer 8 area = 80000
[04/25 12:41:41     38s] (I)      layer 9 area = 400000
[04/25 12:41:41     38s] (I)      layer 10 area = 400000
[04/25 12:41:41     38s] (I)      GCell unit size   : 3420
[04/25 12:41:41     38s] (I)      GCell multiplier  : 1
[04/25 12:41:41     38s] (I)      GCell row height  : 3420
[04/25 12:41:41     38s] (I)      Actual row height : 3420
[04/25 12:41:41     38s] (I)      GCell align ref   : 12000 12160
[04/25 12:41:41     38s] [NR-eGR] Track table information for default rule: 
[04/25 12:41:41     38s] [NR-eGR] M1 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M2 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M3 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M4 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M5 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M6 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M7 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M8 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M9 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M10 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M11 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 1
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 2
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 3
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 4
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 5
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 6
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 7
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 8
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 9
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 10
[04/25 12:41:41     38s] (I)      =============== Default via ===============
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] (I)      |  1 |                  |                 |
[04/25 12:41:41     38s] (I)      |  2 |                  |                 |
[04/25 12:41:41     38s] (I)      |  3 |                  |                 |
[04/25 12:41:41     38s] (I)      |  4 |                  |                 |
[04/25 12:41:41     38s] (I)      |  5 |                  |                 |
[04/25 12:41:41     38s] (I)      |  6 |                  |                 |
[04/25 12:41:41     38s] (I)      |  7 |                  |                 |
[04/25 12:41:41     38s] (I)      |  8 |                  |                 |
[04/25 12:41:41     38s] (I)      |  9 |                  |                 |
[04/25 12:41:41     38s] (I)      | 10 |                  |                 |
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] [NR-eGR] Read 3558 PG shapes
[04/25 12:41:41     38s] [NR-eGR] Read 0 clock shapes
[04/25 12:41:41     38s] [NR-eGR] Read 0 other shapes
[04/25 12:41:41     38s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:41:41     38s] [NR-eGR] #Instance Blockages : 130035
[04/25 12:41:41     38s] [NR-eGR] #PG Blockages       : 3558
[04/25 12:41:41     38s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:41:41     38s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:41:41     38s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:41:41     38s] [NR-eGR] #Other Blockages    : 0
[04/25 12:41:41     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:41:41     38s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 84
[04/25 12:41:41     38s] [NR-eGR] Read 2425 nets ( ignored 1 )
[04/25 12:41:41     38s] (I)      early_global_route_priority property id does not exist.
[04/25 12:41:41     38s] (I)      Read Num Blocks=133593  Num Prerouted Wires=84  Num CS=0
[04/25 12:41:41     38s] (I)      Layer 0 (H) : #blockages 130445 : #preroutes 29
[04/25 12:41:41     38s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 9
[04/25 12:41:41     38s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 3
[04/25 12:41:41     38s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 26
[04/25 12:41:41     38s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 13
[04/25 12:41:41     38s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 4
[04/25 12:41:41     38s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 9 (V) : #blockages 344 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 10 (H) : #blockages 180 : #preroutes 0
[04/25 12:41:41     38s] (I)      Number of ignored nets                =      1
[04/25 12:41:41     38s] (I)      Number of connected nets              =      0
[04/25 12:41:41     38s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:41:41     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:41:41     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Ndr track 0 does not exist
[04/25 12:41:41     38s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:41:41     38s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:41:41     38s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:41:41     38s] (I)      Site width          :   400  (dbu)
[04/25 12:41:41     38s] (I)      Row height          :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell width         :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell height        :  3420  (dbu)
[04/25 12:41:41     38s] (I)      Grid                :    89    88    11
[04/25 12:41:41     38s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:41:41     38s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:41:41     38s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:41:41     38s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:41:41     38s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:41:41     38s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:41:41     38s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:41:41     38s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:41:41     38s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:41:41     38s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:41:41     38s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:41:41     38s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:41:41     38s] (I)      --------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] [NR-eGR] ============ Routing rule table ============
[04/25 12:41:41     38s] [NR-eGR] Rule id: 0  Nets: 2424
[04/25 12:41:41     38s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 12:41:41     38s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10    11 
[04/25 12:41:41     38s] (I)                    Pitch  380  400  400  400  400  400  400  400  800  1000  1000 
[04/25 12:41:41     38s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 12:41:41     38s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 12:41:41     38s] [NR-eGR] ========================================
[04/25 12:41:41     38s] [NR-eGR] 
[04/25 12:41:41     38s] (I)      =============== Blocked Tracks ===============
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      |     1 |   70577 |    56298 |        79.77% |
[04/25 12:41:41     38s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 12:41:41     38s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 12:41:41     38s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 12:41:41     38s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 12:41:41     38s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:41:41     38s] (I)      |    10 |   26840 |     6621 |        24.67% |
[04/25 12:41:41     38s] (I)      |    11 |   26700 |     6650 |        24.91% |
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2121.10 MB )
[04/25 12:41:41     38s] (I)      Reset routing kernel
[04/25 12:41:41     38s] (I)      Started Global Routing ( Curr Mem: 2121.10 MB )
[04/25 12:41:41     38s] (I)      totalPins=8592  totalGlobalPin=8577 (99.83%)
[04/25 12:41:41     38s] (I)      total 2D Cap : 554613 = (267902 H, 286711 V)
[04/25 12:41:41     38s] [NR-eGR] Layer group 1: route 2424 net(s) in layer range [1, 11]
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1a Route ============
[04/25 12:41:41     38s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.36% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1b Route ============
[04/25 12:41:41     38s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.36% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:41:41     38s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.078529e+04um
[04/25 12:41:41     38s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 12:41:41     38s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1c Route ============
[04/25 12:41:41     38s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.36% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1d Route ============
[04/25 12:41:41     38s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.36% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1e Route ============
[04/25 12:41:41     38s] (I)      Usage: 29699 = (14350 H, 15349 V) = (5.36% H, 5.35% V) = (2.454e+04um H, 2.625e+04um V)
[04/25 12:41:41     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.078529e+04um
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1l Route ============
[04/25 12:41:41     38s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 12:41:41     38s] (I)      Layer  1:      15209       106        62       42201       27495    (60.55%) 
[04/25 12:41:41     38s] (I)      Layer  2:      65935     15305         0           0       66203    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  3:      65738     12973         0           0       66211    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  4:      65935      2000         0           0       66203    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  5:      65738       721         0           0       66211    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  6:      65935        79         0           0       66203    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 12:41:41     38s] (I)      Layer 10:      19921         0         0        4077       22404    (15.39%) 
[04/25 12:41:41     38s] (I)      Layer 11:      19791         0         0        2640       23844    ( 9.97%) 
[04/25 12:41:41     38s] (I)      Total:        548714     31184        62       48917      570289    ( 7.90%) 
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:41:41     38s] [NR-eGR]                        OverCon           OverCon            
[04/25 12:41:41     38s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/25 12:41:41     38s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/25 12:41:41     38s] [NR-eGR] ---------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR]      M1 ( 1)        62( 2.03%)         0( 0.00%)   ( 2.03%) 
[04/25 12:41:41     38s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]     M10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]     M11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR] ---------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR]        Total        62( 0.08%)         0( 0.00%)   ( 0.08%) 
[04/25 12:41:41     38s] [NR-eGR] 
[04/25 12:41:41     38s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2121.10 MB )
[04/25 12:41:41     38s] (I)      total 2D Cap : 555524 = (268485 H, 287039 V)
[04/25 12:41:41     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:41:41     38s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 2121.1M
[04/25 12:41:41     38s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.051, REAL:0.052, MEM:2121.1M, EPOCH TIME: 1745565101.724823
[04/25 12:41:41     38s] OPERPROF: Starting HotSpotCal at level 1, MEM:2121.1M, EPOCH TIME: 1745565101.724835
[04/25 12:41:41     38s] [hotspot] +------------+---------------+---------------+
[04/25 12:41:41     38s] [hotspot] |            |   max hotspot | total hotspot |
[04/25 12:41:41     38s] [hotspot] +------------+---------------+---------------+
[04/25 12:41:41     38s] [hotspot] | normalized |          0.00 |          0.00 |
[04/25 12:41:41     38s] [hotspot] +------------+---------------+---------------+
[04/25 12:41:41     38s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/25 12:41:41     38s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/25 12:41:41     38s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2121.1M, EPOCH TIME: 1745565101.725131
[04/25 12:41:41     38s] Skipped repairing congestion.
[04/25 12:41:41     38s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2121.1M, EPOCH TIME: 1745565101.725148
[04/25 12:41:41     38s] Starting Early Global Route wiring: mem = 2121.1M
[04/25 12:41:41     38s] (I)      ============= Track Assignment ============
[04/25 12:41:41     38s] (I)      Started Track Assignment (1T) ( Curr Mem: 2121.10 MB )
[04/25 12:41:41     38s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:41:41     38s] (I)      Run Multi-thread track assignment
[04/25 12:41:41     38s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2121.10 MB )
[04/25 12:41:41     38s] (I)      Started Export ( Curr Mem: 2121.10 MB )
[04/25 12:41:41     38s] [NR-eGR]              Length (um)   Vias 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------
[04/25 12:41:41     38s] [NR-eGR]  M1   (1H)          3028   8918 
[04/25 12:41:41     38s] [NR-eGR]  M2   (2V)         23474   7341 
[04/25 12:41:41     38s] [NR-eGR]  M3   (3H)         21858    452 
[04/25 12:41:41     38s] [NR-eGR]  M4   (4V)          3379    125 
[04/25 12:41:41     38s] [NR-eGR]  M5   (5H)           985     19 
[04/25 12:41:41     38s] [NR-eGR]  M6   (6V)            45      0 
[04/25 12:41:41     38s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:41:41     38s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------
[04/25 12:41:41     38s] [NR-eGR]       Total        52768  16855 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:41:41     38s] [NR-eGR] Total length: 52768um, number of vias: 16855
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2121.10 MB )
[04/25 12:41:41     38s] Early Global Route wiring runtime: 0.02 seconds, mem = 2119.1M
[04/25 12:41:41     38s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.025, REAL:0.025, MEM:2119.1M, EPOCH TIME: 1745565101.750127
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:41     38s] Tdgp not successfully inited but do clear! skip clearing
[04/25 12:41:41     38s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/25 12:41:41     38s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:38.7/0:09:11.8 (0.1), mem = 2119.1M
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] =============================================================================================
[04/25 12:41:41     38s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #2                    21.15-s110_1
[04/25 12:41:41     38s] =============================================================================================
[04/25 12:41:41     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 12:41:41     38s] ---------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 12:41:41     38s] ---------------------------------------------------------------------------------------------
[04/25 12:41:41     38s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 12:41:41     38s] ---------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/25 12:41:41     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:2119.1M, EPOCH TIME: 1745565101.757781
[04/25 12:41:41     38s] Processing tracks to init pin-track alignment.
[04/25 12:41:41     38s] z: 2, totalTracks: 1
[04/25 12:41:41     38s] z: 4, totalTracks: 1
[04/25 12:41:41     38s] z: 6, totalTracks: 1
[04/25 12:41:41     38s] z: 8, totalTracks: 1
[04/25 12:41:41     38s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:41     38s] All LLGs are deleted
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2119.1M, EPOCH TIME: 1745565101.759667
[04/25 12:41:41     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2119.1M, EPOCH TIME: 1745565101.759797
[04/25 12:41:41     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2119.1M, EPOCH TIME: 1745565101.760042
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2119.1M, EPOCH TIME: 1745565101.760672
[04/25 12:41:41     38s] Max number of tech site patterns supported in site array is 256.
[04/25 12:41:41     38s] Core basic site is CoreSite
[04/25 12:41:41     38s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:41     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2119.1M, EPOCH TIME: 1745565101.769733
[04/25 12:41:41     38s] After signature check, allow fast init is true, keep pre-filter is true.
[04/25 12:41:41     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/25 12:41:41     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2119.1M, EPOCH TIME: 1745565101.770052
[04/25 12:41:41     38s] Fast DP-INIT is on for default
[04/25 12:41:41     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 12:41:41     38s] Atter site array init, number of instance map data is 0.
[04/25 12:41:41     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2119.1M, EPOCH TIME: 1745565101.770989
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] OPERPROF:     Starting CMU at level 3, MEM:2119.1M, EPOCH TIME: 1745565101.771416
[04/25 12:41:41     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2119.1M, EPOCH TIME: 1745565101.771749
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:41     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.012, REAL:0.012, MEM:2119.1M, EPOCH TIME: 1745565101.771896
[04/25 12:41:41     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2119.1M, EPOCH TIME: 1745565101.771906
[04/25 12:41:41     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2119.1M, EPOCH TIME: 1745565101.771916
[04/25 12:41:41     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2119.1MB).
[04/25 12:41:41     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2119.1M, EPOCH TIME: 1745565101.772040
[04/25 12:41:41     38s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/25 12:41:41     38s]   Leaving CCOpt scope - extractRC...
[04/25 12:41:41     38s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/25 12:41:41     38s] Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
[04/25 12:41:41     38s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 12:41:41     38s] Type 'man IMPEXT-3530' for more detail.
[04/25 12:41:41     38s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 12:41:41     38s] RC Extraction called in multi-corner(1) mode.
[04/25 12:41:41     38s] RCMode: PreRoute
[04/25 12:41:41     38s]       RC Corner Indexes            0   
[04/25 12:41:41     38s] Capacitance Scaling Factor   : 1.00000 
[04/25 12:41:41     38s] Resistance Scaling Factor    : 1.00000 
[04/25 12:41:41     38s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 12:41:41     38s] Clock Res. Scaling Factor    : 1.00000 
[04/25 12:41:41     38s] Shrink Factor                : 0.90000
[04/25 12:41:41     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 12:41:41     38s] Using capacitance table file ...
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Trim Metal Layers:
[04/25 12:41:41     38s] LayerId::1 widthSet size::5
[04/25 12:41:41     38s] LayerId::2 widthSet size::5
[04/25 12:41:41     38s] LayerId::3 widthSet size::5
[04/25 12:41:41     38s] LayerId::4 widthSet size::5
[04/25 12:41:41     38s] LayerId::5 widthSet size::5
[04/25 12:41:41     38s] LayerId::6 widthSet size::5
[04/25 12:41:41     38s] LayerId::7 widthSet size::6
[04/25 12:41:41     38s] LayerId::8 widthSet size::6
[04/25 12:41:41     38s] LayerId::9 widthSet size::6
[04/25 12:41:41     38s] LayerId::10 widthSet size::4
[04/25 12:41:41     38s] LayerId::11 widthSet size::3
[04/25 12:41:41     38s] Updating RC grid for preRoute extraction ...
[04/25 12:41:41     38s] eee: pegSigSF::1.070000
[04/25 12:41:41     38s] Initializing multi-corner capacitance tables ... 
[04/25 12:41:41     38s] Initializing multi-corner resistance tables ...
[04/25 12:41:41     38s] Creating RPSQ from WeeR and WRes ...
[04/25 12:41:41     38s] eee: l::1 avDens::0.123520 usedTrk::900.463068 availTrk::7290.000000 sigTrk::900.463068
[04/25 12:41:41     38s] eee: l::2 avDens::0.205153 usedTrk::1385.707013 availTrk::6754.500000 sigTrk::1385.707013
[04/25 12:41:41     38s] eee: l::3 avDens::0.191160 usedTrk::1291.189466 availTrk::6754.500000 sigTrk::1291.189466
[04/25 12:41:41     38s] eee: l::4 avDens::0.035110 usedTrk::198.127982 availTrk::5643.000000 sigTrk::198.127982
[04/25 12:41:41     38s] eee: l::5 avDens::0.019357 usedTrk::57.924913 availTrk::2992.500000 sigTrk::57.924913
[04/25 12:41:41     38s] eee: l::6 avDens::0.004537 usedTrk::2.715380 availTrk::598.500000 sigTrk::2.715380
[04/25 12:41:41     38s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:41     38s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:41     38s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:41     38s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:41:41     38s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:41:41     38s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:41:41     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.080336 aWlH=0.000000 lMod=0 pMax=0.807500 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:41:41     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2119.102M)
[04/25 12:41:41     38s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/25 12:41:41     38s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:41:41     38s] End AAE Lib Interpolated Model. (MEM=2119.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:41:41     38s]   Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Clock DAG stats after clustering cong repair call:
[04/25 12:41:41     38s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]     sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]     misc counts      : r=1, pp=0
[04/25 12:41:41     38s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]     sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]   Clock DAG net violations after clustering cong repair call: none
[04/25 12:41:41     38s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/25 12:41:41     38s]     Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]   Clock DAG hash after clustering cong repair call: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]   CTS services accumulated run-time stats after clustering cong repair call:
[04/25 12:41:41     38s]     delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]     legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]     steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]   Primary reporting skew groups after clustering cong repair call:
[04/25 12:41:41     38s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]         min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]         max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]   Skew group summary after clustering cong repair call:
[04/25 12:41:41     38s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/25 12:41:41     38s]   Stage::Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 12:41:41     38s]   Stage::DRV Fixing...
[04/25 12:41:41     38s]   Fixing clock tree slew time and max cap violations...
[04/25 12:41:41     38s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:41:41     38s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/25 12:41:41     38s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:41:41     38s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::Insertion Delay Reduction...
[04/25 12:41:41     38s]   Removing unnecessary root buffering...
[04/25 12:41:41     38s]     Clock DAG hash before 'Removing unnecessary root buffering': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Removing unnecessary root buffering': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Removing unnecessary root buffering':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Removing unconstrained drivers...
[04/25 12:41:41     38s]     Clock DAG hash before 'Removing unconstrained drivers': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Removing unconstrained drivers': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Removing unconstrained drivers':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Reducing insertion delay 1...
[04/25 12:41:41     38s]     Clock DAG hash before 'Reducing insertion delay 1': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[04/25 12:41:41     38s]       delay calculator: calls=10409, total_wall_time=0.189s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=9, total_wall_time=0.001s, mean_wall_time=0.127ms
[04/25 12:41:41     38s]       steiner router: calls=10412, total_wall_time=0.027s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Reducing insertion delay 1': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Reducing insertion delay 1':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Removing longest path buffering...
[04/25 12:41:41     38s]     Clock DAG hash before 'Removing longest path buffering': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Clock DAG stats after 'Removing longest path buffering':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Removing longest path buffering': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Removing longest path buffering': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Removing longest path buffering':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Reducing insertion delay 2...
[04/25 12:41:41     38s]     Clock DAG hash before 'Reducing insertion delay 2': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Path optimization required 0 stage delay updates 
[04/25 12:41:41     38s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Reducing insertion delay 2': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Reducing insertion delay 2':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 12:41:41     38s]   CCOpt::Phase::Implementation...
[04/25 12:41:41     38s]   Stage::Reducing Power...
[04/25 12:41:41     38s]   Improving clock tree routing...
[04/25 12:41:41     38s]     Clock DAG hash before 'Improving clock tree routing': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Iteration 1...
[04/25 12:41:41     38s]     Iteration 1 done.
[04/25 12:41:41     38s]     Clock DAG stats after 'Improving clock tree routing':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Improving clock tree routing': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Improving clock tree routing': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Improving clock tree routing':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Reducing clock tree power 1...
[04/25 12:41:41     38s]     Clock DAG hash before 'Reducing clock tree power 1': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Resizing gates: 
[04/25 12:41:41     38s]     Legalizer releasing space for clock trees
[04/25 12:41:41     38s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 12:41:41     38s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     100% 
[04/25 12:41:41     38s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Reducing clock tree power 1': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Reducing clock tree power 1':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Reducing clock tree power 2...
[04/25 12:41:41     38s]     Clock DAG hash before 'Reducing clock tree power 2': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Path optimization required 0 stage delay updates 
[04/25 12:41:41     38s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Reducing clock tree power 2': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Reducing clock tree power 2':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::Balancing...
[04/25 12:41:41     38s]   Approximately balancing fragments step...
[04/25 12:41:41     38s]     Clock DAG hash before 'Approximately balancing fragments step': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[04/25 12:41:41     38s]       delay calculator: calls=10428, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10431, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Resolve constraints - Approximately balancing fragments...
[04/25 12:41:41     38s]     Resolving skew group constraints...
[04/25 12:41:41     38s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/25 12:41:41     38s]     Resolving skew group constraints done.
[04/25 12:41:41     38s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/25 12:41:41     38s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/25 12:41:41     38s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Approximately balancing fragments...
[04/25 12:41:41     38s]       Moving gates to improve sub-tree skew...
[04/25 12:41:41     38s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[04/25 12:41:41     38s]           delay calculator: calls=10456, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10459, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Tried: 2 Succeeded: 0
[04/25 12:41:41     38s]         Topology Tried: 0 Succeeded: 0
[04/25 12:41:41     38s]         0 Succeeded with SS ratio
[04/25 12:41:41     38s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/25 12:41:41     38s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/25 12:41:41     38s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/25 12:41:41     38s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]           misc counts      : r=1, pp=0
[04/25 12:41:41     38s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[04/25 12:41:41     38s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/25 12:41:41     38s]           Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[04/25 12:41:41     38s]           delay calculator: calls=10456, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10459, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Approximately balancing fragments bottom up...
[04/25 12:41:41     38s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[04/25 12:41:41     38s]           delay calculator: calls=10456, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10459, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:41:41     38s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/25 12:41:41     38s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]           misc counts      : r=1, pp=0
[04/25 12:41:41     38s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[04/25 12:41:41     38s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/25 12:41:41     38s]           Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[04/25 12:41:41     38s]           delay calculator: calls=10456, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10459, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Approximately balancing fragments, wire and cell delays...
[04/25 12:41:41     38s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/25 12:41:41     38s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 12:41:41     38s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]           misc counts      : r=1, pp=0
[04/25 12:41:41     38s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[04/25 12:41:41     38s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 12:41:41     38s]           Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/25 12:41:41     38s]           delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/25 12:41:41     38s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Approximately balancing fragments done.
[04/25 12:41:41     38s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Approximately balancing fragments step': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Clock DAG stats after Approximately balancing fragments:
[04/25 12:41:41     38s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]     sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]     misc counts      : r=1, pp=0
[04/25 12:41:41     38s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]     sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]   Clock DAG net violations after Approximately balancing fragments: none
[04/25 12:41:41     38s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/25 12:41:41     38s]     Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]   Clock DAG hash after Approximately balancing fragments: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[04/25 12:41:41     38s]     delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]     legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]     steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]   Primary reporting skew groups after Approximately balancing fragments:
[04/25 12:41:41     38s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]         min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]         max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]   Skew group summary after Approximately balancing fragments:
[04/25 12:41:41     38s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]   Improving fragments clock skew...
[04/25 12:41:41     38s]     Clock DAG hash before 'Improving fragments clock skew': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Clock DAG stats after 'Improving fragments clock skew':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Improving fragments clock skew': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Improving fragments clock skew': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Improving fragments clock skew':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Improving fragments clock skew':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Approximately balancing step...
[04/25 12:41:41     38s]     Clock DAG hash before 'Approximately balancing step': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Resolve constraints - Approximately balancing...
[04/25 12:41:41     38s]     Resolving skew group constraints...
[04/25 12:41:41     38s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[04/25 12:41:41     38s]     Resolving skew group constraints done.
[04/25 12:41:41     38s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Approximately balancing...
[04/25 12:41:41     38s]       Approximately balancing, wire and cell delays...
[04/25 12:41:41     38s]       Approximately balancing, wire and cell delays, iteration 1...
[04/25 12:41:41     38s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/25 12:41:41     38s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]           misc counts      : r=1, pp=0
[04/25 12:41:41     38s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[04/25 12:41:41     38s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/25 12:41:41     38s]           Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[04/25 12:41:41     38s]           delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/25 12:41:41     38s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Approximately balancing done.
[04/25 12:41:41     38s]     Clock DAG stats after 'Approximately balancing step':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Approximately balancing step': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Approximately balancing step': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Approximately balancing step':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Approximately balancing step':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Fixing clock tree overload...
[04/25 12:41:41     38s]     Clock DAG hash before 'Fixing clock tree overload': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:41:41     38s]     Clock DAG stats after 'Fixing clock tree overload':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Fixing clock tree overload': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Fixing clock tree overload': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Fixing clock tree overload':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Fixing clock tree overload':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Approximately balancing paths...
[04/25 12:41:41     38s]     Clock DAG hash before 'Approximately balancing paths': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Added 0 buffers.
[04/25 12:41:41     38s]     Clock DAG stats after 'Approximately balancing paths':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Approximately balancing paths': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Approximately balancing paths': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[04/25 12:41:41     38s]       delay calculator: calls=10457, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10460, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Approximately balancing paths':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::Polishing...
[04/25 12:41:41     38s]   Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:41:41     38s]   Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Clock DAG stats before polishing:
[04/25 12:41:41     38s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]     sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]     misc counts      : r=1, pp=0
[04/25 12:41:41     38s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]     sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]   Clock DAG net violations before polishing: none
[04/25 12:41:41     38s]   Clock DAG primary half-corner transition distribution before polishing:
[04/25 12:41:41     38s]     Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]   Clock DAG hash before polishing: 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]   CTS services accumulated run-time stats before polishing:
[04/25 12:41:41     38s]     delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]     legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]     steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]   Primary reporting skew groups before polishing:
[04/25 12:41:41     38s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]         min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]         max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]   Skew group summary before polishing:
[04/25 12:41:41     38s]     skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]   Merging balancing drivers for power...
[04/25 12:41:41     38s]     Clock DAG hash before 'Merging balancing drivers for power': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Tried: 2 Succeeded: 0
[04/25 12:41:41     38s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Merging balancing drivers for power': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Merging balancing drivers for power':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004], skew [0.003 vs 0.046]
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Improving clock skew...
[04/25 12:41:41     38s]     Clock DAG hash before 'Improving clock skew': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Improving clock skew':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Clock DAG stats after 'Improving clock skew':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Improving clock skew': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Improving clock skew': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Improving clock skew':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Improving clock skew':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Improving clock skew':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Moving gates to reduce wire capacitance...
[04/25 12:41:41     38s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/25 12:41:41     38s]     Iteration 1...
[04/25 12:41:41     38s]       Artificially removing short and long paths...
[04/25 12:41:41     38s]         Clock DAG hash before 'Artificially removing short and long paths': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         For skew_group clk/SDC target band (0.001, 0.004)
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/25 12:41:41     38s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Legalizer releasing space for clock trees
[04/25 12:41:41     38s]         Legalizing clock trees...
[04/25 12:41:41     38s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/25 12:41:41     38s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Moving gates: 
[04/25 12:41:41     38s]         Legalizer releasing space for clock trees
[04/25 12:41:41     38s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 12:41:41     38s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]         100% 
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Iteration 1 done.
[04/25 12:41:41     38s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/25 12:41:41     38s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Reducing clock tree power 3...
[04/25 12:41:41     38s]     Clock DAG hash before 'Reducing clock tree power 3': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Artificially removing short and long paths...
[04/25 12:41:41     38s]       Clock DAG hash before 'Artificially removing short and long paths': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/25 12:41:41     38s]         delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]         legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]         steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]       For skew_group clk/SDC target band (0.001, 0.004)
[04/25 12:41:41     38s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Initial gate capacitance is (rise=0.022pF fall=0.022pF).
[04/25 12:41:41     38s]     Resizing gates: 
[04/25 12:41:41     38s]     Legalizer releasing space for clock trees
[04/25 12:41:41     38s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/25 12:41:41     38s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     100% 
[04/25 12:41:41     38s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Reducing clock tree power 3': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Reducing clock tree power 3':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Improving insertion delay...
[04/25 12:41:41     38s]     Clock DAG hash before 'Improving insertion delay': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Clock DAG stats after 'Improving insertion delay':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Improving insertion delay': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Improving insertion delay': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Improving insertion delay':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Improving insertion delay':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Wire Opt OverFix...
[04/25 12:41:41     38s]     Clock DAG hash before 'Wire Opt OverFix': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[04/25 12:41:41     38s]       delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Wire Reduction extra effort...
[04/25 12:41:41     38s]       Clock DAG hash before 'Wire Reduction extra effort': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[04/25 12:41:41     38s]         delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]         legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]         steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/25 12:41:41     38s]       Artificially removing short and long paths...
[04/25 12:41:41     38s]         Clock DAG hash before 'Artificially removing short and long paths': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         For skew_group clk/SDC target band (0.001, 0.004)
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Global shorten wires A0...
[04/25 12:41:41     38s]         Clock DAG hash before 'Global shorten wires A0': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Move For Wirelength - core...
[04/25 12:41:41     38s]         Clock DAG hash before 'Move For Wirelength - core': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 12:41:41     38s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Global shorten wires A1...
[04/25 12:41:41     38s]         Clock DAG hash before 'Global shorten wires A1': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Move For Wirelength - core...
[04/25 12:41:41     38s]         Clock DAG hash before 'Move For Wirelength - core': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 12:41:41     38s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Global shorten wires B...
[04/25 12:41:41     38s]         Clock DAG hash before 'Global shorten wires B': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Move For Wirelength - branch...
[04/25 12:41:41     38s]         Clock DAG hash before 'Move For Wirelength - branch': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[04/25 12:41:41     38s]           delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]           steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/25 12:41:41     38s]         Max accepted move=0.000um, total accepted move=0.000um
[04/25 12:41:41     38s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/25 12:41:41     38s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/25 12:41:41     38s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]         sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]         misc counts      : r=1, pp=0
[04/25 12:41:41     38s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]         sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:41     38s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=216.672um, total=216.672um
[04/25 12:41:41     38s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[04/25 12:41:41     38s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/25 12:41:41     38s]         Leaf : target=0.200ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]       Clock DAG hash after 'Wire Reduction extra effort': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[04/25 12:41:41     38s]         delay calculator: calls=10458, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]         legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]         steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/25 12:41:41     38s]         skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]             min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]             max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]       Skew group summary after 'Wire Reduction extra effort':
[04/25 12:41:41     38s]         skew_group clk/SDC: insertion delay [min=0.001, max=0.004, avg=0.003, sd=0.001], skew [0.003 vs 0.046], 100% {0.001, 0.004} (wid=0.004 ws=0.003) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Optimizing orientation...
[04/25 12:41:41     38s]     FlipOpt...
[04/25 12:41:41     38s]     Disconnecting clock tree from netlist...
[04/25 12:41:41     38s]     Disconnecting clock tree from netlist done.
[04/25 12:41:41     38s]     Performing Single Threaded FlipOpt
[04/25 12:41:41     38s]     Optimizing orientation on clock cells...
[04/25 12:41:41     38s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[04/25 12:41:41     38s]     Optimizing orientation on clock cells done.
[04/25 12:41:41     38s]     Resynthesising clock tree into netlist...
[04/25 12:41:41     38s]       Reset timing graph...
[04/25 12:41:41     38s] Ignoring AAE DB Resetting ...
[04/25 12:41:41     38s]       Reset timing graph done.
[04/25 12:41:41     38s]     Resynthesising clock tree into netlist done.
[04/25 12:41:41     38s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s] End AAE Lib Interpolated Model. (MEM=2160.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:41:41     38s]     Clock DAG stats after 'Wire Opt OverFix':
[04/25 12:41:41     38s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:41     38s]       sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:41     38s]       misc counts      : r=1, pp=0
[04/25 12:41:41     38s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:41     38s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:41     38s]       sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:41     38s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:41:41     38s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
[04/25 12:41:41     38s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:41     38s]     Clock DAG net violations after 'Wire Opt OverFix': none
[04/25 12:41:41     38s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/25 12:41:41     38s]       Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:41     38s]     Clock DAG hash after 'Wire Opt OverFix': 7502502149268207390 15972158253527617013
[04/25 12:41:41     38s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[04/25 12:41:41     38s]       delay calculator: calls=10459, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:41     38s]       legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:41     38s]       steiner router: calls=10461, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:41     38s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]           min path sink: result_reg[20]45/CK
[04/25 12:41:41     38s]           max path sink: result_reg[5]30/CK
[04/25 12:41:41     38s]     Skew group summary after 'Wire Opt OverFix':
[04/25 12:41:41     38s]       skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
[04/25 12:41:41     38s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:41     38s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Total capacitance is (rise=0.049pF fall=0.049pF), of which (rise=0.027pF fall=0.027pF) is wire, and (rise=0.022pF fall=0.022pF) is gate.
[04/25 12:41:41     38s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::Updating netlist...
[04/25 12:41:41     38s]   Reset timing graph...
[04/25 12:41:41     38s] Ignoring AAE DB Resetting ...
[04/25 12:41:41     38s]   Reset timing graph done.
[04/25 12:41:41     38s]   Setting non-default rules before calling refine place.
[04/25 12:41:41     38s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:41:41     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2160.3M, EPOCH TIME: 1745565101.850640
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:439).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2119.3M, EPOCH TIME: 1745565101.854322
[04/25 12:41:41     38s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Leaving CCOpt scope - ClockRefiner...
[04/25 12:41:41     38s]   Assigned high priority to 0 instances.
[04/25 12:41:41     38s]   Soft fixed 0 clock instances.
[04/25 12:41:41     38s]   Performing Clock Only Refine Place.
[04/25 12:41:41     38s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[04/25 12:41:41     38s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2119.3M, EPOCH TIME: 1745565101.858783
[04/25 12:41:41     38s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2119.3M, EPOCH TIME: 1745565101.858812
[04/25 12:41:41     38s] Processing tracks to init pin-track alignment.
[04/25 12:41:41     38s] z: 2, totalTracks: 1
[04/25 12:41:41     38s] z: 4, totalTracks: 1
[04/25 12:41:41     38s] z: 6, totalTracks: 1
[04/25 12:41:41     38s] z: 8, totalTracks: 1
[04/25 12:41:41     38s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:41     38s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2119.3M, EPOCH TIME: 1745565101.860815
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] OPERPROF:       Starting CMU at level 4, MEM:2119.3M, EPOCH TIME: 1745565101.871392
[04/25 12:41:41     38s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2119.3M, EPOCH TIME: 1745565101.871730
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:41     38s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2119.3M, EPOCH TIME: 1745565101.871878
[04/25 12:41:41     38s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2119.3M, EPOCH TIME: 1745565101.871888
[04/25 12:41:41     38s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2119.3M, EPOCH TIME: 1745565101.871899
[04/25 12:41:41     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2119.3MB).
[04/25 12:41:41     38s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2119.3M, EPOCH TIME: 1745565101.872026
[04/25 12:41:41     38s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2119.3M, EPOCH TIME: 1745565101.872034
[04/25 12:41:41     38s] TDRefine: refinePlace mode is spiral
[04/25 12:41:41     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37043.6
[04/25 12:41:41     38s] OPERPROF: Starting RefinePlace at level 1, MEM:2119.3M, EPOCH TIME: 1745565101.872054
[04/25 12:41:41     38s] *** Starting refinePlace (0:00:38.9 mem=2119.3M) ***
[04/25 12:41:41     38s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:41     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2119.3M, EPOCH TIME: 1745565101.874594
[04/25 12:41:41     38s] Starting refinePlace ...
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] One DDP V2 for no tweak run.
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2119.3M, EPOCH TIME: 1745565101.877881
[04/25 12:41:41     38s] DDP initSite1 nrRow 81 nrJob 81
[04/25 12:41:41     38s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2119.3M, EPOCH TIME: 1745565101.877911
[04/25 12:41:41     38s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2119.3M, EPOCH TIME: 1745565101.877942
[04/25 12:41:41     38s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2119.3M, EPOCH TIME: 1745565101.877951
[04/25 12:41:41     38s] DDP markSite nrRow 81 nrJob 81
[04/25 12:41:41     38s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2119.3M, EPOCH TIME: 1745565101.878020
[04/25 12:41:41     38s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2119.3M, EPOCH TIME: 1745565101.878028
[04/25 12:41:41     38s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 12:41:41     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2119.3MB) @(0:00:38.9 - 0:00:38.9).
[04/25 12:41:41     38s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:41     38s] wireLenOptFixPriorityInst 34 inst fixed
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 12:41:41     38s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 12:41:41     38s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:41:41     38s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:41:41     38s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2119.3MB) @(0:00:38.9 - 0:00:38.9).
[04/25 12:41:41     38s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:41     38s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2119.3MB
[04/25 12:41:41     38s] Statistics of distance of Instance movement in refine placement:
[04/25 12:41:41     38s]   maximum (X+Y) =         0.00 um
[04/25 12:41:41     38s]   mean    (X+Y) =         0.00 um
[04/25 12:41:41     38s] Summary Report:
[04/25 12:41:41     38s] Instances move: 0 (out of 2293 movable)
[04/25 12:41:41     38s] Instances flipped: 0
[04/25 12:41:41     38s] Mean displacement: 0.00 um
[04/25 12:41:41     38s] Max displacement: 0.00 um 
[04/25 12:41:41     38s] Total instances moved : 0
[04/25 12:41:41     38s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:2119.3M, EPOCH TIME: 1745565101.894532
[04/25 12:41:41     38s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:41:41     38s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2119.3MB
[04/25 12:41:41     38s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2119.3MB) @(0:00:38.9 - 0:00:38.9).
[04/25 12:41:41     38s] *** Finished refinePlace (0:00:38.9 mem=2119.3M) ***
[04/25 12:41:41     38s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37043.6
[04/25 12:41:41     38s] OPERPROF: Finished RefinePlace at level 1, CPU:0.023, REAL:0.023, MEM:2119.3M, EPOCH TIME: 1745565101.894876
[04/25 12:41:41     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2119.3M, EPOCH TIME: 1745565101.894887
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:41     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2119.3M, EPOCH TIME: 1745565101.898243
[04/25 12:41:41     38s]   ClockRefiner summary
[04/25 12:41:41     38s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:41:41     38s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 12:41:41     38s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:41:41     38s]   Restoring pStatusCts on 0 clock instances.
[04/25 12:41:41     38s]   Revert refine place priority changes on 0 instances.
[04/25 12:41:41     38s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:41     38s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s]   CCOpt::Phase::eGRPC...
[04/25 12:41:41     38s]   eGR Post Conditioning loop iteration 0...
[04/25 12:41:41     38s]     Clock implementation routing...
[04/25 12:41:41     38s]       Leaving CCOpt scope - Routing Tools...
[04/25 12:41:41     38s] Net route status summary:
[04/25 12:41:41     38s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:41     38s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:41     38s]       Routing using eGR only...
[04/25 12:41:41     38s]         Early Global Route - eGR only step...
[04/25 12:41:41     38s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 12:41:41     38s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[04/25 12:41:41     38s] (ccopt eGR): Start to route 1 all nets
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:41     38s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2119.31 MB )
[04/25 12:41:41     38s] (I)      ==================== Layers =====================
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:41:41     38s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:41:41     38s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:41:41     38s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:41:41     38s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:41:41     38s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:41:41     38s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:41:41     38s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:41     38s] (I)      Started Import and model ( Curr Mem: 2119.31 MB )
[04/25 12:41:41     38s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:41     38s] (I)      == Non-default Options ==
[04/25 12:41:41     38s] (I)      Clean congestion better                            : true
[04/25 12:41:41     38s] (I)      Estimate vias on DPT layer                         : true
[04/25 12:41:41     38s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 12:41:41     38s] (I)      Layer constraints as soft constraints              : true
[04/25 12:41:41     38s] (I)      Soft top layer                                     : true
[04/25 12:41:41     38s] (I)      Skip prospective layer relax nets                  : true
[04/25 12:41:41     38s] (I)      Better NDR handling                                : true
[04/25 12:41:41     38s] (I)      Improved NDR modeling in LA                        : true
[04/25 12:41:41     38s] (I)      Routing cost fix for NDR handling                  : true
[04/25 12:41:41     38s] (I)      Block tracks for preroutes                         : true
[04/25 12:41:41     38s] (I)      Assign IRoute by net group key                     : true
[04/25 12:41:41     38s] (I)      Block unroutable channels                          : true
[04/25 12:41:41     38s] (I)      Block unroutable channels 3D                       : true
[04/25 12:41:41     38s] (I)      Bound layer relaxed segment wl                     : true
[04/25 12:41:41     38s] (I)      Blocked pin reach length threshold                 : 2
[04/25 12:41:41     38s] (I)      Check blockage within NDR space in TA              : true
[04/25 12:41:41     38s] (I)      Skip must join for term with via pillar            : true
[04/25 12:41:41     38s] (I)      Model find APA for IO pin                          : true
[04/25 12:41:41     38s] (I)      On pin location for off pin term                   : true
[04/25 12:41:41     38s] (I)      Handle EOL spacing                                 : true
[04/25 12:41:41     38s] (I)      Merge PG vias by gap                               : true
[04/25 12:41:41     38s] (I)      Maximum routing layer                              : 11
[04/25 12:41:41     38s] (I)      Minimum routing layer                              : 1
[04/25 12:41:41     38s] (I)      Route selected nets only                           : true
[04/25 12:41:41     38s] (I)      Refine MST                                         : true
[04/25 12:41:41     38s] (I)      Honor PRL                                          : true
[04/25 12:41:41     38s] (I)      Strong congestion aware                            : true
[04/25 12:41:41     38s] (I)      Improved initial location for IRoutes              : true
[04/25 12:41:41     38s] (I)      Multi panel TA                                     : true
[04/25 12:41:41     38s] (I)      Penalize wire overlap                              : true
[04/25 12:41:41     38s] (I)      Expand small instance blockage                     : true
[04/25 12:41:41     38s] (I)      Reduce via in TA                                   : true
[04/25 12:41:41     38s] (I)      SS-aware routing                                   : true
[04/25 12:41:41     38s] (I)      Improve tree edge sharing                          : true
[04/25 12:41:41     38s] (I)      Improve 2D via estimation                          : true
[04/25 12:41:41     38s] (I)      Refine Steiner tree                                : true
[04/25 12:41:41     38s] (I)      Build spine tree                                   : true
[04/25 12:41:41     38s] (I)      Model pass through capacity                        : true
[04/25 12:41:41     38s] (I)      Extend blockages by a half GCell                   : true
[04/25 12:41:41     38s] (I)      Consider pin shapes                                : true
[04/25 12:41:41     38s] (I)      Consider pin shapes for all nodes                  : true
[04/25 12:41:41     38s] (I)      Consider NR APA                                    : true
[04/25 12:41:41     38s] (I)      Consider IO pin shape                              : true
[04/25 12:41:41     38s] (I)      Fix pin connection bug                             : true
[04/25 12:41:41     38s] (I)      Consider layer RC for local wires                  : true
[04/25 12:41:41     38s] (I)      Route to clock mesh pin                            : true
[04/25 12:41:41     38s] (I)      LA-aware pin escape length                         : 2
[04/25 12:41:41     38s] (I)      Connect multiple ports                             : true
[04/25 12:41:41     38s] (I)      Split for must join                                : true
[04/25 12:41:41     38s] (I)      Number of threads                                  : 1
[04/25 12:41:41     38s] (I)      Routing effort level                               : 10000
[04/25 12:41:41     38s] (I)      Prefer layer length threshold                      : 8
[04/25 12:41:41     38s] (I)      Overflow penalty cost                              : 10
[04/25 12:41:41     38s] (I)      A-star cost                                        : 0.300000
[04/25 12:41:41     38s] (I)      Misalignment cost                                  : 10.000000
[04/25 12:41:41     38s] (I)      Threshold for short IRoute                         : 6
[04/25 12:41:41     38s] (I)      Via cost during post routing                       : 1.000000
[04/25 12:41:41     38s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 12:41:41     38s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 12:41:41     38s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 12:41:41     38s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 12:41:41     38s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 12:41:41     38s] (I)      PG-aware similar topology routing                  : true
[04/25 12:41:41     38s] (I)      Maze routing via cost fix                          : true
[04/25 12:41:41     38s] (I)      Apply PRL on PG terms                              : true
[04/25 12:41:41     38s] (I)      Apply PRL on obs objects                           : true
[04/25 12:41:41     38s] (I)      Handle range-type spacing rules                    : true
[04/25 12:41:41     38s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 12:41:41     38s] (I)      Parallel spacing query fix                         : true
[04/25 12:41:41     38s] (I)      Force source to root IR                            : true
[04/25 12:41:41     38s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 12:41:41     38s] (I)      Do not relax to DPT layer                          : true
[04/25 12:41:41     38s] (I)      No DPT in post routing                             : true
[04/25 12:41:41     38s] (I)      Modeling PG via merging fix                        : true
[04/25 12:41:41     38s] (I)      Shield aware TA                                    : true
[04/25 12:41:41     38s] (I)      Strong shield aware TA                             : true
[04/25 12:41:41     38s] (I)      Overflow calculation fix in LA                     : true
[04/25 12:41:41     38s] (I)      Post routing fix                                   : true
[04/25 12:41:41     38s] (I)      Strong post routing                                : true
[04/25 12:41:41     38s] (I)      Access via pillar from top                         : true
[04/25 12:41:41     38s] (I)      NDR via pillar fix                                 : true
[04/25 12:41:41     38s] (I)      Violation on path threshold                        : 1
[04/25 12:41:41     38s] (I)      Pass through capacity modeling                     : true
[04/25 12:41:41     38s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 12:41:41     38s] (I)      Select term pin box for io pin                     : true
[04/25 12:41:41     38s] (I)      Penalize NDR sharing                               : true
[04/25 12:41:41     38s] (I)      Enable special modeling                            : false
[04/25 12:41:41     38s] (I)      Keep fixed segments                                : true
[04/25 12:41:41     38s] (I)      Reorder net groups by key                          : true
[04/25 12:41:41     38s] (I)      Increase net scenic ratio                          : true
[04/25 12:41:41     38s] (I)      Method to set GCell size                           : row
[04/25 12:41:41     38s] (I)      Connect multiple ports and must join fix           : true
[04/25 12:41:41     38s] (I)      Avoid high resistance layers                       : true
[04/25 12:41:41     38s] (I)      Model find APA for IO pin fix                      : true
[04/25 12:41:41     38s] (I)      Avoid connecting non-metal layers                  : true
[04/25 12:41:41     38s] (I)      Use track pitch for NDR                            : true
[04/25 12:41:41     38s] (I)      Enable layer relax to lower layer                  : true
[04/25 12:41:41     38s] (I)      Enable layer relax to upper layer                  : true
[04/25 12:41:41     38s] (I)      Top layer relaxation fix                           : true
[04/25 12:41:41     38s] (I)      Handle non-default track width                     : false
[04/25 12:41:41     38s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:41:41     38s] (I)      Use row-based GCell size
[04/25 12:41:41     38s] (I)      Use row-based GCell align
[04/25 12:41:41     38s] (I)      layer 0 area = 80000
[04/25 12:41:41     38s] (I)      layer 1 area = 80000
[04/25 12:41:41     38s] (I)      layer 2 area = 80000
[04/25 12:41:41     38s] (I)      layer 3 area = 80000
[04/25 12:41:41     38s] (I)      layer 4 area = 80000
[04/25 12:41:41     38s] (I)      layer 5 area = 80000
[04/25 12:41:41     38s] (I)      layer 6 area = 80000
[04/25 12:41:41     38s] (I)      layer 7 area = 80000
[04/25 12:41:41     38s] (I)      layer 8 area = 80000
[04/25 12:41:41     38s] (I)      layer 9 area = 400000
[04/25 12:41:41     38s] (I)      layer 10 area = 400000
[04/25 12:41:41     38s] (I)      GCell unit size   : 3420
[04/25 12:41:41     38s] (I)      GCell multiplier  : 1
[04/25 12:41:41     38s] (I)      GCell row height  : 3420
[04/25 12:41:41     38s] (I)      Actual row height : 3420
[04/25 12:41:41     38s] (I)      GCell align ref   : 12000 12160
[04/25 12:41:41     38s] [NR-eGR] Track table information for default rule: 
[04/25 12:41:41     38s] [NR-eGR] M1 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M2 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M3 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M4 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M5 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M6 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M7 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M8 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M9 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M10 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] M11 has single uniform track structure
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 1
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 2
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 3
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 4
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 5
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 6
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 7
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 8
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 9
[04/25 12:41:41     38s] [NR-eGR] No double-cut via on layer 10
[04/25 12:41:41     38s] (I)      =============== Default via ===============
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] (I)      |  1 |                  |                 |
[04/25 12:41:41     38s] (I)      |  2 |                  |                 |
[04/25 12:41:41     38s] (I)      |  3 |                  |                 |
[04/25 12:41:41     38s] (I)      |  4 |                  |                 |
[04/25 12:41:41     38s] (I)      |  5 |                  |                 |
[04/25 12:41:41     38s] (I)      |  6 |                  |                 |
[04/25 12:41:41     38s] (I)      |  7 |                  |                 |
[04/25 12:41:41     38s] (I)      |  8 |                  |                 |
[04/25 12:41:41     38s] (I)      |  9 |                  |                 |
[04/25 12:41:41     38s] (I)      | 10 |                  |                 |
[04/25 12:41:41     38s] (I)      +----+------------------+-----------------+
[04/25 12:41:41     38s] [NR-eGR] Read 9594 PG shapes
[04/25 12:41:41     38s] [NR-eGR] Read 0 clock shapes
[04/25 12:41:41     38s] [NR-eGR] Read 0 other shapes
[04/25 12:41:41     38s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:41:41     38s] [NR-eGR] #Instance Blockages : 168193
[04/25 12:41:41     38s] [NR-eGR] #PG Blockages       : 9594
[04/25 12:41:41     38s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:41:41     38s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:41:41     38s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:41:41     38s] [NR-eGR] #Other Blockages    : 0
[04/25 12:41:41     38s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:41:41     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:41:41     38s] [NR-eGR] Read 2425 nets ( ignored 2424 )
[04/25 12:41:41     38s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 12:41:41     38s] (I)      early_global_route_priority property id does not exist.
[04/25 12:41:41     38s] (I)      Read Num Blocks=179673  Num Prerouted Wires=0  Num CS=0
[04/25 12:41:41     38s] (I)      Layer 0 (H) : #blockages 169423 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 1 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 2 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 3 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 4 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 5 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 6 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 7 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 8 (H) : #blockages 984 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 9 (V) : #blockages 3045 : #preroutes 0
[04/25 12:41:41     38s] (I)      Layer 10 (H) : #blockages 3105 : #preroutes 0
[04/25 12:41:41     38s] (I)      Moved 1 terms for better access 
[04/25 12:41:41     38s] (I)      Number of ignored nets                =      0
[04/25 12:41:41     38s] (I)      Number of connected nets              =      0
[04/25 12:41:41     38s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:41:41     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:41:41     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:41:41     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:41:41     38s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:41:41     38s] (I)      Ndr track 0 does not exist
[04/25 12:41:41     38s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:41:41     38s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:41:41     38s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:41:41     38s] (I)      Site width          :   400  (dbu)
[04/25 12:41:41     38s] (I)      Row height          :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell width         :  3420  (dbu)
[04/25 12:41:41     38s] (I)      GCell height        :  3420  (dbu)
[04/25 12:41:41     38s] (I)      Grid                :    89    88    11
[04/25 12:41:41     38s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:41:41     38s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:41:41     38s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:41:41     38s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:41:41     38s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:41:41     38s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:41:41     38s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:41:41     38s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:41:41     38s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:41:41     38s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:41:41     38s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:41:41     38s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:41:41     38s] (I)      --------------------------------------------------------
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] [NR-eGR] ============ Routing rule table ============
[04/25 12:41:41     38s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:41:41     38s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:41:41     38s] (I)                    Layer     1     2     3     4     5     6     7     8    9    10    11 
[04/25 12:41:41     38s] (I)                    Pitch  1140  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:41:41     38s] (I)             #Used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:41     38s] (I)       #Fully used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:41     38s] [NR-eGR] ========================================
[04/25 12:41:41     38s] [NR-eGR] 
[04/25 12:41:41     38s] (I)      =============== Blocked Tracks ===============
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      |     1 |   70577 |    56381 |        79.89% |
[04/25 12:41:41     38s] (I)      |     2 |   67320 |     1968 |         2.92% |
[04/25 12:41:41     38s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     4 |   67320 |     1968 |         2.92% |
[04/25 12:41:41     38s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     6 |   67320 |     1968 |         2.92% |
[04/25 12:41:41     38s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:41:41     38s] (I)      |     8 |   67320 |     1968 |         2.92% |
[04/25 12:41:41     38s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:41:41     38s] (I)      |    10 |   26840 |     7753 |        28.89% |
[04/25 12:41:41     38s] (I)      |    11 |   26700 |     7891 |        29.55% |
[04/25 12:41:41     38s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:41     38s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2126.81 MB )
[04/25 12:41:41     38s] (I)      Reset routing kernel
[04/25 12:41:41     38s] (I)      Started Global Routing ( Curr Mem: 2126.81 MB )
[04/25 12:41:41     38s] (I)      totalPins=35  totalGlobalPin=35 (100.00%)
[04/25 12:41:41     38s] (I)      total 2D Cap : 132936 = (66354 H, 66582 V)
[04/25 12:41:41     38s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1a Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1b Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1c Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1d Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1e Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1f Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1g Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      #Nets         : 1
[04/25 12:41:41     38s] (I)      #Relaxed nets : 0
[04/25 12:41:41     38s] (I)      Wire length   : 122
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] (I)      ============  Phase 1h Route ============
[04/25 12:41:41     38s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:41     38s] (I)      
[04/25 12:41:41     38s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:41:41     38s] [NR-eGR]                        OverCon            
[04/25 12:41:41     38s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:41:41     38s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:41:41     38s] [NR-eGR] ----------------------------------------------
[04/25 12:41:41     38s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR] ----------------------------------------------
[04/25 12:41:41     38s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:41:41     38s] [NR-eGR] 
[04/25 12:41:41     38s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2126.81 MB )
[04/25 12:41:41     38s] (I)      total 2D Cap : 553478 = (267073 H, 286405 V)
[04/25 12:41:41     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:41:41     38s] (I)      ============= Track Assignment ============
[04/25 12:41:41     38s] (I)      Started Track Assignment (1T) ( Curr Mem: 2126.81 MB )
[04/25 12:41:41     38s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:41:41     38s] (I)      Run Multi-thread track assignment
[04/25 12:41:41     38s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2126.81 MB )
[04/25 12:41:41     38s] (I)      Started Export ( Curr Mem: 2126.81 MB )
[04/25 12:41:41     38s] [NR-eGR]              Length (um)   Vias 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------
[04/25 12:41:41     38s] [NR-eGR]  M1   (1H)          3028   8918 
[04/25 12:41:41     38s] [NR-eGR]  M2   (2V)         23474   7341 
[04/25 12:41:41     38s] [NR-eGR]  M3   (3H)         21858    452 
[04/25 12:41:41     38s] [NR-eGR]  M4   (4V)          3379    125 
[04/25 12:41:41     38s] [NR-eGR]  M5   (5H)           985     19 
[04/25 12:41:41     38s] [NR-eGR]  M6   (6V)            45      0 
[04/25 12:41:41     38s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:41:41     38s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:41:41     38s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------
[04/25 12:41:41     38s] [NR-eGR]       Total        52768  16855 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:41:41     38s] [NR-eGR] Total length: 52768um, number of vias: 16855
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total eGR-routed clock nets wire length: 221um, number of vias: 133
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Report for selected net(s) only.
[04/25 12:41:41     38s] [NR-eGR]              Length (um)  Vias 
[04/25 12:41:41     38s] [NR-eGR] -------------------------------
[04/25 12:41:41     38s] [NR-eGR]  M1   (1H)             5    34 
[04/25 12:41:41     38s] [NR-eGR]  M2   (2V)            23    29 
[04/25 12:41:41     38s] [NR-eGR]  M3   (3H)             5    28 
[04/25 12:41:41     38s] [NR-eGR]  M4   (4V)            10    27 
[04/25 12:41:41     38s] [NR-eGR]  M5   (5H)           133    15 
[04/25 12:41:41     38s] [NR-eGR]  M6   (6V)            45     0 
[04/25 12:41:41     38s] [NR-eGR]  M7   (7H)             0     0 
[04/25 12:41:41     38s] [NR-eGR]  M8   (8V)             0     0 
[04/25 12:41:41     38s] [NR-eGR]  M9   (9H)             0     0 
[04/25 12:41:41     38s] [NR-eGR]  M10  (10V)            0     0 
[04/25 12:41:41     38s] [NR-eGR]  M11  (11H)            0     0 
[04/25 12:41:41     38s] [NR-eGR] -------------------------------
[04/25 12:41:41     38s] [NR-eGR]       Total          221   133 
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total half perimeter of net bounding box: 123um
[04/25 12:41:41     38s] [NR-eGR] Total length: 221um, number of vias: 133
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] [NR-eGR] Total routed clock nets wire length: 221um, number of vias: 133
[04/25 12:41:41     38s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:41     38s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2126.81 MB )
[04/25 12:41:41     38s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2118.81 MB )
[04/25 12:41:41     38s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:41:41     38s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:41:41     38s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:41:41     38s] (I)       Early Global Route kernel              100.00%  227.50 sec  227.55 sec  0.05 sec  0.05 sec 
[04/25 12:41:41     38s] (I)       +-Import and model                      76.36%  227.50 sec  227.54 sec  0.04 sec  0.04 sec 
[04/25 12:41:41     38s] (I)       | +-Create place DB                      5.17%  227.50 sec  227.50 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Import place data                  5.12%  227.50 sec  227.50 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read instances and placement     1.92%  227.50 sec  227.50 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read nets                        3.10%  227.50 sec  227.50 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Create route DB                     68.26%  227.50 sec  227.54 sec  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)       | | +-Import route data (1T)            67.37%  227.50 sec  227.54 sec  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read blockages ( Layer 1-11 )   45.90%  227.51 sec  227.53 sec  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read routing blockages         0.00%  227.51 sec  227.51 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read instance blockages       44.52%  227.51 sec  227.53 sec  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read PG blockages              0.90%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read clock blockages           0.01%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read other blockages           0.01%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read halo blockages            0.03%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Read boundary cut boxes        0.00%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read blackboxes                  0.02%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read prerouted                   0.73%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read unlegalized nets            0.18%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Read nets                        0.03%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Set up via pillars               0.01%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Initialize 3D grid graph         0.37%  227.53 sec  227.53 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Model blockage capacity         17.97%  227.53 sec  227.54 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | | | | +-Initialize 3D capacity        17.39%  227.53 sec  227.54 sec  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)       | | | +-Move terms for access (1T)       0.03%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Read aux data                        0.00%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Others data preparation              0.04%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Create route kernel                  2.44%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Global Routing                         4.99%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Initialization                       0.04%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Net group 1                          3.29%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Generate topology                  0.17%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1a                           0.43%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Pattern routing (1T)             0.35%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1b                           0.05%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1c                           0.01%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1d                           0.01%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1e                           0.09%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Route legalization               0.00%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1f                           0.01%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1g                           0.21%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Post Routing                     0.16%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Phase 1h                           0.22%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | | +-Post Routing                     0.17%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Layer assignment (1T)              0.68%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Export 3D cong map                     1.49%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Export 2D cong map                   0.15%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Extract Global 3D Wires                0.00%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Track Assignment (1T)                  3.38%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Initialization                       0.02%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Track Assignment Kernel              3.22%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Free Memory                          0.00%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Export                                 9.73%  227.54 sec  227.55 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Export DB wires                      0.15%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Export all nets                    0.06%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | | +-Set wire vias                      0.01%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Report wirelength                    5.07%  227.54 sec  227.54 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Update net boxes                     4.30%  227.54 sec  227.55 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       | +-Update timing                        0.00%  227.55 sec  227.55 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)       +-Postprocess design                     1.06%  227.55 sec  227.55 sec  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)      ===================== Summary by functions =====================
[04/25 12:41:41     38s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:41:41     38s] (I)      ----------------------------------------------------------------
[04/25 12:41:41     38s] (I)        0  Early Global Route kernel      100.00%  0.05 sec  0.05 sec 
[04/25 12:41:41     38s] (I)        1  Import and model                76.36%  0.04 sec  0.04 sec 
[04/25 12:41:41     38s] (I)        1  Export                           9.73%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Global Routing                   4.99%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Track Assignment (1T)            3.38%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Export 3D cong map               1.49%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Postprocess design               1.06%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        1  Extract Global 3D Wires          0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Create route DB                 68.26%  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)        2  Create place DB                  5.17%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Report wirelength                5.07%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Update net boxes                 4.30%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Net group 1                      3.29%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Track Assignment Kernel          3.22%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Create route kernel              2.44%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Export DB wires                  0.15%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Export 2D cong map               0.15%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Import route data (1T)          67.37%  0.03 sec  0.03 sec 
[04/25 12:41:41     38s] (I)        3  Import place data                5.12%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Layer assignment (1T)            0.68%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1a                         0.43%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1h                         0.22%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1g                         0.21%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Generate topology                0.17%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Export all nets                  0.06%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read blockages ( Layer 1-11 )   45.90%  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)        4  Model blockage capacity         17.97%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        4  Read nets                        3.13%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read instances and placement     1.92%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read prerouted                   0.73%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Initialize 3D grid graph         0.37%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Pattern routing (1T)             0.35%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Post Routing                     0.33%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read unlegalized nets            0.18%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Move terms for access (1T)       0.03%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Read blackboxes                  0.02%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read instance blockages         44.52%  0.02 sec  0.02 sec 
[04/25 12:41:41     38s] (I)        5  Initialize 3D capacity          17.39%  0.01 sec  0.01 sec 
[04/25 12:41:41     38s] (I)        5  Read PG blockages                0.90%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:41     38s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:41     38s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s]       Routing using eGR only done.
[04/25 12:41:41     38s] Net route status summary:
[04/25 12:41:41     38s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:41     38s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] CCOPT: Done with clock implementation routing.
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:41     38s]     Clock implementation routing done.
[04/25 12:41:41     38s]     Leaving CCOpt scope - extractRC...
[04/25 12:41:41     38s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/25 12:41:41     38s] Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
[04/25 12:41:41     38s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 12:41:41     38s] Type 'man IMPEXT-3530' for more detail.
[04/25 12:41:41     38s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 12:41:41     38s] RC Extraction called in multi-corner(1) mode.
[04/25 12:41:41     38s] RCMode: PreRoute
[04/25 12:41:41     38s]       RC Corner Indexes            0   
[04/25 12:41:41     38s] Capacitance Scaling Factor   : 1.00000 
[04/25 12:41:41     38s] Resistance Scaling Factor    : 1.00000 
[04/25 12:41:41     38s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 12:41:41     38s] Clock Res. Scaling Factor    : 1.00000 
[04/25 12:41:41     38s] Shrink Factor                : 0.90000
[04/25 12:41:41     38s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 12:41:41     38s] Using capacitance table file ...
[04/25 12:41:41     38s] 
[04/25 12:41:41     38s] Trim Metal Layers:
[04/25 12:41:41     38s] LayerId::1 widthSet size::5
[04/25 12:41:41     38s] LayerId::2 widthSet size::5
[04/25 12:41:41     38s] LayerId::3 widthSet size::5
[04/25 12:41:41     38s] LayerId::4 widthSet size::5
[04/25 12:41:41     38s] LayerId::5 widthSet size::5
[04/25 12:41:41     38s] LayerId::6 widthSet size::5
[04/25 12:41:41     38s] LayerId::7 widthSet size::6
[04/25 12:41:41     38s] LayerId::8 widthSet size::6
[04/25 12:41:41     38s] LayerId::9 widthSet size::6
[04/25 12:41:41     38s] LayerId::10 widthSet size::4
[04/25 12:41:41     38s] LayerId::11 widthSet size::3
[04/25 12:41:41     38s] Updating RC grid for preRoute extraction ...
[04/25 12:41:41     38s] eee: pegSigSF::1.070000
[04/25 12:41:41     38s] Initializing multi-corner capacitance tables ... 
[04/25 12:41:41     38s] Initializing multi-corner resistance tables ...
[04/25 12:41:41     38s] Creating RPSQ from WeeR and WRes ...
[04/25 12:41:41     38s] eee: l::1 avDens::0.123520 usedTrk::900.463068 availTrk::7290.000000 sigTrk::900.463068
[04/25 12:41:41     38s] eee: l::2 avDens::0.205153 usedTrk::1385.707013 availTrk::6754.500000 sigTrk::1385.707013
[04/25 12:41:41     38s] eee: l::3 avDens::0.191160 usedTrk::1291.189466 availTrk::6754.500000 sigTrk::1291.189466
[04/25 12:41:41     38s] eee: l::4 avDens::0.035110 usedTrk::198.127982 availTrk::5643.000000 sigTrk::198.127982
[04/25 12:41:41     38s] eee: l::5 avDens::0.019357 usedTrk::57.924913 availTrk::2992.500000 sigTrk::57.924913
[04/25 12:41:41     38s] eee: l::6 avDens::0.004537 usedTrk::2.715380 availTrk::598.500000 sigTrk::2.715380
[04/25 12:41:41     38s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:41     38s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:41     38s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:41     38s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:41:41     38s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:41:41     38s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:41:41     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.080336 aWlH=0.000000 lMod=0 pMax=0.807500 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:41:41     38s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2118.812M)
[04/25 12:41:41     38s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/25 12:41:41     38s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]     Leaving CCOpt scope - Initializing placement interface...
[04/25 12:41:42     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:2118.8M, EPOCH TIME: 1745565102.002049
[04/25 12:41:42     39s] Processing tracks to init pin-track alignment.
[04/25 12:41:42     39s] z: 2, totalTracks: 1
[04/25 12:41:42     39s] z: 4, totalTracks: 1
[04/25 12:41:42     39s] z: 6, totalTracks: 1
[04/25 12:41:42     39s] z: 8, totalTracks: 1
[04/25 12:41:42     39s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:42     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2118.8M, EPOCH TIME: 1745565102.004227
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:42     39s] OPERPROF:     Starting CMU at level 3, MEM:2118.8M, EPOCH TIME: 1745565102.014679
[04/25 12:41:42     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2118.8M, EPOCH TIME: 1745565102.015021
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:42     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2118.8M, EPOCH TIME: 1745565102.015164
[04/25 12:41:42     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2118.8M, EPOCH TIME: 1745565102.015174
[04/25 12:41:42     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2118.8M, EPOCH TIME: 1745565102.015185
[04/25 12:41:42     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2118.8MB).
[04/25 12:41:42     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2118.8M, EPOCH TIME: 1745565102.015314
[04/25 12:41:42     39s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]     Legalizer reserving space for clock trees
[04/25 12:41:42     39s]     Calling post conditioning for eGRPC...
[04/25 12:41:42     39s]       eGRPC...
[04/25 12:41:42     39s]         eGRPC active optimizations:
[04/25 12:41:42     39s]          - Move Down
[04/25 12:41:42     39s]          - Downsizing before DRV sizing
[04/25 12:41:42     39s]          - DRV fixing with sizing
[04/25 12:41:42     39s]          - Move to fanout
[04/25 12:41:42     39s]          - Cloning
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         Currently running CTS, using active skew data
[04/25 12:41:42     39s]         Reset bufferability constraints...
[04/25 12:41:42     39s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/25 12:41:42     39s]         Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:41:42     39s] End AAE Lib Interpolated Model. (MEM=2118.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:41:42     39s]         Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]         Clock DAG stats eGRPC initial state:
[04/25 12:41:42     39s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:42     39s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:42     39s]           misc counts      : r=1, pp=0
[04/25 12:41:42     39s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:42     39s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:42     39s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:42     39s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:41:42     39s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
[04/25 12:41:42     39s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:42     39s]         Clock DAG net violations eGRPC initial state: none
[04/25 12:41:42     39s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/25 12:41:42     39s]           Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:42     39s]         Clock DAG hash eGRPC initial state: 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]         CTS services accumulated run-time stats eGRPC initial state:
[04/25 12:41:42     39s]           delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]           steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]         Primary reporting skew groups eGRPC initial state:
[04/25 12:41:42     39s]           skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
[04/25 12:41:42     39s]               min path sink: result_reg[20]45/CK
[04/25 12:41:42     39s]               max path sink: result_reg[5]30/CK
[04/25 12:41:42     39s]         Skew group summary eGRPC initial state:
[04/25 12:41:42     39s]           skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
[04/25 12:41:42     39s]         eGRPC Moving buffers...
[04/25 12:41:42     39s]           Clock DAG hash before 'eGRPC Moving buffers': 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[04/25 12:41:42     39s]             delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]             legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]             steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]           Violation analysis...
[04/25 12:41:42     39s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/25 12:41:42     39s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:42     39s]             sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:42     39s]             misc counts      : r=1, pp=0
[04/25 12:41:42     39s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:42     39s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:42     39s]             sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:42     39s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:41:42     39s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
[04/25 12:41:42     39s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:42     39s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[04/25 12:41:42     39s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/25 12:41:42     39s]             Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:42     39s]           Clock DAG hash after 'eGRPC Moving buffers': 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[04/25 12:41:42     39s]             delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]             legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]             steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[04/25 12:41:42     39s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
[04/25 12:41:42     39s]                 min path sink: result_reg[20]45/CK
[04/25 12:41:42     39s]                 max path sink: result_reg[5]30/CK
[04/25 12:41:42     39s]           Skew group summary after 'eGRPC Moving buffers':
[04/25 12:41:42     39s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
[04/25 12:41:42     39s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:42     39s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/25 12:41:42     39s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:41:42     39s]             delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]             legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]             steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]           Artificially removing long paths...
[04/25 12:41:42     39s]             Clock DAG hash before 'Artificially removing long paths': 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[04/25 12:41:42     39s]               delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]               legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]               steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:42     39s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]           Modifying slew-target multiplier from 1 to 0.9
[04/25 12:41:42     39s]           Downsizing prefiltering...
[04/25 12:41:42     39s]           Downsizing prefiltering done.
[04/25 12:41:42     39s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:41:42     39s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
[04/25 12:41:42     39s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/25 12:41:42     39s]           Reverting slew-target multiplier from 0.9 to 1
[04/25 12:41:42     39s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:41:42     39s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:42     39s]             sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:42     39s]             misc counts      : r=1, pp=0
[04/25 12:41:42     39s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:42     39s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:42     39s]             sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:42     39s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:41:42     39s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
[04/25 12:41:42     39s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:42     39s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[04/25 12:41:42     39s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:41:42     39s]             Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:42     39s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:41:42     39s]             delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]             legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]             steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:41:42     39s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
[04/25 12:41:42     39s]                 min path sink: result_reg[20]45/CK
[04/25 12:41:42     39s]                 max path sink: result_reg[5]30/CK
[04/25 12:41:42     39s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/25 12:41:42     39s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
[04/25 12:41:42     39s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:42     39s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]         eGRPC Fixing DRVs...
[04/25 12:41:42     39s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[04/25 12:41:42     39s]             delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]             legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]             steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/25 12:41:42     39s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/25 12:41:42     39s]           
[04/25 12:41:42     39s]           Statistics: Fix DRVs (cell sizing):
[04/25 12:41:42     39s]           ===================================
[04/25 12:41:42     39s]           
[04/25 12:41:42     39s]           Cell changes by Net Type:
[04/25 12:41:42     39s]           
[04/25 12:41:42     39s]           -------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/25 12:41:42     39s]           -------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]           top                0            0           0            0                    0                0
[04/25 12:41:42     39s]           trunk              0            0           0            0                    0                0
[04/25 12:41:42     39s]           leaf               0            0           0            0                    0                0
[04/25 12:41:42     39s]           -------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]           Total              0            0           0            0                    0                0
[04/25 12:41:42     39s]           -------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]           
[04/25 12:41:42     39s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[04/25 12:41:42     39s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/25 12:41:42     39s]           
[04/25 12:41:42     39s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/25 12:41:42     39s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:42     39s]             sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:42     39s]             misc counts      : r=1, pp=0
[04/25 12:41:42     39s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:42     39s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:42     39s]             sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:42     39s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:41:42     39s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
[04/25 12:41:42     39s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:42     39s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[04/25 12:41:42     39s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/25 12:41:42     39s]             Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:42     39s]           Clock DAG hash after 'eGRPC Fixing DRVs': 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[04/25 12:41:42     39s]             delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]             legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]             steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[04/25 12:41:42     39s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
[04/25 12:41:42     39s]                 min path sink: result_reg[20]45/CK
[04/25 12:41:42     39s]                 max path sink: result_reg[5]30/CK
[04/25 12:41:42     39s]           Skew group summary after 'eGRPC Fixing DRVs':
[04/25 12:41:42     39s]             skew_group clk/SDC: insertion delay [min=0.002, max=0.006], skew [0.004 vs 0.046]
[04/25 12:41:42     39s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/25 12:41:42     39s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         Slew Diagnostics: After DRV fixing
[04/25 12:41:42     39s]         ==================================
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         Global Causes:
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         -------------------------------------
[04/25 12:41:42     39s]         Cause
[04/25 12:41:42     39s]         -------------------------------------
[04/25 12:41:42     39s]         DRV fixing with buffering is disabled
[04/25 12:41:42     39s]         -------------------------------------
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         Top 5 overslews:
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         ---------------------------------
[04/25 12:41:42     39s]         Overslew    Causes    Driving Pin
[04/25 12:41:42     39s]         ---------------------------------
[04/25 12:41:42     39s]           (empty table)
[04/25 12:41:42     39s]         ---------------------------------
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         -------------------
[04/25 12:41:42     39s]         Cause    Occurences
[04/25 12:41:42     39s]         -------------------
[04/25 12:41:42     39s]           (empty table)
[04/25 12:41:42     39s]         -------------------
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         Violation diagnostics counts from the 0 nodes that have violations:
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         -------------------
[04/25 12:41:42     39s]         Cause    Occurences
[04/25 12:41:42     39s]         -------------------
[04/25 12:41:42     39s]           (empty table)
[04/25 12:41:42     39s]         -------------------
[04/25 12:41:42     39s]         
[04/25 12:41:42     39s]         Reconnecting optimized routes...
[04/25 12:41:42     39s]         Reset timing graph...
[04/25 12:41:42     39s] Ignoring AAE DB Resetting ...
[04/25 12:41:42     39s]         Reset timing graph done.
[04/25 12:41:42     39s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]         Violation analysis...
[04/25 12:41:42     39s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]         Clock instances to consider for cloning: 0
[04/25 12:41:42     39s]         Reset timing graph...
[04/25 12:41:42     39s] Ignoring AAE DB Resetting ...
[04/25 12:41:42     39s]         Reset timing graph done.
[04/25 12:41:42     39s]         Set dirty flag on 0 instances, 0 nets
[04/25 12:41:42     39s]         Clock DAG stats before routing clock trees:
[04/25 12:41:42     39s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:42     39s]           sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:42     39s]           misc counts      : r=1, pp=0
[04/25 12:41:42     39s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:42     39s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:42     39s]           sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:42     39s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.027pF, total=0.027pF
[04/25 12:41:42     39s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=221.210um, total=221.210um
[04/25 12:41:42     39s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:42     39s]         Clock DAG net violations before routing clock trees: none
[04/25 12:41:42     39s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/25 12:41:42     39s]           Leaf : target=0.200ns count=1 avg=0.101ns sd=0.000ns min=0.101ns max=0.101ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:42     39s]         Clock DAG hash before routing clock trees: 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]         CTS services accumulated run-time stats before routing clock trees:
[04/25 12:41:42     39s]           delay calculator: calls=10460, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]           legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]           steiner router: calls=10462, total_wall_time=0.029s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]         Primary reporting skew groups before routing clock trees:
[04/25 12:41:42     39s]           skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
[04/25 12:41:42     39s]               min path sink: result_reg[20]45/CK
[04/25 12:41:42     39s]               max path sink: result_reg[5]30/CK
[04/25 12:41:42     39s]         Skew group summary before routing clock trees:
[04/25 12:41:42     39s]           skew_group clk/SDC: insertion delay [min=0.002, max=0.006, avg=0.004, sd=0.001], skew [0.004 vs 0.046], 100% {0.002, 0.006} (wid=0.006 ws=0.004) (gid=0.000 gs=0.000)
[04/25 12:41:42     39s]       eGRPC done.
[04/25 12:41:42     39s]     Calling post conditioning for eGRPC done.
[04/25 12:41:42     39s]   eGR Post Conditioning loop iteration 0 done.
[04/25 12:41:42     39s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/25 12:41:42     39s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/25 12:41:42     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2119.0M, EPOCH TIME: 1745565102.021802
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:405).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2119.0M, EPOCH TIME: 1745565102.025027
[04/25 12:41:42     39s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]   Leaving CCOpt scope - ClockRefiner...
[04/25 12:41:42     39s]   Assigned high priority to 0 instances.
[04/25 12:41:42     39s]   Soft fixed 0 clock instances.
[04/25 12:41:42     39s]   Performing Single Pass Refine Place.
[04/25 12:41:42     39s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/25 12:41:42     39s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2119.0M, EPOCH TIME: 1745565102.029243
[04/25 12:41:42     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2119.0M, EPOCH TIME: 1745565102.029273
[04/25 12:41:42     39s] Processing tracks to init pin-track alignment.
[04/25 12:41:42     39s] z: 2, totalTracks: 1
[04/25 12:41:42     39s] z: 4, totalTracks: 1
[04/25 12:41:42     39s] z: 6, totalTracks: 1
[04/25 12:41:42     39s] z: 8, totalTracks: 1
[04/25 12:41:42     39s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/25 12:41:42     39s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2119.0M, EPOCH TIME: 1745565102.031194
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:42     39s] OPERPROF:       Starting CMU at level 4, MEM:2119.0M, EPOCH TIME: 1745565102.041528
[04/25 12:41:42     39s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2119.0M, EPOCH TIME: 1745565102.041817
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] Bad Lib Cell Checking (CMU) is done! (0)
[04/25 12:41:42     39s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.011, REAL:0.011, MEM:2119.0M, EPOCH TIME: 1745565102.041944
[04/25 12:41:42     39s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2119.0M, EPOCH TIME: 1745565102.041954
[04/25 12:41:42     39s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2119.0M, EPOCH TIME: 1745565102.041965
[04/25 12:41:42     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2119.0MB).
[04/25 12:41:42     39s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2119.0M, EPOCH TIME: 1745565102.042091
[04/25 12:41:42     39s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2119.0M, EPOCH TIME: 1745565102.042099
[04/25 12:41:42     39s] TDRefine: refinePlace mode is spiral
[04/25 12:41:42     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.37043.7
[04/25 12:41:42     39s] OPERPROF: Starting RefinePlace at level 1, MEM:2119.0M, EPOCH TIME: 1745565102.042116
[04/25 12:41:42     39s] *** Starting refinePlace (0:00:39.0 mem=2119.0M) ***
[04/25 12:41:42     39s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[04/25 12:41:42     39s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:42     39s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:42     39s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:42     39s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2119.0M, EPOCH TIME: 1745565102.044653
[04/25 12:41:42     39s] Starting refinePlace ...
[04/25 12:41:42     39s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:42     39s] One DDP V2 for no tweak run.
[04/25 12:41:42     39s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:42     39s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2119.0M, EPOCH TIME: 1745565102.047951
[04/25 12:41:42     39s] DDP initSite1 nrRow 81 nrJob 81
[04/25 12:41:42     39s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2119.0M, EPOCH TIME: 1745565102.047975
[04/25 12:41:42     39s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2119.0M, EPOCH TIME: 1745565102.048005
[04/25 12:41:42     39s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2119.0M, EPOCH TIME: 1745565102.048014
[04/25 12:41:42     39s] DDP markSite nrRow 81 nrJob 81
[04/25 12:41:42     39s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2119.0M, EPOCH TIME: 1745565102.048083
[04/25 12:41:42     39s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2119.0M, EPOCH TIME: 1745565102.048091
[04/25 12:41:42     39s]   Spread Effort: high, standalone mode, useDDP on.
[04/25 12:41:42     39s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2119.0MB) @(0:00:39.0 - 0:00:39.0).
[04/25 12:41:42     39s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:42     39s] wireLenOptFixPriorityInst 34 inst fixed
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/25 12:41:42     39s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/25 12:41:42     39s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:41:42     39s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/25 12:41:42     39s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2119.0MB) @(0:00:39.0 - 0:00:39.1).
[04/25 12:41:42     39s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/25 12:41:42     39s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2119.0MB
[04/25 12:41:42     39s] Statistics of distance of Instance movement in refine placement:
[04/25 12:41:42     39s]   maximum (X+Y) =         0.00 um
[04/25 12:41:42     39s]   mean    (X+Y) =         0.00 um
[04/25 12:41:42     39s] Summary Report:
[04/25 12:41:42     39s] Instances move: 0 (out of 2293 movable)
[04/25 12:41:42     39s] Instances flipped: 0
[04/25 12:41:42     39s] Mean displacement: 0.00 um
[04/25 12:41:42     39s] Max displacement: 0.00 um 
[04/25 12:41:42     39s] Total instances moved : 0
[04/25 12:41:42     39s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:2119.0M, EPOCH TIME: 1745565102.064848
[04/25 12:41:42     39s] Total net bbox length = 4.212e+04 (1.977e+04 2.236e+04) (ext = 9.764e+02)
[04/25 12:41:42     39s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2119.0MB
[04/25 12:41:42     39s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2119.0MB) @(0:00:39.0 - 0:00:39.1).
[04/25 12:41:42     39s] *** Finished refinePlace (0:00:39.1 mem=2119.0M) ***
[04/25 12:41:42     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.37043.7
[04/25 12:41:42     39s] OPERPROF: Finished RefinePlace at level 1, CPU:0.023, REAL:0.023, MEM:2119.0M, EPOCH TIME: 1745565102.065185
[04/25 12:41:42     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2119.0M, EPOCH TIME: 1745565102.065196
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2698).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2119.0M, EPOCH TIME: 1745565102.068376
[04/25 12:41:42     39s]   ClockRefiner summary
[04/25 12:41:42     39s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:41:42     39s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/25 12:41:42     39s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 34).
[04/25 12:41:42     39s]   Restoring pStatusCts on 0 clock instances.
[04/25 12:41:42     39s]   Revert refine place priority changes on 0 instances.
[04/25 12:41:42     39s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/25 12:41:42     39s]   CCOpt::Phase::Routing...
[04/25 12:41:42     39s]   Clock implementation routing...
[04/25 12:41:42     39s]     Leaving CCOpt scope - Routing Tools...
[04/25 12:41:42     39s] Net route status summary:
[04/25 12:41:42     39s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:42     39s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:42     39s]     Routing using eGR in eGR->NR Step...
[04/25 12:41:42     39s]       Early Global Route - eGR->Nr High Frequency step...
[04/25 12:41:42     39s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/25 12:41:42     39s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[04/25 12:41:42     39s] (ccopt eGR): Start to route 1 all nets
[04/25 12:41:42     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:42     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:42     39s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2118.97 MB )
[04/25 12:41:42     39s] (I)      ==================== Layers =====================
[04/25 12:41:42     39s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:42     39s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:41:42     39s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:42     39s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:42     39s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:41:42     39s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:41:42     39s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:41:42     39s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:41:42     39s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:41:42     39s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:42     39s] (I)      Started Import and model ( Curr Mem: 2118.97 MB )
[04/25 12:41:42     39s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:42     39s] (I)      == Non-default Options ==
[04/25 12:41:42     39s] (I)      Clean congestion better                            : true
[04/25 12:41:42     39s] (I)      Estimate vias on DPT layer                         : true
[04/25 12:41:42     39s] (I)      Clean congestion layer assignment rounds           : 3
[04/25 12:41:42     39s] (I)      Layer constraints as soft constraints              : true
[04/25 12:41:42     39s] (I)      Soft top layer                                     : true
[04/25 12:41:42     39s] (I)      Skip prospective layer relax nets                  : true
[04/25 12:41:42     39s] (I)      Better NDR handling                                : true
[04/25 12:41:42     39s] (I)      Improved NDR modeling in LA                        : true
[04/25 12:41:42     39s] (I)      Routing cost fix for NDR handling                  : true
[04/25 12:41:42     39s] (I)      Block tracks for preroutes                         : true
[04/25 12:41:42     39s] (I)      Assign IRoute by net group key                     : true
[04/25 12:41:42     39s] (I)      Block unroutable channels                          : true
[04/25 12:41:42     39s] (I)      Block unroutable channels 3D                       : true
[04/25 12:41:42     39s] (I)      Bound layer relaxed segment wl                     : true
[04/25 12:41:42     39s] (I)      Blocked pin reach length threshold                 : 2
[04/25 12:41:42     39s] (I)      Check blockage within NDR space in TA              : true
[04/25 12:41:42     39s] (I)      Skip must join for term with via pillar            : true
[04/25 12:41:42     39s] (I)      Model find APA for IO pin                          : true
[04/25 12:41:42     39s] (I)      On pin location for off pin term                   : true
[04/25 12:41:42     39s] (I)      Handle EOL spacing                                 : true
[04/25 12:41:42     39s] (I)      Merge PG vias by gap                               : true
[04/25 12:41:42     39s] (I)      Maximum routing layer                              : 11
[04/25 12:41:42     39s] (I)      Minimum routing layer                              : 1
[04/25 12:41:42     39s] (I)      Route selected nets only                           : true
[04/25 12:41:42     39s] (I)      Refine MST                                         : true
[04/25 12:41:42     39s] (I)      Honor PRL                                          : true
[04/25 12:41:42     39s] (I)      Strong congestion aware                            : true
[04/25 12:41:42     39s] (I)      Improved initial location for IRoutes              : true
[04/25 12:41:42     39s] (I)      Multi panel TA                                     : true
[04/25 12:41:42     39s] (I)      Penalize wire overlap                              : true
[04/25 12:41:42     39s] (I)      Expand small instance blockage                     : true
[04/25 12:41:42     39s] (I)      Reduce via in TA                                   : true
[04/25 12:41:42     39s] (I)      SS-aware routing                                   : true
[04/25 12:41:42     39s] (I)      Improve tree edge sharing                          : true
[04/25 12:41:42     39s] (I)      Improve 2D via estimation                          : true
[04/25 12:41:42     39s] (I)      Refine Steiner tree                                : true
[04/25 12:41:42     39s] (I)      Build spine tree                                   : true
[04/25 12:41:42     39s] (I)      Model pass through capacity                        : true
[04/25 12:41:42     39s] (I)      Extend blockages by a half GCell                   : true
[04/25 12:41:42     39s] (I)      Consider pin shapes                                : true
[04/25 12:41:42     39s] (I)      Consider pin shapes for all nodes                  : true
[04/25 12:41:42     39s] (I)      Consider NR APA                                    : true
[04/25 12:41:42     39s] (I)      Consider IO pin shape                              : true
[04/25 12:41:42     39s] (I)      Fix pin connection bug                             : true
[04/25 12:41:42     39s] (I)      Consider layer RC for local wires                  : true
[04/25 12:41:42     39s] (I)      Route to clock mesh pin                            : true
[04/25 12:41:42     39s] (I)      LA-aware pin escape length                         : 2
[04/25 12:41:42     39s] (I)      Connect multiple ports                             : true
[04/25 12:41:42     39s] (I)      Split for must join                                : true
[04/25 12:41:42     39s] (I)      Number of threads                                  : 1
[04/25 12:41:42     39s] (I)      Routing effort level                               : 10000
[04/25 12:41:42     39s] (I)      Prefer layer length threshold                      : 8
[04/25 12:41:42     39s] (I)      Overflow penalty cost                              : 10
[04/25 12:41:42     39s] (I)      A-star cost                                        : 0.300000
[04/25 12:41:42     39s] (I)      Misalignment cost                                  : 10.000000
[04/25 12:41:42     39s] (I)      Threshold for short IRoute                         : 6
[04/25 12:41:42     39s] (I)      Via cost during post routing                       : 1.000000
[04/25 12:41:42     39s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/25 12:41:42     39s] (I)      Source-to-sink ratio                               : 0.300000
[04/25 12:41:42     39s] (I)      Scenic ratio bound                                 : 3.000000
[04/25 12:41:42     39s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/25 12:41:42     39s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/25 12:41:42     39s] (I)      PG-aware similar topology routing                  : true
[04/25 12:41:42     39s] (I)      Maze routing via cost fix                          : true
[04/25 12:41:42     39s] (I)      Apply PRL on PG terms                              : true
[04/25 12:41:42     39s] (I)      Apply PRL on obs objects                           : true
[04/25 12:41:42     39s] (I)      Handle range-type spacing rules                    : true
[04/25 12:41:42     39s] (I)      PG gap threshold multiplier                        : 10.000000
[04/25 12:41:42     39s] (I)      Parallel spacing query fix                         : true
[04/25 12:41:42     39s] (I)      Force source to root IR                            : true
[04/25 12:41:42     39s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/25 12:41:42     39s] (I)      Do not relax to DPT layer                          : true
[04/25 12:41:42     39s] (I)      No DPT in post routing                             : true
[04/25 12:41:42     39s] (I)      Modeling PG via merging fix                        : true
[04/25 12:41:42     39s] (I)      Shield aware TA                                    : true
[04/25 12:41:42     39s] (I)      Strong shield aware TA                             : true
[04/25 12:41:42     39s] (I)      Overflow calculation fix in LA                     : true
[04/25 12:41:42     39s] (I)      Post routing fix                                   : true
[04/25 12:41:42     39s] (I)      Strong post routing                                : true
[04/25 12:41:42     39s] (I)      Access via pillar from top                         : true
[04/25 12:41:42     39s] (I)      NDR via pillar fix                                 : true
[04/25 12:41:42     39s] (I)      Violation on path threshold                        : 1
[04/25 12:41:42     39s] (I)      Pass through capacity modeling                     : true
[04/25 12:41:42     39s] (I)      Select the non-relaxed segments in post routing stage : true
[04/25 12:41:42     39s] (I)      Select term pin box for io pin                     : true
[04/25 12:41:42     39s] (I)      Penalize NDR sharing                               : true
[04/25 12:41:42     39s] (I)      Enable special modeling                            : false
[04/25 12:41:42     39s] (I)      Keep fixed segments                                : true
[04/25 12:41:42     39s] (I)      Reorder net groups by key                          : true
[04/25 12:41:42     39s] (I)      Increase net scenic ratio                          : true
[04/25 12:41:42     39s] (I)      Method to set GCell size                           : row
[04/25 12:41:42     39s] (I)      Connect multiple ports and must join fix           : true
[04/25 12:41:42     39s] (I)      Avoid high resistance layers                       : true
[04/25 12:41:42     39s] (I)      Model find APA for IO pin fix                      : true
[04/25 12:41:42     39s] (I)      Avoid connecting non-metal layers                  : true
[04/25 12:41:42     39s] (I)      Use track pitch for NDR                            : true
[04/25 12:41:42     39s] (I)      Enable layer relax to lower layer                  : true
[04/25 12:41:42     39s] (I)      Enable layer relax to upper layer                  : true
[04/25 12:41:42     39s] (I)      Top layer relaxation fix                           : true
[04/25 12:41:42     39s] (I)      Handle non-default track width                     : false
[04/25 12:41:42     39s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:41:42     39s] (I)      Use row-based GCell size
[04/25 12:41:42     39s] (I)      Use row-based GCell align
[04/25 12:41:42     39s] (I)      layer 0 area = 80000
[04/25 12:41:42     39s] (I)      layer 1 area = 80000
[04/25 12:41:42     39s] (I)      layer 2 area = 80000
[04/25 12:41:42     39s] (I)      layer 3 area = 80000
[04/25 12:41:42     39s] (I)      layer 4 area = 80000
[04/25 12:41:42     39s] (I)      layer 5 area = 80000
[04/25 12:41:42     39s] (I)      layer 6 area = 80000
[04/25 12:41:42     39s] (I)      layer 7 area = 80000
[04/25 12:41:42     39s] (I)      layer 8 area = 80000
[04/25 12:41:42     39s] (I)      layer 9 area = 400000
[04/25 12:41:42     39s] (I)      layer 10 area = 400000
[04/25 12:41:42     39s] (I)      GCell unit size   : 3420
[04/25 12:41:42     39s] (I)      GCell multiplier  : 1
[04/25 12:41:42     39s] (I)      GCell row height  : 3420
[04/25 12:41:42     39s] (I)      Actual row height : 3420
[04/25 12:41:42     39s] (I)      GCell align ref   : 12000 12160
[04/25 12:41:42     39s] [NR-eGR] Track table information for default rule: 
[04/25 12:41:42     39s] [NR-eGR] M1 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M2 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M3 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M4 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M5 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M6 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M7 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M8 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M9 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M10 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M11 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 1
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 2
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 3
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 4
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 5
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 6
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 7
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 8
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 9
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 10
[04/25 12:41:42     39s] (I)      =============== Default via ===============
[04/25 12:41:42     39s] (I)      +----+------------------+-----------------+
[04/25 12:41:42     39s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:41:42     39s] (I)      +----+------------------+-----------------+
[04/25 12:41:42     39s] (I)      |  1 |                  |                 |
[04/25 12:41:42     39s] (I)      |  2 |                  |                 |
[04/25 12:41:42     39s] (I)      |  3 |                  |                 |
[04/25 12:41:42     39s] (I)      |  4 |                  |                 |
[04/25 12:41:42     39s] (I)      |  5 |                  |                 |
[04/25 12:41:42     39s] (I)      |  6 |                  |                 |
[04/25 12:41:42     39s] (I)      |  7 |                  |                 |
[04/25 12:41:42     39s] (I)      |  8 |                  |                 |
[04/25 12:41:42     39s] (I)      |  9 |                  |                 |
[04/25 12:41:42     39s] (I)      | 10 |                  |                 |
[04/25 12:41:42     39s] (I)      +----+------------------+-----------------+
[04/25 12:41:42     39s] [NR-eGR] Read 9594 PG shapes
[04/25 12:41:42     39s] [NR-eGR] Read 0 clock shapes
[04/25 12:41:42     39s] [NR-eGR] Read 0 other shapes
[04/25 12:41:42     39s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:41:42     39s] [NR-eGR] #Instance Blockages : 168193
[04/25 12:41:42     39s] [NR-eGR] #PG Blockages       : 9594
[04/25 12:41:42     39s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:41:42     39s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:41:42     39s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:41:42     39s] [NR-eGR] #Other Blockages    : 0
[04/25 12:41:42     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:41:42     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:41:42     39s] [NR-eGR] Read 2425 nets ( ignored 2424 )
[04/25 12:41:42     39s] [NR-eGR] Connected 0 must-join pins/ports
[04/25 12:41:42     39s] (I)      early_global_route_priority property id does not exist.
[04/25 12:41:42     39s] (I)      Read Num Blocks=179673  Num Prerouted Wires=0  Num CS=0
[04/25 12:41:42     39s] (I)      Layer 0 (H) : #blockages 169423 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 1 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 2 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 3 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 4 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 5 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 6 (H) : #blockages 820 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 7 (V) : #blockages 164 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 8 (H) : #blockages 984 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 9 (V) : #blockages 3045 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 10 (H) : #blockages 3105 : #preroutes 0
[04/25 12:41:42     39s] (I)      Moved 1 terms for better access 
[04/25 12:41:42     39s] (I)      Number of ignored nets                =      0
[04/25 12:41:42     39s] (I)      Number of connected nets              =      0
[04/25 12:41:42     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:41:42     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:41:42     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:41:42     39s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:41:42     39s] (I)      Ndr track 0 does not exist
[04/25 12:41:42     39s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:41:42     39s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:41:42     39s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:41:42     39s] (I)      Site width          :   400  (dbu)
[04/25 12:41:42     39s] (I)      Row height          :  3420  (dbu)
[04/25 12:41:42     39s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:41:42     39s] (I)      GCell width         :  3420  (dbu)
[04/25 12:41:42     39s] (I)      GCell height        :  3420  (dbu)
[04/25 12:41:42     39s] (I)      Grid                :    89    88    11
[04/25 12:41:42     39s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:41:42     39s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:41:42     39s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:41:42     39s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:41:42     39s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:41:42     39s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:41:42     39s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:41:42     39s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:41:42     39s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:41:42     39s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:41:42     39s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:41:42     39s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:41:42     39s] (I)      --------------------------------------------------------
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] [NR-eGR] ============ Routing rule table ============
[04/25 12:41:42     39s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:41:42     39s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:41:42     39s] (I)                    Layer     1     2     3     4     5     6     7     8    9    10    11 
[04/25 12:41:42     39s] (I)                    Pitch  1140  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:41:42     39s] (I)             #Used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:42     39s] (I)       #Fully used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:42     39s] [NR-eGR] ========================================
[04/25 12:41:42     39s] [NR-eGR] 
[04/25 12:41:42     39s] (I)      =============== Blocked Tracks ===============
[04/25 12:41:42     39s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:42     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:41:42     39s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:42     39s] (I)      |     1 |   70577 |    56381 |        79.89% |
[04/25 12:41:42     39s] (I)      |     2 |   67320 |     1968 |         2.92% |
[04/25 12:41:42     39s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:41:42     39s] (I)      |     4 |   67320 |     1968 |         2.92% |
[04/25 12:41:42     39s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:41:42     39s] (I)      |     6 |   67320 |     1968 |         2.92% |
[04/25 12:41:42     39s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:41:42     39s] (I)      |     8 |   67320 |     1968 |         2.92% |
[04/25 12:41:42     39s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:41:42     39s] (I)      |    10 |   26840 |     7753 |        28.89% |
[04/25 12:41:42     39s] (I)      |    11 |   26700 |     7891 |        29.55% |
[04/25 12:41:42     39s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:42     39s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2126.47 MB )
[04/25 12:41:42     39s] (I)      Reset routing kernel
[04/25 12:41:42     39s] (I)      Started Global Routing ( Curr Mem: 2126.47 MB )
[04/25 12:41:42     39s] (I)      totalPins=35  totalGlobalPin=35 (100.00%)
[04/25 12:41:42     39s] (I)      total 2D Cap : 132936 = (66354 H, 66582 V)
[04/25 12:41:42     39s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1a Route ============
[04/25 12:41:42     39s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1b Route ============
[04/25 12:41:42     39s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:42     39s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1c Route ============
[04/25 12:41:42     39s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1d Route ============
[04/25 12:41:42     39s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1e Route ============
[04/25 12:41:42     39s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:42     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.086200e+02um
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1f Route ============
[04/25 12:41:42     39s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1g Route ============
[04/25 12:41:42     39s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:42     39s] (I)      #Nets         : 1
[04/25 12:41:42     39s] (I)      #Relaxed nets : 0
[04/25 12:41:42     39s] (I)      Wire length   : 122
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1h Route ============
[04/25 12:41:42     39s] (I)      Usage: 122 = (78 H, 44 V) = (0.12% H, 0.07% V) = (1.334e+02um H, 7.524e+01um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:41:42     39s] [NR-eGR]                        OverCon            
[04/25 12:41:42     39s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:41:42     39s] [NR-eGR]        Layer             (1-0)    OverCon
[04/25 12:41:42     39s] [NR-eGR] ----------------------------------------------
[04/25 12:41:42     39s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR] ----------------------------------------------
[04/25 12:41:42     39s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR] 
[04/25 12:41:42     39s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2126.47 MB )
[04/25 12:41:42     39s] (I)      total 2D Cap : 553478 = (267073 H, 286405 V)
[04/25 12:41:42     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:41:42     39s] (I)      ============= Track Assignment ============
[04/25 12:41:42     39s] (I)      Started Track Assignment (1T) ( Curr Mem: 2126.47 MB )
[04/25 12:41:42     39s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:41:42     39s] (I)      Run Multi-thread track assignment
[04/25 12:41:42     39s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2126.47 MB )
[04/25 12:41:42     39s] (I)      Started Export ( Curr Mem: 2126.47 MB )
[04/25 12:41:42     39s] [NR-eGR]              Length (um)   Vias 
[04/25 12:41:42     39s] [NR-eGR] --------------------------------
[04/25 12:41:42     39s] [NR-eGR]  M1   (1H)          3028   8918 
[04/25 12:41:42     39s] [NR-eGR]  M2   (2V)         23474   7341 
[04/25 12:41:42     39s] [NR-eGR]  M3   (3H)         21858    452 
[04/25 12:41:42     39s] [NR-eGR]  M4   (4V)          3379    125 
[04/25 12:41:42     39s] [NR-eGR]  M5   (5H)           985     19 
[04/25 12:41:42     39s] [NR-eGR]  M6   (6V)            45      0 
[04/25 12:41:42     39s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:41:42     39s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:41:42     39s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:41:42     39s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:41:42     39s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:41:42     39s] [NR-eGR] --------------------------------
[04/25 12:41:42     39s] [NR-eGR]       Total        52768  16855 
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:41:42     39s] [NR-eGR] Total length: 52768um, number of vias: 16855
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] [NR-eGR] Total eGR-routed clock nets wire length: 221um, number of vias: 133
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] [NR-eGR] Report for selected net(s) only.
[04/25 12:41:42     39s] [NR-eGR]              Length (um)  Vias 
[04/25 12:41:42     39s] [NR-eGR] -------------------------------
[04/25 12:41:42     39s] [NR-eGR]  M1   (1H)             5    34 
[04/25 12:41:42     39s] [NR-eGR]  M2   (2V)            23    29 
[04/25 12:41:42     39s] [NR-eGR]  M3   (3H)             5    28 
[04/25 12:41:42     39s] [NR-eGR]  M4   (4V)            10    27 
[04/25 12:41:42     39s] [NR-eGR]  M5   (5H)           133    15 
[04/25 12:41:42     39s] [NR-eGR]  M6   (6V)            45     0 
[04/25 12:41:42     39s] [NR-eGR]  M7   (7H)             0     0 
[04/25 12:41:42     39s] [NR-eGR]  M8   (8V)             0     0 
[04/25 12:41:42     39s] [NR-eGR]  M9   (9H)             0     0 
[04/25 12:41:42     39s] [NR-eGR]  M10  (10V)            0     0 
[04/25 12:41:42     39s] [NR-eGR]  M11  (11H)            0     0 
[04/25 12:41:42     39s] [NR-eGR] -------------------------------
[04/25 12:41:42     39s] [NR-eGR]       Total          221   133 
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] [NR-eGR] Total half perimeter of net bounding box: 123um
[04/25 12:41:42     39s] [NR-eGR] Total length: 221um, number of vias: 133
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] [NR-eGR] Total routed clock nets wire length: 221um, number of vias: 133
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2126.47 MB )
[04/25 12:41:42     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2119.47 MB )
[04/25 12:41:42     39s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:41:42     39s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:41:42     39s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] (I)       Early Global Route kernel              100.00%  227.67 sec  227.72 sec  0.05 sec  0.05 sec 
[04/25 12:41:42     39s] (I)       +-Import and model                      76.04%  227.67 sec  227.71 sec  0.04 sec  0.04 sec 
[04/25 12:41:42     39s] (I)       | +-Create place DB                      5.37%  227.67 sec  227.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Import place data                  5.33%  227.67 sec  227.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read instances and placement     1.92%  227.67 sec  227.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read nets                        3.29%  227.67 sec  227.67 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Create route DB                     67.78%  227.67 sec  227.71 sec  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)       | | +-Import route data (1T)            66.89%  227.67 sec  227.71 sec  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read blockages ( Layer 1-11 )   45.55%  227.68 sec  227.70 sec  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read routing blockages         0.00%  227.68 sec  227.68 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read instance blockages       44.28%  227.68 sec  227.70 sec  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read PG blockages              0.84%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read clock blockages           0.01%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read other blockages           0.01%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read halo blockages            0.02%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read boundary cut boxes        0.00%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read blackboxes                  0.01%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read prerouted                   0.74%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read unlegalized nets            0.17%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read nets                        0.03%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Set up via pillars               0.01%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Initialize 3D grid graph         0.36%  227.70 sec  227.70 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Model blockage capacity         17.89%  227.70 sec  227.71 sec  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Initialize 3D capacity        17.27%  227.70 sec  227.71 sec  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)       | | | +-Move terms for access (1T)       0.03%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Read aux data                        0.00%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Others data preparation              0.04%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Create route kernel                  2.41%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Global Routing                         5.18%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Initialization                       0.04%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Net group 1                          3.47%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Generate topology                  0.18%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1a                           0.43%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Pattern routing (1T)             0.35%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1b                           0.06%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1c                           0.01%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1d                           0.01%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1e                           0.09%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Route legalization               0.00%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1f                           0.01%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1g                           0.21%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Post Routing                     0.16%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1h                           0.22%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Post Routing                     0.17%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Layer assignment (1T)              0.85%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Export 3D cong map                     1.50%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Export 2D cong map                   0.15%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Extract Global 3D Wires                0.01%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Track Assignment (1T)                  3.62%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Initialization                       0.02%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Track Assignment Kernel              3.39%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Free Memory                          0.00%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Export                                 9.55%  227.71 sec  227.72 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Export DB wires                      0.17%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Export all nets                    0.06%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Set wire vias                      0.01%  227.71 sec  227.71 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Report wirelength                    5.01%  227.71 sec  227.72 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Update net boxes                     4.17%  227.72 sec  227.72 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Update timing                        0.00%  227.72 sec  227.72 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Postprocess design                     1.08%  227.72 sec  227.72 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)      ===================== Summary by functions =====================
[04/25 12:41:42     39s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:41:42     39s] (I)      ----------------------------------------------------------------
[04/25 12:41:42     39s] (I)        0  Early Global Route kernel      100.00%  0.05 sec  0.05 sec 
[04/25 12:41:42     39s] (I)        1  Import and model                76.04%  0.04 sec  0.04 sec 
[04/25 12:41:42     39s] (I)        1  Export                           9.55%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        1  Global Routing                   5.18%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        1  Track Assignment (1T)            3.62%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        1  Export 3D cong map               1.50%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        1  Postprocess design               1.08%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Create route DB                 67.78%  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)        2  Create place DB                  5.37%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Report wirelength                5.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Update net boxes                 4.17%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Net group 1                      3.47%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Track Assignment Kernel          3.39%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Create route kernel              2.41%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Export DB wires                  0.17%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Export 2D cong map               0.15%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Others data preparation          0.04%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Import route data (1T)          66.89%  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)        3  Import place data                5.33%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Layer assignment (1T)            0.85%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1a                         0.43%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1h                         0.22%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1g                         0.21%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Generate topology                0.18%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1e                         0.09%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Export all nets                  0.06%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Set wire vias                    0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1f                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read blockages ( Layer 1-11 )   45.55%  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)        4  Model blockage capacity         17.89%  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)        4  Read nets                        3.32%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read instances and placement     1.92%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read prerouted                   0.74%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Initialize 3D grid graph         0.36%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Pattern routing (1T)             0.35%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Post Routing                     0.33%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read unlegalized nets            0.17%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Move terms for access (1T)       0.03%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read instance blockages         44.28%  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)        5  Initialize 3D capacity          17.27%  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)        5  Read PG blockages                0.84%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/25 12:41:42     39s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/25 12:41:42     39s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:42     39s]     Routing using eGR in eGR->NR Step done.
[04/25 12:41:42     39s]     Routing using NR in eGR->NR Step...
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[04/25 12:41:42     39s]   0 nets are default rule and 1 are 2w2s.
[04/25 12:41:42     39s]   Preferred NanoRoute mode settings: Current
[04/25 12:41:42     39s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/25 12:41:42     39s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/25 12:41:42     39s] -drouteEndIteration 0
[04/25 12:41:42     39s] -droutePostRouteSpreadWire auto
[04/25 12:41:42     39s] -droutePostRouteWidenWireRule ""
[04/25 12:41:42     39s] -routeWithSiDriven false
[04/25 12:41:42     39s] -routeWithTimingDriven false
[04/25 12:41:42     39s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/25 12:41:42     39s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/25 12:41:42     39s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/25 12:41:42     39s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[04/25 12:41:42     39s] To increase the message display limit, refer to the product command reference manual.
[04/25 12:41:42     39s]       Clock detailed routing...
[04/25 12:41:42     39s]         NanoRoute...
[04/25 12:41:42     39s] % Begin globalDetailRoute (date=04/25 12:41:42, mem=1866.0M)
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] globalDetailRoute
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] #Start globalDetailRoute on Fri Apr 25 12:41:42 2025
[04/25 12:41:42     39s] #
[04/25 12:41:42     39s] ### Time Record (globalDetailRoute) is installed.
[04/25 12:41:42     39s] ### Time Record (Pre Callback) is installed.
[04/25 12:41:42     39s] ### Time Record (Pre Callback) is uninstalled.
[04/25 12:41:42     39s] ### Time Record (DB Import) is installed.
[04/25 12:41:42     39s] ### Time Record (Timing Data Generation) is installed.
[04/25 12:41:42     39s] ### Time Record (Timing Data Generation) is uninstalled.
[04/25 12:41:42     39s] #No via in the lib
[04/25 12:41:42     39s] #create default rule from bind_ndr_rule rule=0x7f0658724ed0 0x7f06151c8940
[04/25 12:41:42     39s] ### Net info: total nets: 2462
[04/25 12:41:42     39s] ### Net info: dirty nets: 0
[04/25 12:41:42     39s] ### Net info: marked as disconnected nets: 0
[04/25 12:41:42     39s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
[04/25 12:41:42     39s] #num needed restored net=0
[04/25 12:41:42     39s] #need_extraction net=0 (total=2462)
[04/25 12:41:42     39s] ### Net info: fully routed nets: 1
[04/25 12:41:42     39s] ### Net info: trivial (< 2 pins) nets: 4
[04/25 12:41:42     39s] ### Net info: unrouted nets: 2457
[04/25 12:41:42     39s] ### Net info: re-extraction nets: 0
[04/25 12:41:42     39s] ### Net info: selected nets: 1
[04/25 12:41:42     39s] ### Net info: ignored nets: 0
[04/25 12:41:42     39s] ### Net info: skip routing nets: 0
[04/25 12:41:42     39s] ### import design signature (8): route=1577078843 fixed_route=777742788 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2025167431 dirty_area=0 del_dirty_area=0 cell=1466003834 placement=1304408520 pin_access=1 inst_pattern=1
[04/25 12:41:42     39s] ### Time Record (DB Import) is uninstalled.
[04/25 12:41:42     39s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[04/25 12:41:42     39s] #
[04/25 12:41:42     39s] #Wire/Via statistics before line assignment ...
[04/25 12:41:42     39s] #Total number of nets with non-default rule or having extra spacing = 1
[04/25 12:41:42     39s] #Total wire length = 221 um.
[04/25 12:41:42     39s] #Total half perimeter of net bounding box = 124 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M1 = 5 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M2 = 23 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M3 = 5 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M4 = 10 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M5 = 133 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M6 = 45 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M7 = 0 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M8 = 0 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M9 = 0 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M10 = 0 um.
[04/25 12:41:42     39s] #Total wire length on LAYER M11 = 0 um.
[04/25 12:41:42     39s] #Total number of vias = 133
[04/25 12:41:42     39s] #Total number of multi-cut vias = 133 (100.0%)
[04/25 12:41:42     39s] #Up-Via Summary (total 133):
[04/25 12:41:42     39s] #                    multi-cut      Total
[04/25 12:41:42     39s] #-----------------------------------------
[04/25 12:41:42     39s] # M1                34 (100.0%)         34
[04/25 12:41:42     39s] # M2                29 (100.0%)         29
[04/25 12:41:42     39s] # M3                28 (100.0%)         28
[04/25 12:41:42     39s] # M4                27 (100.0%)         27
[04/25 12:41:42     39s] # M5                15 (100.0%)         15
[04/25 12:41:42     39s] #-----------------------------------------
[04/25 12:41:42     39s] #                  133 (100.0%)        133 
[04/25 12:41:42     39s] #
[04/25 12:41:42     39s] ### Time Record (Data Preparation) is installed.
[04/25 12:41:42     39s] #Start routing data preparation on Fri Apr 25 12:41:42 2025
[04/25 12:41:42     39s] #
[04/25 12:41:42     39s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE LEF_DEFAULT.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M1 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M2 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M2 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M3 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M3 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M4 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M4 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M5 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M5 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M6 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M6 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M7 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M7 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M8 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M8 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M9 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M9 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-776) No default up VIA for LAYER M10 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M10 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-777) No default down VIA for LAYER M11 in RULE VLMDefaultSetup.
[04/25 12:41:42     39s] #WARNING (NRDB-2040) Rule 2w2s doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 M10 
[04/25 12:41:42     39s] #WARNING (EMS-27) Message (NRDB-776) has exceeded the current message display limit of 20.
[04/25 12:41:42     39s] #To increase the message display limit, refer to the product command reference manual.
[04/25 12:41:42     39s] #WARNING (EMS-27) Message (NRDB-777) has exceeded the current message display limit of 20.
[04/25 12:41:42     39s] #To increase the message display limit, refer to the product command reference manual.
[04/25 12:41:42     39s] #Minimum voltage of a net in the design = 0.000.
[04/25 12:41:42     39s] #Maximum voltage of a net in the design = 1.320.
[04/25 12:41:42     39s] #Voltage range [0.000 - 1.320] has 2427 nets.
[04/25 12:41:42     39s] #Voltage range [0.000 - 0.000] has 34 nets.
[04/25 12:41:42     39s] #Voltage range [1.080 - 1.320] has 1 net.
[04/25 12:41:42     39s] #Build and mark too close pins for the same net.
[04/25 12:41:42     39s] ### Time Record (Cell Pin Access) is installed.
[04/25 12:41:42     39s] #Initial pin access analysis.
[04/25 12:41:42     39s] #Detail pin access analysis.
[04/25 12:41:42     39s] ### Time Record (Cell Pin Access) is uninstalled.
[04/25 12:41:42     39s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.12000
[04/25 12:41:42     39s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:41:42     39s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:41:42     39s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:41:42     39s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:41:42     39s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:41:42     39s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:41:42     39s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/25 12:41:42     39s] # M9           H   Track-Pitch = 0.40000    Line-2-Via Pitch = 0.15000
[04/25 12:41:42     39s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 12:41:42     39s] # M11          H   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/25 12:41:42     39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.50 (MB), peak = 1909.44 (MB)
[04/25 12:41:42     39s] #ERROR (NRDB-158) Missing vias from LAYER M1 to LAYER M2 in RULE LEF_DEFAULT. Add the missing via or remove all vias from RULE LEF_DEFAULT so that NanoRoute can use the vias from the default RULE.
[04/25 12:41:42     39s] ### Time Record (Data Preparation) is uninstalled.
[04/25 12:41:42     39s] #	no debugging net set
[04/25 12:41:42     39s] #Cpu time = 00:00:00
[04/25 12:41:42     39s] #Elapsed time = 00:00:00
[04/25 12:41:42     39s] #Increased memory = 3.19 (MB)
[04/25 12:41:42     39s] #Total memory = 1869.21 (MB)
[04/25 12:41:42     39s] #Peak memory = 1909.44 (MB)
[04/25 12:41:42     39s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[04/25 12:41:42     39s] ### Time Record (globalDetailRoute) is uninstalled.
[04/25 12:41:42     39s] ### 
[04/25 12:41:42     39s] ###   Scalability Statistics
[04/25 12:41:42     39s] ### 
[04/25 12:41:42     39s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:41:42     39s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/25 12:41:42     39s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:41:42     39s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/25 12:41:42     39s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/25 12:41:42     39s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/25 12:41:42     39s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/25 12:41:42     39s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/25 12:41:42     39s] ###   Entire Command                |        00:00:00|        00:00:00|             1.0|
[04/25 12:41:42     39s] ### --------------------------------+----------------+----------------+----------------+
[04/25 12:41:42     39s] ### 
[04/25 12:41:42     39s] % End globalDetailRoute (date=04/25 12:41:42, total cpu=0:00:00.3, real=0:00:00.0, peak res=1869.3M, current mem=1869.3M)
[04/25 12:41:42     39s]         NanoRoute done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 12:41:42     39s]       Clock detailed routing done.
[04/25 12:41:42     39s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/25 12:41:42     39s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/25 12:41:42     39s] **ERROR: (IMPCCOPT-5053):	NanoRoute did not finish successfully. See log file for details.
      Route Remaining Unrouted Nets...
[04/25 12:41:42     39s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/25 12:41:42     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2123.2M, EPOCH TIME: 1745565102.488934
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] All LLGs are deleted
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2123.2M, EPOCH TIME: 1745565102.488980
[04/25 12:41:42     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2123.2M, EPOCH TIME: 1745565102.488998
[04/25 12:41:42     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2123.2M, EPOCH TIME: 1745565102.489050
[04/25 12:41:42     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.5 mem=2123.2M
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] Trim Metal Layers:
[04/25 12:41:42     39s] LayerId::1 widthSet size::5
[04/25 12:41:42     39s] LayerId::2 widthSet size::5
[04/25 12:41:42     39s] LayerId::3 widthSet size::5
[04/25 12:41:42     39s] LayerId::4 widthSet size::5
[04/25 12:41:42     39s] LayerId::5 widthSet size::5
[04/25 12:41:42     39s] LayerId::6 widthSet size::5
[04/25 12:41:42     39s] LayerId::7 widthSet size::6
[04/25 12:41:42     39s] LayerId::8 widthSet size::6
[04/25 12:41:42     39s] LayerId::9 widthSet size::6
[04/25 12:41:42     39s] LayerId::10 widthSet size::4
[04/25 12:41:42     39s] LayerId::11 widthSet size::3
[04/25 12:41:42     39s] Updating RC grid for preRoute extraction ...
[04/25 12:41:42     39s] eee: pegSigSF::1.070000
[04/25 12:41:42     39s] Initializing multi-corner capacitance tables ... 
[04/25 12:41:42     39s] Initializing multi-corner resistance tables ...
[04/25 12:41:42     39s] Creating RPSQ from WeeR and WRes ...
[04/25 12:41:42     39s] eee: l::1 avDens::0.098899 usedTrk::720.973914 availTrk::7290.000000 sigTrk::720.973914
[04/25 12:41:42     39s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:41:42     39s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:41:42     39s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:41:42     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.807500 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:41:42     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.5 mem=2123.2M
[04/25 12:41:42     39s] **WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
[04/25 12:41:42     39s] To increase the message display limit, refer to the product command reference manual.
[04/25 12:41:42     39s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2123.25 MB )
[04/25 12:41:42     39s] (I)      ==================== Layers =====================
[04/25 12:41:42     39s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:42     39s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/25 12:41:42     39s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:42     39s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |  10 | 10 |     M10 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/25 12:41:42     39s] (I)      |  11 | 11 |     M11 |    wire |      1 |       |
[04/25 12:41:42     39s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:42     39s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[04/25 12:41:42     39s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/25 12:41:42     39s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[04/25 12:41:42     39s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[04/25 12:41:42     39s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  70 | 70 |    Nlvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  71 | 71 |    Plvt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  72 | 72 |  SiProt | implant |        |       |
[04/25 12:41:42     39s] (I)      |  73 | 73 | OVERLAP | overlap |        |       |
[04/25 12:41:42     39s] (I)      +-----+----+---------+---------+--------+-------+
[04/25 12:41:42     39s] (I)      Started Import and model ( Curr Mem: 2123.25 MB )
[04/25 12:41:42     39s] (I)      Default pattern map key = calculator_fsm_default.
[04/25 12:41:42     39s] (I)      == Non-default Options ==
[04/25 12:41:42     39s] (I)      Maximum routing layer                              : 11
[04/25 12:41:42     39s] (I)      Minimum routing layer                              : 1
[04/25 12:41:42     39s] (I)      Number of threads                                  : 1
[04/25 12:41:42     39s] (I)      Method to set GCell size                           : row
[04/25 12:41:42     39s] (I)      Counted 1920 PG shapes. We will not process PG shapes layer by layer.
[04/25 12:41:42     39s] (I)      Use row-based GCell size
[04/25 12:41:42     39s] (I)      Use row-based GCell align
[04/25 12:41:42     39s] (I)      layer 0 area = 80000
[04/25 12:41:42     39s] (I)      layer 1 area = 80000
[04/25 12:41:42     39s] (I)      layer 2 area = 80000
[04/25 12:41:42     39s] (I)      layer 3 area = 80000
[04/25 12:41:42     39s] (I)      layer 4 area = 80000
[04/25 12:41:42     39s] (I)      layer 5 area = 80000
[04/25 12:41:42     39s] (I)      layer 6 area = 80000
[04/25 12:41:42     39s] (I)      layer 7 area = 80000
[04/25 12:41:42     39s] (I)      layer 8 area = 80000
[04/25 12:41:42     39s] (I)      layer 9 area = 400000
[04/25 12:41:42     39s] (I)      layer 10 area = 400000
[04/25 12:41:42     39s] (I)      GCell unit size   : 3420
[04/25 12:41:42     39s] (I)      GCell multiplier  : 1
[04/25 12:41:42     39s] (I)      GCell row height  : 3420
[04/25 12:41:42     39s] (I)      Actual row height : 3420
[04/25 12:41:42     39s] (I)      GCell align ref   : 12000 12160
[04/25 12:41:42     39s] [NR-eGR] Track table information for default rule: 
[04/25 12:41:42     39s] [NR-eGR] M1 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M2 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M3 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M4 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M5 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M6 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M7 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M8 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M9 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M10 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] M11 has single uniform track structure
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer1/2. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer2/3. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer3/4. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer4/5. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer5/6. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer7/8. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer8/9. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer9/10. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] ERROR: No suitable DB via cell is found for layer10/11. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 1
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 2
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 3
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 4
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 5
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 6
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 7
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 8
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 9
[04/25 12:41:42     39s] [NR-eGR] No double-cut via on layer 10
[04/25 12:41:42     39s] (I)      =============== Default via ===============
[04/25 12:41:42     39s] (I)      +----+------------------+-----------------+
[04/25 12:41:42     39s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut |
[04/25 12:41:42     39s] (I)      +----+------------------+-----------------+
[04/25 12:41:42     39s] (I)      |  1 |                  |                 |
[04/25 12:41:42     39s] (I)      |  2 |                  |                 |
[04/25 12:41:42     39s] (I)      |  3 |                  |                 |
[04/25 12:41:42     39s] (I)      |  4 |                  |                 |
[04/25 12:41:42     39s] (I)      |  5 |                  |                 |
[04/25 12:41:42     39s] (I)      |  6 |                  |                 |
[04/25 12:41:42     39s] (I)      |  7 |                  |                 |
[04/25 12:41:42     39s] (I)      |  8 |                  |                 |
[04/25 12:41:42     39s] (I)      |  9 |                  |                 |
[04/25 12:41:42     39s] (I)      | 10 |                  |                 |
[04/25 12:41:42     39s] (I)      +----+------------------+-----------------+
[04/25 12:41:42     39s] [NR-eGR] Read 3558 PG shapes
[04/25 12:41:42     39s] [NR-eGR] Read 0 clock shapes
[04/25 12:41:42     39s] [NR-eGR] Read 0 other shapes
[04/25 12:41:42     39s] [NR-eGR] #Routing Blockages  : 0
[04/25 12:41:42     39s] [NR-eGR] #Instance Blockages : 130035
[04/25 12:41:42     39s] [NR-eGR] #PG Blockages       : 3558
[04/25 12:41:42     39s] [NR-eGR] #Halo Blockages     : 0
[04/25 12:41:42     39s] [NR-eGR] #Boundary Blockages : 0
[04/25 12:41:42     39s] [NR-eGR] #Clock Blockages    : 0
[04/25 12:41:42     39s] [NR-eGR] #Other Blockages    : 0
[04/25 12:41:42     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/25 12:41:42     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/25 12:41:42     39s] [NR-eGR] Read 2425 nets ( ignored 0 )
[04/25 12:41:42     39s] (I)      early_global_route_priority property id does not exist.
[04/25 12:41:42     39s] (I)      Read Num Blocks=133593  Num Prerouted Wires=0  Num CS=0
[04/25 12:41:42     39s] (I)      Layer 0 (H) : #blockages 130445 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 1 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 2 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 3 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 4 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 5 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 6 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 7 (V) : #blockages 328 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 8 (H) : #blockages 328 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 9 (V) : #blockages 344 : #preroutes 0
[04/25 12:41:42     39s] (I)      Layer 10 (H) : #blockages 180 : #preroutes 0
[04/25 12:41:42     39s] (I)      Number of ignored nets                =      0
[04/25 12:41:42     39s] (I)      Number of connected nets              =      0
[04/25 12:41:42     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/25 12:41:42     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/25 12:41:42     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/25 12:41:42     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/25 12:41:42     39s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[04/25 12:41:42     39s] (I)      Ndr track 0 does not exist
[04/25 12:41:42     39s] (I)      Ndr track 0 does not exist
[04/25 12:41:42     39s] (I)      ---------------------Grid Graph Info--------------------
[04/25 12:41:42     39s] (I)      Routing area        : (0, 0) - (306000, 301340)
[04/25 12:41:42     39s] (I)      Core area           : (12000, 12160) - (294000, 289180)
[04/25 12:41:42     39s] (I)      Site width          :   400  (dbu)
[04/25 12:41:42     39s] (I)      Row height          :  3420  (dbu)
[04/25 12:41:42     39s] (I)      GCell row height    :  3420  (dbu)
[04/25 12:41:42     39s] (I)      GCell width         :  3420  (dbu)
[04/25 12:41:42     39s] (I)      GCell height        :  3420  (dbu)
[04/25 12:41:42     39s] (I)      Grid                :    89    88    11
[04/25 12:41:42     39s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/25 12:41:42     39s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/25 12:41:42     39s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[04/25 12:41:42     39s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/25 12:41:42     39s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/25 12:41:42     39s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/25 12:41:42     39s] (I)      Default pitch size  :   380   400   400   400   400   400   400   400   800  1000  1000
[04/25 12:41:42     39s] (I)      First track coord   :   190   200   590   200   590   200   590   200   990  1200  1190
[04/25 12:41:42     39s] (I)      Num tracks per GCell:  9.00  8.55  8.55  8.55  8.55  8.55  8.55  8.55  4.28  3.42  3.42
[04/25 12:41:42     39s] (I)      Total num of tracks :   793   765   752   765   752   765   752   765   376   305   300
[04/25 12:41:42     39s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/25 12:41:42     39s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/25 12:41:42     39s] (I)      --------------------------------------------------------
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] [NR-eGR] ============ Routing rule table ============
[04/25 12:41:42     39s] [NR-eGR] Rule id: 0  Nets: 2424
[04/25 12:41:42     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/25 12:41:42     39s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10    11 
[04/25 12:41:42     39s] (I)                    Pitch  380  400  400  400  400  400  400  400  800  1000  1000 
[04/25 12:41:42     39s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 12:41:42     39s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1     1 
[04/25 12:41:42     39s] [NR-eGR] Rule id: 1  Rule name: 2w2s  Nets: 1
[04/25 12:41:42     39s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[04/25 12:41:42     39s] (I)                    Layer     1     2     3     4     5     6     7     8    9    10    11 
[04/25 12:41:42     39s] (I)                    Pitch  1140  1200  1200  1200  1200  1200  1200  1200  800  1000  1000 
[04/25 12:41:42     39s] (I)             #Used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:42     39s] (I)       #Fully used tracks     3     3     3     3     3     3     3     3    1     1     1 
[04/25 12:41:42     39s] [NR-eGR] ========================================
[04/25 12:41:42     39s] [NR-eGR] 
[04/25 12:41:42     39s] (I)      =============== Blocked Tracks ===============
[04/25 12:41:42     39s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:42     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/25 12:41:42     39s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:42     39s] (I)      |     1 |   70577 |    56298 |        79.77% |
[04/25 12:41:42     39s] (I)      |     2 |   67320 |     2296 |         3.41% |
[04/25 12:41:42     39s] (I)      |     3 |   66928 |      615 |         0.92% |
[04/25 12:41:42     39s] (I)      |     4 |   67320 |     2296 |         3.41% |
[04/25 12:41:42     39s] (I)      |     5 |   66928 |      615 |         0.92% |
[04/25 12:41:42     39s] (I)      |     6 |   67320 |     2296 |         3.41% |
[04/25 12:41:42     39s] (I)      |     7 |   66928 |      615 |         0.92% |
[04/25 12:41:42     39s] (I)      |     8 |   67320 |     2296 |         3.41% |
[04/25 12:41:42     39s] (I)      |     9 |   33464 |      381 |         1.14% |
[04/25 12:41:42     39s] (I)      |    10 |   26840 |     6621 |        24.67% |
[04/25 12:41:42     39s] (I)      |    11 |   26700 |     6650 |        24.91% |
[04/25 12:41:42     39s] (I)      +-------+---------+----------+---------------+
[04/25 12:41:42     39s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2125.75 MB )
[04/25 12:41:42     39s] (I)      Reset routing kernel
[04/25 12:41:42     39s] (I)      Started Global Routing ( Curr Mem: 2125.75 MB )
[04/25 12:41:42     39s] (I)      totalPins=8627  totalGlobalPin=8612 (99.83%)
[04/25 12:41:42     39s] (I)      total 2D Cap : 132854 = (66354 H, 66500 V)
[04/25 12:41:42     39s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1a Route ============
[04/25 12:41:42     39s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1b Route ============
[04/25 12:41:42     39s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:42     39s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1c Route ============
[04/25 12:41:42     39s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1d Route ============
[04/25 12:41:42     39s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1e Route ============
[04/25 12:41:42     39s] (I)      Usage: 119 = (60 H, 59 V) = (0.09% H, 0.09% V) = (1.026e+02um H, 1.009e+02um V)
[04/25 12:41:42     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.034900e+02um
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1l Route ============
[04/25 12:41:42     39s] (I)      total 2D Cap : 554613 = (267902 H, 286711 V)
[04/25 12:41:42     39s] [NR-eGR] Layer group 2: route 2424 net(s) in layer range [1, 11]
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1a Route ============
[04/25 12:41:42     39s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1b Route ============
[04/25 12:41:42     39s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:42     39s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:41:42     39s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/25 12:41:42     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1c Route ============
[04/25 12:41:42     39s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1d Route ============
[04/25 12:41:42     39s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1e Route ============
[04/25 12:41:42     39s] (I)      Usage: 29818 = (14410 H, 15408 V) = (5.38% H, 5.37% V) = (2.464e+04um H, 2.635e+04um V)
[04/25 12:41:42     39s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.098878e+04um
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] (I)      ============  Phase 1l Route ============
[04/25 12:41:42     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/25 12:41:42     39s] (I)      Layer  1:      15209       106        62       42201       27495    (60.55%) 
[04/25 12:41:42     39s] (I)      Layer  2:      65935     15253         0           0       66203    ( 0.00%) 
[04/25 12:41:42     39s] (I)      Layer  3:      65738     12982         0           0       66211    ( 0.00%) 
[04/25 12:41:42     39s] (I)      Layer  4:      65935      2041         0           0       66203    ( 0.00%) 
[04/25 12:41:42     39s] (I)      Layer  5:      65738       677         0           0       66211    ( 0.00%) 
[04/25 12:41:42     39s] (I)      Layer  6:      65935       177         0           0       66203    ( 0.00%) 
[04/25 12:41:42     39s] (I)      Layer  7:      65738         0         0           0       66211    ( 0.00%) 
[04/25 12:41:42     39s] (I)      Layer  8:      65935         0         0           0       66203    ( 0.00%) 
[04/25 12:41:42     39s] (I)      Layer  9:      32839         0         0           0       33106    ( 0.00%) 
[04/25 12:41:42     39s] (I)      Layer 10:      19921         0         0        4077       22404    (15.39%) 
[04/25 12:41:42     39s] (I)      Layer 11:      19791         0         0        2640       23844    ( 9.97%) 
[04/25 12:41:42     39s] (I)      Total:        548714     31236        62       48917      570289    ( 7.90%) 
[04/25 12:41:42     39s] (I)      
[04/25 12:41:42     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/25 12:41:42     39s] [NR-eGR]                        OverCon            
[04/25 12:41:42     39s] [NR-eGR]                         #Gcell     %Gcell
[04/25 12:41:42     39s] [NR-eGR]        Layer               (1)    OverCon
[04/25 12:41:42     39s] [NR-eGR] ----------------------------------------------
[04/25 12:41:42     39s] [NR-eGR]      M1 ( 1)        62( 2.03%)   ( 2.03%) 
[04/25 12:41:42     39s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[04/25 12:41:42     39s] [NR-eGR] ----------------------------------------------
[04/25 12:41:42     39s] [NR-eGR]        Total        62( 0.08%)   ( 0.08%) 
[04/25 12:41:42     39s] [NR-eGR] 
[04/25 12:41:42     39s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2125.75 MB )
[04/25 12:41:42     39s] (I)      total 2D Cap : 555524 = (268485 H, 287039 V)
[04/25 12:41:42     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/25 12:41:42     39s] (I)      ============= Track Assignment ============
[04/25 12:41:42     39s] (I)      Started Track Assignment (1T) ( Curr Mem: 2125.75 MB )
[04/25 12:41:42     39s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/25 12:41:42     39s] (I)      Run Multi-thread track assignment
[04/25 12:41:42     39s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2125.75 MB )
[04/25 12:41:42     39s] (I)      Started Export ( Curr Mem: 2125.75 MB )
[04/25 12:41:42     39s] [NR-eGR]              Length (um)   Vias 
[04/25 12:41:42     39s] [NR-eGR] --------------------------------
[04/25 12:41:42     39s] [NR-eGR]  M1   (1H)          3031   8916 
[04/25 12:41:42     39s] [NR-eGR]  M2   (2V)         23385   7342 
[04/25 12:41:42     39s] [NR-eGR]  M3   (3H)         21845    459 
[04/25 12:41:42     39s] [NR-eGR]  M4   (4V)          3443    133 
[04/25 12:41:42     39s] [NR-eGR]  M5   (5H)           960     43 
[04/25 12:41:42     39s] [NR-eGR]  M6   (6V)           102      2 
[04/25 12:41:42     39s] [NR-eGR]  M7   (7H)             0      0 
[04/25 12:41:42     39s] [NR-eGR]  M8   (8V)             0      0 
[04/25 12:41:42     39s] [NR-eGR]  M9   (9H)             0      0 
[04/25 12:41:42     39s] [NR-eGR]  M10  (10V)            0      0 
[04/25 12:41:42     39s] [NR-eGR]  M11  (11H)            0      0 
[04/25 12:41:42     39s] [NR-eGR] --------------------------------
[04/25 12:41:42     39s] [NR-eGR]       Total        52767  16895 
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] [NR-eGR] Total half perimeter of net bounding box: 42123um
[04/25 12:41:42     39s] [NR-eGR] Total length: 52767um, number of vias: 16895
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] [NR-eGR] Total eGR-routed clock nets wire length: 218um, number of vias: 179
[04/25 12:41:42     39s] [NR-eGR] --------------------------------------------------------------------------
[04/25 12:41:42     39s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2125.75 MB )
[04/25 12:41:42     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2122.75 MB )
[04/25 12:41:42     39s] (I)      ===================================== Runtime Summary ======================================
[04/25 12:41:42     39s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/25 12:41:42     39s] (I)      --------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] (I)       Early Global Route kernel              100.00%  228.11 sec  228.19 sec  0.08 sec  0.08 sec 
[04/25 12:41:42     39s] (I)       +-Import and model                      39.27%  228.11 sec  228.14 sec  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)       | +-Create place DB                      3.50%  228.11 sec  228.11 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Import place data                  3.47%  228.11 sec  228.11 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read instances and placement     1.23%  228.11 sec  228.11 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read nets                        2.16%  228.11 sec  228.11 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Create route DB                     33.71%  228.11 sec  228.14 sec  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)       | | +-Import route data (1T)            33.55%  228.11 sec  228.14 sec  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read blockages ( Layer 1-11 )   24.96%  228.11 sec  228.13 sec  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read routing blockages         0.00%  228.11 sec  228.11 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read instance blockages       24.46%  228.11 sec  228.13 sec  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read PG blockages              0.24%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read clock blockages           0.01%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read other blockages           0.01%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read halo blockages            0.02%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Read boundary cut boxes        0.00%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read blackboxes                  0.01%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read prerouted                   0.06%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read unlegalized nets            0.10%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Read nets                        0.35%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Set up via pillars               0.01%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Initialize 3D grid graph         0.06%  228.13 sec  228.13 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Model blockage capacity          6.42%  228.13 sec  228.14 sec  0.01 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | | +-Initialize 3D capacity         6.15%  228.13 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Read aux data                        0.00%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Others data preparation              0.09%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Create route kernel                  1.72%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Global Routing                        26.82%  228.14 sec  228.16 sec  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)       | +-Initialization                       0.25%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Net group 1                          1.38%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Generate topology                  0.02%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1a                           0.45%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Pattern routing (1T)             0.41%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1b                           0.03%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1c                           0.01%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1d                           0.01%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1e                           0.06%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Route legalization               0.00%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1l                           0.41%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Layer assignment (1T)            0.39%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Net group 2                         23.46%  228.14 sec  228.16 sec  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)       | | +-Generate topology                  1.95%  228.14 sec  228.14 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1a                           4.10%  228.14 sec  228.15 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Pattern routing (1T)             3.62%  228.14 sec  228.15 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Add via demand to 2D             0.38%  228.15 sec  228.15 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1b                           0.04%  228.15 sec  228.15 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1c                           0.01%  228.15 sec  228.15 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1d                           0.01%  228.15 sec  228.15 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1e                           0.05%  228.15 sec  228.15 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | | +-Route legalization               0.00%  228.15 sec  228.15 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Phase 1l                          16.58%  228.15 sec  228.16 sec  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)       | | | +-Layer assignment (1T)           16.22%  228.15 sec  228.16 sec  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)       | +-Clean cong LA                        0.00%  228.16 sec  228.16 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Export 3D cong map                     0.98%  228.16 sec  228.16 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Export 2D cong map                   0.09%  228.16 sec  228.16 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Extract Global 3D Wires                0.44%  228.16 sec  228.16 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Track Assignment (1T)                 19.18%  228.16 sec  228.18 sec  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)       | +-Initialization                       0.08%  228.16 sec  228.16 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Track Assignment Kernel             18.89%  228.16 sec  228.18 sec  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)       | +-Free Memory                          0.00%  228.18 sec  228.18 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Export                                10.69%  228.18 sec  228.19 sec  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)       | +-Export DB wires                      5.82%  228.18 sec  228.18 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Export all nets                    4.46%  228.18 sec  228.18 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | | +-Set wire vias                      1.07%  228.18 sec  228.18 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Report wirelength                    2.39%  228.18 sec  228.18 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Update net boxes                     2.36%  228.18 sec  228.19 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       | +-Update timing                        0.00%  228.19 sec  228.19 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)       +-Postprocess design                     0.37%  228.19 sec  228.19 sec  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)      ===================== Summary by functions =====================
[04/25 12:41:42     39s] (I)       Lv  Step                                 %      Real       CPU 
[04/25 12:41:42     39s] (I)      ----------------------------------------------------------------
[04/25 12:41:42     39s] (I)        0  Early Global Route kernel      100.00%  0.08 sec  0.08 sec 
[04/25 12:41:42     39s] (I)        1  Import and model                39.27%  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)        1  Global Routing                  26.82%  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)        1  Track Assignment (1T)           19.18%  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)        1  Export                          10.69%  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)        1  Export 3D cong map               0.98%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        1  Extract Global 3D Wires          0.44%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        1  Postprocess design               0.37%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Create route DB                 33.71%  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)        2  Net group 2                     23.46%  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)        2  Track Assignment Kernel         18.89%  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)        2  Export DB wires                  5.82%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Create place DB                  3.50%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Report wirelength                2.39%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Update net boxes                 2.36%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Create route kernel              1.72%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Net group 1                      1.38%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Initialization                   0.33%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Export 2D cong map               0.09%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Others data preparation          0.09%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Import route data (1T)          33.55%  0.03 sec  0.03 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1l                        17.00%  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1a                         4.55%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Export all nets                  4.46%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Import place data                3.47%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Generate topology                1.97%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Set wire vias                    1.07%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1e                         0.11%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read blockages ( Layer 1-11 )   24.96%  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)        4  Layer assignment (1T)           16.61%  0.01 sec  0.01 sec 
[04/25 12:41:42     39s] (I)        4  Model blockage capacity          6.42%  0.01 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Pattern routing (1T)             4.03%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read nets                        2.51%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read instances and placement     1.23%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Add via demand to 2D             0.38%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read unlegalized nets            0.10%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read prerouted                   0.06%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read instance blockages         24.46%  0.02 sec  0.02 sec 
[04/25 12:41:42     39s] (I)        5  Initialize 3D capacity           6.15%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read PG blockages                0.24%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/25 12:41:42     39s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/25 12:41:42     39s]     Routing using NR in eGR->NR Step done.
[04/25 12:41:42     39s] Net route status summary:
[04/25 12:41:42     39s]   Clock:         1 (unrouted=0, trialRouted=1, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:42     39s]   Non-clock:  2461 (unrouted=37, trialRouted=2424, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4, (crossesIlmBoundary AND tooFewTerms=0)])
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] CCOPT: Done with clock implementation routing.
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/25 12:41:42     39s]   Clock implementation routing done.
[04/25 12:41:42     39s]   Leaving CCOpt scope - extractRC...
[04/25 12:41:42     39s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/25 12:41:42     39s] Extraction called for design 'calculator_fsm' of instances=2698 and nets=2462 using extraction engine 'preRoute' .
[04/25 12:41:42     39s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/25 12:41:42     39s] Type 'man IMPEXT-3530' for more detail.
[04/25 12:41:42     39s] PreRoute RC Extraction called for design calculator_fsm.
[04/25 12:41:42     39s] RC Extraction called in multi-corner(1) mode.
[04/25 12:41:42     39s] RCMode: PreRoute
[04/25 12:41:42     39s]       RC Corner Indexes            0   
[04/25 12:41:42     39s] Capacitance Scaling Factor   : 1.00000 
[04/25 12:41:42     39s] Resistance Scaling Factor    : 1.00000 
[04/25 12:41:42     39s] Clock Cap. Scaling Factor    : 1.00000 
[04/25 12:41:42     39s] Clock Res. Scaling Factor    : 1.00000 
[04/25 12:41:42     39s] Shrink Factor                : 0.90000
[04/25 12:41:42     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/25 12:41:42     39s] Using capacitance table file ...
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] Trim Metal Layers:
[04/25 12:41:42     39s] LayerId::1 widthSet size::5
[04/25 12:41:42     39s] LayerId::2 widthSet size::5
[04/25 12:41:42     39s] LayerId::3 widthSet size::5
[04/25 12:41:42     39s] LayerId::4 widthSet size::5
[04/25 12:41:42     39s] LayerId::5 widthSet size::5
[04/25 12:41:42     39s] LayerId::6 widthSet size::5
[04/25 12:41:42     39s] LayerId::7 widthSet size::6
[04/25 12:41:42     39s] LayerId::8 widthSet size::6
[04/25 12:41:42     39s] LayerId::9 widthSet size::6
[04/25 12:41:42     39s] LayerId::10 widthSet size::4
[04/25 12:41:42     39s] LayerId::11 widthSet size::3
[04/25 12:41:42     39s] Updating RC grid for preRoute extraction ...
[04/25 12:41:42     39s] eee: pegSigSF::1.070000
[04/25 12:41:42     39s] Initializing multi-corner capacitance tables ... 
[04/25 12:41:42     39s] Initializing multi-corner resistance tables ...
[04/25 12:41:42     39s] Creating RPSQ from WeeR and WRes ...
[04/25 12:41:42     39s] eee: l::1 avDens::0.123544 usedTrk::900.635467 availTrk::7290.000000 sigTrk::900.635467
[04/25 12:41:42     39s] eee: l::2 avDens::0.204390 usedTrk::1380.550642 availTrk::6754.500000 sigTrk::1380.550642
[04/25 12:41:42     39s] eee: l::3 avDens::0.191040 usedTrk::1290.382952 availTrk::6754.500000 sigTrk::1290.382952
[04/25 12:41:42     39s] eee: l::4 avDens::0.035760 usedTrk::201.792077 availTrk::5643.000000 sigTrk::201.792077
[04/25 12:41:42     39s] eee: l::5 avDens::0.018363 usedTrk::56.520790 availTrk::3078.000000 sigTrk::56.520790
[04/25 12:41:42     39s] eee: l::6 avDens::0.005555 usedTrk::6.174357 availTrk::1111.500000 sigTrk::6.174357
[04/25 12:41:42     39s] eee: l::7 avDens::0.000274 usedTrk::0.023392 availTrk::85.500000 sigTrk::0.023392
[04/25 12:41:42     39s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/25 12:41:42     39s] eee: l::10 avDens::0.072566 usedTrk::156.351171 availTrk::2154.600000 sigTrk::156.351171
[04/25 12:41:42     39s] eee: l::11 avDens::0.066096 usedTrk::162.755146 availTrk::2462.400000 sigTrk::162.755146
[04/25 12:41:42     39s] {RT RC 0 11 11 {7 0} {10 0} 2}
[04/25 12:41:42     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.081655 aWlH=0.000000 lMod=0 pMax=0.807500 pMod=83 wcR=0.759000 newSi=0.001600 wHLS=1.897500 siPrev=0 viaL=0.000000
[04/25 12:41:42     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2122.750M)
[04/25 12:41:42     39s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/25 12:41:42     39s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]   Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:41:42     39s] End AAE Lib Interpolated Model. (MEM=2122.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:41:42     39s]   Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s]   Clock DAG stats after routing clock trees:
[04/25 12:41:42     39s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:42     39s]     sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:42     39s]     misc counts      : r=1, pp=0
[04/25 12:41:42     39s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:42     39s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:42     39s]     sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:42     39s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:42     39s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=218.080um, total=218.080um
[04/25 12:41:42     39s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:42     39s]   Clock DAG net violations after routing clock trees: none
[04/25 12:41:42     39s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/25 12:41:42     39s]     Leaf : target=0.200ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:42     39s]   Clock DAG hash after routing clock trees: 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]   CTS services accumulated run-time stats after routing clock trees:
[04/25 12:41:42     39s]     delay calculator: calls=10461, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]     legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]     steiner router: calls=10463, total_wall_time=0.030s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]   Primary reporting skew groups after routing clock trees:
[04/25 12:41:42     39s]     skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.006, sd=0.002], skew [0.006 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.006) (gid=0.000 gs=0.000)
[04/25 12:41:42     39s]         min path sink: result_reg[21]46/CK
[04/25 12:41:42     39s]         max path sink: state_reg[1]/CK
[04/25 12:41:42     39s]   Skew group summary after routing clock trees:
[04/25 12:41:42     39s]     skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.006, sd=0.002], skew [0.006 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.006) (gid=0.000 gs=0.000)
[04/25 12:41:42     39s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/25 12:41:42     39s] **WARN: (IMPCCOPT-2204):	Skipping Post Conditioning: The clock network is not routed.
[04/25 12:41:42     39s]   Post-balance tidy up or trial balance steps...
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG stats at end of CTS:
[04/25 12:41:42     39s]   ==============================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   -------------------------------------------------------
[04/25 12:41:42     39s]   Cell type                 Count    Area     Capacitance
[04/25 12:41:42     39s]   -------------------------------------------------------
[04/25 12:41:42     39s]   Buffers                     0      0.000       0.000
[04/25 12:41:42     39s]   Inverters                   0      0.000       0.000
[04/25 12:41:42     39s]   Integrated Clock Gates      0      0.000       0.000
[04/25 12:41:42     39s]   Discrete Clock Gates        0      0.000       0.000
[04/25 12:41:42     39s]   Clock Logic                 0      0.000       0.000
[04/25 12:41:42     39s]   All                         0      0.000       0.000
[04/25 12:41:42     39s]   -------------------------------------------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG sink counts at end of CTS:
[04/25 12:41:42     39s]   ====================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   -------------------------
[04/25 12:41:42     39s]   Sink type           Count
[04/25 12:41:42     39s]   -------------------------
[04/25 12:41:42     39s]   Regular              34
[04/25 12:41:42     39s]   Enable Latch          0
[04/25 12:41:42     39s]   Load Capacitance      0
[04/25 12:41:42     39s]   Antenna Diode         0
[04/25 12:41:42     39s]   Node Sink             0
[04/25 12:41:42     39s]   Total                34
[04/25 12:41:42     39s]   -------------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG wire lengths at end of CTS:
[04/25 12:41:42     39s]   =====================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   --------------------
[04/25 12:41:42     39s]   Type     Wire Length
[04/25 12:41:42     39s]   --------------------
[04/25 12:41:42     39s]   Top          0.000
[04/25 12:41:42     39s]   Trunk        0.000
[04/25 12:41:42     39s]   Leaf       218.080
[04/25 12:41:42     39s]   Total      218.080
[04/25 12:41:42     39s]   --------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG hp wire lengths at end of CTS:
[04/25 12:41:42     39s]   ========================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   -----------------------
[04/25 12:41:42     39s]   Type     hp Wire Length
[04/25 12:41:42     39s]   -----------------------
[04/25 12:41:42     39s]   Top          0.000
[04/25 12:41:42     39s]   Trunk        0.000
[04/25 12:41:42     39s]   Leaf         0.000
[04/25 12:41:42     39s]   Total        0.000
[04/25 12:41:42     39s]   -----------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG capacitances at end of CTS:
[04/25 12:41:42     39s]   =====================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   --------------------------------
[04/25 12:41:42     39s]   Type     Gate     Wire     Total
[04/25 12:41:42     39s]   --------------------------------
[04/25 12:41:42     39s]   Top      0.000    0.000    0.000
[04/25 12:41:42     39s]   Trunk    0.000    0.000    0.000
[04/25 12:41:42     39s]   Leaf     0.022    0.025    0.048
[04/25 12:41:42     39s]   Total    0.022    0.025    0.048
[04/25 12:41:42     39s]   --------------------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG sink capacitances at end of CTS:
[04/25 12:41:42     39s]   ==========================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   -----------------------------------------------
[04/25 12:41:42     39s]   Total    Average    Std. Dev.    Min      Max
[04/25 12:41:42     39s]   -----------------------------------------------
[04/25 12:41:42     39s]   0.022     0.001       0.000      0.001    0.001
[04/25 12:41:42     39s]   -----------------------------------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG net violations at end of CTS:
[04/25 12:41:42     39s]   =======================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   None
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/25 12:41:42     39s]   ====================================================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/25 12:41:42     39s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   Leaf        0.200       1       0.102       0.000      0.102    0.102    {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}         -
[04/25 12:41:42     39s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Clock DAG hash at end of CTS: 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s]   CTS services accumulated run-time stats at end of CTS:
[04/25 12:41:42     39s]     delay calculator: calls=10461, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]     legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]     steiner router: calls=10463, total_wall_time=0.030s, mean_wall_time=0.003ms
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Primary reporting skew groups summary at end of CTS:
[04/25 12:41:42     39s]   ====================================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   Half-corner       Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/25 12:41:42     39s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   MIN:setup.late    clk/SDC       0.002     0.008     0.006       0.046         0.006           0.006           0.006        0.002     100% {0.002, 0.008}
[04/25 12:41:42     39s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Skew group summary at end of CTS:
[04/25 12:41:42     39s]   =================================
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   Half-corner       Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/25 12:41:42     39s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   MIN:setup.late    clk/SDC       0.002     0.008     0.006       0.046         0.006           0.006           0.006        0.002     100% {0.002, 0.008}
[04/25 12:41:42     39s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Found a total of 0 clock tree pins with a slew violation.
[04/25 12:41:42     39s]   
[04/25 12:41:42     39s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s] Synthesizing clock trees done.
[04/25 12:41:42     39s] Tidy Up And Update Timing...
[04/25 12:41:42     39s] External - Set all clocks to propagated mode...
[04/25 12:41:42     39s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/25 12:41:42     39s]  * The following are in propagated mode:
[04/25 12:41:42     39s]    - Root pin clk of SDC clock clk in view BEST
[04/25 12:41:42     39s]    - Root pin clk of SDC clock clk in view WORST
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] Setting all clocks to propagated mode.
[04/25 12:41:42     39s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s] Clock DAG stats after update timingGraph:
[04/25 12:41:42     39s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/25 12:41:42     39s]   sink counts      : regular=34, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=34
[04/25 12:41:42     39s]   misc counts      : r=1, pp=0
[04/25 12:41:42     39s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/25 12:41:42     39s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/25 12:41:42     39s]   sink capacitance : total=0.022pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[04/25 12:41:42     39s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.025pF, total=0.025pF
[04/25 12:41:42     39s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=218.080um, total=218.080um
[04/25 12:41:42     39s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/25 12:41:42     39s] Clock DAG net violations after update timingGraph: none
[04/25 12:41:42     39s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/25 12:41:42     39s]   Leaf : target=0.200ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[04/25 12:41:42     39s] Clock DAG hash after update timingGraph: 7502502149268207390 15972158253527617013
[04/25 12:41:42     39s] CTS services accumulated run-time stats after update timingGraph:
[04/25 12:41:42     39s]   delay calculator: calls=10461, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:41:42     39s]   legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:41:42     39s]   steiner router: calls=10463, total_wall_time=0.030s, mean_wall_time=0.003ms
[04/25 12:41:42     39s] Primary reporting skew groups after update timingGraph:
[04/25 12:41:42     39s]   skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.006, sd=0.002], skew [0.006 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.006) (gid=0.000 gs=0.000)
[04/25 12:41:42     39s]       min path sink: result_reg[21]46/CK
[04/25 12:41:42     39s]       max path sink: state_reg[1]/CK
[04/25 12:41:42     39s] Skew group summary after update timingGraph:
[04/25 12:41:42     39s]   skew_group clk/SDC: insertion delay [min=0.002, max=0.008, avg=0.006, sd=0.002], skew [0.006 vs 0.046], 100% {0.002, 0.008} (wid=0.008 ws=0.006) (gid=0.000 gs=0.000)
[04/25 12:41:42     39s] Logging CTS constraint violations...
[04/25 12:41:42     39s]   No violations found.
[04/25 12:41:42     39s] Logging CTS constraint violations done.
[04/25 12:41:42     39s] Tidy Up And Update Timing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:41:42     39s] Runtime done. (took cpu=0:00:01.7 real=0:00:01.7)
[04/25 12:41:42     39s] Runtime Report Coverage % = 99.6
[04/25 12:41:42     39s] Runtime Summary
[04/25 12:41:42     39s] ===============
[04/25 12:41:42     39s] Clock Runtime:  (37%) Core CTS           0.64 (Init 0.43, Construction 0.04, Implementation 0.03, eGRPC 0.03, PostConditioning 0.00, Other 0.10)
[04/25 12:41:42     39s] Clock Runtime:  (42%) CTS services       0.72 (RefinePlace 0.14, EarlyGlobalClock 0.15, NanoRoute 0.33, ExtractRC 0.10, TimingAnalysis 0.00)
[04/25 12:41:42     39s] Clock Runtime:  (19%) Other CTS          0.34 (Init 0.10, CongRepair/EGR-DP 0.19, TimingUpdate 0.05, Other 0.00)
[04/25 12:41:42     39s] Clock Runtime: (100%) Total              1.70
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] Runtime Summary:
[04/25 12:41:42     39s] ================
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] -----------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] wall  % time  children  called  name
[04/25 12:41:42     39s] -----------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] 1.71  100.00    1.71      0       
[04/25 12:41:42     39s] 1.71  100.00    1.70      1     Runtime
[04/25 12:41:42     39s] 0.02    0.91    0.02      1     CCOpt::Phase::Initialization
[04/25 12:41:42     39s] 0.02    0.90    0.02      1       Check Prerequisites
[04/25 12:41:42     39s] 0.02    0.90    0.00      1         Leaving CCOpt scope - CheckPlace
[04/25 12:41:42     39s] 0.50   29.02    0.49      1     CCOpt::Phase::PreparingToBalance
[04/25 12:41:42     39s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/25 12:41:42     39s] 0.08    4.91    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/25 12:41:42     39s] 0.02    1.29    0.01      1       Legalization setup
[04/25 12:41:42     39s] 0.01    0.85    0.00      1         Leaving CCOpt scope - Initializing placement interface
[04/25 12:41:42     39s] 0.39   22.77    0.00      1       Validating CTS configuration
[04/25 12:41:42     39s] 0.00    0.00    0.00      1         Checking module port directions
[04/25 12:41:42     39s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[04/25 12:41:42     39s] 0.02    1.07    0.02      1     Preparing To Balance
[04/25 12:41:42     39s] 0.00    0.21    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:41:42     39s] 0.01    0.76    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/25 12:41:42     39s] 0.31   18.27    0.31      1     CCOpt::Phase::Construction
[04/25 12:41:42     39s] 0.30   17.37    0.30      1       Stage::Clustering
[04/25 12:41:42     39s] 0.09    5.13    0.09      1         Clustering
[04/25 12:41:42     39s] 0.00    0.04    0.00      1           Initialize for clustering
[04/25 12:41:42     39s] 0.00    0.01    0.00      1             Computing optimal clock node locations
[04/25 12:41:42     39s] 0.00    0.16    0.00      1           Bottom-up phase
[04/25 12:41:42     39s] 0.08    4.87    0.08      1           Legalizing clock trees
[04/25 12:41:42     39s] 0.06    3.81    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/25 12:41:42     39s] 0.00    0.19    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:41:42     39s] 0.01    0.74    0.00      1             Leaving CCOpt scope - Initializing placement interface
[04/25 12:41:42     39s] 0.00    0.08    0.00      1             Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:41:42     39s] 0.21   12.22    0.21      1         CongRepair After Initial Clustering
[04/25 12:41:42     39s] 0.17   10.07    0.15      1           Leaving CCOpt scope - Early Global Route
[04/25 12:41:42     39s] 0.06    3.64    0.00      1             Early Global Route - eGR only step
[04/25 12:41:42     39s] 0.09    5.01    0.00      1             Congestion Repair
[04/25 12:41:42     39s] 0.03    1.99    0.00      1           Leaving CCOpt scope - extractRC
[04/25 12:41:42     39s] 0.00    0.05    0.00      1           Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:41:42     39s] 0.00    0.11    0.00      1       Stage::DRV Fixing
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/25 12:41:42     39s] 0.01    0.79    0.01      1       Stage::Insertion Delay Reduction
[04/25 12:41:42     39s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[04/25 12:41:42     39s] 0.00    0.04    0.00      1         Removing unconstrained drivers
[04/25 12:41:42     39s] 0.01    0.61    0.00      1         Reducing insertion delay 1
[04/25 12:41:42     39s] 0.00    0.04    0.00      1         Removing longest path buffering
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Reducing insertion delay 2
[04/25 12:41:42     39s] 0.07    4.36    0.07      1     CCOpt::Phase::Implementation
[04/25 12:41:42     39s] 0.00    0.15    0.00      1       Stage::Reducing Power
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Improving clock tree routing
[04/25 12:41:42     39s] 0.00    0.06    0.00      1         Reducing clock tree power 1
[04/25 12:41:42     39s] 0.00    0.00    0.00      1           Legalizing clock trees
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Reducing clock tree power 2
[04/25 12:41:42     39s] 0.01    0.78    0.01      1       Stage::Balancing
[04/25 12:41:42     39s] 0.01    0.41    0.01      1         Approximately balancing fragments step
[04/25 12:41:42     39s] 0.00    0.21    0.00      1           Resolve constraints - Approximately balancing fragments
[04/25 12:41:42     39s] 0.00    0.05    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/25 12:41:42     39s] 0.00    0.04    0.00      1           Moving gates to improve sub-tree skew
[04/25 12:41:42     39s] 0.00    0.04    0.00      1           Approximately balancing fragments bottom up
[04/25 12:41:42     39s] 0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Improving fragments clock skew
[04/25 12:41:42     39s] 0.00    0.17    0.00      1         Approximately balancing step
[04/25 12:41:42     39s] 0.00    0.10    0.00      1           Resolve constraints - Approximately balancing
[04/25 12:41:42     39s] 0.00    0.04    0.00      1           Approximately balancing, wire and cell delays
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Fixing clock tree overload
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Approximately balancing paths
[04/25 12:41:42     39s] 0.01    0.61    0.01      1       Stage::Polishing
[04/25 12:41:42     39s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:41:42     39s] 0.00    0.04    0.00      1         Merging balancing drivers for power
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Improving clock skew
[04/25 12:41:42     39s] 0.00    0.09    0.00      1         Moving gates to reduce wire capacitance
[04/25 12:41:42     39s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[04/25 12:41:42     39s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[04/25 12:41:42     39s] 0.00    0.00    0.00      1             Legalizing clock trees
[04/25 12:41:42     39s] 0.00    0.02    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[04/25 12:41:42     39s] 0.00    0.00    0.00      1             Legalizing clock trees
[04/25 12:41:42     39s] 0.00    0.07    0.00      1         Reducing clock tree power 3
[04/25 12:41:42     39s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[04/25 12:41:42     39s] 0.00    0.00    0.00      1           Legalizing clock trees
[04/25 12:41:42     39s] 0.00    0.05    0.00      1         Improving insertion delay
[04/25 12:41:42     39s] 0.00    0.20    0.00      1         Wire Opt OverFix
[04/25 12:41:42     39s] 0.00    0.08    0.00      1           Wire Reduction extra effort
[04/25 12:41:42     39s] 0.00    0.01    0.00      1             Artificially removing short and long paths
[04/25 12:41:42     39s] 0.00    0.00    0.00      1             Global shorten wires A0
[04/25 12:41:42     39s] 0.00    0.01    0.00      2             Move For Wirelength - core
[04/25 12:41:42     39s] 0.00    0.00    0.00      1             Global shorten wires A1
[04/25 12:41:42     39s] 0.00    0.00    0.00      1             Global shorten wires B
[04/25 12:41:42     39s] 0.00    0.01    0.00      1             Move For Wirelength - branch
[04/25 12:41:42     39s] 0.00    0.01    0.00      1           Optimizing orientation
[04/25 12:41:42     39s] 0.00    0.01    0.00      1             FlipOpt
[04/25 12:41:42     39s] 0.05    2.81    0.04      1       Stage::Updating netlist
[04/25 12:41:42     39s] 0.00    0.22    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:41:42     39s] 0.04    2.33    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/25 12:41:42     39s] 0.17    9.97    0.16      1     CCOpt::Phase::eGRPC
[04/25 12:41:42     39s] 0.06    3.73    0.06      1       Leaving CCOpt scope - Routing Tools
[04/25 12:41:42     39s] 0.06    3.62    0.00      1         Early Global Route - eGR only step
[04/25 12:41:42     39s] 0.04    2.09    0.00      1       Leaving CCOpt scope - extractRC
[04/25 12:41:42     39s] 0.01    0.78    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/25 12:41:42     39s] 0.00    0.07    0.00      1       Reset bufferability constraints
[04/25 12:41:42     39s] 0.00    0.06    0.00      1         Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:41:42     39s] 0.00    0.05    0.00      1       eGRPC Moving buffers
[04/25 12:41:42     39s] 0.00    0.00    0.00      1         Violation analysis
[04/25 12:41:42     39s] 0.00    0.06    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[04/25 12:41:42     39s] 0.00    0.01    0.00      1         Artificially removing long paths
[04/25 12:41:42     39s] 0.00    0.05    0.00      1       eGRPC Fixing DRVs
[04/25 12:41:42     39s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[04/25 12:41:42     39s] 0.00    0.00    0.00      1       Violation analysis
[04/25 12:41:42     39s] 0.00    0.19    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/25 12:41:42     39s] 0.04    2.31    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/25 12:41:42     39s] 0.56   33.09    0.56      1     CCOpt::Phase::Routing
[04/25 12:41:42     39s] 0.53   30.93    0.49      1       Leaving CCOpt scope - Routing Tools
[04/25 12:41:42     39s] 0.06    3.56    0.00      1         Early Global Route - eGR->Nr High Frequency step
[04/25 12:41:42     39s] 0.33   19.11    0.00      1         NanoRoute
[04/25 12:41:42     39s] 0.11    6.28    0.00      1         Route Remaining Unrouted Nets
[04/25 12:41:42     39s] 0.03    1.98    0.00      1       Leaving CCOpt scope - extractRC
[04/25 12:41:42     39s] 0.00    0.08    0.00      1       Clock tree timing engine global stage delay update for MIN:setup.late
[04/25 12:41:42     39s] 0.00    0.07    0.00      1     Post-balance tidy up or trial balance steps
[04/25 12:41:42     39s] 0.05    2.81    0.05      1     Tidy Up And Update Timing
[04/25 12:41:42     39s] 0.05    2.74    0.00      1       External - Set all clocks to propagated mode
[04/25 12:41:42     39s] -----------------------------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/25 12:41:42     39s] *** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:39.7/0:09:12.7 (0.1), mem = 2168.7M
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] =============================================================================================
[04/25 12:41:42     39s]  Step TAT Report : CTS #1 / ccopt_design #2                                     21.15-s110_1
[04/25 12:41:42     39s] =============================================================================================
[04/25 12:41:42     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 12:41:42     39s] ---------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 12:41:42     39s] [ IncrReplace            ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 12:41:42     39s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (  18.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 12:41:42     39s] [ ExtractRC              ]      3   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 12:41:42     39s] [ MISC                   ]          0:00:01.2  (  70.8 % )     0:00:01.2 /  0:00:01.2    1.0
[04/25 12:41:42     39s] ---------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]  CTS #1 TOTAL                       0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 12:41:42     39s] ---------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] Synthesizing clock trees with CCOpt done.
[04/25 12:41:42     39s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/25 12:41:42     39s] Type 'man IMPSP-9025' for more detail.
[04/25 12:41:42     39s] Set place::cacheFPlanSiteMark to 0
[04/25 12:41:42     39s] All LLGs are deleted
[04/25 12:41:42     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/25 12:41:42     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2168.7M, EPOCH TIME: 1745565102.688027
[04/25 12:41:42     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2168.7M, EPOCH TIME: 1745565102.688053
[04/25 12:41:42     39s] Info: pop threads available for lower-level modules during optimization.
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] *** Summary of all messages that are not suppressed in this session:
[04/25 12:41:42     39s] Severity  ID               Count  Summary                                  
[04/25 12:41:42     39s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/25 12:41:42     39s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/25 12:41:42     39s] WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
[04/25 12:41:42     39s] WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
[04/25 12:41:42     39s] WARNING   IMPCCOPT-2204        1  Skipping Post Conditioning: The clock ne...
[04/25 12:41:42     39s] ERROR     IMPCCOPT-5053        1  NanoRoute did not finish successfully. S...
[04/25 12:41:42     39s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/25 12:41:42     39s] ERROR     IMPCCOPT-4334        3  The lib cell '%s' specified in %s was no...
[04/25 12:41:42     39s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/25 12:41:42     39s] WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
[04/25 12:41:42     39s] *** Message Summary: 35 warning(s), 4 error(s)
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] *** ccopt_design #2 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:39.7/0:09:12.7 (0.1), mem = 2168.7M
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] =============================================================================================
[04/25 12:41:42     39s]  Final TAT Report : ccopt_design #2                                             21.15-s110_1
[04/25 12:41:42     39s] =============================================================================================
[04/25 12:41:42     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/25 12:41:42     39s] ---------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/25 12:41:42     39s] [ IncrReplace            ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/25 12:41:42     39s] [ CTS                    ]      1   0:00:01.2  (  69.6 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 12:41:42     39s] [ EarlyGlobalRoute       ]      5   0:00:00.3  (  18.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/25 12:41:42     39s] [ ExtractRC              ]      3   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[04/25 12:41:42     39s] [ MISC                   ]          0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[04/25 12:41:42     39s] ---------------------------------------------------------------------------------------------
[04/25 12:41:42     39s]  ccopt_design #2 TOTAL              0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[04/25 12:41:42     39s] ---------------------------------------------------------------------------------------------
[04/25 12:41:42     39s] 
[04/25 12:41:42     39s] #% End ccopt_design (date=04/25 12:41:42, total cpu=0:00:01.7, real=0:00:02.0, peak res=1890.5M, current mem=1890.5M)
[04/25 12:41:55     40s] invalid command name "SaveDesign"
[04/25 12:42:04     40s] <CMD> report_ccopt_clock_trees -file clk_trees.rpt
[04/25 12:42:04     40s] Ignoring AAE DB Resetting ...
[04/25 12:42:04     40s] Updating timing graph...
[04/25 12:42:04     40s]   
[04/25 12:42:04     40s]   Leaving CCOpt scope - BuildTimeGraph...
[04/25 12:42:04     40s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 12:42:04     40s] #################################################################################
[04/25 12:42:04     40s] # Design Stage: PreRoute
[04/25 12:42:04     40s] # Design Name: calculator_fsm
[04/25 12:42:04     40s] # Design Mode: 90nm
[04/25 12:42:04     40s] # Analysis Mode: MMMC Non-OCV 
[04/25 12:42:04     40s] # Parasitics Mode: No SPEF/RCDB 
[04/25 12:42:04     40s] # Signoff Settings: SI Off 
[04/25 12:42:04     40s] #################################################################################
[04/25 12:42:04     40s] Calculate delays in BcWc mode...
[04/25 12:42:04     40s] Topological Sorting (REAL = 0:00:00.0, MEM = 2147.0M, InitMEM = 2147.0M)
[04/25 12:42:04     40s] Start delay calculation (fullDC) (1 T). (MEM=2147)
[04/25 12:42:04     40s] End AAE Lib Interpolated Model. (MEM=2147 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:42:04     40s] Total number of fetched objects 2426
[04/25 12:42:04     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:42:04     40s] End delay calculation. (MEM=2196.23 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:42:04     40s] End delay calculation (fullDC). (MEM=2196.23 CPU=0:00:00.2 REAL=0:00:00.0)
[04/25 12:42:04     40s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2196.2M) ***
[04/25 12:42:04     40s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/25 12:42:04     40s] Updating timing graph done.
[04/25 12:42:04     40s] Updating latch analysis...
[04/25 12:42:04     40s]   Leaving CCOpt scope - Updating latch analysis...
[04/25 12:42:04     40s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:04     40s] Updating latch analysis done.
[04/25 12:42:04     40s] Clock tree timing engine global stage delay update for MIN:setup.early...
[04/25 12:42:04     40s] End AAE Lib Interpolated Model. (MEM=2188.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:42:04     40s] Clock tree timing engine global stage delay update for MIN:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:04     40s] Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:42:04     40s] Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:04     40s] Clock tree timing engine global stage delay update for MAX:hold.early...
[04/25 12:42:04     40s] Clock tree timing engine global stage delay update for MAX:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:04     40s] Clock tree timing engine global stage delay update for MAX:hold.late...
[04/25 12:42:04     40s] Clock tree timing engine global stage delay update for MAX:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:04     40s] Clock DAG hash : 7502502149268207390 15972158253527617013
[04/25 12:42:04     40s] CTS services accumulated run-time stats :
[04/25 12:42:04     40s]   delay calculator: calls=10465, total_wall_time=0.190s, mean_wall_time=0.018ms
[04/25 12:42:04     40s]   legalizer: calls=18, total_wall_time=0.002s, mean_wall_time=0.121ms
[04/25 12:42:04     40s]   steiner router: calls=10463, total_wall_time=0.030s, mean_wall_time=0.003ms
[04/25 12:42:11     40s] <CMD> report_ccopt_skew_groups -file skew_groups.rpt
[04/25 12:42:11     40s] Clock tree timing engine global stage delay update for MIN:setup.early...
[04/25 12:42:11     40s] End AAE Lib Interpolated Model. (MEM=2188.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:42:11     40s] Clock tree timing engine global stage delay update for MIN:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:11     40s] Clock tree timing engine global stage delay update for MIN:setup.late...
[04/25 12:42:11     40s] Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:11     40s] Clock tree timing engine global stage delay update for MAX:hold.early...
[04/25 12:42:11     40s] Clock tree timing engine global stage delay update for MAX:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:11     40s] Clock tree timing engine global stage delay update for MAX:hold.late...
[04/25 12:42:11     40s] Clock tree timing engine global stage delay update for MAX:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/25 12:42:20     41s] <CMD> getCTSMode -engine -quiet
[04/25 12:42:21     41s] <CMD> ctd_win -side none -id ctd_window
[04/25 12:42:30     41s] <CMD> getAnalysisMode -checkType -quiet
[04/25 12:42:31     42s] <CMD> get_time_unit
[04/25 12:42:31     42s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/25 12:42:31     42s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 12:42:31     42s] Parsing file top.mtarpt...
[04/25 12:42:31     42s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[04/25 12:42:31     42s] This could be because the report is not of the correct format,
[04/25 12:42:31     42s] or because it does not contain any paths (because there are no
[04/25 12:42:31     42s] failing paths in the design, for instance).
[04/25 12:42:31     42s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> getAnalysisMode -checkType -quiet
[04/25 12:42:44     42s] <CMD> get_time_unit
[04/25 12:42:44     42s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[04/25 12:42:44     42s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 12:42:44     42s] #################################################################################
[04/25 12:42:44     42s] # Design Stage: PreRoute
[04/25 12:42:44     42s] # Design Name: calculator_fsm
[04/25 12:42:44     42s] # Design Mode: 90nm
[04/25 12:42:44     42s] # Analysis Mode: MMMC Non-OCV 
[04/25 12:42:44     42s] # Parasitics Mode: No SPEF/RCDB 
[04/25 12:42:44     42s] # Signoff Settings: SI Off 
[04/25 12:42:44     42s] #################################################################################
[04/25 12:42:44     42s] Calculate delays in BcWc mode...
[04/25 12:42:44     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 2188.2M, InitMEM = 2188.2M)
[04/25 12:42:44     42s] Start delay calculation (fullDC) (1 T). (MEM=2188.23)
[04/25 12:42:44     42s] End AAE Lib Interpolated Model. (MEM=2188.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:42:45     42s] Total number of fetched objects 2426
[04/25 12:42:45     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:42:45     42s] End delay calculation. (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:01.0)
[04/25 12:42:45     42s] End delay calculation (fullDC). (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:01.0)
[04/25 12:42:45     42s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2188.2M) ***
[04/25 12:42:45     42s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 12:42:45     42s] Parsing file top.mtarpt...
[04/25 12:42:55     43s] <CMD> getAnalysisMode -checkType -quiet
[04/25 12:42:57     43s] <CMD> get_time_unit
[04/25 12:42:57     43s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[04/25 12:42:57     43s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 12:42:57     43s] #################################################################################
[04/25 12:42:57     43s] # Design Stage: PreRoute
[04/25 12:42:57     43s] # Design Name: calculator_fsm
[04/25 12:42:57     43s] # Design Mode: 90nm
[04/25 12:42:57     43s] # Analysis Mode: MMMC Non-OCV 
[04/25 12:42:57     43s] # Parasitics Mode: No SPEF/RCDB 
[04/25 12:42:57     43s] # Signoff Settings: SI Off 
[04/25 12:42:57     43s] #################################################################################
[04/25 12:42:57     43s] Calculate delays in BcWc mode...
[04/25 12:42:57     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2188.2M, InitMEM = 2188.2M)
[04/25 12:42:57     43s] Start delay calculation (fullDC) (1 T). (MEM=2188.23)
[04/25 12:42:57     43s] End AAE Lib Interpolated Model. (MEM=2188.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:42:57     43s] Total number of fetched objects 2426
[04/25 12:42:57     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:42:57     43s] End delay calculation. (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:42:57     43s] End delay calculation (fullDC). (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:42:57     43s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2188.2M) ***
[04/25 12:42:57     43s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 12:42:57     43s] Parsing file top.mtarpt...
[04/25 12:42:57     43s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[04/25 12:42:57     43s] This could be because the report is not of the correct format,
[04/25 12:42:57     43s] or because it does not contain any paths (because there are no
[04/25 12:42:57     43s] failing paths in the design, for instance).
[04/25 12:42:57     43s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> getAnalysisMode -checkType -quiet
[04/25 12:43:03     43s] <CMD> get_time_unit
[04/25 12:43:03     43s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[04/25 12:43:03     44s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/25 12:43:03     44s] #################################################################################
[04/25 12:43:03     44s] # Design Stage: PreRoute
[04/25 12:43:03     44s] # Design Name: calculator_fsm
[04/25 12:43:03     44s] # Design Mode: 90nm
[04/25 12:43:03     44s] # Analysis Mode: MMMC Non-OCV 
[04/25 12:43:03     44s] # Parasitics Mode: No SPEF/RCDB 
[04/25 12:43:03     44s] # Signoff Settings: SI Off 
[04/25 12:43:03     44s] #################################################################################
[04/25 12:43:03     44s] Calculate delays in BcWc mode...
[04/25 12:43:03     44s] Topological Sorting (REAL = 0:00:00.0, MEM = 2188.2M, InitMEM = 2188.2M)
[04/25 12:43:03     44s] Start delay calculation (fullDC) (1 T). (MEM=2188.23)
[04/25 12:43:03     44s] End AAE Lib Interpolated Model. (MEM=2188.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:43:03     44s] Total number of fetched objects 2426
[04/25 12:43:03     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 12:43:03     44s] End delay calculation. (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:43:03     44s] End delay calculation (fullDC). (MEM=2188.23 CPU=0:00:00.1 REAL=0:00:00.0)
[04/25 12:43:03     44s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2188.2M) ***
[04/25 12:43:03     44s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[04/25 12:43:03     44s] Parsing file top.mtarpt...
[04/25 12:43:10     44s] <CMD> getMultiCpuUsage -localCpu
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -quiet -area
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -check_only -quiet
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/25 12:43:10     44s] <CMD> get_verify_drc_mode -limit -quiet
[04/25 12:43:12     44s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report calculator_fsm.drc.rpt -limit 1000
[04/25 12:43:12     44s] <CMD> verify_drc
[04/25 12:43:12     44s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/25 12:43:12     44s] #-check_same_via_cell true               # bool, default=false, user setting
[04/25 12:43:12     44s] #-report calculator_fsm.drc.rpt          # string, default="", user setting
[04/25 12:43:12     44s]  *** Starting Verify DRC (MEM: 2188.2) ***
[04/25 12:43:12     44s] 
[04/25 12:43:12     44s] #No via in the lib
[04/25 12:43:12     44s] #create default rule from bind_ndr_rule rule=0x7f0658724ed0 0x7f0641b16940
[04/25 12:43:12     44s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/25 12:43:12     44s]   VERIFY DRC ...... Starting Verification
[04/25 12:43:12     44s]   VERIFY DRC ...... Initializing
[04/25 12:43:12     44s]   VERIFY DRC ...... Deleting Existing Violations
[04/25 12:43:12     44s]   VERIFY DRC ...... Creating Sub-Areas
[04/25 12:43:12     44s]   VERIFY DRC ...... Using new threading
[04/25 12:43:12     44s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 76.800 75.840} 1 of 4
[04/25 12:43:12     44s]   VERIFY DRC ...... Sub-Area : 1 complete 987 Viols.
[04/25 12:43:12     44s]   VERIFY DRC ...... Sub-Area: {76.800 0.000 153.000 75.840} 2 of 4
[04/25 12:43:12     44s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[04/25 12:43:12     44s] 
[04/25 12:43:12     44s]   Verification Complete : 1000 Viols.
[04/25 12:43:12     44s] 
[04/25 12:43:12     44s]  Violation Summary By Layer and Type:
[04/25 12:43:12     44s] 
[04/25 12:43:12     44s] 	          Short      Mar   MinEnc outOfDie   Totals
[04/25 12:43:12     44s] 	M1          488        0       30        0      518
[04/25 12:43:12     44s] 	M2            0      454        0        8      462
[04/25 12:43:12     44s] 	M3            0        1        0        8        9
[04/25 12:43:12     44s] 	M4            0       10        0        0       10
[04/25 12:43:12     44s] 	M5            0        0        0        1        1
[04/25 12:43:12     44s] 	Totals      488      465       30       17     1000
[04/25 12:43:12     44s] 
[04/25 12:43:12     44s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[04/25 12:43:12     44s] 
[04/25 12:43:12     44s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/25 12:43:14     45s] <CMD> zoomBox -52.02950 9.87800 190.53100 129.62300
[04/25 12:43:14     45s] <CMD> zoomBox -36.66900 16.67800 169.50800 118.46150
[04/25 12:43:15     45s] <CMD> zoomBox -23.61200 22.45800 151.63850 108.97400
[04/25 12:43:25     45s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/25 12:43:25     45s] VERIFY_CONNECTIVITY use new engine.
[04/25 12:43:25     45s] 
[04/25 12:43:25     45s] ******** Start: VERIFY CONNECTIVITY ********
[04/25 12:43:25     45s] Start Time: Fri Apr 25 12:43:25 2025
[04/25 12:43:25     45s] 
[04/25 12:43:25     45s] Design Name: calculator_fsm
[04/25 12:43:25     45s] Database Units: 2000
[04/25 12:43:25     45s] Design Boundary: (0.0000, 0.0000) (153.0000, 150.6700)
[04/25 12:43:25     45s] Error Limit = 1000; Warning Limit = 50
[04/25 12:43:25     45s] Check all nets
[04/25 12:43:25     45s] Net FE_DBTN31_A_15: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN30_A_14: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN29_A_13: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN28_A_12: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN27_A_11: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN26_A_10: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN25_A_9: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN24_A_8: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN23_A_7: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN22_A_6: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] Net FE_DBTN21_A_5: has an unconnected terminal, has regular routing with opens, dangling Wire.
[04/25 12:43:25     45s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[04/25 12:43:25     45s] Type 'man IMPVFC-3' for more detail.
[04/25 12:43:25     45s] 
[04/25 12:43:25     45s] Begin Summary 
[04/25 12:43:25     45s]     75 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[04/25 12:43:25     45s]     354 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[04/25 12:43:25     45s]     571 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[04/25 12:43:25     45s]     1000 total info(s) created.
[04/25 12:43:25     45s] End Summary
[04/25 12:43:25     45s] 
[04/25 12:43:25     45s] End Time: Fri Apr 25 12:43:25 2025
[04/25 12:43:25     45s] Time Elapsed: 0:00:00.0
[04/25 12:43:25     45s] 
[04/25 12:43:25     45s] ******** End: VERIFY CONNECTIVITY ********
[04/25 12:43:25     45s]   Verification Complete : 1000 Viols.  0 Wrngs.
[04/25 12:43:25     45s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[04/25 12:43:25     45s] 
[04/25 12:43:36     45s] <CMD> verifyEndCap
[04/25 12:43:36     45s] 
[04/25 12:43:36     45s] ******Begin verifyEndCap******
[04/25 12:43:36     45s] **ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
[04/25 12:43:36     45s] **WARN: (IMPVFW-5):	verifyEndCap is not completed.
[04/25 12:43:41     46s] <CMD> zoomBox -17.58350 30.64000 42.64500 104.17850
[04/25 12:43:41     46s] <CMD> zoomBox -12.45950 37.59450 38.73500 100.10250
[04/25 12:43:41     46s] <CMD> zoomBox -8.10350 43.50600 35.41150 96.63750
[04/25 12:43:42     46s] <CMD> zoomBox 1.42050 56.43100 28.14450 89.06100
[04/25 12:43:42     46s] <CMD> zoomBox 8.66550 66.17000 22.61600 83.20350
[04/25 12:43:43     46s] <CMD> zoomBox 11.26050 69.91050 19.82800 80.37150
[04/25 12:43:44     46s] <CMD> zoomBox 11.43550 70.64400 18.71800 79.53600
[04/25 12:43:44     46s] <CMD> zoomBox 11.71050 71.80500 16.97250 78.23000
[04/25 12:43:44     46s] <CMD> zoomBox 11.81800 72.25850 16.29100 77.72000
[04/25 12:43:45     46s] <CMD> zoomBox 12.05800 73.05800 15.29000 77.00450
[04/25 12:43:45     46s] <CMD> zoomBox 12.15150 73.37050 14.89900 76.72500
[04/25 12:43:46     46s] <CMD> zoomBox 12.35450 74.05800 14.04250 76.11900
[04/25 12:43:46     46s] <CMD> zoomBox 12.40300 74.22250 13.83800 75.97450
[04/25 12:43:47     46s] <CMD> zoomBox 12.44300 74.38250 13.66300 75.87200
[04/25 12:43:48     46s] <CMD> selectObject Pin MULT_TC_OP_g13815__4733/B
[04/25 12:43:49     46s] <CMD> deselectAll
[04/25 12:43:49     46s] <CMD> selectMarker 12.6600 75.2550 12.7400 75.3750 2 1 25
[04/25 12:43:49     46s] <CMD> setLayerPreference violation -isVisible 1
[04/25 12:43:49     46s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[04/25 12:43:58     46s] <CMD_INTERNAL> violationBrowserClose
