Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_4_bit_numbers_top_isim_beh.exe -prj /media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_4_bit_numbers_top_beh.prj work.five_4_bit_numbers_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/full_adder.v" into library work
Analyzing Verilog file "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/two_bit_adder.v" into library work
Analyzing Verilog file "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/four_bit_adder.v" into library work
WARNING:HDLCompiler:370 - "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/four_bit_adder.v" Line 3: Empty port in module declaration
Analyzing Verilog file "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/six_bit_adder.v" into library work
Analyzing Verilog file "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_bit_adder.v" into library work
Analyzing Verilog file "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/adding_five_four_bit_numbers.v" into library work
Analyzing Verilog file "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_4_bit_numbers_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/adding_five_four_bit_numbers.v" Line 39: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/adding_five_four_bit_numbers.v" Line 40: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_bit_adder.v" Line 6: Port carry is not connected to this instance
WARNING:HDLCompiler:1016 - "/media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/six_bit_adder.v" Line 6: Port carry is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 98828 KB
Fuse CPU Usage: 2050 ms
Compiling module full_adder
Compiling module two_bit_adder
Compiling module four_bit_adder
Compiling module five_bit_adder
Compiling module six_bit_adder
Compiling module adding_five_four_bit_numbers
Compiling module five_4_bit_numbers_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable /media/dipeshk/hacker/CS220Labs/Lab3_3/adding_five_four_bit_numbers/five_4_bit_numbers_top_isim_beh.exe
Fuse Memory Usage: 659096 KB
Fuse CPU Usage: 2070 ms
GCC CPU Usage: 730 ms
