#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jul  7 03:10:48 2024
# Process ID: 2108
# Current directory: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7576 C:\Users\etien\Desktop\Proyecto-2-SEP-G14\Assets Proyecto 1\nueva_FFT\new_FFT\new_FFT.xpr
# Log file: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/vivado.log
# Journal file: C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.191 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/ip_core_FFT/src/tb_FFT.vhd}}
update_compile_order -fileset sim_1
set_property top FFT_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FFT_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/Cascader_CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cascader_CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/reduce_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/fp32_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/FFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/FPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/FPU_Cascader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPU_Cascader'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/fp32_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fp32_addsub'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/rtl_dsp48_25x25.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rtl_dsp48_25x25'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/fp32_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fp32_mult'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/ip_core_FFT/src/tb_FFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xelab -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.reduce_pack
Compiling package xil_defaultlib.fp32_pkg
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture fp32_addsub of entity xil_defaultlib.fp32_addsub [fp32_addsub_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,areg=2,breg=2,d...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0)(1,8)(1,...]
Compiling architecture rtl_dsp48_25x25 of entity xil_defaultlib.rtl_dsp48_25x25 [\rtl_dsp48_25x25(1,7)\]
Compiling architecture fp32_mult of entity xil_defaultlib.fp32_mult [\fp32_mult(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.FPU [fpu_default]
Compiling architecture behavioral of entity xil_defaultlib.Cascader_CU [cascader_cu_default]
Compiling architecture behavioral of entity xil_defaultlib.FPU_Cascader [fpu_cascader_default]
Compiling architecture behavioral of entity xil_defaultlib.FFT [fft_default]
Compiling architecture tb of entity xil_defaultlib.fft_tb
Built simulation snapshot FFT_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets -notrace
couldn't read file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jul  7 03:12:48 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FFT_tb_behav -key {Behavioral:sim_1:Functional:FFT_tb} -tclbatch {FFT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FFT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FFT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1061.191 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FFT_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xelab -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.191 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1000000ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FFT_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xelab -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.191 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 1061.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FFT_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xelab -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.191 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FFT_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/FFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xelab -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.reduce_pack
Compiling package xil_defaultlib.fp32_pkg
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture fp32_addsub of entity xil_defaultlib.fp32_addsub [fp32_addsub_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,areg=2,breg=2,d...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0)(1,8)(1,...]
Compiling architecture rtl_dsp48_25x25 of entity xil_defaultlib.rtl_dsp48_25x25 [\rtl_dsp48_25x25(1,7)\]
Compiling architecture fp32_mult of entity xil_defaultlib.fp32_mult [\fp32_mult(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.FPU [fpu_default]
Compiling architecture behavioral of entity xil_defaultlib.Cascader_CU [cascader_cu_default]
Compiling architecture behavioral of entity xil_defaultlib.FPU_Cascader [fpu_cascader_default]
Compiling architecture behavioral of entity xil_defaultlib.FFT [fft_default]
Compiling architecture tb of entity xil_defaultlib.fft_tb
Built simulation snapshot FFT_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.301 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1073.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj FFT_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new/FFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.sim/sim_1/behav/xsim'
"xelab -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 07fca8e3ab174f85b305dea8d7ee0282 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FFT_tb_behav xil_defaultlib.FFT_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.reduce_pack
Compiling package xil_defaultlib.fp32_pkg
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture fp32_addsub of entity xil_defaultlib.fp32_addsub [fp32_addsub_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,areg=2,breg=2,d...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0)(1,8)(1,...]
Compiling architecture rtl_dsp48_25x25 of entity xil_defaultlib.rtl_dsp48_25x25 [\rtl_dsp48_25x25(1,7)\]
Compiling architecture fp32_mult of entity xil_defaultlib.fp32_mult [\fp32_mult(1,7)\]
Compiling architecture behavioral of entity xil_defaultlib.FPU [fpu_default]
Compiling architecture behavioral of entity xil_defaultlib.Cascader_CU [cascader_cu_default]
Compiling architecture behavioral of entity xil_defaultlib.FPU_Cascader [fpu_cascader_default]
Compiling architecture behavioral of entity xil_defaultlib.FFT [fft_default]
Compiling architecture tb of entity xil_defaultlib.fft_tb
Built simulation snapshot FFT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1073.301 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1073.301 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1234.754 ; gain = 161.453
ipx::package_project -root_dir {c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1} -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {{c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1} {c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:FFT:1.0'. The one found in IP location 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/ip_core_FFT
ipx::unload_core {c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/component.xml}
ipx::package_project -root_dir {c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:FFT:1.0'. The one found in IP location 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/ip_core_FFT
   c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new
ipx::package_project -root_dir {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core {c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets\ Proyecto\ 1/nueva_FFT} {c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1241.719 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/nueva_fft'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:FFT:1.0'. The one found in IP location 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/ip_core_FFT
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/nueva_FFT
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1241.719 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
ipx::package_project -root_dir {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/ip_core_Nueva_FFT} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core {c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/ip_core_Nueva_FFT/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {C:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets\ Proyecto\ 1/ip_core_Nueva_FFT} {c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/ip_core_Nueva_FFT/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1299.852 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/ip_core_nueva_fft'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/etien/Desktop/Proyecto-2-SEP-G14/Assets Proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:FFT:1.0'. The one found in IP location 'c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/nueva_FFT/new_FFT/new_FFT.srcs/sources_1/new' will take precedence over the same IP in locations: 
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/ip_core_FFT
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/ip_core_Nueva_FFT
   c:/users/etien/desktop/proyecto-2-sep-g14/assets proyecto 1/nueva_FFT
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1299.852 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project new_FFT
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul  7 13:54:29 2024...
