<stg><name>sha256_prepare_1</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="64">
<![CDATA[
.preheader102.preheader:0  %data1_V = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="data1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader102.preheader:1  br label %.preheader102

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader102:0  %i_0 = phi i7 [ %i, %0 ], [ 0, %.preheader102.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader102:1  %icmp_ln91 = icmp eq i7 %i_0, -48

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader102:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader102:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader102:4  br i1 %icmp_ln91, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln92 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_V_addr = getelementptr [80 x i8]* %input_V, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="7">
<![CDATA[
:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %data1_V_addr = getelementptr [128 x i8]* %data1_V, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="data1_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1  store i8 -128, i8* %data1_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="7">
<![CDATA[
:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %data1_V_addr_5 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="data1_V_addr_5"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4  store i8 %input_V_load, i8* %data1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader102

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i8 [ 81, %1 ], [ %i_5, %3 ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln97 = icmp eq i8 %i1_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 47, i64 47, i64 47)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln97, label %.preheader101.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln98 = zext i8 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data1_V_addr_6 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="data1_V_addr_6"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2  store i8 0, i8* %data1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_5 = add i8 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader101.preheader:0  br label %.preheader101

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader101:0  %i2_0 = phi i4 [ %i_6, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader101.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader101:1  %icmp_ln103 = icmp eq i4 %i2_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader101:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader101:3  %i_6 = add i4 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader101:4  br i1 %icmp_ln103, label %.preheader100.preheader, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %xor_ln104 = xor i4 %i2_0, -1

]]></Node>
<StgValue><ssdm name="xor_ln104"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="4">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %sext_ln104 = sext i4 %xor_ln104 to i7

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %zext_ln104 = zext i7 %sext_ln104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="4">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  %trunc_ln104 = trunc i4 %i2_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  %op2_assign = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln104, i3 0)

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="6">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:5  %zext_ln1503 = zext i6 %op2_assign to i10

]]></Node>
<StgValue><ssdm name="zext_ln1503"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:6  %lshr_ln1503 = lshr i10 -384, %zext_ln1503

]]></Node>
<StgValue><ssdm name="lshr_ln1503"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="10">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:7  %trunc_ln1503 = trunc i10 %lshr_ln1503 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln1503"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:8  %data1_V_addr_8 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="data1_V_addr_8"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:9  store i8 %trunc_ln1503, i8* %data1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:10  br label %.preheader101

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader100.preheader:0  br label %.preheader100

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader100:0  %i3_0 = phi i7 [ %i_7, %4 ], [ 0, %.preheader100.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader100:1  %icmp_ln108 = icmp eq i7 %i3_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader100:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader100:3  %i_7 = add i7 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader100:4  br i1 %icmp_ln108, label %.preheader.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln109 = zext i7 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data1_V_addr_7 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="data1_V_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="7">
<![CDATA[
:3  %data1_V_load = load i8* %data1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data1_V_load"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_V_addr = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="7">
<![CDATA[
:3  %data1_V_load = load i8* %data1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="data1_V_load"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4  store i8 %data1_V_load, i8* %data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader100

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i4_0 = phi i7 [ %i_8, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln111 = icmp eq i7 %i4_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i_8 = add i7 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln111, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %xor_ln112 = xor i7 %i4_0, -64

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="7">
<![CDATA[
:4  %zext_ln112 = zext i7 %xor_ln112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %data1_V_addr_9 = getelementptr [128 x i8]* %data1_V, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="data1_V_addr_9"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="7">
<![CDATA[
:6  %data1_V_load_1 = load i8* %data1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data1_V_load_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln114"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %xor_ln321 = xor i7 %i4_0, -64

]]></Node>
<StgValue><ssdm name="xor_ln321"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln321 = zext i7 %xor_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_V_addr_1 = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="data_V_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="7">
<![CDATA[
:6  %data1_V_load_1 = load i8* %data1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="data1_V_load_1"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %data1_V_load_1, i8* %data_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="99" name="input_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="StgValue_101" to="data1_V" fromId="101" toId="10">
</dataflow>
<dataflow id="103" from="i" to="i_0" fromId="15" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="br_ln91" to="i_0" fromId="26" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="106" from="StgValue_105" to="i_0" fromId="105" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="br_ln91" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="108" from="i_0" to="icmp_ln91" fromId="12" toId="13">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln91" fromId="109" toId="13">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="111" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_113" to="empty" fromId="113" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_113" to="empty" fromId="113" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_113" to="empty" fromId="113" toId="14">
</dataflow>
<dataflow id="117" from="i_0" to="i" fromId="12" toId="15">
</dataflow>
<dataflow id="119" from="StgValue_118" to="i" fromId="118" toId="15">
</dataflow>
<dataflow id="120" from="icmp_ln91" to="br_ln91" fromId="13" toId="16">
</dataflow>
<dataflow id="121" from="i_0" to="zext_ln92" fromId="12" toId="17">
</dataflow>
<dataflow id="122" from="input_V" to="input_V_addr" fromId="99" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_123" to="input_V_addr" fromId="123" toId="18">
</dataflow>
<dataflow id="125" from="zext_ln92" to="input_V_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="126" from="input_V_addr" to="input_V_load" fromId="18" toId="19">
</dataflow>
<dataflow id="127" from="data1_V" to="data1_V_addr" fromId="10" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_123" to="data1_V_addr" fromId="123" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_113" to="data1_V_addr" fromId="113" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln94" fromId="130" toId="21">
</dataflow>
<dataflow id="132" from="data1_V_addr" to="store_ln94" fromId="20" toId="21">
</dataflow>
<dataflow id="133" from="input_V_addr" to="input_V_load" fromId="18" toId="23">
</dataflow>
<dataflow id="134" from="data1_V" to="data1_V_addr_5" fromId="10" toId="24">
</dataflow>
<dataflow id="135" from="StgValue_123" to="data1_V_addr_5" fromId="123" toId="24">
</dataflow>
<dataflow id="136" from="zext_ln92" to="data1_V_addr_5" fromId="17" toId="24">
</dataflow>
<dataflow id="137" from="input_V_load" to="store_ln92" fromId="23" toId="25">
</dataflow>
<dataflow id="138" from="data1_V_addr_5" to="store_ln92" fromId="24" toId="25">
</dataflow>
<dataflow id="140" from="StgValue_139" to="i1_0" fromId="139" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln97" to="i1_0" fromId="22" toId="27">
</dataflow>
<dataflow id="142" from="i_5" to="i1_0" fromId="34" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="br_ln97" to="i1_0" fromId="35" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="144" from="i1_0" to="icmp_ln97" fromId="27" toId="28">
</dataflow>
<dataflow id="145" from="StgValue_130" to="icmp_ln97" fromId="130" toId="28">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="111" toId="29">
</dataflow>
<dataflow id="148" from="StgValue_147" to="empty_15" fromId="147" toId="29">
</dataflow>
<dataflow id="149" from="StgValue_147" to="empty_15" fromId="147" toId="29">
</dataflow>
<dataflow id="150" from="StgValue_147" to="empty_15" fromId="147" toId="29">
</dataflow>
<dataflow id="151" from="icmp_ln97" to="br_ln97" fromId="28" toId="30">
</dataflow>
<dataflow id="152" from="i1_0" to="zext_ln98" fromId="27" toId="31">
</dataflow>
<dataflow id="153" from="data1_V" to="data1_V_addr_6" fromId="10" toId="32">
</dataflow>
<dataflow id="154" from="StgValue_123" to="data1_V_addr_6" fromId="123" toId="32">
</dataflow>
<dataflow id="155" from="zext_ln98" to="data1_V_addr_6" fromId="31" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_156" to="store_ln98" fromId="156" toId="33">
</dataflow>
<dataflow id="158" from="data1_V_addr_6" to="store_ln98" fromId="32" toId="33">
</dataflow>
<dataflow id="159" from="i1_0" to="i_5" fromId="27" toId="34">
</dataflow>
<dataflow id="161" from="StgValue_160" to="i_5" fromId="160" toId="34">
</dataflow>
<dataflow id="162" from="i_6" to="i2_0" fromId="40" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln103" to="i2_0" fromId="52" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="165" from="StgValue_164" to="i2_0" fromId="164" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="br_ln103" to="i2_0" fromId="36" toId="37">
</dataflow>
<dataflow id="167" from="i2_0" to="icmp_ln103" fromId="37" toId="38">
</dataflow>
<dataflow id="169" from="StgValue_168" to="icmp_ln103" fromId="168" toId="38">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="111" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_171" to="empty_16" fromId="171" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_171" to="empty_16" fromId="171" toId="39">
</dataflow>
<dataflow id="174" from="StgValue_171" to="empty_16" fromId="171" toId="39">
</dataflow>
<dataflow id="175" from="i2_0" to="i_6" fromId="37" toId="40">
</dataflow>
<dataflow id="177" from="StgValue_176" to="i_6" fromId="176" toId="40">
</dataflow>
<dataflow id="178" from="icmp_ln103" to="br_ln103" fromId="38" toId="41">
</dataflow>
<dataflow id="179" from="i2_0" to="xor_ln104" fromId="37" toId="42">
</dataflow>
<dataflow id="181" from="StgValue_180" to="xor_ln104" fromId="180" toId="42">
</dataflow>
<dataflow id="182" from="xor_ln104" to="sext_ln104" fromId="42" toId="43">
</dataflow>
<dataflow id="183" from="sext_ln104" to="zext_ln104" fromId="43" toId="44">
</dataflow>
<dataflow id="184" from="i2_0" to="trunc_ln104" fromId="37" toId="45">
</dataflow>
<dataflow id="186" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="op2_assign" fromId="185" toId="46">
</dataflow>
<dataflow id="187" from="trunc_ln104" to="op2_assign" fromId="45" toId="46">
</dataflow>
<dataflow id="189" from="StgValue_188" to="op2_assign" fromId="188" toId="46">
</dataflow>
<dataflow id="190" from="op2_assign" to="zext_ln1503" fromId="46" toId="47">
</dataflow>
<dataflow id="192" from="StgValue_191" to="lshr_ln1503" fromId="191" toId="48">
</dataflow>
<dataflow id="193" from="zext_ln1503" to="lshr_ln1503" fromId="47" toId="48">
</dataflow>
<dataflow id="194" from="lshr_ln1503" to="trunc_ln1503" fromId="48" toId="49">
</dataflow>
<dataflow id="195" from="data1_V" to="data1_V_addr_8" fromId="10" toId="50">
</dataflow>
<dataflow id="196" from="StgValue_123" to="data1_V_addr_8" fromId="123" toId="50">
</dataflow>
<dataflow id="197" from="zext_ln104" to="data1_V_addr_8" fromId="44" toId="50">
</dataflow>
<dataflow id="198" from="trunc_ln1503" to="store_ln104" fromId="49" toId="51">
</dataflow>
<dataflow id="199" from="data1_V_addr_8" to="store_ln104" fromId="50" toId="51">
</dataflow>
<dataflow id="200" from="i_7" to="i3_0" fromId="57" toId="54">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="br_ln108" to="i3_0" fromId="66" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="202" from="StgValue_105" to="i3_0" fromId="105" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="br_ln108" to="i3_0" fromId="53" toId="54">
</dataflow>
<dataflow id="204" from="i3_0" to="icmp_ln108" fromId="54" toId="55">
</dataflow>
<dataflow id="206" from="StgValue_205" to="icmp_ln108" fromId="205" toId="55">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="111" toId="56">
</dataflow>
<dataflow id="209" from="StgValue_208" to="empty_17" fromId="208" toId="56">
</dataflow>
<dataflow id="210" from="StgValue_208" to="empty_17" fromId="208" toId="56">
</dataflow>
<dataflow id="211" from="StgValue_208" to="empty_17" fromId="208" toId="56">
</dataflow>
<dataflow id="212" from="i3_0" to="i_7" fromId="54" toId="57">
</dataflow>
<dataflow id="213" from="StgValue_118" to="i_7" fromId="118" toId="57">
</dataflow>
<dataflow id="214" from="icmp_ln108" to="br_ln108" fromId="55" toId="58">
</dataflow>
<dataflow id="215" from="i3_0" to="zext_ln109" fromId="54" toId="59">
</dataflow>
<dataflow id="216" from="data1_V" to="data1_V_addr_7" fromId="10" toId="60">
</dataflow>
<dataflow id="217" from="StgValue_123" to="data1_V_addr_7" fromId="123" toId="60">
</dataflow>
<dataflow id="218" from="zext_ln109" to="data1_V_addr_7" fromId="59" toId="60">
</dataflow>
<dataflow id="219" from="data1_V_addr_7" to="data1_V_load" fromId="60" toId="61">
</dataflow>
<dataflow id="220" from="data_V" to="data_V_addr" fromId="100" toId="63">
</dataflow>
<dataflow id="221" from="StgValue_123" to="data_V_addr" fromId="123" toId="63">
</dataflow>
<dataflow id="222" from="zext_ln109" to="data_V_addr" fromId="59" toId="63">
</dataflow>
<dataflow id="223" from="data1_V_addr_7" to="data1_V_load" fromId="60" toId="64">
</dataflow>
<dataflow id="224" from="data1_V_load" to="store_ln109" fromId="64" toId="65">
</dataflow>
<dataflow id="225" from="data_V_addr" to="store_ln109" fromId="63" toId="65">
</dataflow>
<dataflow id="226" from="i_8" to="i4_0" fromId="70" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="227" from="br_ln111" to="i4_0" fromId="82" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="228" from="StgValue_105" to="i4_0" fromId="105" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="br_ln111" to="i4_0" fromId="62" toId="67">
</dataflow>
<dataflow id="230" from="i4_0" to="icmp_ln111" fromId="67" toId="68">
</dataflow>
<dataflow id="231" from="StgValue_205" to="icmp_ln111" fromId="205" toId="68">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="111" toId="69">
</dataflow>
<dataflow id="233" from="StgValue_208" to="empty_18" fromId="208" toId="69">
</dataflow>
<dataflow id="234" from="StgValue_208" to="empty_18" fromId="208" toId="69">
</dataflow>
<dataflow id="235" from="StgValue_208" to="empty_18" fromId="208" toId="69">
</dataflow>
<dataflow id="236" from="i4_0" to="i_8" fromId="67" toId="70">
</dataflow>
<dataflow id="237" from="StgValue_118" to="i_8" fromId="118" toId="70">
</dataflow>
<dataflow id="238" from="icmp_ln111" to="br_ln111" fromId="68" toId="71">
</dataflow>
<dataflow id="239" from="i4_0" to="xor_ln112" fromId="67" toId="72">
</dataflow>
<dataflow id="240" from="StgValue_205" to="xor_ln112" fromId="205" toId="72">
</dataflow>
<dataflow id="241" from="xor_ln112" to="zext_ln112" fromId="72" toId="73">
</dataflow>
<dataflow id="242" from="data1_V" to="data1_V_addr_9" fromId="10" toId="74">
</dataflow>
<dataflow id="243" from="StgValue_123" to="data1_V_addr_9" fromId="123" toId="74">
</dataflow>
<dataflow id="244" from="zext_ln112" to="data1_V_addr_9" fromId="73" toId="74">
</dataflow>
<dataflow id="245" from="data1_V_addr_9" to="data1_V_load_1" fromId="74" toId="75">
</dataflow>
<dataflow id="246" from="i4_0" to="xor_ln321" fromId="67" toId="77">
</dataflow>
<dataflow id="247" from="StgValue_205" to="xor_ln321" fromId="205" toId="77">
</dataflow>
<dataflow id="248" from="xor_ln321" to="zext_ln321" fromId="77" toId="78">
</dataflow>
<dataflow id="249" from="data_V" to="data_V_addr_1" fromId="100" toId="79">
</dataflow>
<dataflow id="250" from="StgValue_123" to="data_V_addr_1" fromId="123" toId="79">
</dataflow>
<dataflow id="251" from="zext_ln321" to="data_V_addr_1" fromId="78" toId="79">
</dataflow>
<dataflow id="252" from="data1_V_addr_9" to="data1_V_load_1" fromId="74" toId="80">
</dataflow>
<dataflow id="253" from="data1_V_load_1" to="store_ln112" fromId="80" toId="81">
</dataflow>
<dataflow id="254" from="data_V_addr_1" to="store_ln112" fromId="79" toId="81">
</dataflow>
<dataflow id="255" from="icmp_ln91" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="256" from="icmp_ln97" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="257" from="icmp_ln103" to="StgValue_5" fromId="38" toId="5">
</dataflow>
<dataflow id="258" from="icmp_ln108" to="StgValue_6" fromId="55" toId="6">
</dataflow>
<dataflow id="259" from="icmp_ln111" to="StgValue_8" fromId="68" toId="8">
</dataflow>
</dataflows>


</stg>
