#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Btn_1 */
Btn_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Btn_1__0__MASK EQU 0x08
Btn_1__0__PC EQU CYREG_PRT0_PC3
Btn_1__0__PORT EQU 0
Btn_1__0__SHIFT EQU 3
Btn_1__AG EQU CYREG_PRT0_AG
Btn_1__AMUX EQU CYREG_PRT0_AMUX
Btn_1__BIE EQU CYREG_PRT0_BIE
Btn_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Btn_1__BYP EQU CYREG_PRT0_BYP
Btn_1__CTL EQU CYREG_PRT0_CTL
Btn_1__DM0 EQU CYREG_PRT0_DM0
Btn_1__DM1 EQU CYREG_PRT0_DM1
Btn_1__DM2 EQU CYREG_PRT0_DM2
Btn_1__DR EQU CYREG_PRT0_DR
Btn_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Btn_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Btn_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Btn_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Btn_1__MASK EQU 0x08
Btn_1__PORT EQU 0
Btn_1__PRT EQU CYREG_PRT0_PRT
Btn_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Btn_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Btn_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Btn_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Btn_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Btn_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Btn_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Btn_1__PS EQU CYREG_PRT0_PS
Btn_1__SHIFT EQU 3
Btn_1__SLW EQU CYREG_PRT0_SLW

/* Btn_2 */
Btn_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Btn_2__0__MASK EQU 0x10
Btn_2__0__PC EQU CYREG_PRT0_PC4
Btn_2__0__PORT EQU 0
Btn_2__0__SHIFT EQU 4
Btn_2__AG EQU CYREG_PRT0_AG
Btn_2__AMUX EQU CYREG_PRT0_AMUX
Btn_2__BIE EQU CYREG_PRT0_BIE
Btn_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Btn_2__BYP EQU CYREG_PRT0_BYP
Btn_2__CTL EQU CYREG_PRT0_CTL
Btn_2__DM0 EQU CYREG_PRT0_DM0
Btn_2__DM1 EQU CYREG_PRT0_DM1
Btn_2__DM2 EQU CYREG_PRT0_DM2
Btn_2__DR EQU CYREG_PRT0_DR
Btn_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Btn_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Btn_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Btn_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Btn_2__MASK EQU 0x10
Btn_2__PORT EQU 0
Btn_2__PRT EQU CYREG_PRT0_PRT
Btn_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Btn_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Btn_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Btn_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Btn_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Btn_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Btn_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Btn_2__PS EQU CYREG_PRT0_PS
Btn_2__SHIFT EQU 4
Btn_2__SLW EQU CYREG_PRT0_SLW

/* Btn_3 */
Btn_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Btn_3__0__MASK EQU 0x20
Btn_3__0__PC EQU CYREG_PRT0_PC5
Btn_3__0__PORT EQU 0
Btn_3__0__SHIFT EQU 5
Btn_3__AG EQU CYREG_PRT0_AG
Btn_3__AMUX EQU CYREG_PRT0_AMUX
Btn_3__BIE EQU CYREG_PRT0_BIE
Btn_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Btn_3__BYP EQU CYREG_PRT0_BYP
Btn_3__CTL EQU CYREG_PRT0_CTL
Btn_3__DM0 EQU CYREG_PRT0_DM0
Btn_3__DM1 EQU CYREG_PRT0_DM1
Btn_3__DM2 EQU CYREG_PRT0_DM2
Btn_3__DR EQU CYREG_PRT0_DR
Btn_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Btn_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Btn_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Btn_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Btn_3__MASK EQU 0x20
Btn_3__PORT EQU 0
Btn_3__PRT EQU CYREG_PRT0_PRT
Btn_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Btn_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Btn_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Btn_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Btn_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Btn_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Btn_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Btn_3__PS EQU CYREG_PRT0_PS
Btn_3__SHIFT EQU 5
Btn_3__SLW EQU CYREG_PRT0_SLW

/* Btn_4 */
Btn_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Btn_4__0__MASK EQU 0x40
Btn_4__0__PC EQU CYREG_PRT0_PC6
Btn_4__0__PORT EQU 0
Btn_4__0__SHIFT EQU 6
Btn_4__AG EQU CYREG_PRT0_AG
Btn_4__AMUX EQU CYREG_PRT0_AMUX
Btn_4__BIE EQU CYREG_PRT0_BIE
Btn_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Btn_4__BYP EQU CYREG_PRT0_BYP
Btn_4__CTL EQU CYREG_PRT0_CTL
Btn_4__DM0 EQU CYREG_PRT0_DM0
Btn_4__DM1 EQU CYREG_PRT0_DM1
Btn_4__DM2 EQU CYREG_PRT0_DM2
Btn_4__DR EQU CYREG_PRT0_DR
Btn_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Btn_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Btn_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Btn_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Btn_4__MASK EQU 0x40
Btn_4__PORT EQU 0
Btn_4__PRT EQU CYREG_PRT0_PRT
Btn_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Btn_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Btn_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Btn_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Btn_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Btn_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Btn_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Btn_4__PS EQU CYREG_PRT0_PS
Btn_4__SHIFT EQU 6
Btn_4__SLW EQU CYREG_PRT0_SLW

/* Btn_5 */
Btn_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Btn_5__0__MASK EQU 0x80
Btn_5__0__PC EQU CYREG_PRT0_PC7
Btn_5__0__PORT EQU 0
Btn_5__0__SHIFT EQU 7
Btn_5__AG EQU CYREG_PRT0_AG
Btn_5__AMUX EQU CYREG_PRT0_AMUX
Btn_5__BIE EQU CYREG_PRT0_BIE
Btn_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Btn_5__BYP EQU CYREG_PRT0_BYP
Btn_5__CTL EQU CYREG_PRT0_CTL
Btn_5__DM0 EQU CYREG_PRT0_DM0
Btn_5__DM1 EQU CYREG_PRT0_DM1
Btn_5__DM2 EQU CYREG_PRT0_DM2
Btn_5__DR EQU CYREG_PRT0_DR
Btn_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Btn_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Btn_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Btn_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Btn_5__MASK EQU 0x80
Btn_5__PORT EQU 0
Btn_5__PRT EQU CYREG_PRT0_PRT
Btn_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Btn_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Btn_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Btn_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Btn_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Btn_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Btn_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Btn_5__PS EQU CYREG_PRT0_PS
Btn_5__SHIFT EQU 7
Btn_5__SLW EQU CYREG_PRT0_SLW

/* Strum */
Strum__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Strum__0__MASK EQU 0x01
Strum__0__PC EQU CYREG_PRT0_PC0
Strum__0__PORT EQU 0
Strum__0__SHIFT EQU 0
Strum__AG EQU CYREG_PRT0_AG
Strum__AMUX EQU CYREG_PRT0_AMUX
Strum__BIE EQU CYREG_PRT0_BIE
Strum__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Strum__BYP EQU CYREG_PRT0_BYP
Strum__CTL EQU CYREG_PRT0_CTL
Strum__DM0 EQU CYREG_PRT0_DM0
Strum__DM1 EQU CYREG_PRT0_DM1
Strum__DM2 EQU CYREG_PRT0_DM2
Strum__DR EQU CYREG_PRT0_DR
Strum__INP_DIS EQU CYREG_PRT0_INP_DIS
Strum__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Strum__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Strum__LCD_EN EQU CYREG_PRT0_LCD_EN
Strum__MASK EQU 0x01
Strum__PORT EQU 0
Strum__PRT EQU CYREG_PRT0_PRT
Strum__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Strum__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Strum__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Strum__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Strum__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Strum__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Strum__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Strum__PS EQU CYREG_PRT0_PS
Strum__SHIFT EQU 0
Strum__SLW EQU CYREG_PRT0_SLW

/* Strum_isr */
Strum_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Strum_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Strum_isr__INTC_MASK EQU 0x01
Strum_isr__INTC_NUMBER EQU 0
Strum_isr__INTC_PRIOR_NUM EQU 7
Strum_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Strum_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Strum_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BLE_Tx */
BLE_Tx__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
BLE_Tx__0__MASK EQU 0x01
BLE_Tx__0__PC EQU CYREG_IO_PC_PRT15_PC0
BLE_Tx__0__PORT EQU 15
BLE_Tx__0__SHIFT EQU 0
BLE_Tx__AG EQU CYREG_PRT15_AG
BLE_Tx__AMUX EQU CYREG_PRT15_AMUX
BLE_Tx__BIE EQU CYREG_PRT15_BIE
BLE_Tx__BIT_MASK EQU CYREG_PRT15_BIT_MASK
BLE_Tx__BYP EQU CYREG_PRT15_BYP
BLE_Tx__CTL EQU CYREG_PRT15_CTL
BLE_Tx__DM0 EQU CYREG_PRT15_DM0
BLE_Tx__DM1 EQU CYREG_PRT15_DM1
BLE_Tx__DM2 EQU CYREG_PRT15_DM2
BLE_Tx__DR EQU CYREG_PRT15_DR
BLE_Tx__INP_DIS EQU CYREG_PRT15_INP_DIS
BLE_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
BLE_Tx__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
BLE_Tx__LCD_EN EQU CYREG_PRT15_LCD_EN
BLE_Tx__MASK EQU 0x01
BLE_Tx__PORT EQU 15
BLE_Tx__PRT EQU CYREG_PRT15_PRT
BLE_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
BLE_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
BLE_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
BLE_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
BLE_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
BLE_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
BLE_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
BLE_Tx__PS EQU CYREG_PRT15_PS
BLE_Tx__SHIFT EQU 0
BLE_Tx__SLW EQU CYREG_PRT15_SLW

/* BLE_UART_BUART */
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
BLE_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
BLE_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
BLE_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
BLE_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
BLE_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
BLE_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
BLE_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
BLE_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
BLE_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
BLE_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
BLE_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
BLE_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
BLE_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
BLE_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
BLE_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
BLE_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
BLE_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
BLE_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
BLE_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
BLE_UART_BUART_sTX_TxSts__0__POS EQU 0
BLE_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
BLE_UART_BUART_sTX_TxSts__1__POS EQU 1
BLE_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
BLE_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
BLE_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
BLE_UART_BUART_sTX_TxSts__2__POS EQU 2
BLE_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
BLE_UART_BUART_sTX_TxSts__3__POS EQU 3
BLE_UART_BUART_sTX_TxSts__MASK EQU 0x0F
BLE_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
BLE_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
BLE_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST

/* BLE_UART_IntClock */
BLE_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
BLE_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
BLE_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
BLE_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
BLE_UART_IntClock__INDEX EQU 0x00
BLE_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
BLE_UART_IntClock__PM_ACT_MSK EQU 0x01
BLE_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
BLE_UART_IntClock__PM_STBY_MSK EQU 0x01

/* Debouncer_Clock */
Debouncer_Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Debouncer_Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Debouncer_Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Debouncer_Clock__CFG2_SRC_SEL_MASK EQU 0x07
Debouncer_Clock__INDEX EQU 0x01
Debouncer_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Debouncer_Clock__PM_ACT_MSK EQU 0x02
Debouncer_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Debouncer_Clock__PM_STBY_MSK EQU 0x02

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
