module mux2 (input wire a, b, x, output wire o);
assign o = (a & (~x))+(b & x);
endmodule