Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 20:25:34 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_total_timing_summary_routed.rpt -pb top_total_timing_summary_routed.pb -rpx top_total_timing_summary_routed.rpx -warn_on_violation
| Design       : top_total
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (11)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_TOP_DIST/U_FND_CON/u_clk_divider/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TOP_HUMID_TEMP/u_fnd_con/u_clk_divider/r_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/r_1khz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TOP_STW_W/U_STOPWATCH/u_btn_db_run/r_1khz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TOP_STW_W/U_STOPWATCH/u_btn_hour/r_1khz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TOP_STW_W/U_STOPWATCH/u_btn_min/r_1khz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_TOP_STW_W/U_STOPWATCH/u_btn_sec/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_TOP_STW_W/U_STOPWATCH/u_fnd_ctrl/u_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.456      -30.518                      9                 1461        0.059        0.000                      0                 1461        4.500        0.000                       0                   883  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.456      -30.518                      9                 1461        0.059        0.000                      0                 1461        4.500        0.000                       0                   883  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -3.456ns,  Total Violation      -30.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 6.816ns (50.579%)  route 6.660ns (49.421%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.505    18.302    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.313    18.615 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.615    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[4]
    SLICE_X2Y36          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.514    14.855    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X2Y36          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.079    15.159    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -18.615    
  -------------------------------------------------------------------
                         slack                                 -3.456    

Slack (VIOLATED) :        -3.446ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.466ns  (logic 6.816ns (50.617%)  route 6.650ns (49.383%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.495    18.292    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.313    18.605 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.605    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[7]
    SLICE_X2Y36          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.514    14.855    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X2Y36          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.079    15.159    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -18.605    
  -------------------------------------------------------------------
                         slack                                 -3.446    

Slack (VIOLATED) :        -3.443ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.464ns  (logic 6.816ns (50.623%)  route 6.648ns (49.377%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.494    18.291    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.313    18.604 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    18.604    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[2]
    SLICE_X2Y36          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.514    14.855    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X2Y36          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.081    15.161    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -18.604    
  -------------------------------------------------------------------
                         slack                                 -3.443    

Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.453ns  (logic 6.816ns (50.664%)  route 6.637ns (49.336%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.483    18.280    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.313    18.593 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    18.593    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[3]
    SLICE_X2Y36          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.514    14.855    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X2Y36          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDCE (Setup_fdce_C_D)        0.077    15.157    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.432ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.466ns  (logic 6.816ns (50.616%)  route 6.650ns (49.384%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.495    18.292    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.313    18.605 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    18.605    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[6]
    SLICE_X6Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.513    14.854    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X6Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[6]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.081    15.173    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -18.605    
  -------------------------------------------------------------------
                         slack                                 -3.432    

Slack (VIOLATED) :        -3.332ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.353ns  (logic 6.816ns (51.045%)  route 6.537ns (48.955%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.382    18.179    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.313    18.492 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    18.492    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[0]
    SLICE_X2Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.515    14.856    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X2Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.079    15.160    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -18.492    
  -------------------------------------------------------------------
                         slack                                 -3.332    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.347ns  (logic 6.816ns (51.067%)  route 6.531ns (48.933%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.376    18.173    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.313    18.486 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.486    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[1]
    SLICE_X2Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.515    14.856    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X2Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.077    15.158    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -18.486    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.322ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.343ns  (logic 6.816ns (51.083%)  route 6.527ns (48.917%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.372    18.169    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.313    18.482 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    18.482    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[8]
    SLICE_X2Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.515    14.856    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X2Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[8]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.079    15.160    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -18.482    
  -------------------------------------------------------------------
                         slack                                 -3.322    

Slack (VIOLATED) :        -3.321ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.344ns  (logic 6.816ns (51.079%)  route 6.528ns (48.921%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.618     5.139    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X7Y27          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[9]/Q
                         net (fo=31, routed)          0.842     6.400    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg[9]
    SLICE_X7Y28          LUT3 (Prop_lut3_I0_O)        0.299     6.699 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4/O
                         net (fo=1, routed)           0.421     7.120    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.670 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278/CO[3]
                         net (fo=1, routed)           0.000     7.670    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__278_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.787 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279/CO[3]
                         net (fo=1, routed)           0.000     7.787    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__279_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.904 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280/CO[3]
                         net (fo=1, routed)           0.000     7.904    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__280_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281/CO[3]
                         net (fo=1, routed)           0.000     8.021    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__281_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282/CO[3]
                         net (fo=1, routed)           0.000     8.138    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__282_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.357 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283/O[0]
                         net (fo=3, routed)           0.503     8.860    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__283_n_7
    SLICE_X9Y33          LUT3 (Prop_lut3_I0_O)        0.295     9.155 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1/O
                         net (fo=1, routed)           0.708     9.863    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.248 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315/CO[3]
                         net (fo=1, routed)           0.000    10.248    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__315_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.487 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316/O[2]
                         net (fo=3, routed)           0.708    11.195    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__316_n_5
    SLICE_X10Y33         LUT3 (Prop_lut3_I1_O)        0.302    11.497 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10/O
                         net (fo=2, routed)           1.030    12.527    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_10_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    12.651 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7/O
                         net (fo=1, routed)           0.000    12.651    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_i_7_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.201 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329/CO[3]
                         net (fo=1, routed)           0.000    13.201    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__329_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.423 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330/O[0]
                         net (fo=9, routed)           0.538    13.961    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__330_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I2_O)        0.299    14.260 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3/O
                         net (fo=1, routed)           0.786    15.046    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_i_3_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.553 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337/CO[3]
                         net (fo=1, routed)           0.000    15.553    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__337_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.667 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338/CO[3]
                         net (fo=1, routed)           0.000    15.667    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__338_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.781 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339/CO[3]
                         net (fo=1, routed)           0.000    15.781    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__339_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.115 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340/O[1]
                         net (fo=3, routed)           0.619    16.734    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__340_n_6
    SLICE_X0Y36          LUT4 (Prop_lut4_I1_O)        0.303    17.037 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8/O
                         net (fo=1, routed)           0.000    17.037    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_i_8_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.569 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349/CO[3]
                         net (fo=1, routed)           0.000    17.569    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__349_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.797 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350/CO[2]
                         net (fo=9, routed)           0.373    18.170    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0__350_n_1
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.313    18.483 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.483    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_next0_in[5]
    SLICE_X2Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.515    14.856    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X2Y37          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[5]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)        0.081    15.162    U_TOP_DIST/U_TOP_DISTANCE/U_CU/distance_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -18.483    
  -------------------------------------------------------------------
                         slack                                 -3.321    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 0.981ns (14.585%)  route 5.745ns (85.415%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.625     5.146    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X1Y29          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg_reg[11]/Q
                         net (fo=3, routed)           1.551     7.154    U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg[11]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.124     7.278 f  U_TOP_DIST/U_TOP_DISTANCE/U_CU/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.670     7.948    U_TOP_DIST/U_TOP_DISTANCE/U_CU/FSM_sequential_state[1]_i_6_n_0
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.124     8.072 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           1.439     9.511    U_TOP_DIST/U_TOP_DISTANCE/U_CU/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I0_O)        0.124     9.635 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=35, routed)          1.495    11.130    U_TOP_DIST/U_TOP_DISTANCE/U_CU/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I0_O)        0.153    11.283 r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg[30]_i_1/O
                         net (fo=1, routed)           0.590    11.872    U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_next[30]
    SLICE_X6Y41          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         1.516    14.857    U_TOP_DIST/U_TOP_DISTANCE/U_CU/CLK
    SLICE_X6Y41          FDCE                                         r  U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg_reg[30]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)       -0.261    14.821    U_TOP_DIST/U_TOP_DISTANCE/U_CU/counter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  2.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.246ns (54.929%)  route 0.202ns (45.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.594     1.477    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X6Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.148     1.625 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/Q
                         net (fo=11, routed)          0.202     1.827    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx[2]
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.098     1.925 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx[3]_i_2/O
                         net (fo=1, routed)           0.000     1.925    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx[3]_i_2_n_0
    SLICE_X6Y50          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.863     1.990    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X6Y50          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.120     1.866    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_tens_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.594     1.477    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/CLK
    SLICE_X7Y47          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_reg_reg[3]/Q
                         net (fo=5, routed)           0.066     1.684    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_reg[3]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.045     1.729 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_tens[1]_i_2/O
                         net (fo=1, routed)           0.000     1.729    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_tens[1]_i_2_n_0
    SLICE_X6Y47          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.865     1.992    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/CLK
    SLICE_X6Y47          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_tens_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y47          FDCE (Hold_fdce_C_D)         0.121     1.611    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_TIME/hour_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/digit_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.169%)  route 0.301ns (61.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.592     1.475    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X5Y51          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.301     1.918    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/state[0]
    SLICE_X5Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.963 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/digit_idx[0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/digit_idx[0]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/digit_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.865     1.992    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X5Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/digit_idx_reg[0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.092     1.840    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/digit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.560     1.443    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X13Y64         FDCE                                         r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/Q
                         net (fo=4, routed)           0.087     1.672    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg[9]
    SLICE_X12Y64         LUT5 (Prop_lut5_I4_O)        0.045     1.717 r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/tick_reg_i_1__4/O
                         net (fo=1, routed)           0.000     1.717    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X12Y64         FDCE                                         r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.828     1.956    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X12Y64         FDCE                                         r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/tick_reg_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X12Y64         FDCE (Hold_fdce_C_D)         0.121     1.577    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.187ns (34.416%)  route 0.356ns (65.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.592     1.475    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X5Y51          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.356     1.973    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/state[0]
    SLICE_X6Y49          LUT4 (Prop_lut4_I0_O)        0.046     2.019 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx[2]_i_1/O
                         net (fo=1, routed)           0.000     2.019    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/next_prefix_idx[2]
    SLICE_X6Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.865     1.992    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X6Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.131     1.879    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.566     1.449    U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/CLK
    SLICE_X11Y45         FDCE                                         r  U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 f  U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.089     1.679    U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/Q[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.724 r  U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.724    U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_next[2]
    SLICE_X10Y45         FDCE                                         r  U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.836     1.963    U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/CLK
    SLICE_X10Y45         FDCE                                         r  U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_reg_reg[2]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.121     1.583    U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_time_sec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.560     1.443    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X13Y64         FDCE                                         r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/Q
                         net (fo=4, routed)           0.089     1.674    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg[9]
    SLICE_X12Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.719 r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_1__9/O
                         net (fo=1, routed)           0.000     1.719    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X12Y64         FDCE                                         r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.828     1.956    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X12Y64         FDCE                                         r  U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X12Y64         FDCE (Hold_fdce_C_D)         0.120     1.576    U_TOP_UART_FIFO/U_UART/U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.358%)  route 0.355ns (65.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.592     1.475    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X5Y51          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.355     1.972    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/state[0]
    SLICE_X6Y49          LUT2 (Prop_lut2_I1_O)        0.045     2.017 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx[0]_i_1/O
                         net (fo=1, routed)           0.000     2.017    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/next_prefix_idx[0]
    SLICE_X6Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.865     1.992    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X6Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.121     1.869    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.295%)  route 0.356ns (65.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.592     1.475    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X5Y51          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.356     1.973    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/state[0]
    SLICE_X6Y49          LUT3 (Prop_lut3_I2_O)        0.045     2.018 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     2.018    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/next_prefix_idx[1]
    SLICE_X6Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.865     1.992    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X6Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.120     1.868    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.246ns (44.857%)  route 0.302ns (55.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.594     1.477    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X6Y49          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.148     1.625 f  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx_reg[2]/Q
                         net (fo=11, routed)          0.302     1.928    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/prefix_idx[2]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.098     2.026 r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.026    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/tx_data[5]_i_1_n_0
    SLICE_X6Y51          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=882, routed)         0.863     1.990    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/CLK
    SLICE_X6Y51          FDCE                                         r  U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/tx_data_reg[5]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.121     1.867    U_TOP_UART_FIFO/U_PRINT_GEN/U_PRINT_DIST/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    U_TOP_DIST/U_FND_CON/u_clk_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y25    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y28   U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y54    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y54    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y44   U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   U_TOP_STW_W/U_STOPWATCH/u_btn_db_clear/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    U_TOP_UART_FIFO/U_FIFO_TX/U_REG/mem_reg[6][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y58    U_TOP_UART_FIFO/U_FIFO_TX/U_REG/mem_reg[6][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    U_TOP_UART_FIFO/U_FIFO_TX/U_REG/mem_reg[7][3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25    U_TOP_DIST/U_TOP_DISTANCE/U_CU/echo_counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y54    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y54    U_TOP_HUMID_TEMP/u_main/U_SENSOR_CON/counter_reg_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y42   U_TOP_STW_W/U_STOPWATCH/u_btn_min/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y42   U_TOP_STW_W/U_STOPWATCH/u_btn_min/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42    U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/count_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42    U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/count_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y42    U_TOP_STW_W/U_STOPWATCH/u_watch1_dp/u_clk_div/count_reg_reg[17]/C



