
---------- Begin Simulation Statistics ----------
final_tick                                  600130500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139770                       # Simulator instruction rate (inst/s)
host_mem_usage                                 872632                       # Number of bytes of host memory used
host_op_rate                                   150268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.15                       # Real time elapsed on the host
host_tick_rate                               83878160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1075135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000600                       # Number of seconds simulated
sim_ticks                                   600130500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.862598                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  149613                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               154459                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6638                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            258405                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1870                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2954                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1084                       # Number of indirect misses.
system.cpu.branchPred.lookups                  347563                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       124779                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        60026                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       113194                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        71611                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect         4351                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong          799                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          313                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           51                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         7397                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1717                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          644                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          242                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1381                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          399                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         3558                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          820                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          446                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          382                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          587                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          679                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          580                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          621                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          515                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1159                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         1155                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          558                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1531                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         1164                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         1322                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28           17                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1436                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          181                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          609                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       153931                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          753                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1311                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          737                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         2366                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7          973                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1084                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          327                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         4901                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          566                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         3647                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          250                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          651                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          465                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          816                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          440                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          688                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          868                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          712                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1344                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1539                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         1633                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          292                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         1264                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        23533                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          288                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1296                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   31876                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          520                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    564621                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   497457                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4963                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     250422                       # Number of branches committed
system.cpu.commit.bw_lim_events                 61259                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          256351                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003357                       # Number of instructions committed
system.cpu.commit.committedOps                1078492                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1057413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.019935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.127735                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       739428     69.93%     69.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105071      9.94%     79.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        72592      6.87%     86.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        25755      2.44%     89.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28439      2.69%     91.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7980      0.75%     92.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        10979      1.04%     93.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5910      0.56%     94.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        61259      5.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1057413                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                24973                       # Number of function calls committed.
system.cpu.commit.int_insts                    934829                       # Number of committed integer instructions.
system.cpu.commit.loads                        104843                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           870934     80.75%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      3.71%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          104843      9.72%     94.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          62445      5.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1078492                       # Class of committed instruction
system.cpu.commit.refs                         167288                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1075135                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.200262                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.200262                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                609466                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1686                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               144969                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1381235                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   202438                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    233540                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5028                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7355                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 41918                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      347563                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    253106                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        792391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3080                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1349718                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   13406                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.289573                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             293048                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             183359                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.124519                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1092390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.322854                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.424563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   753055     68.94%     68.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    53056      4.86%     73.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    73306      6.71%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31258      2.86%     83.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    28980      2.65%     86.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36387      3.33%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    20571      1.88%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35867      3.28%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    59910      5.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1092390                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          107872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5361                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   294955                       # Number of branches executed
system.cpu.iew.exec_nop                          3499                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.044746                       # Inst execution rate
system.cpu.iew.exec_refs                       191557                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      68333                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  220205                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                132519                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                613                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               620                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                73094                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1335305                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                123224                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8795                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1253969                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1164                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   851                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5028                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4490                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           220                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             7808                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2315                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        27673                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        10649                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2902                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2459                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1325302                       # num instructions consuming a value
system.cpu.iew.wb_count                       1242533                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.515774                       # average fanout of values written-back
system.cpu.iew.wb_producers                    683556                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.035218                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1245890                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1409323                       # number of integer regfile reads
system.cpu.int_regfile_writes                  928593                       # number of integer regfile writes
system.cpu.ipc                               0.833151                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.833151                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                17      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1025941     81.25%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40060      3.17%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   55      0.00%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.01%     84.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   69      0.01%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  59      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               126989     10.06%     94.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               69478      5.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1262765                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       10575                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008374                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8130     76.88%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.02%     76.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.06%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     76.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    743      7.03%     83.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1694     16.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1272406                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3627302                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1241705                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1587242                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1331193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1262765                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 613                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          256656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               659                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             73                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       141766                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1092390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.155965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.729995                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              599086     54.84%     54.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              174900     16.01%     70.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              128015     11.72%     82.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               71703      6.56%     89.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               50249      4.60%     93.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22916      2.10%     95.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               25929      2.37%     98.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11160      1.02%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8432      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1092390                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.052074                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    917                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1851                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          828                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1261                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              9022                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6636                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               132519                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               73094                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  781931                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                          1200262                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  368428                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1228037                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 116003                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   216553                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2873                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5097                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2156345                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1360510                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1549800                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    253933                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7853                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5028                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                143679                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   321735                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1529153                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         104769                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2249                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    216666                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            613                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1168                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2330607                       # The number of ROB reads
system.cpu.rob.rob_writes                     2704715                       # The number of ROB writes
system.cpu.timesIdled                            1240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      956                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     296                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        14886                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5676                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1032                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5676                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       429248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  429248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6857                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8054000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35416250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1212                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1049                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1048                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1722                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5033                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          151                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        18183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 22839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       187776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       470656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 658432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7955                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000126                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7954     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7955                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9929000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9195999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2583998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  208                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  888                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1096                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 208                       # number of overall hits
system.l2.overall_hits::.cpu.data                 888                       # number of overall hits
system.l2.overall_hits::total                    1096                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5194                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6708                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1514                       # number of overall misses
system.l2.overall_misses::.cpu.data              5194                       # number of overall misses
system.l2.overall_misses::total                  6708                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    117749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    391593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        509342000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    117749000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    391593000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       509342000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             6082                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7804                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            6082                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7804                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.879210                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.853995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.859559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.879210                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.853995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.859559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77773.447820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75393.338467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75930.530710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77773.447820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75393.338467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75930.530710                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6708                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    102609000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    339663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    442272000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    102609000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    339663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    442272000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.879210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.853995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.859559                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.879210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.853995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.859559                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67773.447820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65395.263766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65932.021467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67773.447820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65395.263766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65932.021467                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1274                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1274                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1274                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1212                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1212                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1212                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1212                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     81969000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      81969000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1049                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79427.325581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79427.325581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     71659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     71659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69437.015504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69437.015504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            208                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                208                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    117749000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    117749000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.879210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.879210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77773.447820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77773.447820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    102609000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102609000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.879210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.879210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67773.447820                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67773.447820                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    309624000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    309624000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.826942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.826942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74393.080250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74393.080250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4162                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    268004000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    268004000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.826942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.826942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64393.080250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64393.080250                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             149                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.986755                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.986755                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2848000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2848000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.986755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.986755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19114.093960                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19114.093960                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3527.386412                       # Cycle average of tags in use
system.l2.tags.total_refs                       14735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6858                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.148586                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     103.370495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1251.318500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2172.697417                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.038187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.066305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.107647                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1055                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.209229                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    125938                       # Number of tag accesses
system.l2.tags.data_accesses                   125938                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             429248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96896                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6707                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         161458216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         553799549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             715257765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    161458216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        161458216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        161458216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        553799549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            715257765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41458250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               167233250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6180.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24930.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5857                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6708                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    504.771765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   318.340700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.617171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          167     19.65%     19.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          169     19.88%     39.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           81      9.53%     49.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      6.82%     55.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      5.65%     61.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      3.18%     64.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      2.35%     67.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.76%     68.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          265     31.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          850                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 429312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  429312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       715.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    715.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     600114000                       # Total gap between requests
system.mem_ctrls.avgGap                      89462.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 161458216.171316087246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 553906192.069891452789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40332250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    126901000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26639.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24432.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2977380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1578720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24483060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        166689090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         90080640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          333136170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.106214                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    231638750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    348471750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3098760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1647030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23412060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        172651860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         85059360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          333196350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.206493                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    218800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    361310500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       250667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           250667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       250667                       # number of overall hits
system.cpu.icache.overall_hits::total          250667                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2437                       # number of overall misses
system.cpu.icache.overall_misses::total          2437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    157596498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157596498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    157596498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157596498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       253104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       253104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       253104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       253104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009628                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009628                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009628                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009628                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64668.238818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64668.238818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64668.238818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64668.238818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          710                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1212                       # number of writebacks
system.cpu.icache.writebacks::total              1212                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          715                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          715                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          715                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          715                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1722                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1722                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1722                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1722                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122587498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122587498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122587498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122587498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006804                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006804                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006804                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006804                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71189.023229                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71189.023229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71189.023229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71189.023229                       # average overall mshr miss latency
system.cpu.icache.replacements                   1212                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       250667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          250667                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    157596498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157596498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       253104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       253104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009628                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009628                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64668.238818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64668.238818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          715                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1722                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1722                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122587498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122587498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71189.023229                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71189.023229                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           483.231061                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              252389                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1722                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            146.567364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   483.231061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.943811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.943811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            507930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           507930                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       150091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       150101                       # number of overall hits
system.cpu.dcache.overall_hits::total          150101                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        23754                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23754                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23756                       # number of overall misses
system.cpu.dcache.overall_misses::total         23756                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1467777324                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1467777324                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1467777324                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1467777324                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       173845                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       173845                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       173857                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       173857                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.136639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.136639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.136641                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.136641                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61790.743622                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61790.743622                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61785.541505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61785.541505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               245                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.244898                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1274                       # number of writebacks
system.cpu.dcache.writebacks::total              1274                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17527                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17527                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6229                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    414382891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    414382891                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    414567391                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    414567391                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035819                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035828                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035828                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66546.152401                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66546.152401                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66554.405362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66554.405362                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5719                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91975                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91975                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1217022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1217022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       111919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       111919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.178200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.178200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61021.961492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61021.961492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14917                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14917                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5027                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    325952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    325952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64840.362045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64840.362045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3670                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    246266920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    246266920                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67102.702997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67102.702997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2610                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2610                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1060                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     84081987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84081987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79322.629245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79322.629245                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          140                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          140                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4488404                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4488404                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.927152                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.927152                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32060.028571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32060.028571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          140                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          140                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4348404                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4348404                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.927152                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.927152                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31060.028571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31060.028571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          557                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          557                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       384500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       384500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.010657                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010657                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 64083.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64083.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007105                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007105                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        54375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           473.060891                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              157419                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6231                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.263842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   473.060891                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.923947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.923947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            356131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           356131                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    600130500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    600130500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
