[13:32:52.652] <TB2>     INFO: *** Welcome to pxar ***
[13:32:52.652] <TB2>     INFO: *** Today: 2016/08/17
[13:32:52.659] <TB2>     INFO: *** Version: b2a7-dirty
[13:32:52.659] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C15.dat
[13:32:52.659] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:32:52.659] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//defaultMaskFile.dat
[13:32:52.660] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters_C15.dat
[13:32:52.738] <TB2>     INFO:         clk: 4
[13:32:52.738] <TB2>     INFO:         ctr: 4
[13:32:52.738] <TB2>     INFO:         sda: 19
[13:32:52.738] <TB2>     INFO:         tin: 9
[13:32:52.738] <TB2>     INFO:         level: 15
[13:32:52.738] <TB2>     INFO:         triggerdelay: 0
[13:32:52.738] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:32:52.738] <TB2>     INFO: Log level: DEBUG
[13:32:52.748] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:32:52.756] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:32:52.760] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:32:52.767] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:32:54.326] <TB2>     INFO: DUT info: 
[13:32:54.326] <TB2>     INFO: The DUT currently contains the following objects:
[13:32:54.326] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:32:54.326] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:32:54.326] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:32:54.326] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:32:54.326] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.326] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.326] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.326] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:32:54.327] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:32:54.327] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:32:54.327] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:32:54.327] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:32:54.327] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:32:54.327] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:32:54.327] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:32:54.328] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:32:54.329] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:32:54.330] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:32:54.332] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[13:32:54.332] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x266ff90
[13:32:54.332] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x25e4770
[13:32:54.332] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1e91d94010
[13:32:54.332] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1e97fff510
[13:32:54.332] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7f1e91d94010
[13:32:54.333] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[13:32:54.334] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[13:32:54.334] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[13:32:54.334] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:32:54.735] <TB2>     INFO: enter 'restricted' command line mode
[13:32:54.735] <TB2>     INFO: enter test to run
[13:32:54.735] <TB2>     INFO:   test: FPIXTest no parameter change
[13:32:54.735] <TB2>     INFO:   running: fpixtest
[13:32:54.735] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:32:54.739] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:32:54.739] <TB2>     INFO: ######################################################################
[13:32:54.739] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:32:54.739] <TB2>     INFO: ######################################################################
[13:32:54.747] <TB2>     INFO: ######################################################################
[13:32:54.747] <TB2>     INFO: PixTestPretest::doTest()
[13:32:54.747] <TB2>     INFO: ######################################################################
[13:32:54.750] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:54.750] <TB2>     INFO:    PixTestPretest::programROC() 
[13:32:54.750] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:12.768] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:33:12.768] <TB2>     INFO: IA differences per ROC:  17.7 18.5 16.9 17.7 17.7 17.7 20.1 18.5 18.5 20.1 17.7 18.5 20.1 16.1 19.3 14.5
[13:33:12.833] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:12.833] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:33:12.833] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:14.086] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:33:14.587] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:33:15.089] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:33:15.591] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:33:16.092] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:33:16.595] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:33:17.097] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:33:17.598] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:33:18.100] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:33:18.602] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:33:19.104] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:33:19.605] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:33:20.107] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:33:20.609] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:33:21.110] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:33:21.612] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:33:21.865] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 
[13:33:21.865] <TB2>     INFO: Test took 9035 ms.
[13:33:21.865] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:33:21.898] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:21.898] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:33:21.898] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:21.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:33:22.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[13:33:22.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[13:33:22.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[13:33:22.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[13:33:22.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[13:33:22.609] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[13:33:22.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8687 mA
[13:33:22.811] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[13:33:22.912] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[13:33:23.013] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[13:33:23.117] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[13:33:23.218] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[13:33:23.319] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 25.4688 mA
[13:33:23.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  76 Ia 23.0687 mA
[13:33:23.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  82 Ia 24.6688 mA
[13:33:23.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  79 Ia 23.0687 mA
[13:33:23.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 25.4688 mA
[13:33:23.823] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  77 Ia 23.0687 mA
[13:33:23.924] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  83 Ia 25.4688 mA
[13:33:24.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  75 Ia 23.0687 mA
[13:33:24.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  81 Ia 24.6688 mA
[13:33:24.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  78 Ia 23.8687 mA
[13:33:24.328] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 25.4688 mA
[13:33:24.428] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  70 Ia 23.8687 mA
[13:33:24.530] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.6688 mA
[13:33:24.631] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.8687 mA
[13:33:24.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[13:33:24.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.4688 mA
[13:33:24.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  70 Ia 23.8687 mA
[13:33:25.035] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[13:33:25.136] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[13:33:25.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[13:33:25.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[13:33:25.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 25.4688 mA
[13:33:25.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  70 Ia 23.8687 mA
[13:33:25.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.4688 mA
[13:33:25.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  93 Ia 24.6688 mA
[13:33:25.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  90 Ia 23.8687 mA
[13:33:25.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6688 mA
[13:33:26.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.8687 mA
[13:33:26.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 19.8688 mA
[13:33:26.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana 103 Ia 24.6688 mA
[13:33:26.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana 100 Ia 23.8687 mA
[13:33:26.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[13:33:26.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:33:26.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[13:33:26.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[13:33:26.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[13:33:26.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:33:26.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  70
[13:33:26.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  75
[13:33:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:33:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  70
[13:33:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:33:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:33:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  70
[13:33:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  90
[13:33:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  75
[13:33:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana 100
[13:33:28.204] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 380.2 mA = 23.7625 mA/ROC
[13:33:28.204] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  18.4  19.3  19.3  19.3  19.3  19.3  19.3  18.4  19.3  18.4  19.3
[13:33:28.237] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:28.237] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:33:28.237] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:28.376] <TB2>     INFO: Expecting 231680 events.
[13:33:36.489] <TB2>     INFO: 231680 events read in total (7396ms).
[13:33:36.646] <TB2>     INFO: Test took 8406ms.
[13:33:36.848] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 76 and Delta(CalDel) = 61
[13:33:36.853] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 96 and Delta(CalDel) = 58
[13:33:36.856] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 62 and Delta(CalDel) = 63
[13:33:36.860] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 81 and Delta(CalDel) = 57
[13:33:36.863] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 77 and Delta(CalDel) = 60
[13:33:36.867] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 80 and Delta(CalDel) = 60
[13:33:36.871] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:33:36.874] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 58
[13:33:36.878] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:33:36.882] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 106 and Delta(CalDel) = 63
[13:33:36.886] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 100 and Delta(CalDel) = 56
[13:33:36.890] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:33:36.893] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 84 and Delta(CalDel) = 65
[13:33:36.899] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:33:36.905] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 79 and Delta(CalDel) = 65
[13:33:36.909] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 60
[13:33:36.952] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:33:36.988] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:36.988] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:33:36.988] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:37.124] <TB2>     INFO: Expecting 231680 events.
[13:33:45.252] <TB2>     INFO: 231680 events read in total (7413ms).
[13:33:45.257] <TB2>     INFO: Test took 8265ms.
[13:33:45.282] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31
[13:33:45.602] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[13:33:45.606] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31.5
[13:33:45.609] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:33:45.613] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[13:33:45.621] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29
[13:33:45.625] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 32
[13:33:45.628] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:33:45.639] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[13:33:45.642] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:33:45.646] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 111 +/- 30
[13:33:45.649] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[13:33:45.653] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 32
[13:33:45.657] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:33:45.660] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32.5
[13:33:45.664] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[13:33:45.700] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:33:45.700] <TB2>     INFO: CalDel:      148   119   154   115   120   135   139   114   121   137   111   129   146   133   156   127
[13:33:45.700] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    59    54    51    51    51    51    51    51
[13:33:45.704] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C0.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C1.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C2.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C3.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C4.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C5.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C6.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C7.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C8.dat
[13:33:45.705] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C9.dat
[13:33:45.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C10.dat
[13:33:45.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C11.dat
[13:33:45.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C12.dat
[13:33:45.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C13.dat
[13:33:45.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C14.dat
[13:33:45.706] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters_C15.dat
[13:33:45.706] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:33:45.706] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:33:45.706] <TB2>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:33:45.706] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:33:45.791] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:33:45.791] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:33:45.791] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:33:45.792] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:33:45.795] <TB2>     INFO: ######################################################################
[13:33:45.795] <TB2>     INFO: PixTestTiming::doTest()
[13:33:45.795] <TB2>     INFO: ######################################################################
[13:33:45.795] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:45.795] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:33:45.795] <TB2>     INFO:    ----------------------------------------------------------------------
[13:33:45.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:33:47.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:33:49.968] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:33:52.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:33:54.515] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:33:56.790] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:33:59.063] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:34:01.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:34:03.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:34:05.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:34:07.406] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:34:09.679] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:34:11.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:34:14.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:34:16.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:34:18.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:34:21.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:34:22.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:34:24.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:34:25.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:34:27.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:34:28.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:34:30.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:34:31.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:34:33.210] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:34:44.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:34:46.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:34:47.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:34:49.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:34:50.940] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:34:52.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:34:53.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:34:55.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:34:57.020] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:35:09.470] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:35:21.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:35:33.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:35:45.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:35:58.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:36:10.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:36:22.604] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:36:24.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:36:27.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:36:29.426] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:36:31.699] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:36:33.973] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:36:36.248] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:36:38.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:36:40.798] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:36:43.071] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:36:45.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:36:47.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:36:49.898] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:36:52.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:36:54.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:36:56.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:36:58.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:37:01.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:37:03.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:37:05.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:37:08.089] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:37:10.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:37:12.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:37:14.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:37:17.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:37:19.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:37:21.733] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:37:24.006] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:37:26.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:37:28.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:37:30.832] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:37:33.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:37:35.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:37:37.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:37:39.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:37:42.199] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:37:44.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:37:46.750] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:37:49.024] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:37:51.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:37:53.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:37:55.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:37:56.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:37:58.130] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:37:59.649] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:38:01.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:38:02.693] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:38:04.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:38:05.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:38:09.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:38:10.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:38:12.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:38:13.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:38:15.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:38:16.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:38:18.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:38:19.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:38:21.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:38:22.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:38:24.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:38:25.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:38:27.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:38:28.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:38:30.421] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:38:31.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:38:34.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:38:35.737] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:38:37.257] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:38:39.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:38:41.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:38:42.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:38:44.847] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:38:47.121] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:38:49.395] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:38:51.669] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:38:53.943] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:38:56.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:38:58.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:39:00.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:39:03.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:39:05.311] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:39:07.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:39:09.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:39:11.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:39:13.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:39:15.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:39:18.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:39:20.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:39:23.142] <TB2>     INFO: TBM Phase Settings: 244
[13:39:23.142] <TB2>     INFO: 400MHz Phase: 5
[13:39:23.142] <TB2>     INFO: 160MHz Phase: 7
[13:39:23.142] <TB2>     INFO: Functional Phase Area: 4
[13:39:23.145] <TB2>     INFO: Test took 337350 ms.
[13:39:23.145] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:39:23.145] <TB2>     INFO:    ----------------------------------------------------------------------
[13:39:23.145] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:39:23.145] <TB2>     INFO:    ----------------------------------------------------------------------
[13:39:23.146] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:39:24.287] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:39:25.809] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:39:27.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:39:28.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:39:30.369] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:39:31.890] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:39:33.410] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:39:34.932] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:39:36.452] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:39:37.972] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:39:39.493] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:39:41.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:39:42.534] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:39:44.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:39:45.575] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:39:47.096] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:39:48.615] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:39:50.135] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:39:52.408] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:39:54.683] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:39:56.957] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:39:59.231] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:40:01.503] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:40:03.024] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:40:04.543] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:40:06.063] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:40:08.337] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:40:10.615] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:40:12.891] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:40:15.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:40:17.437] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:40:18.959] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:40:20.479] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:40:21.001] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:40:24.272] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:40:26.546] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:40:28.820] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:40:31.095] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:40:33.370] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:40:34.890] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:40:36.415] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:40:37.938] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:40:40.212] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:40:42.487] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:40:44.765] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:40:47.039] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:40:49.315] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:40:50.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:40:52.357] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:40:53.877] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:40:55.397] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:40:56.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:40:58.442] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:40:59.963] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:41:01.485] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:41:02.004] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:41:04.524] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:41:06.050] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:41:07.570] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:41:09.092] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:41:10.612] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:41:12.136] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:41:13.656] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:41:15.560] <TB2>     INFO: ROC Delay Settings: 220
[13:41:15.560] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:41:15.560] <TB2>     INFO: ROC Port 0 Delay: 4
[13:41:15.560] <TB2>     INFO: ROC Port 1 Delay: 3
[13:41:15.560] <TB2>     INFO: Functional ROC Area: 4
[13:41:15.565] <TB2>     INFO: Test took 112420 ms.
[13:41:15.565] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:41:15.565] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:15.565] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:41:15.565] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:16.705] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4208 4208 4208 4208 420b 4208 4208 4208 e062 c000 a101 80b1 4209 4209 4208 4209 4208 4208 4209 4209 e062 c000 
[13:41:16.705] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4208 4208 4208 4208 4208 4208 4209 4209 e022 c000 a102 80c0 4208 4208 4208 420b 4208 4209 420b 420b e022 c000 
[13:41:16.705] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4208 4208 4209 4209 4209 4208 4209 4209 e022 c000 a103 8000 4209 4208 4209 4209 4209 420b 4209 4209 e022 c000 
[13:41:16.705] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:41:22.323] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (9) !=  TBM ID (10)
[13:41:22.323] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (9) !=  TBM ID (10)
[13:41:22.323] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (133) !=  TBM ID (134)
[13:41:22.323] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (133) !=  TBM ID (134)
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 0: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 1: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 2: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 3: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 4: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (43) !=  TBM ID (44)
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (43) !=  TBM ID (44)
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 0: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 1: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 2: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 3: Readback start marker after 15 readouts!
[13:41:22.323] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 0 ROC 4: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[13:41:22.324] <TB2>  WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!
[13:41:31.042] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:31.042] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:41:45.397] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:45.397] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:41:59.660] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:59.660] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:42:13.912] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:13.912] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:42:28.231] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:28.231] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:42:42.565] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:42.565] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:42:56.727] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:56.728] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:43:10.985] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:10.985] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:43:25.232] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:25.232] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:43:39.464] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:39.846] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:39.860] <TB2>     INFO: Decoding statistics:
[13:43:39.860] <TB2>     INFO:   General information:
[13:43:39.860] <TB2>     INFO: 	 16bit words read:         239999928
[13:43:39.860] <TB2>     INFO: 	 valid events total:       19999994
[13:43:39.860] <TB2>     INFO: 	 empty events:             19999994
[13:43:39.860] <TB2>     INFO: 	 valid events with pixels: 0
[13:43:39.861] <TB2>     INFO: 	 valid pixel hits:         0
[13:43:39.861] <TB2>     INFO:   Event errors: 	           0
[13:43:39.861] <TB2>     INFO: 	 start marker:             0
[13:43:39.861] <TB2>     INFO: 	 stop marker:              0
[13:43:39.861] <TB2>     INFO: 	 overflow:                 0
[13:43:39.861] <TB2>     INFO: 	 invalid 5bit words:       0
[13:43:39.861] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:43:39.861] <TB2>     INFO:   TBM errors: 		           6
[13:43:39.861] <TB2>     INFO: 	 flawed TBM headers:       0
[13:43:39.861] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:43:39.861] <TB2>     INFO: 	 event ID mismatches:      6
[13:43:39.861] <TB2>     INFO:   ROC errors: 		           32
[13:43:39.861] <TB2>     INFO: 	 missing ROC header(s):    0
[13:43:39.861] <TB2>     INFO: 	 misplaced readback start: 32
[13:43:39.861] <TB2>     INFO:   Pixel decoding errors:	   0
[13:43:39.861] <TB2>     INFO: 	 pixel data incomplete:    0
[13:43:39.861] <TB2>     INFO: 	 pixel address:            0
[13:43:39.861] <TB2>     INFO: 	 pulse height fill bit:    0
[13:43:39.861] <TB2>     INFO: 	 buffer corruption:        0
[13:43:39.861] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:39.861] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 9999997/10000000
[13:43:39.861] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:39.861] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:39.861] <TB2>     INFO:    Read back bit status: 1
[13:43:39.861] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:39.861] <TB2>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[13:43:39.861] <TB2>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[13:43:39.861] <TB2>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[13:43:39.861] <TB2>     INFO: Test took 144296 ms.
[13:43:39.861] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:43:39.861] <TB2>     INFO: Problem with TimingTest! Timings not saved!
[13:43:39.861] <TB2>     INFO: PixTestTiming::doTest took 594069 ms.
[13:43:39.861] <TB2>     INFO: PixTestTiming::doTest() done
[13:43:39.861] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:43:39.861] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:43:39.861] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:43:39.861] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:43:39.862] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:43:39.862] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:43:39.862] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:43:40.212] <TB2>     INFO: ######################################################################
[13:43:40.212] <TB2>     INFO: PixTestAlive::doTest()
[13:43:40.212] <TB2>     INFO: ######################################################################
[13:43:40.216] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:40.216] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:43:40.216] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:40.217] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:43:40.569] <TB2>     INFO: Expecting 41600 events.
[13:43:44.665] <TB2>     INFO: 41600 events read in total (3381ms).
[13:43:44.666] <TB2>     INFO: Test took 4449ms.
[13:43:44.673] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:44.673] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66454
[13:43:44.673] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:43:45.057] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:43:45.057] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1   86   19    0    0    0    0    0    0
[13:43:45.057] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1  108   28    0    0    0    0    0    0
[13:43:45.060] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:45.060] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:43:45.060] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:45.066] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:43:45.413] <TB2>     INFO: Expecting 41600 events.
[13:43:48.372] <TB2>     INFO: 41600 events read in total (2244ms).
[13:43:48.372] <TB2>     INFO: Test took 3306ms.
[13:43:48.372] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:48.372] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:43:48.372] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:43:48.373] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:43:48.778] <TB2>     INFO: PixTestAlive::maskTest() done
[13:43:48.778] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:43:48.783] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:48.783] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:43:48.783] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:48.785] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:43:49.139] <TB2>     INFO: Expecting 41600 events.
[13:43:53.235] <TB2>     INFO: 41600 events read in total (3381ms).
[13:43:53.235] <TB2>     INFO: Test took 4450ms.
[13:43:53.243] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:53.243] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66450
[13:43:53.243] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:43:53.621] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:43:53.622] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:43:53.622] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:43:53.622] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:43:53.633] <TB2>     INFO: ######################################################################
[13:43:53.633] <TB2>     INFO: PixTestTrim::doTest()
[13:43:53.633] <TB2>     INFO: ######################################################################
[13:43:53.636] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:53.636] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:43:53.636] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:53.714] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:43:53.714] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:43:53.772] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:53.772] <TB2>     INFO:     run 1 of 1
[13:43:53.772] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:54.121] <TB2>     INFO: Expecting 5025280 events.
[13:44:40.168] <TB2>     INFO: 1443360 events read in total (45332ms).
[13:45:25.010] <TB2>     INFO: 2870136 events read in total (90174ms).
[13:46:09.860] <TB2>     INFO: 4304504 events read in total (135024ms).
[13:46:32.682] <TB2>     INFO: 5025280 events read in total (157846ms).
[13:46:32.725] <TB2>     INFO: Test took 158953ms.
[13:46:32.783] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:32.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:34.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:35.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:36.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:38.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:39.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:40.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:41.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:43.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:44.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:45.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:47.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:48.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:49.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:51.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:52.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:53.653] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289431552
[13:46:53.656] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.0383 minThrLimit = 82.0328 minThrNLimit = 100.595 -> result = 82.0383 -> 82
[13:46:53.657] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.592 minThrLimit = 100.553 minThrNLimit = 122.657 -> result = 100.592 -> 100
[13:46:53.657] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.2287 minThrLimit = 80.2216 minThrNLimit = 99.1698 -> result = 80.2287 -> 80
[13:46:53.658] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.953 minThrLimit = 85.9401 minThrNLimit = 105.571 -> result = 85.953 -> 85
[13:46:53.658] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1989 minThrLimit = 91.1925 minThrNLimit = 109.41 -> result = 91.1989 -> 91
[13:46:53.658] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.365 minThrLimit = 94.3275 minThrNLimit = 110.149 -> result = 94.365 -> 94
[13:46:53.659] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4911 minThrLimit = 96.4715 minThrNLimit = 113.035 -> result = 96.4911 -> 96
[13:46:53.659] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5537 minThrLimit = 96.552 minThrNLimit = 114.485 -> result = 96.5537 -> 96
[13:46:53.660] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0088 minThrLimit = 96.8472 minThrNLimit = 115.771 -> result = 97.0088 -> 97
[13:46:53.660] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.166 minThrLimit = 105.128 minThrNLimit = 130.829 -> result = 105.166 -> 105
[13:46:53.662] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6138 minThrLimit = 96.6061 minThrNLimit = 116.731 -> result = 96.6138 -> 96
[13:46:53.663] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3462 minThrLimit = 90.3418 minThrNLimit = 112.162 -> result = 90.3462 -> 90
[13:46:53.663] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2896 minThrLimit = 89.2365 minThrNLimit = 110.7 -> result = 89.2896 -> 89
[13:46:53.664] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2284 minThrLimit = 92.2266 minThrNLimit = 112.39 -> result = 92.2284 -> 92
[13:46:53.664] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.0693 minThrLimit = 85.0337 minThrNLimit = 105.744 -> result = 85.0693 -> 85
[13:46:53.664] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2258 minThrLimit = 95.2007 minThrNLimit = 114.827 -> result = 95.2258 -> 95
[13:46:53.664] <TB2>     INFO: ROC 0 VthrComp = 82
[13:46:53.665] <TB2>     INFO: ROC 1 VthrComp = 100
[13:46:53.665] <TB2>     INFO: ROC 2 VthrComp = 80
[13:46:53.665] <TB2>     INFO: ROC 3 VthrComp = 85
[13:46:53.665] <TB2>     INFO: ROC 4 VthrComp = 91
[13:46:53.665] <TB2>     INFO: ROC 5 VthrComp = 94
[13:46:53.665] <TB2>     INFO: ROC 6 VthrComp = 96
[13:46:53.665] <TB2>     INFO: ROC 7 VthrComp = 96
[13:46:53.665] <TB2>     INFO: ROC 8 VthrComp = 97
[13:46:53.665] <TB2>     INFO: ROC 9 VthrComp = 105
[13:46:53.665] <TB2>     INFO: ROC 10 VthrComp = 96
[13:46:53.665] <TB2>     INFO: ROC 11 VthrComp = 90
[13:46:53.665] <TB2>     INFO: ROC 12 VthrComp = 89
[13:46:53.665] <TB2>     INFO: ROC 13 VthrComp = 92
[13:46:53.665] <TB2>     INFO: ROC 14 VthrComp = 85
[13:46:53.665] <TB2>     INFO: ROC 15 VthrComp = 95
[13:46:53.666] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:46:53.666] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:46:53.684] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:53.684] <TB2>     INFO:     run 1 of 1
[13:46:53.684] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:54.030] <TB2>     INFO: Expecting 5025280 events.
[13:47:30.303] <TB2>     INFO: 888680 events read in total (35558ms).
[13:48:04.366] <TB2>     INFO: 1775680 events read in total (69621ms).
[13:48:39.748] <TB2>     INFO: 2661720 events read in total (105003ms).
[13:49:14.840] <TB2>     INFO: 3538120 events read in total (140095ms).
[13:49:50.252] <TB2>     INFO: 4410096 events read in total (175507ms).
[13:50:15.179] <TB2>     INFO: 5025280 events read in total (200434ms).
[13:50:15.251] <TB2>     INFO: Test took 201566ms.
[13:50:15.417] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:15.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:17.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:18.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:20.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:22.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:23.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:25.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:26.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:28.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:30.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:31.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:33.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:34.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:36.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:38.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:39.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:41.281] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291311616
[13:50:41.285] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.1225 for pixel 20/6 mean/min/max = 44.7783/32.2165/57.34
[13:50:41.286] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.3508 for pixel 0/79 mean/min/max = 44.3252/32.0391/56.6113
[13:50:41.286] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.0282 for pixel 9/14 mean/min/max = 45.2329/32.8845/57.5813
[13:50:41.286] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2394 for pixel 31/0 mean/min/max = 44.656/33.0295/56.2825
[13:50:41.287] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.921 for pixel 0/79 mean/min/max = 46.9549/32.8058/61.1039
[13:50:41.287] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 61.8056 for pixel 11/5 mean/min/max = 47.1839/32.5546/61.8131
[13:50:41.287] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.1457 for pixel 2/72 mean/min/max = 45.1338/32.8929/57.3747
[13:50:41.288] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 63.2627 for pixel 51/42 mean/min/max = 46.4966/29.5815/63.4118
[13:50:41.288] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 87.6483 for pixel 28/1 mean/min/max = 53.9516/19.9135/87.9896
[13:50:41.288] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 74.6618 for pixel 31/1 mean/min/max = 50.8374/26.9595/74.7152
[13:50:41.289] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.4573 for pixel 2/27 mean/min/max = 45.6152/32.563/58.6673
[13:50:41.289] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.422 for pixel 0/6 mean/min/max = 46.407/33.2685/59.5455
[13:50:41.289] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.6599 for pixel 2/17 mean/min/max = 45.7472/33.7779/57.7165
[13:50:41.290] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.8033 for pixel 24/1 mean/min/max = 46.964/32.1091/61.8188
[13:50:41.290] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.2753 for pixel 51/1 mean/min/max = 42.8945/31.3198/54.4693
[13:50:41.290] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.9855 for pixel 3/0 mean/min/max = 45.1791/32.1726/58.1857
[13:50:41.291] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:50:41.423] <TB2>     INFO: Expecting 411648 events.
[13:50:49.127] <TB2>     INFO: 411648 events read in total (6989ms).
[13:50:49.133] <TB2>     INFO: Expecting 411648 events.
[13:50:56.655] <TB2>     INFO: 411648 events read in total (6853ms).
[13:50:56.662] <TB2>     INFO: Expecting 411648 events.
[13:51:04.373] <TB2>     INFO: 411648 events read in total (7039ms).
[13:51:04.385] <TB2>     INFO: Expecting 411648 events.
[13:51:11.979] <TB2>     INFO: 411648 events read in total (6933ms).
[13:51:11.991] <TB2>     INFO: Expecting 411648 events.
[13:51:19.554] <TB2>     INFO: 411648 events read in total (6902ms).
[13:51:19.568] <TB2>     INFO: Expecting 411648 events.
[13:51:27.370] <TB2>     INFO: 411648 events read in total (7131ms).
[13:51:27.388] <TB2>     INFO: Expecting 411648 events.
[13:51:34.998] <TB2>     INFO: 411648 events read in total (6958ms).
[13:51:35.017] <TB2>     INFO: Expecting 411648 events.
[13:51:42.364] <TB2>     INFO: 411648 events read in total (6688ms).
[13:51:42.384] <TB2>     INFO: Expecting 411648 events.
[13:51:49.962] <TB2>     INFO: 411648 events read in total (6908ms).
[13:51:49.985] <TB2>     INFO: Expecting 411648 events.
[13:51:57.572] <TB2>     INFO: 411648 events read in total (6931ms).
[13:51:57.599] <TB2>     INFO: Expecting 411648 events.
[13:52:05.156] <TB2>     INFO: 411648 events read in total (6911ms).
[13:52:05.185] <TB2>     INFO: Expecting 411648 events.
[13:52:12.715] <TB2>     INFO: 411648 events read in total (6884ms).
[13:52:12.745] <TB2>     INFO: Expecting 411648 events.
[13:52:20.358] <TB2>     INFO: 411648 events read in total (6969ms).
[13:52:20.389] <TB2>     INFO: Expecting 411648 events.
[13:52:27.987] <TB2>     INFO: 411648 events read in total (6956ms).
[13:52:28.022] <TB2>     INFO: Expecting 411648 events.
[13:52:35.484] <TB2>     INFO: 411648 events read in total (6827ms).
[13:52:35.522] <TB2>     INFO: Expecting 411648 events.
[13:52:43.043] <TB2>     INFO: 411648 events read in total (6881ms).
[13:52:43.083] <TB2>     INFO: Test took 121792ms.
[13:52:43.565] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3706 < 35 for itrim = 101; old thr = 34.5116 ... break
[13:52:43.587] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0955 < 35 for itrim = 83; old thr = 34.1123 ... break
[13:52:43.620] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3957 < 35 for itrim+1 = 97; old thr = 34.6063 ... break
[13:52:43.657] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1993 < 35 for itrim = 92; old thr = 34.3895 ... break
[13:52:43.672] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0399 < 35 for itrim+1 = 86; old thr = 34.8461 ... break
[13:52:43.704] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1744 < 35 for itrim = 119; old thr = 34.04 ... break
[13:52:43.729] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0787 < 35 for itrim = 99; old thr = 33.329 ... break
[13:52:43.732] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0028 < 35 for itrim = 78; old thr = 33.6652 ... break
[13:52:43.743] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5136 < 35 for itrim+1 = 143; old thr = 33.8404 ... break
[13:52:43.772] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3046 < 35 for itrim = 131; old thr = 34.5011 ... break
[13:52:43.807] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2805 < 35 for itrim = 99; old thr = 34.6947 ... break
[13:52:43.840] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0887 < 35 for itrim = 101; old thr = 34.8688 ... break
[13:52:43.877] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1542 < 35 for itrim = 103; old thr = 33.6737 ... break
[13:52:43.914] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0577 < 35 for itrim = 115; old thr = 33.7642 ... break
[13:52:43.945] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5976 < 35 for itrim = 79; old thr = 34.3377 ... break
[13:52:43.978] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7303 < 35 for itrim = 106; old thr = 34.1525 ... break
[13:52:44.054] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:52:44.065] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:44.066] <TB2>     INFO:     run 1 of 1
[13:52:44.066] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:44.414] <TB2>     INFO: Expecting 5025280 events.
[13:53:20.174] <TB2>     INFO: 871104 events read in total (35046ms).
[13:53:55.479] <TB2>     INFO: 1741152 events read in total (70351ms).
[13:54:30.544] <TB2>     INFO: 2610784 events read in total (105416ms).
[13:55:05.449] <TB2>     INFO: 3470368 events read in total (140321ms).
[13:55:40.629] <TB2>     INFO: 4325616 events read in total (175502ms).
[13:56:09.786] <TB2>     INFO: 5025280 events read in total (204658ms).
[13:56:09.875] <TB2>     INFO: Test took 205809ms.
[13:56:10.066] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:10.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:12.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:13.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:15.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:16.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:18.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:19.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:21.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:23.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:24.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:26.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:27.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:29.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:30.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:32.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:33.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:35.513] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261369856
[13:56:35.515] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.500000 .. 255.000000
[13:56:35.593] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:56:35.603] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:35.603] <TB2>     INFO:     run 1 of 1
[13:56:35.603] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:35.953] <TB2>     INFO: Expecting 8386560 events.
[13:57:10.673] <TB2>     INFO: 820472 events read in total (34005ms).
[13:57:43.800] <TB2>     INFO: 1640992 events read in total (67132ms).
[13:58:17.586] <TB2>     INFO: 2461960 events read in total (100918ms).
[13:58:52.584] <TB2>     INFO: 3282840 events read in total (135916ms).
[13:59:26.877] <TB2>     INFO: 4103392 events read in total (170209ms).
[14:00:04.813] <TB2>     INFO: 4923608 events read in total (208145ms).
[14:00:39.404] <TB2>     INFO: 5742288 events read in total (242736ms).
[14:01:13.467] <TB2>     INFO: 6560080 events read in total (276799ms).
[14:01:49.693] <TB2>     INFO: 7377272 events read in total (313026ms).
[14:02:25.617] <TB2>     INFO: 8194368 events read in total (348949ms).
[14:02:33.600] <TB2>     INFO: 8386560 events read in total (356932ms).
[14:02:33.723] <TB2>     INFO: Test took 358120ms.
[14:02:34.046] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:34.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:36.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:38.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:41.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:43.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:44.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:46.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:48.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:51.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:53.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:55.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:57.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:59.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:01.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:03.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:05.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:06.971] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436584448
[14:03:07.054] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.315467 .. 95.068472
[14:03:07.131] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 105 (-1/-1) hits flags = 528 (plus default)
[14:03:07.141] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:07.141] <TB2>     INFO:     run 1 of 1
[14:03:07.141] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:07.490] <TB2>     INFO: Expecting 3361280 events.
[14:03:47.798] <TB2>     INFO: 921720 events read in total (39580ms).
[14:04:24.606] <TB2>     INFO: 1843368 events read in total (76388ms).
[14:05:00.426] <TB2>     INFO: 2764168 events read in total (112208ms).
[14:05:23.103] <TB2>     INFO: 3361280 events read in total (134885ms).
[14:05:23.165] <TB2>     INFO: Test took 136024ms.
[14:05:23.287] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:23.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:24.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:26.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:27.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:28.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:30.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:31.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:32.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:34.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:35.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:36.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:38.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:39.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:41.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:42.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:43.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:45.094] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247083008
[14:05:45.182] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.124050 .. 75.739381
[14:05:45.256] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 85 (-1/-1) hits flags = 528 (plus default)
[14:05:45.266] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:45.266] <TB2>     INFO:     run 1 of 1
[14:05:45.266] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:45.610] <TB2>     INFO: Expecting 2496000 events.
[14:06:22.813] <TB2>     INFO: 938864 events read in total (36488ms).
[14:06:59.658] <TB2>     INFO: 1877312 events read in total (73333ms).
[14:07:23.999] <TB2>     INFO: 2496000 events read in total (97674ms).
[14:07:24.042] <TB2>     INFO: Test took 98777ms.
[14:07:24.127] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:24.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:25.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:26.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:27.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:29.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:30.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:31.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:32.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:34.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:35.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:36.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:37.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:38.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:40.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:41.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:42.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:43.799] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237453312
[14:07:43.889] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.449056 .. 68.139260
[14:07:43.964] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 78 (-1/-1) hits flags = 528 (plus default)
[14:07:43.974] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:43.974] <TB2>     INFO:     run 1 of 1
[14:07:43.974] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:44.324] <TB2>     INFO: Expecting 2163200 events.
[14:08:24.138] <TB2>     INFO: 943776 events read in total (39098ms).
[14:09:00.837] <TB2>     INFO: 1886712 events read in total (75797ms).
[14:09:11.778] <TB2>     INFO: 2163200 events read in total (86738ms).
[14:09:11.814] <TB2>     INFO: Test took 87841ms.
[14:09:11.887] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:12.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:13.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:14.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:15.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:16.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:17.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:18.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:20.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:21.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:22.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:23.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:24.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:25.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:27.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:28.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:29.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:30.496] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396673024
[14:09:30.578] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:09:30.578] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:09:30.589] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:30.589] <TB2>     INFO:     run 1 of 1
[14:09:30.589] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:30.942] <TB2>     INFO: Expecting 1364480 events.
[14:10:11.014] <TB2>     INFO: 1077672 events read in total (39357ms).
[14:10:21.797] <TB2>     INFO: 1364480 events read in total (50140ms).
[14:10:21.812] <TB2>     INFO: Test took 51223ms.
[14:10:21.862] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:21.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:22.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:23.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:25.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:26.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:27.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:28.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:29.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:30.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:31.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:32.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:33.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:34.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:35.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:36.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:37.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:38.259] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319483904
[14:10:38.301] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C0.dat
[14:10:38.301] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C1.dat
[14:10:38.301] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C2.dat
[14:10:38.301] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C3.dat
[14:10:38.301] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C4.dat
[14:10:38.301] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C5.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C6.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C7.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C8.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C9.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C10.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C11.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C12.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C13.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C14.dat
[14:10:38.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C15.dat
[14:10:38.303] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C0.dat
[14:10:38.310] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C1.dat
[14:10:38.317] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C2.dat
[14:10:38.325] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C3.dat
[14:10:38.332] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C4.dat
[14:10:38.339] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C5.dat
[14:10:38.346] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C6.dat
[14:10:38.353] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C7.dat
[14:10:38.360] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C8.dat
[14:10:38.367] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C9.dat
[14:10:38.374] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C10.dat
[14:10:38.381] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C11.dat
[14:10:38.388] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C12.dat
[14:10:38.396] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C13.dat
[14:10:38.403] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C14.dat
[14:10:38.410] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//trimParameters35_C15.dat
[14:10:38.416] <TB2>     INFO: PixTestTrim::trimTest() done
[14:10:38.417] <TB2>     INFO: vtrim:     101  83  97  92  86 119  99  78 143 131  99 101 103 115  79 106 
[14:10:38.417] <TB2>     INFO: vthrcomp:   82 100  80  85  91  94  96  96  97 105  96  90  89  92  85  95 
[14:10:38.417] <TB2>     INFO: vcal mean:  35.04  35.00  35.10  35.05  35.01  35.04  35.00  35.10  34.76  35.01  34.97  35.09  35.04  35.04  34.98  35.04 
[14:10:38.417] <TB2>     INFO: vcal RMS:    0.86   0.82   0.83   0.79   0.85   0.92   0.90   1.32   3.55   1.18   0.89   0.81   0.79   0.90   0.81   0.84 
[14:10:38.417] <TB2>     INFO: bits mean:   9.91   9.60   9.89   9.74   8.67   9.63  10.18   7.98   8.72   8.78   9.71   8.89   9.46   9.37  10.51   9.78 
[14:10:38.417] <TB2>     INFO: bits RMS:    2.58   2.78   2.48   2.56   2.89   2.50   2.35   3.29   2.72   2.67   2.52   2.79   2.53   2.68   2.49   2.63 
[14:10:38.428] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:38.428] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:10:38.428] <TB2>     INFO:    ----------------------------------------------------------------------
[14:10:38.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:10:38.431] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:10:38.442] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:38.443] <TB2>     INFO:     run 1 of 1
[14:10:38.443] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:38.788] <TB2>     INFO: Expecting 4160000 events.
[14:11:27.223] <TB2>     INFO: 1169210 events read in total (47719ms).
[14:12:13.548] <TB2>     INFO: 2327160 events read in total (94045ms).
[14:12:59.965] <TB2>     INFO: 3473205 events read in total (140462ms).
[14:13:27.853] <TB2>     INFO: 4160000 events read in total (168349ms).
[14:13:27.922] <TB2>     INFO: Test took 169479ms.
[14:13:28.055] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:28.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:30.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:32.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:34.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:35.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:37.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:39.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:41.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:43.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:45.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:47.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:49.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:50.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:52.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:54.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:56.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:58.368] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318246912
[14:13:58.369] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:13:58.444] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:13:58.444] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[14:13:58.453] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:58.453] <TB2>     INFO:     run 1 of 1
[14:13:58.454] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:58.797] <TB2>     INFO: Expecting 4326400 events.
[14:14:44.447] <TB2>     INFO: 1099795 events read in total (44935ms).
[14:15:29.516] <TB2>     INFO: 2191390 events read in total (90004ms).
[14:16:14.425] <TB2>     INFO: 3270870 events read in total (134914ms).
[14:16:58.328] <TB2>     INFO: 4326400 events read in total (178816ms).
[14:16:58.420] <TB2>     INFO: Test took 179966ms.
[14:16:58.573] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:58.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:00.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:02.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:04.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:06.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:08.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:10.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:12.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:14.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:16.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:18.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:20.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:21.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:23.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:25.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:27.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:29.604] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317210624
[14:17:29.605] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:17:29.678] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:17:29.678] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:17:29.690] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:17:29.690] <TB2>     INFO:     run 1 of 1
[14:17:29.690] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:30.037] <TB2>     INFO: Expecting 5324800 events.
[14:18:14.050] <TB2>     INFO: 1015835 events read in total (43298ms).
[14:18:58.892] <TB2>     INFO: 2025520 events read in total (88140ms).
[14:19:42.268] <TB2>     INFO: 3030795 events read in total (131517ms).
[14:20:25.276] <TB2>     INFO: 4031420 events read in total (174524ms).
[14:21:08.996] <TB2>     INFO: 5032200 events read in total (218244ms).
[14:21:21.909] <TB2>     INFO: 5324800 events read in total (231157ms).
[14:21:21.995] <TB2>     INFO: Test took 232305ms.
[14:21:22.208] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:22.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:24.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:26.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:28.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:31.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:33.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:35.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:37.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:39.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:42.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:44.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:46.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:48.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:50.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:52.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:54.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:56.925] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398905344
[14:21:56.926] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:21:56.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:21:56.999] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:21:57.011] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:57.011] <TB2>     INFO:     run 1 of 1
[14:21:57.011] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:57.355] <TB2>     INFO: Expecting 5324800 events.
[14:22:40.629] <TB2>     INFO: 1015765 events read in total (42554ms).
[14:23:23.834] <TB2>     INFO: 2025700 events read in total (85760ms).
[14:24:06.674] <TB2>     INFO: 3030635 events read in total (128599ms).
[14:24:49.536] <TB2>     INFO: 4030480 events read in total (171461ms).
[14:25:32.703] <TB2>     INFO: 5031325 events read in total (214628ms).
[14:25:45.501] <TB2>     INFO: 5324800 events read in total (227426ms).
[14:25:45.590] <TB2>     INFO: Test took 228580ms.
[14:25:45.811] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:46.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:48.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:50.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:52.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:54.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:56.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:58.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:01.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:03.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:05.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:07.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:10.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:12.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:14.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:16.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:18.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:20.497] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317210624
[14:26:20.498] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:26:20.575] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:26:20.575] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:26:20.586] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:20.586] <TB2>     INFO:     run 1 of 1
[14:26:20.586] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:20.936] <TB2>     INFO: Expecting 5324800 events.
[14:27:04.471] <TB2>     INFO: 1014775 events read in total (42820ms).
[14:27:47.504] <TB2>     INFO: 2024590 events read in total (85853ms).
[14:28:30.661] <TB2>     INFO: 3029570 events read in total (129010ms).
[14:29:14.810] <TB2>     INFO: 4029045 events read in total (173159ms).
[14:29:57.804] <TB2>     INFO: 5029590 events read in total (216153ms).
[14:30:10.635] <TB2>     INFO: 5324800 events read in total (228984ms).
[14:30:10.727] <TB2>     INFO: Test took 230141ms.
[14:30:10.951] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:11.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:13.629] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:15.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:17.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:20.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:22.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:24.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:26.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:29.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:31.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:34.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:36.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:38.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:40.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:42.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:44.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:47.128] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 322539520
[14:30:47.129] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.84017, thr difference RMS: 1.47449
[14:30:47.129] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.2974, thr difference RMS: 1.46614
[14:30:47.129] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.90986, thr difference RMS: 1.33501
[14:30:47.130] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.24282, thr difference RMS: 1.49081
[14:30:47.130] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.6814, thr difference RMS: 1.78837
[14:30:47.130] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.5447, thr difference RMS: 1.41601
[14:30:47.130] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.0085, thr difference RMS: 1.25268
[14:30:47.131] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.2014, thr difference RMS: 1.7639
[14:30:47.131] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.5534, thr difference RMS: 2.69536
[14:30:47.131] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.16, thr difference RMS: 1.85297
[14:30:47.131] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.5923, thr difference RMS: 1.53673
[14:30:47.131] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.46336, thr difference RMS: 1.7292
[14:30:47.132] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.69169, thr difference RMS: 1.63393
[14:30:47.132] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.9136, thr difference RMS: 1.68553
[14:30:47.132] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.86561, thr difference RMS: 1.26908
[14:30:47.132] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.99992, thr difference RMS: 1.3921
[14:30:47.132] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.73264, thr difference RMS: 1.43177
[14:30:47.133] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.3429, thr difference RMS: 1.46448
[14:30:47.133] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.77967, thr difference RMS: 1.33709
[14:30:47.133] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.25994, thr difference RMS: 1.45742
[14:30:47.133] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.81995, thr difference RMS: 1.7899
[14:30:47.133] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.4026, thr difference RMS: 1.40048
[14:30:47.134] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.0098, thr difference RMS: 1.259
[14:30:47.134] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.2917, thr difference RMS: 1.60001
[14:30:47.134] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.6002, thr difference RMS: 2.47176
[14:30:47.134] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.2281, thr difference RMS: 1.64446
[14:30:47.134] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.5657, thr difference RMS: 1.52296
[14:30:47.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.36407, thr difference RMS: 1.73329
[14:30:47.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.63516, thr difference RMS: 1.59066
[14:30:47.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.86337, thr difference RMS: 1.69838
[14:30:47.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.94418, thr difference RMS: 1.26832
[14:30:47.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.87683, thr difference RMS: 1.38565
[14:30:47.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.65917, thr difference RMS: 1.45415
[14:30:47.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.4379, thr difference RMS: 1.44875
[14:30:47.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.69621, thr difference RMS: 1.36316
[14:30:47.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.31291, thr difference RMS: 1.44722
[14:30:47.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.96949, thr difference RMS: 1.75578
[14:30:47.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.4176, thr difference RMS: 1.37979
[14:30:47.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.147, thr difference RMS: 1.23865
[14:30:47.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.3789, thr difference RMS: 1.61861
[14:30:47.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.557, thr difference RMS: 2.49031
[14:30:47.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.2722, thr difference RMS: 1.67211
[14:30:47.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.6054, thr difference RMS: 1.54897
[14:30:47.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.36735, thr difference RMS: 1.71893
[14:30:47.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.74679, thr difference RMS: 1.59589
[14:30:47.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.77832, thr difference RMS: 1.69107
[14:30:47.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.0206, thr difference RMS: 1.25228
[14:30:47.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.83119, thr difference RMS: 1.37499
[14:30:47.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.67676, thr difference RMS: 1.46113
[14:30:47.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.6251, thr difference RMS: 1.45601
[14:30:47.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.76187, thr difference RMS: 1.32814
[14:30:47.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.42233, thr difference RMS: 1.44908
[14:30:47.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.1207, thr difference RMS: 1.79305
[14:30:47.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.3696, thr difference RMS: 1.34199
[14:30:47.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.4183, thr difference RMS: 1.26748
[14:30:47.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.5897, thr difference RMS: 1.62821
[14:30:47.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.6667, thr difference RMS: 2.49491
[14:30:47.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.2845, thr difference RMS: 1.69787
[14:30:47.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.6369, thr difference RMS: 1.5271
[14:30:47.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.32218, thr difference RMS: 1.70982
[14:30:47.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.78342, thr difference RMS: 1.61469
[14:30:47.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.83708, thr difference RMS: 1.72116
[14:30:47.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.1637, thr difference RMS: 1.25966
[14:30:47.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.85066, thr difference RMS: 1.36369
[14:30:47.254] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:30:47.258] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2813 seconds
[14:30:47.258] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:30:47.968] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:30:47.969] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:30:47.972] <TB2>     INFO: ######################################################################
[14:30:47.972] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:30:47.972] <TB2>     INFO: ######################################################################
[14:30:47.973] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:47.973] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:30:47.973] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:47.973] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:30:47.983] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:30:47.983] <TB2>     INFO:     run 1 of 1
[14:30:47.983] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:48.326] <TB2>     INFO: Expecting 59072000 events.
[14:31:17.811] <TB2>     INFO: 1073000 events read in total (28767ms).
[14:31:46.200] <TB2>     INFO: 2141600 events read in total (57156ms).
[14:32:14.659] <TB2>     INFO: 3211400 events read in total (85615ms).
[14:32:43.247] <TB2>     INFO: 4283600 events read in total (114203ms).
[14:33:11.753] <TB2>     INFO: 5353000 events read in total (142709ms).
[14:33:40.103] <TB2>     INFO: 6425400 events read in total (171059ms).
[14:34:08.657] <TB2>     INFO: 7494200 events read in total (199613ms).
[14:34:37.239] <TB2>     INFO: 8562600 events read in total (228195ms).
[14:35:05.571] <TB2>     INFO: 9635800 events read in total (256527ms).
[14:35:34.177] <TB2>     INFO: 10704400 events read in total (285133ms).
[14:36:02.840] <TB2>     INFO: 11774200 events read in total (313796ms).
[14:36:31.336] <TB2>     INFO: 12845600 events read in total (342292ms).
[14:36:59.894] <TB2>     INFO: 13914400 events read in total (370850ms).
[14:37:31.534] <TB2>     INFO: 14985800 events read in total (402490ms).
[14:37:59.906] <TB2>     INFO: 16056200 events read in total (430862ms).
[14:38:28.368] <TB2>     INFO: 17125000 events read in total (459324ms).
[14:38:56.765] <TB2>     INFO: 18198000 events read in total (487721ms).
[14:39:25.031] <TB2>     INFO: 19267000 events read in total (515987ms).
[14:39:53.531] <TB2>     INFO: 20337600 events read in total (544487ms).
[14:40:22.060] <TB2>     INFO: 21409200 events read in total (573017ms).
[14:40:50.611] <TB2>     INFO: 22478200 events read in total (601567ms).
[14:41:18.995] <TB2>     INFO: 23550800 events read in total (629951ms).
[14:41:49.902] <TB2>     INFO: 24619400 events read in total (660858ms).
[14:43:21.224] <TB2>     INFO: 25689600 events read in total (752190ms).
[14:43:50.705] <TB2>     INFO: 26761600 events read in total (781661ms).
[14:44:19.512] <TB2>     INFO: 27830800 events read in total (810468ms).
[14:44:48.419] <TB2>     INFO: 28904400 events read in total (839375ms).
[14:45:17.236] <TB2>     INFO: 29973000 events read in total (868192ms).
[14:45:46.141] <TB2>     INFO: 31041600 events read in total (897097ms).
[14:46:14.926] <TB2>     INFO: 32114200 events read in total (925882ms).
[14:46:42.840] <TB2>     INFO: 33183000 events read in total (953796ms).
[14:47:13.037] <TB2>     INFO: 34253600 events read in total (983993ms).
[14:47:41.513] <TB2>     INFO: 35325000 events read in total (1012469ms).
[14:48:09.928] <TB2>     INFO: 36393600 events read in total (1040884ms).
[14:48:38.437] <TB2>     INFO: 37465400 events read in total (1069393ms).
[14:49:06.803] <TB2>     INFO: 38534600 events read in total (1097759ms).
[14:49:35.154] <TB2>     INFO: 39603000 events read in total (1126110ms).
[14:50:02.928] <TB2>     INFO: 40674600 events read in total (1153884ms).
[14:50:32.803] <TB2>     INFO: 41744000 events read in total (1183759ms).
[14:51:01.479] <TB2>     INFO: 42812600 events read in total (1212435ms).
[14:51:29.975] <TB2>     INFO: 43885200 events read in total (1240931ms).
[14:51:58.666] <TB2>     INFO: 44954000 events read in total (1269622ms).
[14:52:27.015] <TB2>     INFO: 46023000 events read in total (1297971ms).
[14:52:55.449] <TB2>     INFO: 47095000 events read in total (1326405ms).
[14:53:24.044] <TB2>     INFO: 48163200 events read in total (1355000ms).
[14:53:52.576] <TB2>     INFO: 49231600 events read in total (1383532ms).
[14:54:21.079] <TB2>     INFO: 50302800 events read in total (1412035ms).
[14:54:49.332] <TB2>     INFO: 51370800 events read in total (1440288ms).
[14:55:16.523] <TB2>     INFO: 52438800 events read in total (1467479ms).
[14:55:45.194] <TB2>     INFO: 53507800 events read in total (1496150ms).
[14:56:13.861] <TB2>     INFO: 54578600 events read in total (1524817ms).
[14:56:42.544] <TB2>     INFO: 55646600 events read in total (1553500ms).
[14:57:11.179] <TB2>     INFO: 56715200 events read in total (1582135ms).
[14:57:38.146] <TB2>     INFO: 57784800 events read in total (1609102ms).
[14:58:06.562] <TB2>     INFO: 58855200 events read in total (1637518ms).
[14:58:12.769] <TB2>     INFO: 59072000 events read in total (1643725ms).
[14:58:12.808] <TB2>     INFO: Test took 1644825ms.
[14:58:12.902] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:16.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:16.754] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:18.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:18.093] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:19.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:19.241] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:20.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:20.402] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:21.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:21.554] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:22.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:22.696] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:23.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:23.989] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:25.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:25.173] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:26.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:26.385] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:27.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:27.675] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:28.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:28.871] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:30.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:30.029] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:31.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:31.194] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:32.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:32.362] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:33.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:33.538] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:34.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:34.685] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:58:36.036] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 407130112
[14:58:36.066] <TB2>     INFO: PixTestScurves::scurves() done 
[14:58:36.066] <TB2>     INFO: Vcal mean:  35.06  35.04  35.11  35.04  35.07  35.12  35.12  35.28  35.14  35.31  35.08  35.09  35.12  35.08  35.05  35.08 
[14:58:36.066] <TB2>     INFO: Vcal RMS:    0.84   0.69   0.71   0.65   0.71   0.80   0.78   1.18   3.60   1.21   0.76   0.69   0.68   0.79   0.68   0.71 
[14:58:36.066] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:58:36.172] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:58:36.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:58:36.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:58:36.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:58:36.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:58:36.184] <TB2>     INFO: ######################################################################
[14:58:36.184] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:58:36.184] <TB2>     INFO: ######################################################################
[14:58:36.243] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:36.587] <TB2>     INFO: Expecting 41600 events.
[14:58:40.719] <TB2>     INFO: 41600 events read in total (3415ms).
[14:58:40.720] <TB2>     INFO: Test took 4477ms.
[14:58:40.728] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:40.728] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66531
[14:58:40.728] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:58:40.732] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 33, 55] has eff 2/10
[14:58:40.732] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 33, 55]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 49, 60] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 49, 60]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 1, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 1, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 2, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 2, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 3, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 3, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 4, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 4, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 5, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 5, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 6, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 6, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 7, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 7, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 8, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 8, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 9, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 9, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 10, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 10, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 14, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 14, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 15, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 15, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 16, 0] has eff 0/10
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 16, 0]
[14:58:40.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 17, 0] has eff 0/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 17, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 18, 0] has eff 0/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 18, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 19, 0] has eff 0/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 19, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 20, 0] has eff 0/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 20, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 21, 0] has eff 0/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 21, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 22, 0] has eff 0/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 22, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 23, 0] has eff 0/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 23, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 24, 0] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 24, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 26, 0] has eff 2/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 26, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 27, 0] has eff 7/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 27, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 28, 0] has eff 8/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 28, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 35, 0] has eff 3/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 35, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 37, 0] has eff 4/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 37, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 41, 0] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 41, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 42, 0] has eff 5/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 42, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 45, 0] has eff 5/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 45, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 46, 0] has eff 8/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 46, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 47, 0] has eff 7/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 47, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 50, 0] has eff 8/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 50, 0]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 1] has eff 0/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 1]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 3, 1] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 3, 1]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 10, 1] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 10, 1]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 23, 1] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 23, 1]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 27, 1] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 27, 1]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 37, 1] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 37, 1]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 3] has eff 3/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 3]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 6, 3] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 6, 3]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 4] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 4]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 21, 7] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 21, 7]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 10] has eff 8/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 10]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 11] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 11]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 18] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 18]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 19] has eff 7/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 19]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 20] has eff 9/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 20]
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 21] has eff 7/10
[14:58:40.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 21]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 22] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 22]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 24] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 24]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 25] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 25]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 26] has eff 7/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 26]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 4, 26] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 4, 26]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 32] has eff 8/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 32]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 33] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 33]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 37] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 37]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 39] has eff 8/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 39]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 41] has eff 8/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 41]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 46] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 46]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 56] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 56]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 37, 58] has eff 0/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 37, 58]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 68] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 68]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 14, 0] has eff 9/10
[14:58:40.735] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 14, 0]
[14:58:40.738] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 71
[14:58:40.738] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:58:40.738] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:58:40.738] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:58:41.072] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:58:41.418] <TB2>     INFO: Expecting 41600 events.
[14:58:45.603] <TB2>     INFO: 41600 events read in total (3470ms).
[14:58:45.603] <TB2>     INFO: Test took 4531ms.
[14:58:45.611] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:45.611] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:58:45.611] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.518
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.433
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 169
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.904
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 185
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.465
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.758
[14:58:45.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.891
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 174
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.056
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.916
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 166
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.344
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 160
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.244
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 179
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.181
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 187
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.899
[14:58:45.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 170
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.87
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.27
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.194
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 182
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.221
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 170
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:58:45.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:58:45.689] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:58:46.037] <TB2>     INFO: Expecting 41600 events.
[14:58:50.224] <TB2>     INFO: 41600 events read in total (3472ms).
[14:58:50.224] <TB2>     INFO: Test took 4535ms.
[14:58:50.232] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:50.232] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66524
[14:58:50.232] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:58:50.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:58:50.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 13
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8574
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 78
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.5484
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 68
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2741
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 86
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3534
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 87
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1047
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 83
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.925
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 66
[14:58:50.237] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1035
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 73
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0813
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.0331
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 59
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2799
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3281
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 73
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9942
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 62
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.5798
[14:58:50.238] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,61] phvalue 95
[14:58:50.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.5453
[14:58:50.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 50
[14:58:50.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6023
[14:58:50.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 78
[14:58:50.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7446
[14:58:50.239] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,66] phvalue 64
[14:58:50.243] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 0 0
[14:58:50.647] <TB2>     INFO: Expecting 2560 events.
[14:58:51.606] <TB2>     INFO: 2560 events read in total (244ms).
[14:58:51.607] <TB2>     INFO: Test took 1364ms.
[14:58:51.609] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:51.609] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 1 1
[14:58:52.115] <TB2>     INFO: Expecting 2560 events.
[14:58:53.078] <TB2>     INFO: 2560 events read in total (248ms).
[14:58:53.079] <TB2>     INFO: Test took 1470ms.
[14:58:53.079] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:53.079] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 2 2
[14:58:53.588] <TB2>     INFO: Expecting 2560 events.
[14:58:54.547] <TB2>     INFO: 2560 events read in total (244ms).
[14:58:54.547] <TB2>     INFO: Test took 1468ms.
[14:58:54.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:54.547] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 3 3
[14:58:55.055] <TB2>     INFO: Expecting 2560 events.
[14:58:56.025] <TB2>     INFO: 2560 events read in total (255ms).
[14:58:56.025] <TB2>     INFO: Test took 1478ms.
[14:58:56.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:56.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 4 4
[14:58:56.534] <TB2>     INFO: Expecting 2560 events.
[14:58:57.493] <TB2>     INFO: 2560 events read in total (244ms).
[14:58:57.493] <TB2>     INFO: Test took 1468ms.
[14:58:57.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:57.494] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 5 5
[14:58:57.001] <TB2>     INFO: Expecting 2560 events.
[14:58:58.961] <TB2>     INFO: 2560 events read in total (245ms).
[14:58:58.962] <TB2>     INFO: Test took 1468ms.
[14:58:58.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:58.962] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[14:58:59.470] <TB2>     INFO: Expecting 2560 events.
[14:59:00.427] <TB2>     INFO: 2560 events read in total (242ms).
[14:59:00.427] <TB2>     INFO: Test took 1465ms.
[14:59:00.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:00.427] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[14:59:00.937] <TB2>     INFO: Expecting 2560 events.
[14:59:01.900] <TB2>     INFO: 2560 events read in total (249ms).
[14:59:01.901] <TB2>     INFO: Test took 1474ms.
[14:59:01.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:01.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 8 8
[14:59:02.408] <TB2>     INFO: Expecting 2560 events.
[14:59:03.368] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:03.368] <TB2>     INFO: Test took 1467ms.
[14:59:03.368] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:03.368] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:59:03.876] <TB2>     INFO: Expecting 2560 events.
[14:59:04.836] <TB2>     INFO: 2560 events read in total (245ms).
[14:59:04.837] <TB2>     INFO: Test took 1469ms.
[14:59:04.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:04.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 10 10
[14:59:05.344] <TB2>     INFO: Expecting 2560 events.
[14:59:06.301] <TB2>     INFO: 2560 events read in total (242ms).
[14:59:06.301] <TB2>     INFO: Test took 1464ms.
[14:59:06.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:06.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[14:59:06.809] <TB2>     INFO: Expecting 2560 events.
[14:59:07.765] <TB2>     INFO: 2560 events read in total (241ms).
[14:59:07.766] <TB2>     INFO: Test took 1464ms.
[14:59:07.766] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:07.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 61, 12 12
[14:59:08.273] <TB2>     INFO: Expecting 2560 events.
[14:59:09.229] <TB2>     INFO: 2560 events read in total (241ms).
[14:59:09.230] <TB2>     INFO: Test took 1463ms.
[14:59:09.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:09.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 13 13
[14:59:09.737] <TB2>     INFO: Expecting 2560 events.
[14:59:10.696] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:10.696] <TB2>     INFO: Test took 1466ms.
[14:59:10.696] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:10.696] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 14 14
[14:59:11.204] <TB2>     INFO: Expecting 2560 events.
[14:59:12.163] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:12.164] <TB2>     INFO: Test took 1467ms.
[14:59:12.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:12.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 66, 15 15
[14:59:12.671] <TB2>     INFO: Expecting 2560 events.
[14:59:13.630] <TB2>     INFO: 2560 events read in total (244ms).
[14:59:13.630] <TB2>     INFO: Test took 1466ms.
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:59:13.630] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 25 on ROC8
[14:59:13.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC9
[14:59:13.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:59:13.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:59:13.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:59:13.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:59:13.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:59:13.631] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:59:13.633] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:14.139] <TB2>     INFO: Expecting 655360 events.
[14:59:25.938] <TB2>     INFO: 655360 events read in total (11084ms).
[14:59:25.949] <TB2>     INFO: Expecting 655360 events.
[14:59:37.717] <TB2>     INFO: 655360 events read in total (11207ms).
[14:59:37.732] <TB2>     INFO: Expecting 655360 events.
[14:59:49.401] <TB2>     INFO: 655360 events read in total (11112ms).
[14:59:49.422] <TB2>     INFO: Expecting 655360 events.
[15:00:00.862] <TB2>     INFO: 655360 events read in total (10889ms).
[15:00:00.886] <TB2>     INFO: Expecting 655360 events.
[15:00:12.323] <TB2>     INFO: 655360 events read in total (10887ms).
[15:00:12.352] <TB2>     INFO: Expecting 655360 events.
[15:00:24.008] <TB2>     INFO: 655360 events read in total (11113ms).
[15:00:24.041] <TB2>     INFO: Expecting 655360 events.
[15:00:35.802] <TB2>     INFO: 655360 events read in total (11221ms).
[15:00:35.840] <TB2>     INFO: Expecting 655360 events.
[15:00:47.545] <TB2>     INFO: 655360 events read in total (11169ms).
[15:00:47.585] <TB2>     INFO: Expecting 655360 events.
[15:00:59.329] <TB2>     INFO: 655360 events read in total (11211ms).
[15:00:59.375] <TB2>     INFO: Expecting 655360 events.
[15:01:11.135] <TB2>     INFO: 655360 events read in total (11233ms).
[15:01:11.183] <TB2>     INFO: Expecting 655360 events.
[15:01:22.947] <TB2>     INFO: 655360 events read in total (11237ms).
[15:01:22.000] <TB2>     INFO: Expecting 655360 events.
[15:01:34.757] <TB2>     INFO: 655360 events read in total (11231ms).
[15:01:34.818] <TB2>     INFO: Expecting 655360 events.
[15:01:46.592] <TB2>     INFO: 655360 events read in total (11247ms).
[15:01:46.652] <TB2>     INFO: Expecting 655360 events.
[15:01:58.375] <TB2>     INFO: 655360 events read in total (11196ms).
[15:01:58.442] <TB2>     INFO: Expecting 655360 events.
[15:02:10.218] <TB2>     INFO: 655360 events read in total (11250ms).
[15:02:10.288] <TB2>     INFO: Expecting 655360 events.
[15:02:22.101] <TB2>     INFO: 655360 events read in total (11286ms).
[15:02:22.175] <TB2>     INFO: Test took 188542ms.
[15:02:22.269] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:22.576] <TB2>     INFO: Expecting 655360 events.
[15:02:34.583] <TB2>     INFO: 655360 events read in total (11292ms).
[15:02:34.593] <TB2>     INFO: Expecting 655360 events.
[15:02:46.364] <TB2>     INFO: 655360 events read in total (11212ms).
[15:02:46.382] <TB2>     INFO: Expecting 655360 events.
[15:02:58.046] <TB2>     INFO: 655360 events read in total (11109ms).
[15:02:58.065] <TB2>     INFO: Expecting 655360 events.
[15:03:09.799] <TB2>     INFO: 655360 events read in total (11181ms).
[15:03:09.823] <TB2>     INFO: Expecting 655360 events.
[15:03:21.519] <TB2>     INFO: 655360 events read in total (11146ms).
[15:03:21.549] <TB2>     INFO: Expecting 655360 events.
[15:03:33.284] <TB2>     INFO: 655360 events read in total (11190ms).
[15:03:33.316] <TB2>     INFO: Expecting 655360 events.
[15:03:45.037] <TB2>     INFO: 655360 events read in total (11179ms).
[15:03:45.073] <TB2>     INFO: Expecting 655360 events.
[15:03:56.738] <TB2>     INFO: 655360 events read in total (11128ms).
[15:03:56.779] <TB2>     INFO: Expecting 655360 events.
[15:04:08.211] <TB2>     INFO: 655360 events read in total (10895ms).
[15:04:08.257] <TB2>     INFO: Expecting 655360 events.
[15:04:19.922] <TB2>     INFO: 655360 events read in total (11099ms).
[15:04:19.971] <TB2>     INFO: Expecting 655360 events.
[15:04:31.965] <TB2>     INFO: 655360 events read in total (11458ms).
[15:04:32.019] <TB2>     INFO: Expecting 655360 events.
[15:04:43.742] <TB2>     INFO: 655360 events read in total (11196ms).
[15:04:43.802] <TB2>     INFO: Expecting 655360 events.
[15:04:55.672] <TB2>     INFO: 655360 events read in total (11344ms).
[15:04:55.733] <TB2>     INFO: Expecting 655360 events.
[15:05:07.567] <TB2>     INFO: 655360 events read in total (11307ms).
[15:05:07.634] <TB2>     INFO: Expecting 655360 events.
[15:05:19.381] <TB2>     INFO: 655360 events read in total (11218ms).
[15:05:19.451] <TB2>     INFO: Expecting 655360 events.
[15:05:31.342] <TB2>     INFO: 655360 events read in total (11364ms).
[15:05:31.416] <TB2>     INFO: Test took 189147ms.
[15:05:31.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:05:31.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:05:31.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:05:31.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:05:31.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:05:31.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:05:31.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:05:31.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:05:31.621] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:05:31.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:05:31.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:05:31.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:05:31.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:05:31.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:05:31.624] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:05:31.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:05:31.625] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:05:31.625] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.633] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.639] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.647] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.654] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.661] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:05:31.668] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:05:31.675] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:05:31.682] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:05:31.689] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:05:31.696] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:05:31.703] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.710] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.717] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.724] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.731] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.738] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.746] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.753] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.760] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.767] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.774] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:05:31.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:05:31.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C0.dat
[15:05:31.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C1.dat
[15:05:31.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C2.dat
[15:05:31.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C3.dat
[15:05:31.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C4.dat
[15:05:31.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C5.dat
[15:05:31.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C6.dat
[15:05:31.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C7.dat
[15:05:31.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C8.dat
[15:05:31.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C9.dat
[15:05:31.809] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C10.dat
[15:05:31.809] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C11.dat
[15:05:31.809] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C12.dat
[15:05:31.809] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C13.dat
[15:05:31.809] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C14.dat
[15:05:31.809] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//dacParameters35_C15.dat
[15:05:32.155] <TB2>     INFO: Expecting 41600 events.
[15:05:35.004] <TB2>     INFO: 41600 events read in total (3134ms).
[15:05:36.004] <TB2>     INFO: Test took 4192ms.
[15:05:36.653] <TB2>     INFO: Expecting 41600 events.
[15:05:40.505] <TB2>     INFO: 41600 events read in total (3137ms).
[15:05:40.506] <TB2>     INFO: Test took 4196ms.
[15:05:41.166] <TB2>     INFO: Expecting 41600 events.
[15:05:45.061] <TB2>     INFO: 41600 events read in total (3180ms).
[15:05:45.062] <TB2>     INFO: Test took 4252ms.
[15:05:45.362] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:45.509] <TB2>     INFO: Expecting 2560 events.
[15:05:46.474] <TB2>     INFO: 2560 events read in total (250ms).
[15:05:46.474] <TB2>     INFO: Test took 1112ms.
[15:05:46.476] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:46.983] <TB2>     INFO: Expecting 2560 events.
[15:05:47.941] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:47.942] <TB2>     INFO: Test took 1466ms.
[15:05:47.944] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:48.450] <TB2>     INFO: Expecting 2560 events.
[15:05:49.407] <TB2>     INFO: 2560 events read in total (242ms).
[15:05:49.408] <TB2>     INFO: Test took 1464ms.
[15:05:49.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:49.919] <TB2>     INFO: Expecting 2560 events.
[15:05:50.879] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:50.880] <TB2>     INFO: Test took 1470ms.
[15:05:50.883] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:51.388] <TB2>     INFO: Expecting 2560 events.
[15:05:52.348] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:52.348] <TB2>     INFO: Test took 1466ms.
[15:05:52.351] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:52.860] <TB2>     INFO: Expecting 2560 events.
[15:05:53.819] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:53.820] <TB2>     INFO: Test took 1469ms.
[15:05:53.822] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:54.333] <TB2>     INFO: Expecting 2560 events.
[15:05:55.295] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:55.295] <TB2>     INFO: Test took 1473ms.
[15:05:55.299] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:55.804] <TB2>     INFO: Expecting 2560 events.
[15:05:56.763] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:56.764] <TB2>     INFO: Test took 1465ms.
[15:05:56.765] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:57.277] <TB2>     INFO: Expecting 2560 events.
[15:05:58.236] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:58.237] <TB2>     INFO: Test took 1472ms.
[15:05:58.239] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:58.745] <TB2>     INFO: Expecting 2560 events.
[15:05:59.707] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:59.708] <TB2>     INFO: Test took 1469ms.
[15:05:59.710] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:00.216] <TB2>     INFO: Expecting 2560 events.
[15:06:01.176] <TB2>     INFO: 2560 events read in total (240ms).
[15:06:01.177] <TB2>     INFO: Test took 1467ms.
[15:06:01.180] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:01.685] <TB2>     INFO: Expecting 2560 events.
[15:06:02.646] <TB2>     INFO: 2560 events read in total (246ms).
[15:06:02.647] <TB2>     INFO: Test took 1467ms.
[15:06:02.648] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:03.155] <TB2>     INFO: Expecting 2560 events.
[15:06:04.114] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:04.115] <TB2>     INFO: Test took 1467ms.
[15:06:04.117] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:04.623] <TB2>     INFO: Expecting 2560 events.
[15:06:05.582] <TB2>     INFO: 2560 events read in total (244ms).
[15:06:05.582] <TB2>     INFO: Test took 1465ms.
[15:06:05.584] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:06.090] <TB2>     INFO: Expecting 2560 events.
[15:06:07.050] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:07.051] <TB2>     INFO: Test took 1467ms.
[15:06:07.054] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:07.578] <TB2>     INFO: Expecting 2560 events.
[15:06:08.539] <TB2>     INFO: 2560 events read in total (246ms).
[15:06:08.539] <TB2>     INFO: Test took 1485ms.
[15:06:08.541] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:09.048] <TB2>     INFO: Expecting 2560 events.
[15:06:10.007] <TB2>     INFO: 2560 events read in total (244ms).
[15:06:10.007] <TB2>     INFO: Test took 1466ms.
[15:06:10.009] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:10.516] <TB2>     INFO: Expecting 2560 events.
[15:06:11.472] <TB2>     INFO: 2560 events read in total (241ms).
[15:06:11.473] <TB2>     INFO: Test took 1464ms.
[15:06:11.475] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:11.981] <TB2>     INFO: Expecting 2560 events.
[15:06:12.939] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:12.939] <TB2>     INFO: Test took 1464ms.
[15:06:12.941] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:13.449] <TB2>     INFO: Expecting 2560 events.
[15:06:14.407] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:14.408] <TB2>     INFO: Test took 1467ms.
[15:06:14.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:14.922] <TB2>     INFO: Expecting 2560 events.
[15:06:15.879] <TB2>     INFO: 2560 events read in total (242ms).
[15:06:15.879] <TB2>     INFO: Test took 1469ms.
[15:06:15.881] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:16.391] <TB2>     INFO: Expecting 2560 events.
[15:06:17.351] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:17.351] <TB2>     INFO: Test took 1470ms.
[15:06:17.354] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:17.863] <TB2>     INFO: Expecting 2560 events.
[15:06:18.821] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:18.822] <TB2>     INFO: Test took 1468ms.
[15:06:18.824] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:19.348] <TB2>     INFO: Expecting 2560 events.
[15:06:20.305] <TB2>     INFO: 2560 events read in total (242ms).
[15:06:20.306] <TB2>     INFO: Test took 1483ms.
[15:06:20.310] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:20.814] <TB2>     INFO: Expecting 2560 events.
[15:06:21.772] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:21.772] <TB2>     INFO: Test took 1462ms.
[15:06:21.775] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:22.281] <TB2>     INFO: Expecting 2560 events.
[15:06:23.241] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:23.241] <TB2>     INFO: Test took 1467ms.
[15:06:23.244] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:23.752] <TB2>     INFO: Expecting 2560 events.
[15:06:24.710] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:24.711] <TB2>     INFO: Test took 1468ms.
[15:06:24.713] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:25.221] <TB2>     INFO: Expecting 2560 events.
[15:06:26.181] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:26.181] <TB2>     INFO: Test took 1468ms.
[15:06:26.183] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:26.690] <TB2>     INFO: Expecting 2560 events.
[15:06:27.649] <TB2>     INFO: 2560 events read in total (244ms).
[15:06:27.649] <TB2>     INFO: Test took 1466ms.
[15:06:27.651] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:28.161] <TB2>     INFO: Expecting 2560 events.
[15:06:29.121] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:29.121] <TB2>     INFO: Test took 1470ms.
[15:06:29.124] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:29.629] <TB2>     INFO: Expecting 2560 events.
[15:06:30.590] <TB2>     INFO: 2560 events read in total (246ms).
[15:06:30.590] <TB2>     INFO: Test took 1467ms.
[15:06:30.592] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:31.099] <TB2>     INFO: Expecting 2560 events.
[15:06:32.059] <TB2>     INFO: 2560 events read in total (245ms).
[15:06:32.060] <TB2>     INFO: Test took 1468ms.
[15:06:33.114] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[15:06:33.114] <TB2>     INFO: PH scale (per ROC):    74  68  77  71  65  65  63  62  53  74  79  74  70  79  75  70
[15:06:33.114] <TB2>     INFO: PH offset (per ROC):  173 184 165 169 176 187 184 190 202 184 175 187 161 193 173 188
[15:06:33.294] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:06:33.298] <TB2>     INFO: ######################################################################
[15:06:33.298] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:06:33.298] <TB2>     INFO: ######################################################################
[15:06:33.298] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:06:33.310] <TB2>     INFO: scanning low vcal = 10
[15:06:33.658] <TB2>     INFO: Expecting 41600 events.
[15:06:37.382] <TB2>     INFO: 41600 events read in total (3008ms).
[15:06:37.382] <TB2>     INFO: Test took 4072ms.
[15:06:37.384] <TB2>     INFO: scanning low vcal = 20
[15:06:37.890] <TB2>     INFO: Expecting 41600 events.
[15:06:41.638] <TB2>     INFO: 41600 events read in total (3033ms).
[15:06:41.638] <TB2>     INFO: Test took 4254ms.
[15:06:41.640] <TB2>     INFO: scanning low vcal = 30
[15:06:42.153] <TB2>     INFO: Expecting 41600 events.
[15:06:45.900] <TB2>     INFO: 41600 events read in total (3032ms).
[15:06:45.900] <TB2>     INFO: Test took 4260ms.
[15:06:45.902] <TB2>     INFO: scanning low vcal = 40
[15:06:46.404] <TB2>     INFO: Expecting 41600 events.
[15:06:50.700] <TB2>     INFO: 41600 events read in total (3581ms).
[15:06:50.701] <TB2>     INFO: Test took 4799ms.
[15:06:50.705] <TB2>     INFO: scanning low vcal = 50
[15:06:51.122] <TB2>     INFO: Expecting 41600 events.
[15:06:55.401] <TB2>     INFO: 41600 events read in total (3564ms).
[15:06:55.402] <TB2>     INFO: Test took 4697ms.
[15:06:55.405] <TB2>     INFO: scanning low vcal = 60
[15:06:55.823] <TB2>     INFO: Expecting 41600 events.
[15:07:00.121] <TB2>     INFO: 41600 events read in total (3583ms).
[15:07:00.122] <TB2>     INFO: Test took 4717ms.
[15:07:00.126] <TB2>     INFO: scanning low vcal = 70
[15:07:00.544] <TB2>     INFO: Expecting 41600 events.
[15:07:04.826] <TB2>     INFO: 41600 events read in total (3565ms).
[15:07:04.827] <TB2>     INFO: Test took 4701ms.
[15:07:04.831] <TB2>     INFO: scanning low vcal = 80
[15:07:05.250] <TB2>     INFO: Expecting 41600 events.
[15:07:09.596] <TB2>     INFO: 41600 events read in total (3631ms).
[15:07:09.596] <TB2>     INFO: Test took 4765ms.
[15:07:09.599] <TB2>     INFO: scanning low vcal = 90
[15:07:10.020] <TB2>     INFO: Expecting 41600 events.
[15:07:14.302] <TB2>     INFO: 41600 events read in total (3567ms).
[15:07:14.303] <TB2>     INFO: Test took 4704ms.
[15:07:14.306] <TB2>     INFO: scanning low vcal = 100
[15:07:14.723] <TB2>     INFO: Expecting 41600 events.
[15:07:19.146] <TB2>     INFO: 41600 events read in total (3708ms).
[15:07:19.148] <TB2>     INFO: Test took 4842ms.
[15:07:19.150] <TB2>     INFO: scanning low vcal = 110
[15:07:19.566] <TB2>     INFO: Expecting 41600 events.
[15:07:23.843] <TB2>     INFO: 41600 events read in total (3562ms).
[15:07:23.843] <TB2>     INFO: Test took 4693ms.
[15:07:23.846] <TB2>     INFO: scanning low vcal = 120
[15:07:24.263] <TB2>     INFO: Expecting 41600 events.
[15:07:28.559] <TB2>     INFO: 41600 events read in total (3581ms).
[15:07:28.560] <TB2>     INFO: Test took 4714ms.
[15:07:28.563] <TB2>     INFO: scanning low vcal = 130
[15:07:28.981] <TB2>     INFO: Expecting 41600 events.
[15:07:33.262] <TB2>     INFO: 41600 events read in total (3567ms).
[15:07:33.262] <TB2>     INFO: Test took 4699ms.
[15:07:33.266] <TB2>     INFO: scanning low vcal = 140
[15:07:33.685] <TB2>     INFO: Expecting 41600 events.
[15:07:37.978] <TB2>     INFO: 41600 events read in total (3578ms).
[15:07:37.979] <TB2>     INFO: Test took 4713ms.
[15:07:37.982] <TB2>     INFO: scanning low vcal = 150
[15:07:38.400] <TB2>     INFO: Expecting 41600 events.
[15:07:42.692] <TB2>     INFO: 41600 events read in total (3577ms).
[15:07:42.692] <TB2>     INFO: Test took 4710ms.
[15:07:42.695] <TB2>     INFO: scanning low vcal = 160
[15:07:43.110] <TB2>     INFO: Expecting 41600 events.
[15:07:47.385] <TB2>     INFO: 41600 events read in total (3560ms).
[15:07:47.386] <TB2>     INFO: Test took 4690ms.
[15:07:47.389] <TB2>     INFO: scanning low vcal = 170
[15:07:47.807] <TB2>     INFO: Expecting 41600 events.
[15:07:52.099] <TB2>     INFO: 41600 events read in total (3574ms).
[15:07:52.100] <TB2>     INFO: Test took 4711ms.
[15:07:52.104] <TB2>     INFO: scanning low vcal = 180
[15:07:52.520] <TB2>     INFO: Expecting 41600 events.
[15:07:56.809] <TB2>     INFO: 41600 events read in total (3574ms).
[15:07:56.809] <TB2>     INFO: Test took 4705ms.
[15:07:56.812] <TB2>     INFO: scanning low vcal = 190
[15:07:57.232] <TB2>     INFO: Expecting 41600 events.
[15:08:01.503] <TB2>     INFO: 41600 events read in total (3557ms).
[15:08:01.504] <TB2>     INFO: Test took 4692ms.
[15:08:01.507] <TB2>     INFO: scanning low vcal = 200
[15:08:01.924] <TB2>     INFO: Expecting 41600 events.
[15:08:06.203] <TB2>     INFO: 41600 events read in total (3564ms).
[15:08:06.204] <TB2>     INFO: Test took 4697ms.
[15:08:06.207] <TB2>     INFO: scanning low vcal = 210
[15:08:06.626] <TB2>     INFO: Expecting 41600 events.
[15:08:10.916] <TB2>     INFO: 41600 events read in total (3576ms).
[15:08:10.917] <TB2>     INFO: Test took 4710ms.
[15:08:10.919] <TB2>     INFO: scanning low vcal = 220
[15:08:11.336] <TB2>     INFO: Expecting 41600 events.
[15:08:15.616] <TB2>     INFO: 41600 events read in total (3565ms).
[15:08:15.617] <TB2>     INFO: Test took 4697ms.
[15:08:15.620] <TB2>     INFO: scanning low vcal = 230
[15:08:16.038] <TB2>     INFO: Expecting 41600 events.
[15:08:20.348] <TB2>     INFO: 41600 events read in total (3595ms).
[15:08:20.349] <TB2>     INFO: Test took 4729ms.
[15:08:20.351] <TB2>     INFO: scanning low vcal = 240
[15:08:20.769] <TB2>     INFO: Expecting 41600 events.
[15:08:25.048] <TB2>     INFO: 41600 events read in total (3564ms).
[15:08:25.048] <TB2>     INFO: Test took 4696ms.
[15:08:25.051] <TB2>     INFO: scanning low vcal = 250
[15:08:25.470] <TB2>     INFO: Expecting 41600 events.
[15:08:29.781] <TB2>     INFO: 41600 events read in total (3596ms).
[15:08:29.783] <TB2>     INFO: Test took 4732ms.
[15:08:29.786] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:08:30.202] <TB2>     INFO: Expecting 41600 events.
[15:08:34.495] <TB2>     INFO: 41600 events read in total (3578ms).
[15:08:34.496] <TB2>     INFO: Test took 4710ms.
[15:08:34.499] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:08:34.915] <TB2>     INFO: Expecting 41600 events.
[15:08:39.191] <TB2>     INFO: 41600 events read in total (3561ms).
[15:08:39.191] <TB2>     INFO: Test took 4692ms.
[15:08:39.194] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:08:39.620] <TB2>     INFO: Expecting 41600 events.
[15:08:43.882] <TB2>     INFO: 41600 events read in total (3547ms).
[15:08:43.883] <TB2>     INFO: Test took 4688ms.
[15:08:43.886] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:08:44.304] <TB2>     INFO: Expecting 41600 events.
[15:08:48.590] <TB2>     INFO: 41600 events read in total (3571ms).
[15:08:48.590] <TB2>     INFO: Test took 4704ms.
[15:08:48.593] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:08:49.012] <TB2>     INFO: Expecting 41600 events.
[15:08:53.282] <TB2>     INFO: 41600 events read in total (3555ms).
[15:08:53.282] <TB2>     INFO: Test took 4689ms.
[15:08:53.833] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:08:53.836] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:08:53.836] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:08:53.836] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:08:53.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:08:53.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:08:53.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:08:53.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:08:53.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:08:53.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:08:53.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:08:53.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:08:53.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:08:53.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:08:53.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:08:53.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:08:53.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:09:31.774] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:09:31.774] <TB2>     INFO: non-linearity mean:  0.955 0.955 0.961 0.956 0.965 0.959 0.950 0.951 0.951 0.957 0.955 0.953 0.953 0.958 0.957 0.958
[15:09:31.774] <TB2>     INFO: non-linearity RMS:   0.005 0.008 0.006 0.006 0.004 0.006 0.008 0.008 0.012 0.007 0.007 0.007 0.007 0.007 0.007 0.006
[15:09:31.774] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:09:31.797] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:09:31.819] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:09:31.842] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:09:31.864] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:09:31.897] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:09:31.920] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:09:31.942] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:09:31.965] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:09:31.987] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:09:32.009] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:09:32.032] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:09:32.054] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:09:32.077] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:09:32.099] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:09:32.121] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-17_FPIXTest-17C-Nebraska-160817-1330_2016-08-17_13h30m_1471458637//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:09:32.144] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:09:32.144] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:09:32.151] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:09:32.151] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:09:32.154] <TB2>     INFO: ######################################################################
[15:09:32.154] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:09:32.154] <TB2>     INFO: ######################################################################
[15:09:32.157] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:09:32.168] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:09:32.168] <TB2>     INFO:     run 1 of 1
[15:09:32.168] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:09:32.511] <TB2>     INFO: Expecting 3120000 events.
[15:10:25.048] <TB2>     INFO: 1351320 events read in total (51822ms).
[15:11:15.155] <TB2>     INFO: 2701940 events read in total (101930ms).
[15:11:31.495] <TB2>     INFO: 3120000 events read in total (118269ms).
[15:11:31.528] <TB2>     INFO: Test took 119361ms.
[15:11:31.591] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:31.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:11:33.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:11:34.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:11:35.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:11:37.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:11:38.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:11:39.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:11:41.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:11:42.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:11:44.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:11:45.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:11:46.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:11:48.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:11:49.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:51.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:52.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:53.989] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298422272
[15:11:54.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:11:54.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4036, RMS = 1.64416
[15:11:54.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:11:54.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:11:54.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6963, RMS = 1.60725
[15:11:54.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:11:54.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:11:54.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1625, RMS = 1.5515
[15:11:54.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:11:54.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:11:54.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.0892, RMS = 1.44095
[15:11:54.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:11:54.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:11:54.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.6876, RMS = 1.60022
[15:11:54.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:11:54.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:11:54.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3214, RMS = 1.83516
[15:11:54.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:11:54.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:11:54.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1867, RMS = 1.01795
[15:11:54.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:11:54.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:11:54.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5727, RMS = 1.07619
[15:11:54.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:11:54.153] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:11:54.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0385, RMS = 1.32795
[15:11:54.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:11:54.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:11:54.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2305, RMS = 1.16297
[15:11:54.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:11:54.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:11:54.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5799, RMS = 0.903776
[15:11:54.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:11:54.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:11:54.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8534, RMS = 0.970031
[15:11:54.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:11:54.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:11:54.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0267, RMS = 1.14656
[15:11:54.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:11:54.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:11:54.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.487, RMS = 1.27129
[15:11:54.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:11:54.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:11:54.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3925, RMS = 1.28887
[15:11:54.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:11:54.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:11:54.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.861, RMS = 1.42375
[15:11:54.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:11:54.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:11:54.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8843, RMS = 1.71168
[15:11:54.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:11:54.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:11:54.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0508, RMS = 1.83132
[15:11:54.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:11:54.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:11:54.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.2387, RMS = 2.0686
[15:11:54.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[15:11:54.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:11:54.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.3024, RMS = 2.48263
[15:11:54.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:11:54.161] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:11:54.161] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4834, RMS = 1.56952
[15:11:54.161] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:11:54.161] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:11:54.161] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1706, RMS = 1.4775
[15:11:54.161] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:11:54.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:11:54.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2257, RMS = 1.16994
[15:11:54.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:11:54.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:11:54.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5121, RMS = 0.854883
[15:11:54.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:11:54.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:11:54.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0004, RMS = 1.03376
[15:11:54.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:11:54.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:11:54.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5104, RMS = 1.39546
[15:11:54.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:11:54.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:11:54.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6293, RMS = 1.26785
[15:11:54.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:11:54.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:11:54.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2244, RMS = 1.16001
[15:11:54.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:11:54.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:11:54.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6323, RMS = 0.898606
[15:11:54.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:11:54.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:11:54.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1004, RMS = 0.85654
[15:11:54.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:11:54.167] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:11:54.167] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9156, RMS = 1.48688
[15:11:54.167] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:11:54.167] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:11:54.167] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.181, RMS = 1.58812
[15:11:54.167] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:11:54.170] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:11:54.170] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0   38   58    9    1    1    1    0    0    0
[15:11:54.170] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:11:54.618] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:11:54.618] <TB2>     INFO: enter test to run
[15:11:54.618] <TB2>     INFO:   test:  no parameter change
[15:11:54.619] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[15:11:54.620] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[15:11:54.620] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:11:54.620] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:11:56.436] <TB2>    QUIET: Connection to board 141 closed.
[15:11:56.438] <TB2>     INFO: pXar: this is the end, my friend
[15:11:56.438] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
