
PLL_SYSCLK2_180mhz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002998  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08002b28  08002b28  00012b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bb0  08002bb0  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08002bb0  08002bb0  00012bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002bb8  08002bb8  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bb8  08002bb8  00012bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bbc  08002bbc  00012bbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002bc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002005c  2**0
                  CONTENTS
 10 .bss          00000218  2000005c  2000005c  0002005c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000274  20000274  0002005c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00007462  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001343  00000000  00000000  00027531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000005e8  00000000  00000000  00028878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000047e  00000000  00000000  00028e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020350  00000000  00000000  000292de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00007fd5  00000000  00000000  0004962e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c3e38  00000000  00000000  00051603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001c30  00000000  00000000  0011543c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000074  00000000  00000000  0011706c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002b10 	.word	0x08002b10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08002b10 	.word	0x08002b10

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <SysTick_Handler>:
 */
#include "stm32f4xx_hal.h"


void SysTick_Handler(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000570:	f000 fa8e 	bl	8000a90 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000574:	f000 fbda 	bl	8000d2c <HAL_SYSTICK_IRQHandler>
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}

0800057c <main>:

UART_HandleTypeDef huart2;


int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
	HAL_Init();
 8000580:	f000 fa34 	bl	80009ec <HAL_Init>

	SystemClockConfig(SYS_CLOCK_FREQ_168MHZ);
 8000584:	20a8      	movs	r0, #168	; 0xa8
 8000586:	f000 f861 	bl	800064c <SystemClockConfig>

	UART2_Init();
 800058a:	f000 f929 	bl	80007e0 <UART2_Init>

	memset(msg, 0,  sizeof(msg));
 800058e:	2264      	movs	r2, #100	; 0x64
 8000590:	2100      	movs	r1, #0
 8000592:	4828      	ldr	r0, [pc, #160]	; (8000634 <main+0xb8>)
 8000594:	f001 fe38 	bl	8002208 <memset>
	sprintf(msg, "SYSCLK: %ld\r\n", HAL_RCC_GetSysClockFreq());
 8000598:	f001 f8d0 	bl	800173c <HAL_RCC_GetSysClockFreq>
 800059c:	4603      	mov	r3, r0
 800059e:	461a      	mov	r2, r3
 80005a0:	4925      	ldr	r1, [pc, #148]	; (8000638 <main+0xbc>)
 80005a2:	4824      	ldr	r0, [pc, #144]	; (8000634 <main+0xb8>)
 80005a4:	f001 fe10 	bl	80021c8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*) msg, sizeof(msg), HAL_MAX_DELAY);
 80005a8:	f04f 33ff 	mov.w	r3, #4294967295
 80005ac:	2264      	movs	r2, #100	; 0x64
 80005ae:	4921      	ldr	r1, [pc, #132]	; (8000634 <main+0xb8>)
 80005b0:	4822      	ldr	r0, [pc, #136]	; (800063c <main+0xc0>)
 80005b2:	f001 fa4d 	bl	8001a50 <HAL_UART_Transmit>

	memset(msg, 0,  sizeof(msg));
 80005b6:	2264      	movs	r2, #100	; 0x64
 80005b8:	2100      	movs	r1, #0
 80005ba:	481e      	ldr	r0, [pc, #120]	; (8000634 <main+0xb8>)
 80005bc:	f001 fe24 	bl	8002208 <memset>
	sprintf(msg, "HCLK: %ld\r\n", HAL_RCC_GetHCLKFreq());
 80005c0:	f001 f9c2 	bl	8001948 <HAL_RCC_GetHCLKFreq>
 80005c4:	4603      	mov	r3, r0
 80005c6:	461a      	mov	r2, r3
 80005c8:	491d      	ldr	r1, [pc, #116]	; (8000640 <main+0xc4>)
 80005ca:	481a      	ldr	r0, [pc, #104]	; (8000634 <main+0xb8>)
 80005cc:	f001 fdfc 	bl	80021c8 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, sizeof(msg), HAL_MAX_DELAY);
 80005d0:	f04f 33ff 	mov.w	r3, #4294967295
 80005d4:	2264      	movs	r2, #100	; 0x64
 80005d6:	4917      	ldr	r1, [pc, #92]	; (8000634 <main+0xb8>)
 80005d8:	4818      	ldr	r0, [pc, #96]	; (800063c <main+0xc0>)
 80005da:	f001 fa39 	bl	8001a50 <HAL_UART_Transmit>

	memset(msg, 0,  sizeof(msg));
 80005de:	2264      	movs	r2, #100	; 0x64
 80005e0:	2100      	movs	r1, #0
 80005e2:	4814      	ldr	r0, [pc, #80]	; (8000634 <main+0xb8>)
 80005e4:	f001 fe10 	bl	8002208 <memset>
	sprintf(msg, "PCLK1: %ld\r\n", HAL_RCC_GetPCLK1Freq());
 80005e8:	f001 f9ba 	bl	8001960 <HAL_RCC_GetPCLK1Freq>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	4914      	ldr	r1, [pc, #80]	; (8000644 <main+0xc8>)
 80005f2:	4810      	ldr	r0, [pc, #64]	; (8000634 <main+0xb8>)
 80005f4:	f001 fde8 	bl	80021c8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*) msg, sizeof(msg), HAL_MAX_DELAY);
 80005f8:	f04f 33ff 	mov.w	r3, #4294967295
 80005fc:	2264      	movs	r2, #100	; 0x64
 80005fe:	490d      	ldr	r1, [pc, #52]	; (8000634 <main+0xb8>)
 8000600:	480e      	ldr	r0, [pc, #56]	; (800063c <main+0xc0>)
 8000602:	f001 fa25 	bl	8001a50 <HAL_UART_Transmit>

	memset(msg, 0,  sizeof(msg));
 8000606:	2264      	movs	r2, #100	; 0x64
 8000608:	2100      	movs	r1, #0
 800060a:	480a      	ldr	r0, [pc, #40]	; (8000634 <main+0xb8>)
 800060c:	f001 fdfc 	bl	8002208 <memset>
	sprintf(msg, "PCLK2: %ld\r\n", HAL_RCC_GetPCLK2Freq());
 8000610:	f001 f9ba 	bl	8001988 <HAL_RCC_GetPCLK2Freq>
 8000614:	4603      	mov	r3, r0
 8000616:	461a      	mov	r2, r3
 8000618:	490b      	ldr	r1, [pc, #44]	; (8000648 <main+0xcc>)
 800061a:	4806      	ldr	r0, [pc, #24]	; (8000634 <main+0xb8>)
 800061c:	f001 fdd4 	bl	80021c8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*) msg, sizeof(msg), HAL_MAX_DELAY);
 8000620:	f04f 33ff 	mov.w	r3, #4294967295
 8000624:	2264      	movs	r2, #100	; 0x64
 8000626:	4903      	ldr	r1, [pc, #12]	; (8000634 <main+0xb8>)
 8000628:	4804      	ldr	r0, [pc, #16]	; (800063c <main+0xc0>)
 800062a:	f001 fa11 	bl	8001a50 <HAL_UART_Transmit>

	return 0;
 800062e:	2300      	movs	r3, #0
}
 8000630:	4618      	mov	r0, r3
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000078 	.word	0x20000078
 8000638:	08002b28 	.word	0x08002b28
 800063c:	200000dc 	.word	0x200000dc
 8000640:	08002b38 	.word	0x08002b38
 8000644:	08002b44 	.word	0x08002b44
 8000648:	08002b54 	.word	0x08002b54

0800064c <SystemClockConfig>:

void SystemClockConfig(uint32_t clock_freq)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b096      	sub	sp, #88	; 0x58
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

					//for HSE
	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000654:	2301      	movs	r3, #1
 8000656:	627b      	str	r3, [r7, #36]	; 0x24
	osc_init.HSEState = RCC_HSE_ON; // FOR DISACOVERY
 8000658:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800065c:	62bb      	str	r3, [r7, #40]	; 0x28
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800065e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000662:	643b      	str	r3, [r7, #64]	; 0x40
	osc_init.PLL.PLLState = RCC_PLL_ON;
 8000664:	2302      	movs	r3, #2
 8000666:	63fb      	str	r3, [r7, #60]	; 0x3c

	uint32_t FLatency = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	657b      	str	r3, [r7, #84]	; 0x54
	switch(clock_freq)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2ba8      	cmp	r3, #168	; 0xa8
 8000670:	d054      	beq.n	800071c <SystemClockConfig+0xd0>
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	2ba8      	cmp	r3, #168	; 0xa8
 8000676:	f200 80a8 	bhi.w	80007ca <SystemClockConfig+0x17e>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b78      	cmp	r3, #120	; 0x78
 800067e:	d038      	beq.n	80006f2 <SystemClockConfig+0xa6>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b78      	cmp	r3, #120	; 0x78
 8000684:	f200 80a1 	bhi.w	80007ca <SystemClockConfig+0x17e>
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2b32      	cmp	r3, #50	; 0x32
 800068c:	d003      	beq.n	8000696 <SystemClockConfig+0x4a>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2b54      	cmp	r3, #84	; 0x54
 8000692:	d017      	beq.n	80006c4 <SystemClockConfig+0x78>

			break;
		}

		default:
			return;
 8000694:	e099      	b.n	80007ca <SystemClockConfig+0x17e>
			osc_init.PLL.PLLM = 8; //for hse
 8000696:	2308      	movs	r3, #8
 8000698:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLN = 100;
 800069a:	2364      	movs	r3, #100	; 0x64
 800069c:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLP = 2;
 800069e:	2302      	movs	r3, #2
 80006a0:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLQ = 2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
 80006a6:	230f      	movs	r3, #15
 80006a8:	613b      	str	r3, [r7, #16]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006aa:	2302      	movs	r3, #2
 80006ac:	617b      	str	r3, [r7, #20]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	61bb      	str	r3, [r7, #24]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b6:	61fb      	str	r3, [r7, #28]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80006b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006bc:	623b      	str	r3, [r7, #32]
			FLatency = FLASH_ACR_LATENCY_1WS;
 80006be:	2301      	movs	r3, #1
 80006c0:	657b      	str	r3, [r7, #84]	; 0x54
			break;
 80006c2:	e05f      	b.n	8000784 <SystemClockConfig+0x138>
			osc_init.PLL.PLLM = 8; //for hse
 80006c4:	2308      	movs	r3, #8
 80006c6:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLN = 168;
 80006c8:	23a8      	movs	r3, #168	; 0xa8
 80006ca:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLP = 2;
 80006cc:	2302      	movs	r3, #2
 80006ce:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLQ = 2;
 80006d0:	2302      	movs	r3, #2
 80006d2:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
 80006d4:	230f      	movs	r3, #15
 80006d6:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	61bb      	str	r3, [r7, #24]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80006dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e0:	61fb      	str	r3, [r7, #28]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80006e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e6:	623b      	str	r3, [r7, #32]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	617b      	str	r3, [r7, #20]
			FLatency = FLASH_ACR_LATENCY_2WS;
 80006ec:	2302      	movs	r3, #2
 80006ee:	657b      	str	r3, [r7, #84]	; 0x54
			break;
 80006f0:	e048      	b.n	8000784 <SystemClockConfig+0x138>
			osc_init.PLL.PLLM = 16;
 80006f2:	2310      	movs	r3, #16
 80006f4:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLN = 240;
 80006f6:	23f0      	movs	r3, #240	; 0xf0
 80006f8:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLP = 2;
 80006fa:	2302      	movs	r3, #2
 80006fc:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLQ = 2;
 80006fe:	2302      	movs	r3, #2
 8000700:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
 8000702:	230f      	movs	r3, #15
 8000704:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	61bb      	str	r3, [r7, #24]
			clk_init.APB1CLKDivider = RCC_SYSCLK_DIV4;
 800070a:	2390      	movs	r3, #144	; 0x90
 800070c:	61fb      	str	r3, [r7, #28]
			clk_init.APB2CLKDivider = RCC_SYSCLK_DIV2;
 800070e:	2380      	movs	r3, #128	; 0x80
 8000710:	623b      	str	r3, [r7, #32]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000712:	2302      	movs	r3, #2
 8000714:	617b      	str	r3, [r7, #20]
			FLatency = FLASH_ACR_LATENCY_3WS;
 8000716:	2303      	movs	r3, #3
 8000718:	657b      	str	r3, [r7, #84]	; 0x54
			break;
 800071a:	e033      	b.n	8000784 <SystemClockConfig+0x138>
			__HAL_RCC_PWR_CLK_ENABLE();
 800071c:	2300      	movs	r3, #0
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	4b2c      	ldr	r3, [pc, #176]	; (80007d4 <SystemClockConfig+0x188>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	4a2b      	ldr	r2, [pc, #172]	; (80007d4 <SystemClockConfig+0x188>)
 8000726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072a:	6413      	str	r3, [r2, #64]	; 0x40
 800072c:	4b29      	ldr	r3, [pc, #164]	; (80007d4 <SystemClockConfig+0x188>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000734:	60fb      	str	r3, [r7, #12]
 8000736:	68fb      	ldr	r3, [r7, #12]
			__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000738:	2300      	movs	r3, #0
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	4b26      	ldr	r3, [pc, #152]	; (80007d8 <SystemClockConfig+0x18c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a25      	ldr	r2, [pc, #148]	; (80007d8 <SystemClockConfig+0x18c>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	4b23      	ldr	r3, [pc, #140]	; (80007d8 <SystemClockConfig+0x18c>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000750:	60bb      	str	r3, [r7, #8]
 8000752:	68bb      	ldr	r3, [r7, #8]
			osc_init.PLL.PLLM = 8; //for hse
 8000754:	2308      	movs	r3, #8
 8000756:	647b      	str	r3, [r7, #68]	; 0x44
			osc_init.PLL.PLLN = 336;
 8000758:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800075c:	64bb      	str	r3, [r7, #72]	; 0x48
			osc_init.PLL.PLLP = 2;
 800075e:	2302      	movs	r3, #2
 8000760:	64fb      	str	r3, [r7, #76]	; 0x4c
			osc_init.PLL.PLLQ = 2;
 8000762:	2302      	movs	r3, #2
 8000764:	653b      	str	r3, [r7, #80]	; 0x50
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
 8000766:	230f      	movs	r3, #15
 8000768:	613b      	str	r3, [r7, #16]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076a:	2300      	movs	r3, #0
 800076c:	61bb      	str	r3, [r7, #24]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV4;
 800076e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000772:	61fb      	str	r3, [r7, #28]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV4;
 8000774:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000778:	623b      	str	r3, [r7, #32]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800077a:	2302      	movs	r3, #2
 800077c:	617b      	str	r3, [r7, #20]
			FLatency = FLASH_ACR_LATENCY_5WS;
 800077e:	2305      	movs	r3, #5
 8000780:	657b      	str	r3, [r7, #84]	; 0x54
			break;
 8000782:	bf00      	nop
	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 8000784:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000788:	4618      	mov	r0, r3
 800078a:	f000 fc79 	bl	8001080 <HAL_RCC_OscConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClockConfig+0x14c>
	{
		Error_Handler();
 8000794:	f000 f84a 	bl	800082c <Error_Handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init, FLatency) != HAL_OK)
 8000798:	f107 0310 	add.w	r3, r7, #16
 800079c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 fee6 	bl	8001570 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClockConfig+0x162>
	{
		Error_Handler();
 80007aa:	f000 f83f 	bl	800082c <Error_Handler>
	}


	//reconfigure systick because HCLK  is changed
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80007ae:	2004      	movs	r0, #4
 80007b0:	f000 faa0 	bl	8000cf4 <HAL_SYSTICK_CLKSourceConfig>
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80007b4:	f001 f8c8 	bl	8001948 <HAL_RCC_GetHCLKFreq>
 80007b8:	4603      	mov	r3, r0
 80007ba:	4a08      	ldr	r2, [pc, #32]	; (80007dc <SystemClockConfig+0x190>)
 80007bc:	fba2 2303 	umull	r2, r3, r2, r3
 80007c0:	099b      	lsrs	r3, r3, #6
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fa89 	bl	8000cda <HAL_SYSTICK_Config>
 80007c8:	e000      	b.n	80007cc <SystemClockConfig+0x180>
			return;
 80007ca:	bf00      	nop

}
 80007cc:	3758      	adds	r7, #88	; 0x58
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40007000 	.word	0x40007000
 80007dc:	10624dd3 	.word	0x10624dd3

080007e0 <UART2_Init>:

void UART2_Init()
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	; (8000824 <UART2_Init+0x44>)
 80007e6:	4a10      	ldr	r2, [pc, #64]	; (8000828 <UART2_Init+0x48>)
 80007e8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <UART2_Init+0x44>)
 80007ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007f0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b0c      	ldr	r3, [pc, #48]	; (8000824 <UART2_Init+0x44>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <UART2_Init+0x44>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b09      	ldr	r3, [pc, #36]	; (8000824 <UART2_Init+0x44>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000804:	4b07      	ldr	r3, [pc, #28]	; (8000824 <UART2_Init+0x44>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800080a:	4b06      	ldr	r3, [pc, #24]	; (8000824 <UART2_Init+0x44>)
 800080c:	220c      	movs	r2, #12
 800080e:	615a      	str	r2, [r3, #20]

	if( HAL_UART_Init(&huart2) != HAL_OK)
 8000810:	4804      	ldr	r0, [pc, #16]	; (8000824 <UART2_Init+0x44>)
 8000812:	f001 f8cd 	bl	80019b0 <HAL_UART_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <UART2_Init+0x40>
	{
		//error
		Error_Handler();
 800081c:	f000 f806 	bl	800082c <Error_Handler>
	}

}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200000dc 	.word	0x200000dc
 8000828:	40004400 	.word	0x40004400

0800082c <Error_Handler>:


void Error_Handler()
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
	while(1);
 8000830:	e7fe      	b.n	8000830 <Error_Handler+0x4>
	...

08000834 <HAL_MspInit>:
 */

#include "stm32f4xx_hal.h"

 void HAL_MspInit(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
	 // Processor specific low level inits

	 //1. Set up the priority grouping of the arm cortex m4 processor
	 HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000838:	2003      	movs	r0, #3
 800083a:	f000 fa19 	bl	8000c70 <HAL_NVIC_SetPriorityGrouping>

	 //2. Enable the system exceptions
	 SCB->SHCSR |= 0x7 << 16;
 800083e:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <HAL_MspInit+0x40>)
 8000840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000842:	4a0c      	ldr	r2, [pc, #48]	; (8000874 <HAL_MspInit+0x40>)
 8000844:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000848:	6253      	str	r3, [r2, #36]	; 0x24

	 //3. Set up the priority for the system exceptions.
	 HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0); //for mem manage fault
 800084a:	2200      	movs	r2, #0
 800084c:	2100      	movs	r1, #0
 800084e:	f06f 000b 	mvn.w	r0, #11
 8000852:	f000 fa18 	bl	8000c86 <HAL_NVIC_SetPriority>
	 HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0); //for bus fault
 8000856:	2200      	movs	r2, #0
 8000858:	2100      	movs	r1, #0
 800085a:	f06f 000a 	mvn.w	r0, #10
 800085e:	f000 fa12 	bl	8000c86 <HAL_NVIC_SetPriority>
	 HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0); //for usage fault
 8000862:	2200      	movs	r2, #0
 8000864:	2100      	movs	r1, #0
 8000866:	f06f 0009 	mvn.w	r0, #9
 800086a:	f000 fa0c 	bl	8000c86 <HAL_NVIC_SetPriority>

}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	e000ed00 	.word	0xe000ed00

08000878 <HAL_UART_MspInit>:
 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
 {
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	; 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
	 //configure the low level inits

	 //1. enable the clock for the usart2
	 __HAL_RCC_USART2_CLK_ENABLE();
 8000880:	2300      	movs	r3, #0
 8000882:	613b      	str	r3, [r7, #16]
 8000884:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <HAL_UART_MspInit+0x88>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000888:	4a1d      	ldr	r2, [pc, #116]	; (8000900 <HAL_UART_MspInit+0x88>)
 800088a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800088e:	6413      	str	r3, [r2, #64]	; 0x40
 8000890:	4b1b      	ldr	r3, [pc, #108]	; (8000900 <HAL_UART_MspInit+0x88>)
 8000892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000898:	613b      	str	r3, [r7, #16]
 800089a:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 800089c:	2300      	movs	r3, #0
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	4b17      	ldr	r3, [pc, #92]	; (8000900 <HAL_UART_MspInit+0x88>)
 80008a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a4:	4a16      	ldr	r2, [pc, #88]	; (8000900 <HAL_UART_MspInit+0x88>)
 80008a6:	f043 0301 	orr.w	r3, r3, #1
 80008aa:	6313      	str	r3, [r2, #48]	; 0x30
 80008ac:	4b14      	ldr	r3, [pc, #80]	; (8000900 <HAL_UART_MspInit+0x88>)
 80008ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b0:	f003 0301 	and.w	r3, r3, #1
 80008b4:	60fb      	str	r3, [r7, #12]
 80008b6:	68fb      	ldr	r3, [r7, #12]
	 //2. do the pin muxing config.
	 GPIO_InitTypeDef gpio_uart;

	 gpio_uart.Pin = GPIO_PIN_2;	//gpio uart tx
 80008b8:	2304      	movs	r3, #4
 80008ba:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode = GPIO_MODE_AF_PP;
 80008bc:	2302      	movs	r3, #2
 80008be:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 80008c0:	2301      	movs	r3, #1
 80008c2:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate = GPIO_AF7_USART2;
 80008c8:	2307      	movs	r3, #7
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24

	 HAL_GPIO_Init(GPIOA, &gpio_uart);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	480c      	ldr	r0, [pc, #48]	; (8000904 <HAL_UART_MspInit+0x8c>)
 80008d4:	f000 fa38 	bl	8000d48 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; 	//gpio uart Rx
 80008d8:	2308      	movs	r3, #8
 80008da:	617b      	str	r3, [r7, #20]

	 HAL_GPIO_Init(GPIOA, &gpio_uart);
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	4619      	mov	r1, r3
 80008e2:	4808      	ldr	r0, [pc, #32]	; (8000904 <HAL_UART_MspInit+0x8c>)
 80008e4:	f000 fa30 	bl	8000d48 <HAL_GPIO_Init>


	 //3, enable the irq and set up the priority (NVIC settings)
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008e8:	2026      	movs	r0, #38	; 0x26
 80008ea:	f000 f9e8 	bl	8000cbe <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	210f      	movs	r1, #15
 80008f2:	2026      	movs	r0, #38	; 0x26
 80008f4:	f000 f9c7 	bl	8000c86 <HAL_NVIC_SetPriority>

 }
 80008f8:	bf00      	nop
 80008fa:	3728      	adds	r7, #40	; 0x28
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40023800 	.word	0x40023800
 8000904:	40020000 	.word	0x40020000

08000908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000910:	4a14      	ldr	r2, [pc, #80]	; (8000964 <_sbrk+0x5c>)
 8000912:	4b15      	ldr	r3, [pc, #84]	; (8000968 <_sbrk+0x60>)
 8000914:	1ad3      	subs	r3, r2, r3
 8000916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800091c:	4b13      	ldr	r3, [pc, #76]	; (800096c <_sbrk+0x64>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d102      	bne.n	800092a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000924:	4b11      	ldr	r3, [pc, #68]	; (800096c <_sbrk+0x64>)
 8000926:	4a12      	ldr	r2, [pc, #72]	; (8000970 <_sbrk+0x68>)
 8000928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800092a:	4b10      	ldr	r3, [pc, #64]	; (800096c <_sbrk+0x64>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4413      	add	r3, r2
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	429a      	cmp	r2, r3
 8000936:	d207      	bcs.n	8000948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000938:	f001 fc6e 	bl	8002218 <__errno>
 800093c:	4603      	mov	r3, r0
 800093e:	220c      	movs	r2, #12
 8000940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	e009      	b.n	800095c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000948:	4b08      	ldr	r3, [pc, #32]	; (800096c <_sbrk+0x64>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800094e:	4b07      	ldr	r3, [pc, #28]	; (800096c <_sbrk+0x64>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4413      	add	r3, r2
 8000956:	4a05      	ldr	r2, [pc, #20]	; (800096c <_sbrk+0x64>)
 8000958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800095a:	68fb      	ldr	r3, [r7, #12]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20020000 	.word	0x20020000
 8000968:	00000400 	.word	0x00000400
 800096c:	20000124 	.word	0x20000124
 8000970:	20000278 	.word	0x20000278

08000974 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000978:	4b06      	ldr	r3, [pc, #24]	; (8000994 <SystemInit+0x20>)
 800097a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800097e:	4a05      	ldr	r2, [pc, #20]	; (8000994 <SystemInit+0x20>)
 8000980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000988:	bf00      	nop
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000998:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800099c:	f7ff ffea 	bl	8000974 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009a0:	480c      	ldr	r0, [pc, #48]	; (80009d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009a2:	490d      	ldr	r1, [pc, #52]	; (80009d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009a4:	4a0d      	ldr	r2, [pc, #52]	; (80009dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a8:	e002      	b.n	80009b0 <LoopCopyDataInit>

080009aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ae:	3304      	adds	r3, #4

080009b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b4:	d3f9      	bcc.n	80009aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b6:	4a0a      	ldr	r2, [pc, #40]	; (80009e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009b8:	4c0a      	ldr	r4, [pc, #40]	; (80009e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009bc:	e001      	b.n	80009c2 <LoopFillZerobss>

080009be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c0:	3204      	adds	r2, #4

080009c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c4:	d3fb      	bcc.n	80009be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009c6:	f001 fc2d 	bl	8002224 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009ca:	f7ff fdd7 	bl	800057c <main>
  bx  lr    
 80009ce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009dc:	08002bc0 	.word	0x08002bc0
  ldr r2, =_sbss
 80009e0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009e4:	20000274 	.word	0x20000274

080009e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009e8:	e7fe      	b.n	80009e8 <ADC_IRQHandler>
	...

080009ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009f0:	4b0e      	ldr	r3, [pc, #56]	; (8000a2c <HAL_Init+0x40>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a0d      	ldr	r2, [pc, #52]	; (8000a2c <HAL_Init+0x40>)
 80009f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009fc:	4b0b      	ldr	r3, [pc, #44]	; (8000a2c <HAL_Init+0x40>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a0a      	ldr	r2, [pc, #40]	; (8000a2c <HAL_Init+0x40>)
 8000a02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <HAL_Init+0x40>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <HAL_Init+0x40>)
 8000a0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a14:	2003      	movs	r0, #3
 8000a16:	f000 f92b 	bl	8000c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	f000 f808 	bl	8000a30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a20:	f7ff ff08 	bl	8000834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40023c00 	.word	0x40023c00

08000a30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <HAL_InitTick+0x54>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <HAL_InitTick+0x58>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	4619      	mov	r1, r3
 8000a42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f000 f943 	bl	8000cda <HAL_SYSTICK_Config>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	e00e      	b.n	8000a7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2b0f      	cmp	r3, #15
 8000a62:	d80a      	bhi.n	8000a7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a64:	2200      	movs	r2, #0
 8000a66:	6879      	ldr	r1, [r7, #4]
 8000a68:	f04f 30ff 	mov.w	r0, #4294967295
 8000a6c:	f000 f90b 	bl	8000c86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a70:	4a06      	ldr	r2, [pc, #24]	; (8000a8c <HAL_InitTick+0x5c>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a76:	2300      	movs	r3, #0
 8000a78:	e000      	b.n	8000a7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20000000 	.word	0x20000000
 8000a88:	20000008 	.word	0x20000008
 8000a8c:	20000004 	.word	0x20000004

08000a90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <HAL_IncTick+0x20>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <HAL_IncTick+0x24>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	4a04      	ldr	r2, [pc, #16]	; (8000ab4 <HAL_IncTick+0x24>)
 8000aa2:	6013      	str	r3, [r2, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	20000008 	.word	0x20000008
 8000ab4:	20000128 	.word	0x20000128

08000ab8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  return uwTick;
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <HAL_GetTick+0x14>)
 8000abe:	681b      	ldr	r3, [r3, #0]
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	20000128 	.word	0x20000128

08000ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f003 0307 	and.w	r3, r3, #7
 8000ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ae0:	4b0c      	ldr	r3, [pc, #48]	; (8000b14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ae6:	68ba      	ldr	r2, [r7, #8]
 8000ae8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000aec:	4013      	ands	r3, r2
 8000aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000af8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000afc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b02:	4a04      	ldr	r2, [pc, #16]	; (8000b14 <__NVIC_SetPriorityGrouping+0x44>)
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	60d3      	str	r3, [r2, #12]
}
 8000b08:	bf00      	nop
 8000b0a:	3714      	adds	r7, #20
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b1c:	4b04      	ldr	r3, [pc, #16]	; (8000b30 <__NVIC_GetPriorityGrouping+0x18>)
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	0a1b      	lsrs	r3, r3, #8
 8000b22:	f003 0307 	and.w	r3, r3, #7
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	db0b      	blt.n	8000b5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	f003 021f 	and.w	r2, r3, #31
 8000b4c:	4907      	ldr	r1, [pc, #28]	; (8000b6c <__NVIC_EnableIRQ+0x38>)
 8000b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b52:	095b      	lsrs	r3, r3, #5
 8000b54:	2001      	movs	r0, #1
 8000b56:	fa00 f202 	lsl.w	r2, r0, r2
 8000b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b5e:	bf00      	nop
 8000b60:	370c      	adds	r7, #12
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	e000e100 	.word	0xe000e100

08000b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	6039      	str	r1, [r7, #0]
 8000b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	db0a      	blt.n	8000b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	b2da      	uxtb	r2, r3
 8000b88:	490c      	ldr	r1, [pc, #48]	; (8000bbc <__NVIC_SetPriority+0x4c>)
 8000b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8e:	0112      	lsls	r2, r2, #4
 8000b90:	b2d2      	uxtb	r2, r2
 8000b92:	440b      	add	r3, r1
 8000b94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b98:	e00a      	b.n	8000bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	4908      	ldr	r1, [pc, #32]	; (8000bc0 <__NVIC_SetPriority+0x50>)
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	f003 030f 	and.w	r3, r3, #15
 8000ba6:	3b04      	subs	r3, #4
 8000ba8:	0112      	lsls	r2, r2, #4
 8000baa:	b2d2      	uxtb	r2, r2
 8000bac:	440b      	add	r3, r1
 8000bae:	761a      	strb	r2, [r3, #24]
}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	e000e100 	.word	0xe000e100
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b089      	sub	sp, #36	; 0x24
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60f8      	str	r0, [r7, #12]
 8000bcc:	60b9      	str	r1, [r7, #8]
 8000bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bd8:	69fb      	ldr	r3, [r7, #28]
 8000bda:	f1c3 0307 	rsb	r3, r3, #7
 8000bde:	2b04      	cmp	r3, #4
 8000be0:	bf28      	it	cs
 8000be2:	2304      	movcs	r3, #4
 8000be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000be6:	69fb      	ldr	r3, [r7, #28]
 8000be8:	3304      	adds	r3, #4
 8000bea:	2b06      	cmp	r3, #6
 8000bec:	d902      	bls.n	8000bf4 <NVIC_EncodePriority+0x30>
 8000bee:	69fb      	ldr	r3, [r7, #28]
 8000bf0:	3b03      	subs	r3, #3
 8000bf2:	e000      	b.n	8000bf6 <NVIC_EncodePriority+0x32>
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000c02:	43da      	mvns	r2, r3
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	401a      	ands	r2, r3
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	fa01 f303 	lsl.w	r3, r1, r3
 8000c16:	43d9      	mvns	r1, r3
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c1c:	4313      	orrs	r3, r2
         );
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3724      	adds	r7, #36	; 0x24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
	...

08000c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	3b01      	subs	r3, #1
 8000c38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c3c:	d301      	bcc.n	8000c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e00f      	b.n	8000c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c42:	4a0a      	ldr	r2, [pc, #40]	; (8000c6c <SysTick_Config+0x40>)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c4a:	210f      	movs	r1, #15
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	f7ff ff8e 	bl	8000b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c54:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <SysTick_Config+0x40>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c5a:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <SysTick_Config+0x40>)
 8000c5c:	2207      	movs	r2, #7
 8000c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	e000e010 	.word	0xe000e010

08000c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff ff29 	bl	8000ad0 <__NVIC_SetPriorityGrouping>
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b086      	sub	sp, #24
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	60b9      	str	r1, [r7, #8]
 8000c90:	607a      	str	r2, [r7, #4]
 8000c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c98:	f7ff ff3e 	bl	8000b18 <__NVIC_GetPriorityGrouping>
 8000c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	68b9      	ldr	r1, [r7, #8]
 8000ca2:	6978      	ldr	r0, [r7, #20]
 8000ca4:	f7ff ff8e 	bl	8000bc4 <NVIC_EncodePriority>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cae:	4611      	mov	r1, r2
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ff5d 	bl	8000b70 <__NVIC_SetPriority>
}
 8000cb6:	bf00      	nop
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b082      	sub	sp, #8
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ff31 	bl	8000b34 <__NVIC_EnableIRQ>
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b082      	sub	sp, #8
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ce2:	6878      	ldr	r0, [r7, #4]
 8000ce4:	f7ff ffa2 	bl	8000c2c <SysTick_Config>
 8000ce8:	4603      	mov	r3, r0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2b04      	cmp	r3, #4
 8000d00:	d106      	bne.n	8000d10 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000d02:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4a08      	ldr	r2, [pc, #32]	; (8000d28 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d08:	f043 0304 	orr.w	r3, r3, #4
 8000d0c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000d0e:	e005      	b.n	8000d1c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000d10:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4a04      	ldr	r2, [pc, #16]	; (8000d28 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000d16:	f023 0304 	bic.w	r3, r3, #4
 8000d1a:	6013      	str	r3, [r2, #0]
}
 8000d1c:	bf00      	nop
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	e000e010 	.word	0xe000e010

08000d2c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000d30:	f000 f802 	bl	8000d38 <HAL_SYSTICK_Callback>
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
	...

08000d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b089      	sub	sp, #36	; 0x24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d56:	2300      	movs	r3, #0
 8000d58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	61fb      	str	r3, [r7, #28]
 8000d62:	e16b      	b.n	800103c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d64:	2201      	movs	r2, #1
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	697a      	ldr	r2, [r7, #20]
 8000d74:	4013      	ands	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d78:	693a      	ldr	r2, [r7, #16]
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f040 815a 	bne.w	8001036 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f003 0303 	and.w	r3, r3, #3
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d005      	beq.n	8000d9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d130      	bne.n	8000dfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	2203      	movs	r2, #3
 8000da6:	fa02 f303 	lsl.w	r3, r2, r3
 8000daa:	43db      	mvns	r3, r3
 8000dac:	69ba      	ldr	r2, [r7, #24]
 8000dae:	4013      	ands	r3, r2
 8000db0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	68da      	ldr	r2, [r3, #12]
 8000db6:	69fb      	ldr	r3, [r7, #28]
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbe:	69ba      	ldr	r2, [r7, #24]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	69ba      	ldr	r2, [r7, #24]
 8000dc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	69ba      	ldr	r2, [r7, #24]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	091b      	lsrs	r3, r3, #4
 8000de6:	f003 0201 	and.w	r2, r3, #1
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	69ba      	ldr	r2, [r7, #24]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	69ba      	ldr	r2, [r7, #24]
 8000dfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f003 0303 	and.w	r3, r3, #3
 8000e04:	2b03      	cmp	r3, #3
 8000e06:	d017      	beq.n	8000e38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	2203      	movs	r2, #3
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	689a      	ldr	r2, [r3, #8]
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f003 0303 	and.w	r3, r3, #3
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d123      	bne.n	8000e8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	08da      	lsrs	r2, r3, #3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	3208      	adds	r2, #8
 8000e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	f003 0307 	and.w	r3, r3, #7
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	220f      	movs	r2, #15
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	43db      	mvns	r3, r3
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	4013      	ands	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	691a      	ldr	r2, [r3, #16]
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	08da      	lsrs	r2, r3, #3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	3208      	adds	r2, #8
 8000e86:	69b9      	ldr	r1, [r7, #24]
 8000e88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	2203      	movs	r2, #3
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	69ba      	ldr	r2, [r7, #24]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 0203 	and.w	r2, r3, #3
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	f000 80b4 	beq.w	8001036 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	4b60      	ldr	r3, [pc, #384]	; (8001054 <HAL_GPIO_Init+0x30c>)
 8000ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed6:	4a5f      	ldr	r2, [pc, #380]	; (8001054 <HAL_GPIO_Init+0x30c>)
 8000ed8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000edc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ede:	4b5d      	ldr	r3, [pc, #372]	; (8001054 <HAL_GPIO_Init+0x30c>)
 8000ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000eea:	4a5b      	ldr	r2, [pc, #364]	; (8001058 <HAL_GPIO_Init+0x310>)
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	089b      	lsrs	r3, r3, #2
 8000ef0:	3302      	adds	r3, #2
 8000ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	f003 0303 	and.w	r3, r3, #3
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	220f      	movs	r2, #15
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43db      	mvns	r3, r3
 8000f08:	69ba      	ldr	r2, [r7, #24]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a52      	ldr	r2, [pc, #328]	; (800105c <HAL_GPIO_Init+0x314>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d02b      	beq.n	8000f6e <HAL_GPIO_Init+0x226>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a51      	ldr	r2, [pc, #324]	; (8001060 <HAL_GPIO_Init+0x318>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d025      	beq.n	8000f6a <HAL_GPIO_Init+0x222>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a50      	ldr	r2, [pc, #320]	; (8001064 <HAL_GPIO_Init+0x31c>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d01f      	beq.n	8000f66 <HAL_GPIO_Init+0x21e>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4a4f      	ldr	r2, [pc, #316]	; (8001068 <HAL_GPIO_Init+0x320>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d019      	beq.n	8000f62 <HAL_GPIO_Init+0x21a>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a4e      	ldr	r2, [pc, #312]	; (800106c <HAL_GPIO_Init+0x324>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d013      	beq.n	8000f5e <HAL_GPIO_Init+0x216>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a4d      	ldr	r2, [pc, #308]	; (8001070 <HAL_GPIO_Init+0x328>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d00d      	beq.n	8000f5a <HAL_GPIO_Init+0x212>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a4c      	ldr	r2, [pc, #304]	; (8001074 <HAL_GPIO_Init+0x32c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d007      	beq.n	8000f56 <HAL_GPIO_Init+0x20e>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a4b      	ldr	r2, [pc, #300]	; (8001078 <HAL_GPIO_Init+0x330>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d101      	bne.n	8000f52 <HAL_GPIO_Init+0x20a>
 8000f4e:	2307      	movs	r3, #7
 8000f50:	e00e      	b.n	8000f70 <HAL_GPIO_Init+0x228>
 8000f52:	2308      	movs	r3, #8
 8000f54:	e00c      	b.n	8000f70 <HAL_GPIO_Init+0x228>
 8000f56:	2306      	movs	r3, #6
 8000f58:	e00a      	b.n	8000f70 <HAL_GPIO_Init+0x228>
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	e008      	b.n	8000f70 <HAL_GPIO_Init+0x228>
 8000f5e:	2304      	movs	r3, #4
 8000f60:	e006      	b.n	8000f70 <HAL_GPIO_Init+0x228>
 8000f62:	2303      	movs	r3, #3
 8000f64:	e004      	b.n	8000f70 <HAL_GPIO_Init+0x228>
 8000f66:	2302      	movs	r3, #2
 8000f68:	e002      	b.n	8000f70 <HAL_GPIO_Init+0x228>
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e000      	b.n	8000f70 <HAL_GPIO_Init+0x228>
 8000f6e:	2300      	movs	r3, #0
 8000f70:	69fa      	ldr	r2, [r7, #28]
 8000f72:	f002 0203 	and.w	r2, r2, #3
 8000f76:	0092      	lsls	r2, r2, #2
 8000f78:	4093      	lsls	r3, r2
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f80:	4935      	ldr	r1, [pc, #212]	; (8001058 <HAL_GPIO_Init+0x310>)
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	089b      	lsrs	r3, r3, #2
 8000f86:	3302      	adds	r3, #2
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f8e:	4b3b      	ldr	r3, [pc, #236]	; (800107c <HAL_GPIO_Init+0x334>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	43db      	mvns	r3, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d003      	beq.n	8000fb2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fb2:	4a32      	ldr	r2, [pc, #200]	; (800107c <HAL_GPIO_Init+0x334>)
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fb8:	4b30      	ldr	r3, [pc, #192]	; (800107c <HAL_GPIO_Init+0x334>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d003      	beq.n	8000fdc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fdc:	4a27      	ldr	r2, [pc, #156]	; (800107c <HAL_GPIO_Init+0x334>)
 8000fde:	69bb      	ldr	r3, [r7, #24]
 8000fe0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fe2:	4b26      	ldr	r3, [pc, #152]	; (800107c <HAL_GPIO_Init+0x334>)
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	43db      	mvns	r3, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d003      	beq.n	8001006 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001006:	4a1d      	ldr	r2, [pc, #116]	; (800107c <HAL_GPIO_Init+0x334>)
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800100c:	4b1b      	ldr	r3, [pc, #108]	; (800107c <HAL_GPIO_Init+0x334>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001030:	4a12      	ldr	r2, [pc, #72]	; (800107c <HAL_GPIO_Init+0x334>)
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	3301      	adds	r3, #1
 800103a:	61fb      	str	r3, [r7, #28]
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	2b0f      	cmp	r3, #15
 8001040:	f67f ae90 	bls.w	8000d64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001044:	bf00      	nop
 8001046:	bf00      	nop
 8001048:	3724      	adds	r7, #36	; 0x24
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800
 8001058:	40013800 	.word	0x40013800
 800105c:	40020000 	.word	0x40020000
 8001060:	40020400 	.word	0x40020400
 8001064:	40020800 	.word	0x40020800
 8001068:	40020c00 	.word	0x40020c00
 800106c:	40021000 	.word	0x40021000
 8001070:	40021400 	.word	0x40021400
 8001074:	40021800 	.word	0x40021800
 8001078:	40021c00 	.word	0x40021c00
 800107c:	40013c00 	.word	0x40013c00

08001080 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e267      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	2b00      	cmp	r3, #0
 800109c:	d075      	beq.n	800118a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800109e:	4b88      	ldr	r3, [pc, #544]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f003 030c 	and.w	r3, r3, #12
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	d00c      	beq.n	80010c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010aa:	4b85      	ldr	r3, [pc, #532]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010b2:	2b08      	cmp	r3, #8
 80010b4:	d112      	bne.n	80010dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010b6:	4b82      	ldr	r3, [pc, #520]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010c2:	d10b      	bne.n	80010dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c4:	4b7e      	ldr	r3, [pc, #504]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d05b      	beq.n	8001188 <HAL_RCC_OscConfig+0x108>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d157      	bne.n	8001188 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	e242      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e4:	d106      	bne.n	80010f4 <HAL_RCC_OscConfig+0x74>
 80010e6:	4b76      	ldr	r3, [pc, #472]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a75      	ldr	r2, [pc, #468]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80010ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010f0:	6013      	str	r3, [r2, #0]
 80010f2:	e01d      	b.n	8001130 <HAL_RCC_OscConfig+0xb0>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010fc:	d10c      	bne.n	8001118 <HAL_RCC_OscConfig+0x98>
 80010fe:	4b70      	ldr	r3, [pc, #448]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a6f      	ldr	r2, [pc, #444]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001104:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	4b6d      	ldr	r3, [pc, #436]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a6c      	ldr	r2, [pc, #432]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001114:	6013      	str	r3, [r2, #0]
 8001116:	e00b      	b.n	8001130 <HAL_RCC_OscConfig+0xb0>
 8001118:	4b69      	ldr	r3, [pc, #420]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a68      	ldr	r2, [pc, #416]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 800111e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001122:	6013      	str	r3, [r2, #0]
 8001124:	4b66      	ldr	r3, [pc, #408]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a65      	ldr	r2, [pc, #404]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 800112a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800112e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d013      	beq.n	8001160 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001138:	f7ff fcbe 	bl	8000ab8 <HAL_GetTick>
 800113c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113e:	e008      	b.n	8001152 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001140:	f7ff fcba 	bl	8000ab8 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b64      	cmp	r3, #100	; 0x64
 800114c:	d901      	bls.n	8001152 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e207      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001152:	4b5b      	ldr	r3, [pc, #364]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d0f0      	beq.n	8001140 <HAL_RCC_OscConfig+0xc0>
 800115e:	e014      	b.n	800118a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001160:	f7ff fcaa 	bl	8000ab8 <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001168:	f7ff fca6 	bl	8000ab8 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b64      	cmp	r3, #100	; 0x64
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e1f3      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800117a:	4b51      	ldr	r3, [pc, #324]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f0      	bne.n	8001168 <HAL_RCC_OscConfig+0xe8>
 8001186:	e000      	b.n	800118a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001188:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d063      	beq.n	800125e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001196:	4b4a      	ldr	r3, [pc, #296]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 030c 	and.w	r3, r3, #12
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d00b      	beq.n	80011ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011a2:	4b47      	ldr	r3, [pc, #284]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011aa:	2b08      	cmp	r3, #8
 80011ac:	d11c      	bne.n	80011e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011ae:	4b44      	ldr	r3, [pc, #272]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d116      	bne.n	80011e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ba:	4b41      	ldr	r3, [pc, #260]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d005      	beq.n	80011d2 <HAL_RCC_OscConfig+0x152>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d001      	beq.n	80011d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e1c7      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d2:	4b3b      	ldr	r3, [pc, #236]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	4937      	ldr	r1, [pc, #220]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e6:	e03a      	b.n	800125e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d020      	beq.n	8001232 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f0:	4b34      	ldr	r3, [pc, #208]	; (80012c4 <HAL_RCC_OscConfig+0x244>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f6:	f7ff fc5f 	bl	8000ab8 <HAL_GetTick>
 80011fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fc:	e008      	b.n	8001210 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011fe:	f7ff fc5b 	bl	8000ab8 <HAL_GetTick>
 8001202:	4602      	mov	r2, r0
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	2b02      	cmp	r3, #2
 800120a:	d901      	bls.n	8001210 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800120c:	2303      	movs	r3, #3
 800120e:	e1a8      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001210:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	2b00      	cmp	r3, #0
 800121a:	d0f0      	beq.n	80011fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800121c:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	00db      	lsls	r3, r3, #3
 800122a:	4925      	ldr	r1, [pc, #148]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 800122c:	4313      	orrs	r3, r2
 800122e:	600b      	str	r3, [r1, #0]
 8001230:	e015      	b.n	800125e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001232:	4b24      	ldr	r3, [pc, #144]	; (80012c4 <HAL_RCC_OscConfig+0x244>)
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001238:	f7ff fc3e 	bl	8000ab8 <HAL_GetTick>
 800123c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001240:	f7ff fc3a 	bl	8000ab8 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e187      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001252:	4b1b      	ldr	r3, [pc, #108]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1f0      	bne.n	8001240 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0308 	and.w	r3, r3, #8
 8001266:	2b00      	cmp	r3, #0
 8001268:	d036      	beq.n	80012d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d016      	beq.n	80012a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001272:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <HAL_RCC_OscConfig+0x248>)
 8001274:	2201      	movs	r2, #1
 8001276:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001278:	f7ff fc1e 	bl	8000ab8 <HAL_GetTick>
 800127c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800127e:	e008      	b.n	8001292 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001280:	f7ff fc1a 	bl	8000ab8 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b02      	cmp	r3, #2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e167      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001292:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <HAL_RCC_OscConfig+0x240>)
 8001294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <HAL_RCC_OscConfig+0x200>
 800129e:	e01b      	b.n	80012d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <HAL_RCC_OscConfig+0x248>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012a6:	f7ff fc07 	bl	8000ab8 <HAL_GetTick>
 80012aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012ac:	e00e      	b.n	80012cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012ae:	f7ff fc03 	bl	8000ab8 <HAL_GetTick>
 80012b2:	4602      	mov	r2, r0
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d907      	bls.n	80012cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e150      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
 80012c0:	40023800 	.word	0x40023800
 80012c4:	42470000 	.word	0x42470000
 80012c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012cc:	4b88      	ldr	r3, [pc, #544]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 80012ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d1ea      	bne.n	80012ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0304 	and.w	r3, r3, #4
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f000 8097 	beq.w	8001414 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012e6:	2300      	movs	r3, #0
 80012e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012ea:	4b81      	ldr	r3, [pc, #516]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10f      	bne.n	8001316 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	4b7d      	ldr	r3, [pc, #500]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	4a7c      	ldr	r2, [pc, #496]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001304:	6413      	str	r3, [r2, #64]	; 0x40
 8001306:	4b7a      	ldr	r3, [pc, #488]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001312:	2301      	movs	r3, #1
 8001314:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001316:	4b77      	ldr	r3, [pc, #476]	; (80014f4 <HAL_RCC_OscConfig+0x474>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800131e:	2b00      	cmp	r3, #0
 8001320:	d118      	bne.n	8001354 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001322:	4b74      	ldr	r3, [pc, #464]	; (80014f4 <HAL_RCC_OscConfig+0x474>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a73      	ldr	r2, [pc, #460]	; (80014f4 <HAL_RCC_OscConfig+0x474>)
 8001328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800132c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800132e:	f7ff fbc3 	bl	8000ab8 <HAL_GetTick>
 8001332:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001334:	e008      	b.n	8001348 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001336:	f7ff fbbf 	bl	8000ab8 <HAL_GetTick>
 800133a:	4602      	mov	r2, r0
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	2b02      	cmp	r3, #2
 8001342:	d901      	bls.n	8001348 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001344:	2303      	movs	r3, #3
 8001346:	e10c      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001348:	4b6a      	ldr	r3, [pc, #424]	; (80014f4 <HAL_RCC_OscConfig+0x474>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001350:	2b00      	cmp	r3, #0
 8001352:	d0f0      	beq.n	8001336 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	2b01      	cmp	r3, #1
 800135a:	d106      	bne.n	800136a <HAL_RCC_OscConfig+0x2ea>
 800135c:	4b64      	ldr	r3, [pc, #400]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 800135e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001360:	4a63      	ldr	r2, [pc, #396]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001362:	f043 0301 	orr.w	r3, r3, #1
 8001366:	6713      	str	r3, [r2, #112]	; 0x70
 8001368:	e01c      	b.n	80013a4 <HAL_RCC_OscConfig+0x324>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	2b05      	cmp	r3, #5
 8001370:	d10c      	bne.n	800138c <HAL_RCC_OscConfig+0x30c>
 8001372:	4b5f      	ldr	r3, [pc, #380]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001376:	4a5e      	ldr	r2, [pc, #376]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001378:	f043 0304 	orr.w	r3, r3, #4
 800137c:	6713      	str	r3, [r2, #112]	; 0x70
 800137e:	4b5c      	ldr	r3, [pc, #368]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001382:	4a5b      	ldr	r2, [pc, #364]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6713      	str	r3, [r2, #112]	; 0x70
 800138a:	e00b      	b.n	80013a4 <HAL_RCC_OscConfig+0x324>
 800138c:	4b58      	ldr	r3, [pc, #352]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 800138e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001390:	4a57      	ldr	r2, [pc, #348]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001392:	f023 0301 	bic.w	r3, r3, #1
 8001396:	6713      	str	r3, [r2, #112]	; 0x70
 8001398:	4b55      	ldr	r3, [pc, #340]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 800139a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800139c:	4a54      	ldr	r2, [pc, #336]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 800139e:	f023 0304 	bic.w	r3, r3, #4
 80013a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d015      	beq.n	80013d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013ac:	f7ff fb84 	bl	8000ab8 <HAL_GetTick>
 80013b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b2:	e00a      	b.n	80013ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013b4:	f7ff fb80 	bl	8000ab8 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d901      	bls.n	80013ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e0cb      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ca:	4b49      	ldr	r3, [pc, #292]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 80013cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d0ee      	beq.n	80013b4 <HAL_RCC_OscConfig+0x334>
 80013d6:	e014      	b.n	8001402 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d8:	f7ff fb6e 	bl	8000ab8 <HAL_GetTick>
 80013dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013de:	e00a      	b.n	80013f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013e0:	f7ff fb6a 	bl	8000ab8 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e0b5      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013f6:	4b3e      	ldr	r3, [pc, #248]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 80013f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1ee      	bne.n	80013e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001402:	7dfb      	ldrb	r3, [r7, #23]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d105      	bne.n	8001414 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001408:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	4a38      	ldr	r2, [pc, #224]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 800140e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001412:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	2b00      	cmp	r3, #0
 800141a:	f000 80a1 	beq.w	8001560 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800141e:	4b34      	ldr	r3, [pc, #208]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 030c 	and.w	r3, r3, #12
 8001426:	2b08      	cmp	r3, #8
 8001428:	d05c      	beq.n	80014e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	699b      	ldr	r3, [r3, #24]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d141      	bne.n	80014b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001432:	4b31      	ldr	r3, [pc, #196]	; (80014f8 <HAL_RCC_OscConfig+0x478>)
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001438:	f7ff fb3e 	bl	8000ab8 <HAL_GetTick>
 800143c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001440:	f7ff fb3a 	bl	8000ab8 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b02      	cmp	r3, #2
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e087      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001452:	4b27      	ldr	r3, [pc, #156]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1f0      	bne.n	8001440 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	69da      	ldr	r2, [r3, #28]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6a1b      	ldr	r3, [r3, #32]
 8001466:	431a      	orrs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146c:	019b      	lsls	r3, r3, #6
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001474:	085b      	lsrs	r3, r3, #1
 8001476:	3b01      	subs	r3, #1
 8001478:	041b      	lsls	r3, r3, #16
 800147a:	431a      	orrs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001480:	061b      	lsls	r3, r3, #24
 8001482:	491b      	ldr	r1, [pc, #108]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 8001484:	4313      	orrs	r3, r2
 8001486:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001488:	4b1b      	ldr	r3, [pc, #108]	; (80014f8 <HAL_RCC_OscConfig+0x478>)
 800148a:	2201      	movs	r2, #1
 800148c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148e:	f7ff fb13 	bl	8000ab8 <HAL_GetTick>
 8001492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001494:	e008      	b.n	80014a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001496:	f7ff fb0f 	bl	8000ab8 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e05c      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014a8:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d0f0      	beq.n	8001496 <HAL_RCC_OscConfig+0x416>
 80014b4:	e054      	b.n	8001560 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <HAL_RCC_OscConfig+0x478>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014bc:	f7ff fafc 	bl	8000ab8 <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c4:	f7ff faf8 	bl	8000ab8 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e045      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014d6:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_RCC_OscConfig+0x470>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0x444>
 80014e2:	e03d      	b.n	8001560 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d107      	bne.n	80014fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e038      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40007000 	.word	0x40007000
 80014f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014fc:	4b1b      	ldr	r3, [pc, #108]	; (800156c <HAL_RCC_OscConfig+0x4ec>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	2b01      	cmp	r3, #1
 8001508:	d028      	beq.n	800155c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001514:	429a      	cmp	r2, r3
 8001516:	d121      	bne.n	800155c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001522:	429a      	cmp	r2, r3
 8001524:	d11a      	bne.n	800155c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800152c:	4013      	ands	r3, r2
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001532:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001534:	4293      	cmp	r3, r2
 8001536:	d111      	bne.n	800155c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001542:	085b      	lsrs	r3, r3, #1
 8001544:	3b01      	subs	r3, #1
 8001546:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001548:	429a      	cmp	r2, r3
 800154a:	d107      	bne.n	800155c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001556:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001558:	429a      	cmp	r2, r3
 800155a:	d001      	beq.n	8001560 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e000      	b.n	8001562 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800

08001570 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d101      	bne.n	8001584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e0cc      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001584:	4b68      	ldr	r3, [pc, #416]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0307 	and.w	r3, r3, #7
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	429a      	cmp	r2, r3
 8001590:	d90c      	bls.n	80015ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001592:	4b65      	ldr	r3, [pc, #404]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	b2d2      	uxtb	r2, r2
 8001598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800159a:	4b63      	ldr	r3, [pc, #396]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0307 	and.w	r3, r3, #7
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d001      	beq.n	80015ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e0b8      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d020      	beq.n	80015fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d005      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015c4:	4b59      	ldr	r3, [pc, #356]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	4a58      	ldr	r2, [pc, #352]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0308 	and.w	r3, r3, #8
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d005      	beq.n	80015e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015dc:	4b53      	ldr	r3, [pc, #332]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	4a52      	ldr	r2, [pc, #328]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015e8:	4b50      	ldr	r3, [pc, #320]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	494d      	ldr	r1, [pc, #308]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015f6:	4313      	orrs	r3, r2
 80015f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	2b00      	cmp	r3, #0
 8001604:	d044      	beq.n	8001690 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d107      	bne.n	800161e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160e:	4b47      	ldr	r3, [pc, #284]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d119      	bne.n	800164e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e07f      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2b02      	cmp	r3, #2
 8001624:	d003      	beq.n	800162e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800162a:	2b03      	cmp	r3, #3
 800162c:	d107      	bne.n	800163e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800162e:	4b3f      	ldr	r3, [pc, #252]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d109      	bne.n	800164e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e06f      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800163e:	4b3b      	ldr	r3, [pc, #236]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d101      	bne.n	800164e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e067      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800164e:	4b37      	ldr	r3, [pc, #220]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f023 0203 	bic.w	r2, r3, #3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	4934      	ldr	r1, [pc, #208]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 800165c:	4313      	orrs	r3, r2
 800165e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001660:	f7ff fa2a 	bl	8000ab8 <HAL_GetTick>
 8001664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001666:	e00a      	b.n	800167e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001668:	f7ff fa26 	bl	8000ab8 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	f241 3288 	movw	r2, #5000	; 0x1388
 8001676:	4293      	cmp	r3, r2
 8001678:	d901      	bls.n	800167e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e04f      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800167e:	4b2b      	ldr	r3, [pc, #172]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	f003 020c 	and.w	r2, r3, #12
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	429a      	cmp	r2, r3
 800168e:	d1eb      	bne.n	8001668 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001690:	4b25      	ldr	r3, [pc, #148]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0307 	and.w	r3, r3, #7
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d20c      	bcs.n	80016b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169e:	4b22      	ldr	r3, [pc, #136]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a6:	4b20      	ldr	r3, [pc, #128]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e032      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0304 	and.w	r3, r3, #4
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d008      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c4:	4b19      	ldr	r3, [pc, #100]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	4916      	ldr	r1, [pc, #88]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0308 	and.w	r3, r3, #8
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d009      	beq.n	80016f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016e2:	4b12      	ldr	r3, [pc, #72]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	490e      	ldr	r1, [pc, #56]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016f6:	f000 f821 	bl	800173c <HAL_RCC_GetSysClockFreq>
 80016fa:	4602      	mov	r2, r0
 80016fc:	4b0b      	ldr	r3, [pc, #44]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	091b      	lsrs	r3, r3, #4
 8001702:	f003 030f 	and.w	r3, r3, #15
 8001706:	490a      	ldr	r1, [pc, #40]	; (8001730 <HAL_RCC_ClockConfig+0x1c0>)
 8001708:	5ccb      	ldrb	r3, [r1, r3]
 800170a:	fa22 f303 	lsr.w	r3, r2, r3
 800170e:	4a09      	ldr	r2, [pc, #36]	; (8001734 <HAL_RCC_ClockConfig+0x1c4>)
 8001710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001712:	4b09      	ldr	r3, [pc, #36]	; (8001738 <HAL_RCC_ClockConfig+0x1c8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff f98a 	bl	8000a30 <HAL_InitTick>

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023c00 	.word	0x40023c00
 800172c:	40023800 	.word	0x40023800
 8001730:	08002b64 	.word	0x08002b64
 8001734:	20000000 	.word	0x20000000
 8001738:	20000004 	.word	0x20000004

0800173c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800173c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001740:	b094      	sub	sp, #80	; 0x50
 8001742:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001744:	2300      	movs	r3, #0
 8001746:	647b      	str	r3, [r7, #68]	; 0x44
 8001748:	2300      	movs	r3, #0
 800174a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800174c:	2300      	movs	r3, #0
 800174e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001754:	4b79      	ldr	r3, [pc, #484]	; (800193c <HAL_RCC_GetSysClockFreq+0x200>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 030c 	and.w	r3, r3, #12
 800175c:	2b08      	cmp	r3, #8
 800175e:	d00d      	beq.n	800177c <HAL_RCC_GetSysClockFreq+0x40>
 8001760:	2b08      	cmp	r3, #8
 8001762:	f200 80e1 	bhi.w	8001928 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001766:	2b00      	cmp	r3, #0
 8001768:	d002      	beq.n	8001770 <HAL_RCC_GetSysClockFreq+0x34>
 800176a:	2b04      	cmp	r3, #4
 800176c:	d003      	beq.n	8001776 <HAL_RCC_GetSysClockFreq+0x3a>
 800176e:	e0db      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001770:	4b73      	ldr	r3, [pc, #460]	; (8001940 <HAL_RCC_GetSysClockFreq+0x204>)
 8001772:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001774:	e0db      	b.n	800192e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001776:	4b73      	ldr	r3, [pc, #460]	; (8001944 <HAL_RCC_GetSysClockFreq+0x208>)
 8001778:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800177a:	e0d8      	b.n	800192e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800177c:	4b6f      	ldr	r3, [pc, #444]	; (800193c <HAL_RCC_GetSysClockFreq+0x200>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001784:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001786:	4b6d      	ldr	r3, [pc, #436]	; (800193c <HAL_RCC_GetSysClockFreq+0x200>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d063      	beq.n	800185a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001792:	4b6a      	ldr	r3, [pc, #424]	; (800193c <HAL_RCC_GetSysClockFreq+0x200>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	099b      	lsrs	r3, r3, #6
 8001798:	2200      	movs	r2, #0
 800179a:	63bb      	str	r3, [r7, #56]	; 0x38
 800179c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800179e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017a4:	633b      	str	r3, [r7, #48]	; 0x30
 80017a6:	2300      	movs	r3, #0
 80017a8:	637b      	str	r3, [r7, #52]	; 0x34
 80017aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80017ae:	4622      	mov	r2, r4
 80017b0:	462b      	mov	r3, r5
 80017b2:	f04f 0000 	mov.w	r0, #0
 80017b6:	f04f 0100 	mov.w	r1, #0
 80017ba:	0159      	lsls	r1, r3, #5
 80017bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017c0:	0150      	lsls	r0, r2, #5
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	4621      	mov	r1, r4
 80017c8:	1a51      	subs	r1, r2, r1
 80017ca:	6139      	str	r1, [r7, #16]
 80017cc:	4629      	mov	r1, r5
 80017ce:	eb63 0301 	sbc.w	r3, r3, r1
 80017d2:	617b      	str	r3, [r7, #20]
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80017e0:	4659      	mov	r1, fp
 80017e2:	018b      	lsls	r3, r1, #6
 80017e4:	4651      	mov	r1, sl
 80017e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017ea:	4651      	mov	r1, sl
 80017ec:	018a      	lsls	r2, r1, #6
 80017ee:	4651      	mov	r1, sl
 80017f0:	ebb2 0801 	subs.w	r8, r2, r1
 80017f4:	4659      	mov	r1, fp
 80017f6:	eb63 0901 	sbc.w	r9, r3, r1
 80017fa:	f04f 0200 	mov.w	r2, #0
 80017fe:	f04f 0300 	mov.w	r3, #0
 8001802:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001806:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800180a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800180e:	4690      	mov	r8, r2
 8001810:	4699      	mov	r9, r3
 8001812:	4623      	mov	r3, r4
 8001814:	eb18 0303 	adds.w	r3, r8, r3
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	462b      	mov	r3, r5
 800181c:	eb49 0303 	adc.w	r3, r9, r3
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800182e:	4629      	mov	r1, r5
 8001830:	024b      	lsls	r3, r1, #9
 8001832:	4621      	mov	r1, r4
 8001834:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001838:	4621      	mov	r1, r4
 800183a:	024a      	lsls	r2, r1, #9
 800183c:	4610      	mov	r0, r2
 800183e:	4619      	mov	r1, r3
 8001840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001842:	2200      	movs	r2, #0
 8001844:	62bb      	str	r3, [r7, #40]	; 0x28
 8001846:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001848:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800184c:	f7fe fd10 	bl	8000270 <__aeabi_uldivmod>
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4613      	mov	r3, r2
 8001856:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001858:	e058      	b.n	800190c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800185a:	4b38      	ldr	r3, [pc, #224]	; (800193c <HAL_RCC_GetSysClockFreq+0x200>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	099b      	lsrs	r3, r3, #6
 8001860:	2200      	movs	r2, #0
 8001862:	4618      	mov	r0, r3
 8001864:	4611      	mov	r1, r2
 8001866:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800186a:	623b      	str	r3, [r7, #32]
 800186c:	2300      	movs	r3, #0
 800186e:	627b      	str	r3, [r7, #36]	; 0x24
 8001870:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001874:	4642      	mov	r2, r8
 8001876:	464b      	mov	r3, r9
 8001878:	f04f 0000 	mov.w	r0, #0
 800187c:	f04f 0100 	mov.w	r1, #0
 8001880:	0159      	lsls	r1, r3, #5
 8001882:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001886:	0150      	lsls	r0, r2, #5
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4641      	mov	r1, r8
 800188e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001892:	4649      	mov	r1, r9
 8001894:	eb63 0b01 	sbc.w	fp, r3, r1
 8001898:	f04f 0200 	mov.w	r2, #0
 800189c:	f04f 0300 	mov.w	r3, #0
 80018a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80018a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80018a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80018ac:	ebb2 040a 	subs.w	r4, r2, sl
 80018b0:	eb63 050b 	sbc.w	r5, r3, fp
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	f04f 0300 	mov.w	r3, #0
 80018bc:	00eb      	lsls	r3, r5, #3
 80018be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018c2:	00e2      	lsls	r2, r4, #3
 80018c4:	4614      	mov	r4, r2
 80018c6:	461d      	mov	r5, r3
 80018c8:	4643      	mov	r3, r8
 80018ca:	18e3      	adds	r3, r4, r3
 80018cc:	603b      	str	r3, [r7, #0]
 80018ce:	464b      	mov	r3, r9
 80018d0:	eb45 0303 	adc.w	r3, r5, r3
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	f04f 0300 	mov.w	r3, #0
 80018de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80018e2:	4629      	mov	r1, r5
 80018e4:	028b      	lsls	r3, r1, #10
 80018e6:	4621      	mov	r1, r4
 80018e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018ec:	4621      	mov	r1, r4
 80018ee:	028a      	lsls	r2, r1, #10
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018f6:	2200      	movs	r2, #0
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	61fa      	str	r2, [r7, #28]
 80018fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001900:	f7fe fcb6 	bl	8000270 <__aeabi_uldivmod>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	4613      	mov	r3, r2
 800190a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <HAL_RCC_GetSysClockFreq+0x200>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	0c1b      	lsrs	r3, r3, #16
 8001912:	f003 0303 	and.w	r3, r3, #3
 8001916:	3301      	adds	r3, #1
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800191c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800191e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001920:	fbb2 f3f3 	udiv	r3, r2, r3
 8001924:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001926:	e002      	b.n	800192e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001928:	4b05      	ldr	r3, [pc, #20]	; (8001940 <HAL_RCC_GetSysClockFreq+0x204>)
 800192a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800192c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800192e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001930:	4618      	mov	r0, r3
 8001932:	3750      	adds	r7, #80	; 0x50
 8001934:	46bd      	mov	sp, r7
 8001936:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800193a:	bf00      	nop
 800193c:	40023800 	.word	0x40023800
 8001940:	00f42400 	.word	0x00f42400
 8001944:	007a1200 	.word	0x007a1200

08001948 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800194c:	4b03      	ldr	r3, [pc, #12]	; (800195c <HAL_RCC_GetHCLKFreq+0x14>)
 800194e:	681b      	ldr	r3, [r3, #0]
}
 8001950:	4618      	mov	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	20000000 	.word	0x20000000

08001960 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001964:	f7ff fff0 	bl	8001948 <HAL_RCC_GetHCLKFreq>
 8001968:	4602      	mov	r2, r0
 800196a:	4b05      	ldr	r3, [pc, #20]	; (8001980 <HAL_RCC_GetPCLK1Freq+0x20>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	0a9b      	lsrs	r3, r3, #10
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	4903      	ldr	r1, [pc, #12]	; (8001984 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001976:	5ccb      	ldrb	r3, [r1, r3]
 8001978:	fa22 f303 	lsr.w	r3, r2, r3
}
 800197c:	4618      	mov	r0, r3
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40023800 	.word	0x40023800
 8001984:	08002b74 	.word	0x08002b74

08001988 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800198c:	f7ff ffdc 	bl	8001948 <HAL_RCC_GetHCLKFreq>
 8001990:	4602      	mov	r2, r0
 8001992:	4b05      	ldr	r3, [pc, #20]	; (80019a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	0b5b      	lsrs	r3, r3, #13
 8001998:	f003 0307 	and.w	r3, r3, #7
 800199c:	4903      	ldr	r1, [pc, #12]	; (80019ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800199e:	5ccb      	ldrb	r3, [r1, r3]
 80019a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40023800 	.word	0x40023800
 80019ac:	08002b74 	.word	0x08002b74

080019b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e042      	b.n	8001a48 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d106      	bne.n	80019dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7fe ff4e 	bl	8000878 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2224      	movs	r2, #36	; 0x24
 80019e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80019f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f000 f973 	bl	8001ce0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	691a      	ldr	r2, [r3, #16]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	695a      	ldr	r2, [r3, #20]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001a18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68da      	ldr	r2, [r3, #12]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2220      	movs	r2, #32
 8001a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2220      	movs	r2, #32
 8001a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	; 0x28
 8001a54:	af02      	add	r7, sp, #8
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	603b      	str	r3, [r7, #0]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b20      	cmp	r3, #32
 8001a6e:	d175      	bne.n	8001b5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d002      	beq.n	8001a7c <HAL_UART_Transmit+0x2c>
 8001a76:	88fb      	ldrh	r3, [r7, #6]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d101      	bne.n	8001a80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e06e      	b.n	8001b5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2200      	movs	r2, #0
 8001a84:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2221      	movs	r2, #33	; 0x21
 8001a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001a8e:	f7ff f813 	bl	8000ab8 <HAL_GetTick>
 8001a92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	88fa      	ldrh	r2, [r7, #6]
 8001a98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	88fa      	ldrh	r2, [r7, #6]
 8001a9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001aa8:	d108      	bne.n	8001abc <HAL_UART_Transmit+0x6c>
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d104      	bne.n	8001abc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	61bb      	str	r3, [r7, #24]
 8001aba:	e003      	b.n	8001ac4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001ac4:	e02e      	b.n	8001b24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	2200      	movs	r2, #0
 8001ace:	2180      	movs	r1, #128	; 0x80
 8001ad0:	68f8      	ldr	r0, [r7, #12]
 8001ad2:	f000 f848 	bl	8001b66 <UART_WaitOnFlagUntilTimeout>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d005      	beq.n	8001ae8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2220      	movs	r2, #32
 8001ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e03a      	b.n	8001b5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d10b      	bne.n	8001b06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001afc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	3302      	adds	r3, #2
 8001b02:	61bb      	str	r3, [r7, #24]
 8001b04:	e007      	b.n	8001b16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	781a      	ldrb	r2, [r3, #0]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	3301      	adds	r3, #1
 8001b14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1cb      	bne.n	8001ac6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	9300      	str	r3, [sp, #0]
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	2200      	movs	r2, #0
 8001b36:	2140      	movs	r1, #64	; 0x40
 8001b38:	68f8      	ldr	r0, [r7, #12]
 8001b3a:	f000 f814 	bl	8001b66 <UART_WaitOnFlagUntilTimeout>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d005      	beq.n	8001b50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2220      	movs	r2, #32
 8001b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e006      	b.n	8001b5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	2220      	movs	r2, #32
 8001b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	e000      	b.n	8001b5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001b5c:	2302      	movs	r3, #2
  }
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3720      	adds	r7, #32
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b086      	sub	sp, #24
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	603b      	str	r3, [r7, #0]
 8001b72:	4613      	mov	r3, r2
 8001b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001b76:	e03b      	b.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b78:	6a3b      	ldr	r3, [r7, #32]
 8001b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b7e:	d037      	beq.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b80:	f7fe ff9a 	bl	8000ab8 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	6a3a      	ldr	r2, [r7, #32]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d302      	bcc.n	8001b96 <UART_WaitOnFlagUntilTimeout+0x30>
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e03a      	b.n	8001c10 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	f003 0304 	and.w	r3, r3, #4
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d023      	beq.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	2b80      	cmp	r3, #128	; 0x80
 8001bac:	d020      	beq.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	2b40      	cmp	r3, #64	; 0x40
 8001bb2:	d01d      	beq.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0308 	and.w	r3, r3, #8
 8001bbe:	2b08      	cmp	r3, #8
 8001bc0:	d116      	bne.n	8001bf0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	617b      	str	r3, [r7, #20]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	617b      	str	r3, [r7, #20]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001bd8:	68f8      	ldr	r0, [r7, #12]
 8001bda:	f000 f81d 	bl	8001c18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2208      	movs	r2, #8
 8001be2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e00f      	b.n	8001c10 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	bf0c      	ite	eq
 8001c00:	2301      	moveq	r3, #1
 8001c02:	2300      	movne	r3, #0
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	461a      	mov	r2, r3
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d0b4      	beq.n	8001b78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b095      	sub	sp, #84	; 0x54
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	330c      	adds	r3, #12
 8001c26:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c2a:	e853 3f00 	ldrex	r3, [r3]
 8001c2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001c36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	330c      	adds	r3, #12
 8001c3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c40:	643a      	str	r2, [r7, #64]	; 0x40
 8001c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001c46:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001c48:	e841 2300 	strex	r3, r2, [r1]
 8001c4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1e5      	bne.n	8001c20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	3314      	adds	r3, #20
 8001c5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c5c:	6a3b      	ldr	r3, [r7, #32]
 8001c5e:	e853 3f00 	ldrex	r3, [r3]
 8001c62:	61fb      	str	r3, [r7, #28]
   return(result);
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	f023 0301 	bic.w	r3, r3, #1
 8001c6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	3314      	adds	r3, #20
 8001c72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001c76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c7c:	e841 2300 	strex	r3, r2, [r1]
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1e5      	bne.n	8001c54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d119      	bne.n	8001cc4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	330c      	adds	r3, #12
 8001c96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	e853 3f00 	ldrex	r3, [r3]
 8001c9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	f023 0310 	bic.w	r3, r3, #16
 8001ca6:	647b      	str	r3, [r7, #68]	; 0x44
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	330c      	adds	r3, #12
 8001cae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001cb0:	61ba      	str	r2, [r7, #24]
 8001cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cb4:	6979      	ldr	r1, [r7, #20]
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	e841 2300 	strex	r3, r2, [r1]
 8001cbc:	613b      	str	r3, [r7, #16]
   return(result);
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1e5      	bne.n	8001c90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001cd2:	bf00      	nop
 8001cd4:	3754      	adds	r7, #84	; 0x54
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
	...

08001ce0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ce4:	b0c0      	sub	sp, #256	; 0x100
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cfc:	68d9      	ldr	r1, [r3, #12]
 8001cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	ea40 0301 	orr.w	r3, r0, r1
 8001d08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	431a      	orrs	r2, r3
 8001d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001d38:	f021 010c 	bic.w	r1, r1, #12
 8001d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001d46:	430b      	orrs	r3, r1
 8001d48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	695b      	ldr	r3, [r3, #20]
 8001d52:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d5a:	6999      	ldr	r1, [r3, #24]
 8001d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	ea40 0301 	orr.w	r3, r0, r1
 8001d66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	4b8f      	ldr	r3, [pc, #572]	; (8001fac <UART_SetConfig+0x2cc>)
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d005      	beq.n	8001d80 <UART_SetConfig+0xa0>
 8001d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	4b8d      	ldr	r3, [pc, #564]	; (8001fb0 <UART_SetConfig+0x2d0>)
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d104      	bne.n	8001d8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001d80:	f7ff fe02 	bl	8001988 <HAL_RCC_GetPCLK2Freq>
 8001d84:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001d88:	e003      	b.n	8001d92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001d8a:	f7ff fde9 	bl	8001960 <HAL_RCC_GetPCLK1Freq>
 8001d8e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d96:	69db      	ldr	r3, [r3, #28]
 8001d98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d9c:	f040 810c 	bne.w	8001fb8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001da0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001da4:	2200      	movs	r2, #0
 8001da6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001daa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001dae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001db2:	4622      	mov	r2, r4
 8001db4:	462b      	mov	r3, r5
 8001db6:	1891      	adds	r1, r2, r2
 8001db8:	65b9      	str	r1, [r7, #88]	; 0x58
 8001dba:	415b      	adcs	r3, r3
 8001dbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001dbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	eb12 0801 	adds.w	r8, r2, r1
 8001dc8:	4629      	mov	r1, r5
 8001dca:	eb43 0901 	adc.w	r9, r3, r1
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	f04f 0300 	mov.w	r3, #0
 8001dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001de2:	4690      	mov	r8, r2
 8001de4:	4699      	mov	r9, r3
 8001de6:	4623      	mov	r3, r4
 8001de8:	eb18 0303 	adds.w	r3, r8, r3
 8001dec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001df0:	462b      	mov	r3, r5
 8001df2:	eb49 0303 	adc.w	r3, r9, r3
 8001df6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001e06:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001e0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001e0e:	460b      	mov	r3, r1
 8001e10:	18db      	adds	r3, r3, r3
 8001e12:	653b      	str	r3, [r7, #80]	; 0x50
 8001e14:	4613      	mov	r3, r2
 8001e16:	eb42 0303 	adc.w	r3, r2, r3
 8001e1a:	657b      	str	r3, [r7, #84]	; 0x54
 8001e1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001e24:	f7fe fa24 	bl	8000270 <__aeabi_uldivmod>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	4b61      	ldr	r3, [pc, #388]	; (8001fb4 <UART_SetConfig+0x2d4>)
 8001e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8001e32:	095b      	lsrs	r3, r3, #5
 8001e34:	011c      	lsls	r4, r3, #4
 8001e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001e40:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001e44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001e48:	4642      	mov	r2, r8
 8001e4a:	464b      	mov	r3, r9
 8001e4c:	1891      	adds	r1, r2, r2
 8001e4e:	64b9      	str	r1, [r7, #72]	; 0x48
 8001e50:	415b      	adcs	r3, r3
 8001e52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e58:	4641      	mov	r1, r8
 8001e5a:	eb12 0a01 	adds.w	sl, r2, r1
 8001e5e:	4649      	mov	r1, r9
 8001e60:	eb43 0b01 	adc.w	fp, r3, r1
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001e70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001e74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e78:	4692      	mov	sl, r2
 8001e7a:	469b      	mov	fp, r3
 8001e7c:	4643      	mov	r3, r8
 8001e7e:	eb1a 0303 	adds.w	r3, sl, r3
 8001e82:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001e86:	464b      	mov	r3, r9
 8001e88:	eb4b 0303 	adc.w	r3, fp, r3
 8001e8c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001e9c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001ea0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	18db      	adds	r3, r3, r3
 8001ea8:	643b      	str	r3, [r7, #64]	; 0x40
 8001eaa:	4613      	mov	r3, r2
 8001eac:	eb42 0303 	adc.w	r3, r2, r3
 8001eb0:	647b      	str	r3, [r7, #68]	; 0x44
 8001eb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001eb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001eba:	f7fe f9d9 	bl	8000270 <__aeabi_uldivmod>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	4611      	mov	r1, r2
 8001ec4:	4b3b      	ldr	r3, [pc, #236]	; (8001fb4 <UART_SetConfig+0x2d4>)
 8001ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8001eca:	095b      	lsrs	r3, r3, #5
 8001ecc:	2264      	movs	r2, #100	; 0x64
 8001ece:	fb02 f303 	mul.w	r3, r2, r3
 8001ed2:	1acb      	subs	r3, r1, r3
 8001ed4:	00db      	lsls	r3, r3, #3
 8001ed6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001eda:	4b36      	ldr	r3, [pc, #216]	; (8001fb4 <UART_SetConfig+0x2d4>)
 8001edc:	fba3 2302 	umull	r2, r3, r3, r2
 8001ee0:	095b      	lsrs	r3, r3, #5
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001ee8:	441c      	add	r4, r3
 8001eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ef4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001ef8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001efc:	4642      	mov	r2, r8
 8001efe:	464b      	mov	r3, r9
 8001f00:	1891      	adds	r1, r2, r2
 8001f02:	63b9      	str	r1, [r7, #56]	; 0x38
 8001f04:	415b      	adcs	r3, r3
 8001f06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001f0c:	4641      	mov	r1, r8
 8001f0e:	1851      	adds	r1, r2, r1
 8001f10:	6339      	str	r1, [r7, #48]	; 0x30
 8001f12:	4649      	mov	r1, r9
 8001f14:	414b      	adcs	r3, r1
 8001f16:	637b      	str	r3, [r7, #52]	; 0x34
 8001f18:	f04f 0200 	mov.w	r2, #0
 8001f1c:	f04f 0300 	mov.w	r3, #0
 8001f20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001f24:	4659      	mov	r1, fp
 8001f26:	00cb      	lsls	r3, r1, #3
 8001f28:	4651      	mov	r1, sl
 8001f2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f2e:	4651      	mov	r1, sl
 8001f30:	00ca      	lsls	r2, r1, #3
 8001f32:	4610      	mov	r0, r2
 8001f34:	4619      	mov	r1, r3
 8001f36:	4603      	mov	r3, r0
 8001f38:	4642      	mov	r2, r8
 8001f3a:	189b      	adds	r3, r3, r2
 8001f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001f40:	464b      	mov	r3, r9
 8001f42:	460a      	mov	r2, r1
 8001f44:	eb42 0303 	adc.w	r3, r2, r3
 8001f48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001f58:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001f5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001f60:	460b      	mov	r3, r1
 8001f62:	18db      	adds	r3, r3, r3
 8001f64:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f66:	4613      	mov	r3, r2
 8001f68:	eb42 0303 	adc.w	r3, r2, r3
 8001f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001f72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001f76:	f7fe f97b 	bl	8000270 <__aeabi_uldivmod>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <UART_SetConfig+0x2d4>)
 8001f80:	fba3 1302 	umull	r1, r3, r3, r2
 8001f84:	095b      	lsrs	r3, r3, #5
 8001f86:	2164      	movs	r1, #100	; 0x64
 8001f88:	fb01 f303 	mul.w	r3, r1, r3
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	3332      	adds	r3, #50	; 0x32
 8001f92:	4a08      	ldr	r2, [pc, #32]	; (8001fb4 <UART_SetConfig+0x2d4>)
 8001f94:	fba2 2303 	umull	r2, r3, r2, r3
 8001f98:	095b      	lsrs	r3, r3, #5
 8001f9a:	f003 0207 	and.w	r2, r3, #7
 8001f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4422      	add	r2, r4
 8001fa6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001fa8:	e106      	b.n	80021b8 <UART_SetConfig+0x4d8>
 8001faa:	bf00      	nop
 8001fac:	40011000 	.word	0x40011000
 8001fb0:	40011400 	.word	0x40011400
 8001fb4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001fc2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001fc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001fca:	4642      	mov	r2, r8
 8001fcc:	464b      	mov	r3, r9
 8001fce:	1891      	adds	r1, r2, r2
 8001fd0:	6239      	str	r1, [r7, #32]
 8001fd2:	415b      	adcs	r3, r3
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
 8001fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001fda:	4641      	mov	r1, r8
 8001fdc:	1854      	adds	r4, r2, r1
 8001fde:	4649      	mov	r1, r9
 8001fe0:	eb43 0501 	adc.w	r5, r3, r1
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	00eb      	lsls	r3, r5, #3
 8001fee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ff2:	00e2      	lsls	r2, r4, #3
 8001ff4:	4614      	mov	r4, r2
 8001ff6:	461d      	mov	r5, r3
 8001ff8:	4643      	mov	r3, r8
 8001ffa:	18e3      	adds	r3, r4, r3
 8001ffc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002000:	464b      	mov	r3, r9
 8002002:	eb45 0303 	adc.w	r3, r5, r3
 8002006:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800200a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002016:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800201a:	f04f 0200 	mov.w	r2, #0
 800201e:	f04f 0300 	mov.w	r3, #0
 8002022:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002026:	4629      	mov	r1, r5
 8002028:	008b      	lsls	r3, r1, #2
 800202a:	4621      	mov	r1, r4
 800202c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002030:	4621      	mov	r1, r4
 8002032:	008a      	lsls	r2, r1, #2
 8002034:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002038:	f7fe f91a 	bl	8000270 <__aeabi_uldivmod>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	4b60      	ldr	r3, [pc, #384]	; (80021c4 <UART_SetConfig+0x4e4>)
 8002042:	fba3 2302 	umull	r2, r3, r3, r2
 8002046:	095b      	lsrs	r3, r3, #5
 8002048:	011c      	lsls	r4, r3, #4
 800204a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800204e:	2200      	movs	r2, #0
 8002050:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002054:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002058:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800205c:	4642      	mov	r2, r8
 800205e:	464b      	mov	r3, r9
 8002060:	1891      	adds	r1, r2, r2
 8002062:	61b9      	str	r1, [r7, #24]
 8002064:	415b      	adcs	r3, r3
 8002066:	61fb      	str	r3, [r7, #28]
 8002068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800206c:	4641      	mov	r1, r8
 800206e:	1851      	adds	r1, r2, r1
 8002070:	6139      	str	r1, [r7, #16]
 8002072:	4649      	mov	r1, r9
 8002074:	414b      	adcs	r3, r1
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	f04f 0300 	mov.w	r3, #0
 8002080:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002084:	4659      	mov	r1, fp
 8002086:	00cb      	lsls	r3, r1, #3
 8002088:	4651      	mov	r1, sl
 800208a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800208e:	4651      	mov	r1, sl
 8002090:	00ca      	lsls	r2, r1, #3
 8002092:	4610      	mov	r0, r2
 8002094:	4619      	mov	r1, r3
 8002096:	4603      	mov	r3, r0
 8002098:	4642      	mov	r2, r8
 800209a:	189b      	adds	r3, r3, r2
 800209c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80020a0:	464b      	mov	r3, r9
 80020a2:	460a      	mov	r2, r1
 80020a4:	eb42 0303 	adc.w	r3, r2, r3
 80020a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80020ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80020b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	f04f 0300 	mov.w	r3, #0
 80020c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80020c4:	4649      	mov	r1, r9
 80020c6:	008b      	lsls	r3, r1, #2
 80020c8:	4641      	mov	r1, r8
 80020ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80020ce:	4641      	mov	r1, r8
 80020d0:	008a      	lsls	r2, r1, #2
 80020d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80020d6:	f7fe f8cb 	bl	8000270 <__aeabi_uldivmod>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4611      	mov	r1, r2
 80020e0:	4b38      	ldr	r3, [pc, #224]	; (80021c4 <UART_SetConfig+0x4e4>)
 80020e2:	fba3 2301 	umull	r2, r3, r3, r1
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	2264      	movs	r2, #100	; 0x64
 80020ea:	fb02 f303 	mul.w	r3, r2, r3
 80020ee:	1acb      	subs	r3, r1, r3
 80020f0:	011b      	lsls	r3, r3, #4
 80020f2:	3332      	adds	r3, #50	; 0x32
 80020f4:	4a33      	ldr	r2, [pc, #204]	; (80021c4 <UART_SetConfig+0x4e4>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002100:	441c      	add	r4, r3
 8002102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002106:	2200      	movs	r2, #0
 8002108:	673b      	str	r3, [r7, #112]	; 0x70
 800210a:	677a      	str	r2, [r7, #116]	; 0x74
 800210c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002110:	4642      	mov	r2, r8
 8002112:	464b      	mov	r3, r9
 8002114:	1891      	adds	r1, r2, r2
 8002116:	60b9      	str	r1, [r7, #8]
 8002118:	415b      	adcs	r3, r3
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002120:	4641      	mov	r1, r8
 8002122:	1851      	adds	r1, r2, r1
 8002124:	6039      	str	r1, [r7, #0]
 8002126:	4649      	mov	r1, r9
 8002128:	414b      	adcs	r3, r1
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002138:	4659      	mov	r1, fp
 800213a:	00cb      	lsls	r3, r1, #3
 800213c:	4651      	mov	r1, sl
 800213e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002142:	4651      	mov	r1, sl
 8002144:	00ca      	lsls	r2, r1, #3
 8002146:	4610      	mov	r0, r2
 8002148:	4619      	mov	r1, r3
 800214a:	4603      	mov	r3, r0
 800214c:	4642      	mov	r2, r8
 800214e:	189b      	adds	r3, r3, r2
 8002150:	66bb      	str	r3, [r7, #104]	; 0x68
 8002152:	464b      	mov	r3, r9
 8002154:	460a      	mov	r2, r1
 8002156:	eb42 0303 	adc.w	r3, r2, r3
 800215a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800215c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	663b      	str	r3, [r7, #96]	; 0x60
 8002166:	667a      	str	r2, [r7, #100]	; 0x64
 8002168:	f04f 0200 	mov.w	r2, #0
 800216c:	f04f 0300 	mov.w	r3, #0
 8002170:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002174:	4649      	mov	r1, r9
 8002176:	008b      	lsls	r3, r1, #2
 8002178:	4641      	mov	r1, r8
 800217a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800217e:	4641      	mov	r1, r8
 8002180:	008a      	lsls	r2, r1, #2
 8002182:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002186:	f7fe f873 	bl	8000270 <__aeabi_uldivmod>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <UART_SetConfig+0x4e4>)
 8002190:	fba3 1302 	umull	r1, r3, r3, r2
 8002194:	095b      	lsrs	r3, r3, #5
 8002196:	2164      	movs	r1, #100	; 0x64
 8002198:	fb01 f303 	mul.w	r3, r1, r3
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	011b      	lsls	r3, r3, #4
 80021a0:	3332      	adds	r3, #50	; 0x32
 80021a2:	4a08      	ldr	r2, [pc, #32]	; (80021c4 <UART_SetConfig+0x4e4>)
 80021a4:	fba2 2303 	umull	r2, r3, r2, r3
 80021a8:	095b      	lsrs	r3, r3, #5
 80021aa:	f003 020f 	and.w	r2, r3, #15
 80021ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4422      	add	r2, r4
 80021b6:	609a      	str	r2, [r3, #8]
}
 80021b8:	bf00      	nop
 80021ba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80021be:	46bd      	mov	sp, r7
 80021c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021c4:	51eb851f 	.word	0x51eb851f

080021c8 <siprintf>:
 80021c8:	b40e      	push	{r1, r2, r3}
 80021ca:	b500      	push	{lr}
 80021cc:	b09c      	sub	sp, #112	; 0x70
 80021ce:	ab1d      	add	r3, sp, #116	; 0x74
 80021d0:	9002      	str	r0, [sp, #8]
 80021d2:	9006      	str	r0, [sp, #24]
 80021d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80021d8:	4809      	ldr	r0, [pc, #36]	; (8002200 <siprintf+0x38>)
 80021da:	9107      	str	r1, [sp, #28]
 80021dc:	9104      	str	r1, [sp, #16]
 80021de:	4909      	ldr	r1, [pc, #36]	; (8002204 <siprintf+0x3c>)
 80021e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80021e4:	9105      	str	r1, [sp, #20]
 80021e6:	6800      	ldr	r0, [r0, #0]
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	a902      	add	r1, sp, #8
 80021ec:	f000 f992 	bl	8002514 <_svfiprintf_r>
 80021f0:	9b02      	ldr	r3, [sp, #8]
 80021f2:	2200      	movs	r2, #0
 80021f4:	701a      	strb	r2, [r3, #0]
 80021f6:	b01c      	add	sp, #112	; 0x70
 80021f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80021fc:	b003      	add	sp, #12
 80021fe:	4770      	bx	lr
 8002200:	20000058 	.word	0x20000058
 8002204:	ffff0208 	.word	0xffff0208

08002208 <memset>:
 8002208:	4402      	add	r2, r0
 800220a:	4603      	mov	r3, r0
 800220c:	4293      	cmp	r3, r2
 800220e:	d100      	bne.n	8002212 <memset+0xa>
 8002210:	4770      	bx	lr
 8002212:	f803 1b01 	strb.w	r1, [r3], #1
 8002216:	e7f9      	b.n	800220c <memset+0x4>

08002218 <__errno>:
 8002218:	4b01      	ldr	r3, [pc, #4]	; (8002220 <__errno+0x8>)
 800221a:	6818      	ldr	r0, [r3, #0]
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	20000058 	.word	0x20000058

08002224 <__libc_init_array>:
 8002224:	b570      	push	{r4, r5, r6, lr}
 8002226:	4d0d      	ldr	r5, [pc, #52]	; (800225c <__libc_init_array+0x38>)
 8002228:	4c0d      	ldr	r4, [pc, #52]	; (8002260 <__libc_init_array+0x3c>)
 800222a:	1b64      	subs	r4, r4, r5
 800222c:	10a4      	asrs	r4, r4, #2
 800222e:	2600      	movs	r6, #0
 8002230:	42a6      	cmp	r6, r4
 8002232:	d109      	bne.n	8002248 <__libc_init_array+0x24>
 8002234:	4d0b      	ldr	r5, [pc, #44]	; (8002264 <__libc_init_array+0x40>)
 8002236:	4c0c      	ldr	r4, [pc, #48]	; (8002268 <__libc_init_array+0x44>)
 8002238:	f000 fc6a 	bl	8002b10 <_init>
 800223c:	1b64      	subs	r4, r4, r5
 800223e:	10a4      	asrs	r4, r4, #2
 8002240:	2600      	movs	r6, #0
 8002242:	42a6      	cmp	r6, r4
 8002244:	d105      	bne.n	8002252 <__libc_init_array+0x2e>
 8002246:	bd70      	pop	{r4, r5, r6, pc}
 8002248:	f855 3b04 	ldr.w	r3, [r5], #4
 800224c:	4798      	blx	r3
 800224e:	3601      	adds	r6, #1
 8002250:	e7ee      	b.n	8002230 <__libc_init_array+0xc>
 8002252:	f855 3b04 	ldr.w	r3, [r5], #4
 8002256:	4798      	blx	r3
 8002258:	3601      	adds	r6, #1
 800225a:	e7f2      	b.n	8002242 <__libc_init_array+0x1e>
 800225c:	08002bb8 	.word	0x08002bb8
 8002260:	08002bb8 	.word	0x08002bb8
 8002264:	08002bb8 	.word	0x08002bb8
 8002268:	08002bbc 	.word	0x08002bbc

0800226c <__retarget_lock_acquire_recursive>:
 800226c:	4770      	bx	lr

0800226e <__retarget_lock_release_recursive>:
 800226e:	4770      	bx	lr

08002270 <_free_r>:
 8002270:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002272:	2900      	cmp	r1, #0
 8002274:	d044      	beq.n	8002300 <_free_r+0x90>
 8002276:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800227a:	9001      	str	r0, [sp, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	f1a1 0404 	sub.w	r4, r1, #4
 8002282:	bfb8      	it	lt
 8002284:	18e4      	addlt	r4, r4, r3
 8002286:	f000 f8df 	bl	8002448 <__malloc_lock>
 800228a:	4a1e      	ldr	r2, [pc, #120]	; (8002304 <_free_r+0x94>)
 800228c:	9801      	ldr	r0, [sp, #4]
 800228e:	6813      	ldr	r3, [r2, #0]
 8002290:	b933      	cbnz	r3, 80022a0 <_free_r+0x30>
 8002292:	6063      	str	r3, [r4, #4]
 8002294:	6014      	str	r4, [r2, #0]
 8002296:	b003      	add	sp, #12
 8002298:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800229c:	f000 b8da 	b.w	8002454 <__malloc_unlock>
 80022a0:	42a3      	cmp	r3, r4
 80022a2:	d908      	bls.n	80022b6 <_free_r+0x46>
 80022a4:	6825      	ldr	r5, [r4, #0]
 80022a6:	1961      	adds	r1, r4, r5
 80022a8:	428b      	cmp	r3, r1
 80022aa:	bf01      	itttt	eq
 80022ac:	6819      	ldreq	r1, [r3, #0]
 80022ae:	685b      	ldreq	r3, [r3, #4]
 80022b0:	1949      	addeq	r1, r1, r5
 80022b2:	6021      	streq	r1, [r4, #0]
 80022b4:	e7ed      	b.n	8002292 <_free_r+0x22>
 80022b6:	461a      	mov	r2, r3
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	b10b      	cbz	r3, 80022c0 <_free_r+0x50>
 80022bc:	42a3      	cmp	r3, r4
 80022be:	d9fa      	bls.n	80022b6 <_free_r+0x46>
 80022c0:	6811      	ldr	r1, [r2, #0]
 80022c2:	1855      	adds	r5, r2, r1
 80022c4:	42a5      	cmp	r5, r4
 80022c6:	d10b      	bne.n	80022e0 <_free_r+0x70>
 80022c8:	6824      	ldr	r4, [r4, #0]
 80022ca:	4421      	add	r1, r4
 80022cc:	1854      	adds	r4, r2, r1
 80022ce:	42a3      	cmp	r3, r4
 80022d0:	6011      	str	r1, [r2, #0]
 80022d2:	d1e0      	bne.n	8002296 <_free_r+0x26>
 80022d4:	681c      	ldr	r4, [r3, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	6053      	str	r3, [r2, #4]
 80022da:	440c      	add	r4, r1
 80022dc:	6014      	str	r4, [r2, #0]
 80022de:	e7da      	b.n	8002296 <_free_r+0x26>
 80022e0:	d902      	bls.n	80022e8 <_free_r+0x78>
 80022e2:	230c      	movs	r3, #12
 80022e4:	6003      	str	r3, [r0, #0]
 80022e6:	e7d6      	b.n	8002296 <_free_r+0x26>
 80022e8:	6825      	ldr	r5, [r4, #0]
 80022ea:	1961      	adds	r1, r4, r5
 80022ec:	428b      	cmp	r3, r1
 80022ee:	bf04      	itt	eq
 80022f0:	6819      	ldreq	r1, [r3, #0]
 80022f2:	685b      	ldreq	r3, [r3, #4]
 80022f4:	6063      	str	r3, [r4, #4]
 80022f6:	bf04      	itt	eq
 80022f8:	1949      	addeq	r1, r1, r5
 80022fa:	6021      	streq	r1, [r4, #0]
 80022fc:	6054      	str	r4, [r2, #4]
 80022fe:	e7ca      	b.n	8002296 <_free_r+0x26>
 8002300:	b003      	add	sp, #12
 8002302:	bd30      	pop	{r4, r5, pc}
 8002304:	2000026c 	.word	0x2000026c

08002308 <sbrk_aligned>:
 8002308:	b570      	push	{r4, r5, r6, lr}
 800230a:	4e0e      	ldr	r6, [pc, #56]	; (8002344 <sbrk_aligned+0x3c>)
 800230c:	460c      	mov	r4, r1
 800230e:	6831      	ldr	r1, [r6, #0]
 8002310:	4605      	mov	r5, r0
 8002312:	b911      	cbnz	r1, 800231a <sbrk_aligned+0x12>
 8002314:	f000 fba6 	bl	8002a64 <_sbrk_r>
 8002318:	6030      	str	r0, [r6, #0]
 800231a:	4621      	mov	r1, r4
 800231c:	4628      	mov	r0, r5
 800231e:	f000 fba1 	bl	8002a64 <_sbrk_r>
 8002322:	1c43      	adds	r3, r0, #1
 8002324:	d00a      	beq.n	800233c <sbrk_aligned+0x34>
 8002326:	1cc4      	adds	r4, r0, #3
 8002328:	f024 0403 	bic.w	r4, r4, #3
 800232c:	42a0      	cmp	r0, r4
 800232e:	d007      	beq.n	8002340 <sbrk_aligned+0x38>
 8002330:	1a21      	subs	r1, r4, r0
 8002332:	4628      	mov	r0, r5
 8002334:	f000 fb96 	bl	8002a64 <_sbrk_r>
 8002338:	3001      	adds	r0, #1
 800233a:	d101      	bne.n	8002340 <sbrk_aligned+0x38>
 800233c:	f04f 34ff 	mov.w	r4, #4294967295
 8002340:	4620      	mov	r0, r4
 8002342:	bd70      	pop	{r4, r5, r6, pc}
 8002344:	20000270 	.word	0x20000270

08002348 <_malloc_r>:
 8002348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800234c:	1ccd      	adds	r5, r1, #3
 800234e:	f025 0503 	bic.w	r5, r5, #3
 8002352:	3508      	adds	r5, #8
 8002354:	2d0c      	cmp	r5, #12
 8002356:	bf38      	it	cc
 8002358:	250c      	movcc	r5, #12
 800235a:	2d00      	cmp	r5, #0
 800235c:	4607      	mov	r7, r0
 800235e:	db01      	blt.n	8002364 <_malloc_r+0x1c>
 8002360:	42a9      	cmp	r1, r5
 8002362:	d905      	bls.n	8002370 <_malloc_r+0x28>
 8002364:	230c      	movs	r3, #12
 8002366:	603b      	str	r3, [r7, #0]
 8002368:	2600      	movs	r6, #0
 800236a:	4630      	mov	r0, r6
 800236c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002370:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002444 <_malloc_r+0xfc>
 8002374:	f000 f868 	bl	8002448 <__malloc_lock>
 8002378:	f8d8 3000 	ldr.w	r3, [r8]
 800237c:	461c      	mov	r4, r3
 800237e:	bb5c      	cbnz	r4, 80023d8 <_malloc_r+0x90>
 8002380:	4629      	mov	r1, r5
 8002382:	4638      	mov	r0, r7
 8002384:	f7ff ffc0 	bl	8002308 <sbrk_aligned>
 8002388:	1c43      	adds	r3, r0, #1
 800238a:	4604      	mov	r4, r0
 800238c:	d155      	bne.n	800243a <_malloc_r+0xf2>
 800238e:	f8d8 4000 	ldr.w	r4, [r8]
 8002392:	4626      	mov	r6, r4
 8002394:	2e00      	cmp	r6, #0
 8002396:	d145      	bne.n	8002424 <_malloc_r+0xdc>
 8002398:	2c00      	cmp	r4, #0
 800239a:	d048      	beq.n	800242e <_malloc_r+0xe6>
 800239c:	6823      	ldr	r3, [r4, #0]
 800239e:	4631      	mov	r1, r6
 80023a0:	4638      	mov	r0, r7
 80023a2:	eb04 0903 	add.w	r9, r4, r3
 80023a6:	f000 fb5d 	bl	8002a64 <_sbrk_r>
 80023aa:	4581      	cmp	r9, r0
 80023ac:	d13f      	bne.n	800242e <_malloc_r+0xe6>
 80023ae:	6821      	ldr	r1, [r4, #0]
 80023b0:	1a6d      	subs	r5, r5, r1
 80023b2:	4629      	mov	r1, r5
 80023b4:	4638      	mov	r0, r7
 80023b6:	f7ff ffa7 	bl	8002308 <sbrk_aligned>
 80023ba:	3001      	adds	r0, #1
 80023bc:	d037      	beq.n	800242e <_malloc_r+0xe6>
 80023be:	6823      	ldr	r3, [r4, #0]
 80023c0:	442b      	add	r3, r5
 80023c2:	6023      	str	r3, [r4, #0]
 80023c4:	f8d8 3000 	ldr.w	r3, [r8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d038      	beq.n	800243e <_malloc_r+0xf6>
 80023cc:	685a      	ldr	r2, [r3, #4]
 80023ce:	42a2      	cmp	r2, r4
 80023d0:	d12b      	bne.n	800242a <_malloc_r+0xe2>
 80023d2:	2200      	movs	r2, #0
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	e00f      	b.n	80023f8 <_malloc_r+0xb0>
 80023d8:	6822      	ldr	r2, [r4, #0]
 80023da:	1b52      	subs	r2, r2, r5
 80023dc:	d41f      	bmi.n	800241e <_malloc_r+0xd6>
 80023de:	2a0b      	cmp	r2, #11
 80023e0:	d917      	bls.n	8002412 <_malloc_r+0xca>
 80023e2:	1961      	adds	r1, r4, r5
 80023e4:	42a3      	cmp	r3, r4
 80023e6:	6025      	str	r5, [r4, #0]
 80023e8:	bf18      	it	ne
 80023ea:	6059      	strne	r1, [r3, #4]
 80023ec:	6863      	ldr	r3, [r4, #4]
 80023ee:	bf08      	it	eq
 80023f0:	f8c8 1000 	streq.w	r1, [r8]
 80023f4:	5162      	str	r2, [r4, r5]
 80023f6:	604b      	str	r3, [r1, #4]
 80023f8:	4638      	mov	r0, r7
 80023fa:	f104 060b 	add.w	r6, r4, #11
 80023fe:	f000 f829 	bl	8002454 <__malloc_unlock>
 8002402:	f026 0607 	bic.w	r6, r6, #7
 8002406:	1d23      	adds	r3, r4, #4
 8002408:	1af2      	subs	r2, r6, r3
 800240a:	d0ae      	beq.n	800236a <_malloc_r+0x22>
 800240c:	1b9b      	subs	r3, r3, r6
 800240e:	50a3      	str	r3, [r4, r2]
 8002410:	e7ab      	b.n	800236a <_malloc_r+0x22>
 8002412:	42a3      	cmp	r3, r4
 8002414:	6862      	ldr	r2, [r4, #4]
 8002416:	d1dd      	bne.n	80023d4 <_malloc_r+0x8c>
 8002418:	f8c8 2000 	str.w	r2, [r8]
 800241c:	e7ec      	b.n	80023f8 <_malloc_r+0xb0>
 800241e:	4623      	mov	r3, r4
 8002420:	6864      	ldr	r4, [r4, #4]
 8002422:	e7ac      	b.n	800237e <_malloc_r+0x36>
 8002424:	4634      	mov	r4, r6
 8002426:	6876      	ldr	r6, [r6, #4]
 8002428:	e7b4      	b.n	8002394 <_malloc_r+0x4c>
 800242a:	4613      	mov	r3, r2
 800242c:	e7cc      	b.n	80023c8 <_malloc_r+0x80>
 800242e:	230c      	movs	r3, #12
 8002430:	603b      	str	r3, [r7, #0]
 8002432:	4638      	mov	r0, r7
 8002434:	f000 f80e 	bl	8002454 <__malloc_unlock>
 8002438:	e797      	b.n	800236a <_malloc_r+0x22>
 800243a:	6025      	str	r5, [r4, #0]
 800243c:	e7dc      	b.n	80023f8 <_malloc_r+0xb0>
 800243e:	605b      	str	r3, [r3, #4]
 8002440:	deff      	udf	#255	; 0xff
 8002442:	bf00      	nop
 8002444:	2000026c 	.word	0x2000026c

08002448 <__malloc_lock>:
 8002448:	4801      	ldr	r0, [pc, #4]	; (8002450 <__malloc_lock+0x8>)
 800244a:	f7ff bf0f 	b.w	800226c <__retarget_lock_acquire_recursive>
 800244e:	bf00      	nop
 8002450:	20000268 	.word	0x20000268

08002454 <__malloc_unlock>:
 8002454:	4801      	ldr	r0, [pc, #4]	; (800245c <__malloc_unlock+0x8>)
 8002456:	f7ff bf0a 	b.w	800226e <__retarget_lock_release_recursive>
 800245a:	bf00      	nop
 800245c:	20000268 	.word	0x20000268

08002460 <__ssputs_r>:
 8002460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002464:	688e      	ldr	r6, [r1, #8]
 8002466:	461f      	mov	r7, r3
 8002468:	42be      	cmp	r6, r7
 800246a:	680b      	ldr	r3, [r1, #0]
 800246c:	4682      	mov	sl, r0
 800246e:	460c      	mov	r4, r1
 8002470:	4690      	mov	r8, r2
 8002472:	d82c      	bhi.n	80024ce <__ssputs_r+0x6e>
 8002474:	898a      	ldrh	r2, [r1, #12]
 8002476:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800247a:	d026      	beq.n	80024ca <__ssputs_r+0x6a>
 800247c:	6965      	ldr	r5, [r4, #20]
 800247e:	6909      	ldr	r1, [r1, #16]
 8002480:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002484:	eba3 0901 	sub.w	r9, r3, r1
 8002488:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800248c:	1c7b      	adds	r3, r7, #1
 800248e:	444b      	add	r3, r9
 8002490:	106d      	asrs	r5, r5, #1
 8002492:	429d      	cmp	r5, r3
 8002494:	bf38      	it	cc
 8002496:	461d      	movcc	r5, r3
 8002498:	0553      	lsls	r3, r2, #21
 800249a:	d527      	bpl.n	80024ec <__ssputs_r+0x8c>
 800249c:	4629      	mov	r1, r5
 800249e:	f7ff ff53 	bl	8002348 <_malloc_r>
 80024a2:	4606      	mov	r6, r0
 80024a4:	b360      	cbz	r0, 8002500 <__ssputs_r+0xa0>
 80024a6:	6921      	ldr	r1, [r4, #16]
 80024a8:	464a      	mov	r2, r9
 80024aa:	f000 faeb 	bl	8002a84 <memcpy>
 80024ae:	89a3      	ldrh	r3, [r4, #12]
 80024b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80024b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024b8:	81a3      	strh	r3, [r4, #12]
 80024ba:	6126      	str	r6, [r4, #16]
 80024bc:	6165      	str	r5, [r4, #20]
 80024be:	444e      	add	r6, r9
 80024c0:	eba5 0509 	sub.w	r5, r5, r9
 80024c4:	6026      	str	r6, [r4, #0]
 80024c6:	60a5      	str	r5, [r4, #8]
 80024c8:	463e      	mov	r6, r7
 80024ca:	42be      	cmp	r6, r7
 80024cc:	d900      	bls.n	80024d0 <__ssputs_r+0x70>
 80024ce:	463e      	mov	r6, r7
 80024d0:	6820      	ldr	r0, [r4, #0]
 80024d2:	4632      	mov	r2, r6
 80024d4:	4641      	mov	r1, r8
 80024d6:	f000 faab 	bl	8002a30 <memmove>
 80024da:	68a3      	ldr	r3, [r4, #8]
 80024dc:	1b9b      	subs	r3, r3, r6
 80024de:	60a3      	str	r3, [r4, #8]
 80024e0:	6823      	ldr	r3, [r4, #0]
 80024e2:	4433      	add	r3, r6
 80024e4:	6023      	str	r3, [r4, #0]
 80024e6:	2000      	movs	r0, #0
 80024e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024ec:	462a      	mov	r2, r5
 80024ee:	f000 fad7 	bl	8002aa0 <_realloc_r>
 80024f2:	4606      	mov	r6, r0
 80024f4:	2800      	cmp	r0, #0
 80024f6:	d1e0      	bne.n	80024ba <__ssputs_r+0x5a>
 80024f8:	6921      	ldr	r1, [r4, #16]
 80024fa:	4650      	mov	r0, sl
 80024fc:	f7ff feb8 	bl	8002270 <_free_r>
 8002500:	230c      	movs	r3, #12
 8002502:	f8ca 3000 	str.w	r3, [sl]
 8002506:	89a3      	ldrh	r3, [r4, #12]
 8002508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800250c:	81a3      	strh	r3, [r4, #12]
 800250e:	f04f 30ff 	mov.w	r0, #4294967295
 8002512:	e7e9      	b.n	80024e8 <__ssputs_r+0x88>

08002514 <_svfiprintf_r>:
 8002514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002518:	4698      	mov	r8, r3
 800251a:	898b      	ldrh	r3, [r1, #12]
 800251c:	061b      	lsls	r3, r3, #24
 800251e:	b09d      	sub	sp, #116	; 0x74
 8002520:	4607      	mov	r7, r0
 8002522:	460d      	mov	r5, r1
 8002524:	4614      	mov	r4, r2
 8002526:	d50e      	bpl.n	8002546 <_svfiprintf_r+0x32>
 8002528:	690b      	ldr	r3, [r1, #16]
 800252a:	b963      	cbnz	r3, 8002546 <_svfiprintf_r+0x32>
 800252c:	2140      	movs	r1, #64	; 0x40
 800252e:	f7ff ff0b 	bl	8002348 <_malloc_r>
 8002532:	6028      	str	r0, [r5, #0]
 8002534:	6128      	str	r0, [r5, #16]
 8002536:	b920      	cbnz	r0, 8002542 <_svfiprintf_r+0x2e>
 8002538:	230c      	movs	r3, #12
 800253a:	603b      	str	r3, [r7, #0]
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	e0d0      	b.n	80026e4 <_svfiprintf_r+0x1d0>
 8002542:	2340      	movs	r3, #64	; 0x40
 8002544:	616b      	str	r3, [r5, #20]
 8002546:	2300      	movs	r3, #0
 8002548:	9309      	str	r3, [sp, #36]	; 0x24
 800254a:	2320      	movs	r3, #32
 800254c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002550:	f8cd 800c 	str.w	r8, [sp, #12]
 8002554:	2330      	movs	r3, #48	; 0x30
 8002556:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80026fc <_svfiprintf_r+0x1e8>
 800255a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800255e:	f04f 0901 	mov.w	r9, #1
 8002562:	4623      	mov	r3, r4
 8002564:	469a      	mov	sl, r3
 8002566:	f813 2b01 	ldrb.w	r2, [r3], #1
 800256a:	b10a      	cbz	r2, 8002570 <_svfiprintf_r+0x5c>
 800256c:	2a25      	cmp	r2, #37	; 0x25
 800256e:	d1f9      	bne.n	8002564 <_svfiprintf_r+0x50>
 8002570:	ebba 0b04 	subs.w	fp, sl, r4
 8002574:	d00b      	beq.n	800258e <_svfiprintf_r+0x7a>
 8002576:	465b      	mov	r3, fp
 8002578:	4622      	mov	r2, r4
 800257a:	4629      	mov	r1, r5
 800257c:	4638      	mov	r0, r7
 800257e:	f7ff ff6f 	bl	8002460 <__ssputs_r>
 8002582:	3001      	adds	r0, #1
 8002584:	f000 80a9 	beq.w	80026da <_svfiprintf_r+0x1c6>
 8002588:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800258a:	445a      	add	r2, fp
 800258c:	9209      	str	r2, [sp, #36]	; 0x24
 800258e:	f89a 3000 	ldrb.w	r3, [sl]
 8002592:	2b00      	cmp	r3, #0
 8002594:	f000 80a1 	beq.w	80026da <_svfiprintf_r+0x1c6>
 8002598:	2300      	movs	r3, #0
 800259a:	f04f 32ff 	mov.w	r2, #4294967295
 800259e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80025a2:	f10a 0a01 	add.w	sl, sl, #1
 80025a6:	9304      	str	r3, [sp, #16]
 80025a8:	9307      	str	r3, [sp, #28]
 80025aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80025ae:	931a      	str	r3, [sp, #104]	; 0x68
 80025b0:	4654      	mov	r4, sl
 80025b2:	2205      	movs	r2, #5
 80025b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025b8:	4850      	ldr	r0, [pc, #320]	; (80026fc <_svfiprintf_r+0x1e8>)
 80025ba:	f7fd fe09 	bl	80001d0 <memchr>
 80025be:	9a04      	ldr	r2, [sp, #16]
 80025c0:	b9d8      	cbnz	r0, 80025fa <_svfiprintf_r+0xe6>
 80025c2:	06d0      	lsls	r0, r2, #27
 80025c4:	bf44      	itt	mi
 80025c6:	2320      	movmi	r3, #32
 80025c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025cc:	0711      	lsls	r1, r2, #28
 80025ce:	bf44      	itt	mi
 80025d0:	232b      	movmi	r3, #43	; 0x2b
 80025d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025d6:	f89a 3000 	ldrb.w	r3, [sl]
 80025da:	2b2a      	cmp	r3, #42	; 0x2a
 80025dc:	d015      	beq.n	800260a <_svfiprintf_r+0xf6>
 80025de:	9a07      	ldr	r2, [sp, #28]
 80025e0:	4654      	mov	r4, sl
 80025e2:	2000      	movs	r0, #0
 80025e4:	f04f 0c0a 	mov.w	ip, #10
 80025e8:	4621      	mov	r1, r4
 80025ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025ee:	3b30      	subs	r3, #48	; 0x30
 80025f0:	2b09      	cmp	r3, #9
 80025f2:	d94d      	bls.n	8002690 <_svfiprintf_r+0x17c>
 80025f4:	b1b0      	cbz	r0, 8002624 <_svfiprintf_r+0x110>
 80025f6:	9207      	str	r2, [sp, #28]
 80025f8:	e014      	b.n	8002624 <_svfiprintf_r+0x110>
 80025fa:	eba0 0308 	sub.w	r3, r0, r8
 80025fe:	fa09 f303 	lsl.w	r3, r9, r3
 8002602:	4313      	orrs	r3, r2
 8002604:	9304      	str	r3, [sp, #16]
 8002606:	46a2      	mov	sl, r4
 8002608:	e7d2      	b.n	80025b0 <_svfiprintf_r+0x9c>
 800260a:	9b03      	ldr	r3, [sp, #12]
 800260c:	1d19      	adds	r1, r3, #4
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	9103      	str	r1, [sp, #12]
 8002612:	2b00      	cmp	r3, #0
 8002614:	bfbb      	ittet	lt
 8002616:	425b      	neglt	r3, r3
 8002618:	f042 0202 	orrlt.w	r2, r2, #2
 800261c:	9307      	strge	r3, [sp, #28]
 800261e:	9307      	strlt	r3, [sp, #28]
 8002620:	bfb8      	it	lt
 8002622:	9204      	strlt	r2, [sp, #16]
 8002624:	7823      	ldrb	r3, [r4, #0]
 8002626:	2b2e      	cmp	r3, #46	; 0x2e
 8002628:	d10c      	bne.n	8002644 <_svfiprintf_r+0x130>
 800262a:	7863      	ldrb	r3, [r4, #1]
 800262c:	2b2a      	cmp	r3, #42	; 0x2a
 800262e:	d134      	bne.n	800269a <_svfiprintf_r+0x186>
 8002630:	9b03      	ldr	r3, [sp, #12]
 8002632:	1d1a      	adds	r2, r3, #4
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	9203      	str	r2, [sp, #12]
 8002638:	2b00      	cmp	r3, #0
 800263a:	bfb8      	it	lt
 800263c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002640:	3402      	adds	r4, #2
 8002642:	9305      	str	r3, [sp, #20]
 8002644:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800270c <_svfiprintf_r+0x1f8>
 8002648:	7821      	ldrb	r1, [r4, #0]
 800264a:	2203      	movs	r2, #3
 800264c:	4650      	mov	r0, sl
 800264e:	f7fd fdbf 	bl	80001d0 <memchr>
 8002652:	b138      	cbz	r0, 8002664 <_svfiprintf_r+0x150>
 8002654:	9b04      	ldr	r3, [sp, #16]
 8002656:	eba0 000a 	sub.w	r0, r0, sl
 800265a:	2240      	movs	r2, #64	; 0x40
 800265c:	4082      	lsls	r2, r0
 800265e:	4313      	orrs	r3, r2
 8002660:	3401      	adds	r4, #1
 8002662:	9304      	str	r3, [sp, #16]
 8002664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002668:	4825      	ldr	r0, [pc, #148]	; (8002700 <_svfiprintf_r+0x1ec>)
 800266a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800266e:	2206      	movs	r2, #6
 8002670:	f7fd fdae 	bl	80001d0 <memchr>
 8002674:	2800      	cmp	r0, #0
 8002676:	d038      	beq.n	80026ea <_svfiprintf_r+0x1d6>
 8002678:	4b22      	ldr	r3, [pc, #136]	; (8002704 <_svfiprintf_r+0x1f0>)
 800267a:	bb1b      	cbnz	r3, 80026c4 <_svfiprintf_r+0x1b0>
 800267c:	9b03      	ldr	r3, [sp, #12]
 800267e:	3307      	adds	r3, #7
 8002680:	f023 0307 	bic.w	r3, r3, #7
 8002684:	3308      	adds	r3, #8
 8002686:	9303      	str	r3, [sp, #12]
 8002688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800268a:	4433      	add	r3, r6
 800268c:	9309      	str	r3, [sp, #36]	; 0x24
 800268e:	e768      	b.n	8002562 <_svfiprintf_r+0x4e>
 8002690:	fb0c 3202 	mla	r2, ip, r2, r3
 8002694:	460c      	mov	r4, r1
 8002696:	2001      	movs	r0, #1
 8002698:	e7a6      	b.n	80025e8 <_svfiprintf_r+0xd4>
 800269a:	2300      	movs	r3, #0
 800269c:	3401      	adds	r4, #1
 800269e:	9305      	str	r3, [sp, #20]
 80026a0:	4619      	mov	r1, r3
 80026a2:	f04f 0c0a 	mov.w	ip, #10
 80026a6:	4620      	mov	r0, r4
 80026a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80026ac:	3a30      	subs	r2, #48	; 0x30
 80026ae:	2a09      	cmp	r2, #9
 80026b0:	d903      	bls.n	80026ba <_svfiprintf_r+0x1a6>
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d0c6      	beq.n	8002644 <_svfiprintf_r+0x130>
 80026b6:	9105      	str	r1, [sp, #20]
 80026b8:	e7c4      	b.n	8002644 <_svfiprintf_r+0x130>
 80026ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80026be:	4604      	mov	r4, r0
 80026c0:	2301      	movs	r3, #1
 80026c2:	e7f0      	b.n	80026a6 <_svfiprintf_r+0x192>
 80026c4:	ab03      	add	r3, sp, #12
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	462a      	mov	r2, r5
 80026ca:	4b0f      	ldr	r3, [pc, #60]	; (8002708 <_svfiprintf_r+0x1f4>)
 80026cc:	a904      	add	r1, sp, #16
 80026ce:	4638      	mov	r0, r7
 80026d0:	f3af 8000 	nop.w
 80026d4:	1c42      	adds	r2, r0, #1
 80026d6:	4606      	mov	r6, r0
 80026d8:	d1d6      	bne.n	8002688 <_svfiprintf_r+0x174>
 80026da:	89ab      	ldrh	r3, [r5, #12]
 80026dc:	065b      	lsls	r3, r3, #25
 80026de:	f53f af2d 	bmi.w	800253c <_svfiprintf_r+0x28>
 80026e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80026e4:	b01d      	add	sp, #116	; 0x74
 80026e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026ea:	ab03      	add	r3, sp, #12
 80026ec:	9300      	str	r3, [sp, #0]
 80026ee:	462a      	mov	r2, r5
 80026f0:	4b05      	ldr	r3, [pc, #20]	; (8002708 <_svfiprintf_r+0x1f4>)
 80026f2:	a904      	add	r1, sp, #16
 80026f4:	4638      	mov	r0, r7
 80026f6:	f000 f879 	bl	80027ec <_printf_i>
 80026fa:	e7eb      	b.n	80026d4 <_svfiprintf_r+0x1c0>
 80026fc:	08002b7c 	.word	0x08002b7c
 8002700:	08002b86 	.word	0x08002b86
 8002704:	00000000 	.word	0x00000000
 8002708:	08002461 	.word	0x08002461
 800270c:	08002b82 	.word	0x08002b82

08002710 <_printf_common>:
 8002710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002714:	4616      	mov	r6, r2
 8002716:	4699      	mov	r9, r3
 8002718:	688a      	ldr	r2, [r1, #8]
 800271a:	690b      	ldr	r3, [r1, #16]
 800271c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002720:	4293      	cmp	r3, r2
 8002722:	bfb8      	it	lt
 8002724:	4613      	movlt	r3, r2
 8002726:	6033      	str	r3, [r6, #0]
 8002728:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800272c:	4607      	mov	r7, r0
 800272e:	460c      	mov	r4, r1
 8002730:	b10a      	cbz	r2, 8002736 <_printf_common+0x26>
 8002732:	3301      	adds	r3, #1
 8002734:	6033      	str	r3, [r6, #0]
 8002736:	6823      	ldr	r3, [r4, #0]
 8002738:	0699      	lsls	r1, r3, #26
 800273a:	bf42      	ittt	mi
 800273c:	6833      	ldrmi	r3, [r6, #0]
 800273e:	3302      	addmi	r3, #2
 8002740:	6033      	strmi	r3, [r6, #0]
 8002742:	6825      	ldr	r5, [r4, #0]
 8002744:	f015 0506 	ands.w	r5, r5, #6
 8002748:	d106      	bne.n	8002758 <_printf_common+0x48>
 800274a:	f104 0a19 	add.w	sl, r4, #25
 800274e:	68e3      	ldr	r3, [r4, #12]
 8002750:	6832      	ldr	r2, [r6, #0]
 8002752:	1a9b      	subs	r3, r3, r2
 8002754:	42ab      	cmp	r3, r5
 8002756:	dc26      	bgt.n	80027a6 <_printf_common+0x96>
 8002758:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800275c:	1e13      	subs	r3, r2, #0
 800275e:	6822      	ldr	r2, [r4, #0]
 8002760:	bf18      	it	ne
 8002762:	2301      	movne	r3, #1
 8002764:	0692      	lsls	r2, r2, #26
 8002766:	d42b      	bmi.n	80027c0 <_printf_common+0xb0>
 8002768:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800276c:	4649      	mov	r1, r9
 800276e:	4638      	mov	r0, r7
 8002770:	47c0      	blx	r8
 8002772:	3001      	adds	r0, #1
 8002774:	d01e      	beq.n	80027b4 <_printf_common+0xa4>
 8002776:	6823      	ldr	r3, [r4, #0]
 8002778:	6922      	ldr	r2, [r4, #16]
 800277a:	f003 0306 	and.w	r3, r3, #6
 800277e:	2b04      	cmp	r3, #4
 8002780:	bf02      	ittt	eq
 8002782:	68e5      	ldreq	r5, [r4, #12]
 8002784:	6833      	ldreq	r3, [r6, #0]
 8002786:	1aed      	subeq	r5, r5, r3
 8002788:	68a3      	ldr	r3, [r4, #8]
 800278a:	bf0c      	ite	eq
 800278c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002790:	2500      	movne	r5, #0
 8002792:	4293      	cmp	r3, r2
 8002794:	bfc4      	itt	gt
 8002796:	1a9b      	subgt	r3, r3, r2
 8002798:	18ed      	addgt	r5, r5, r3
 800279a:	2600      	movs	r6, #0
 800279c:	341a      	adds	r4, #26
 800279e:	42b5      	cmp	r5, r6
 80027a0:	d11a      	bne.n	80027d8 <_printf_common+0xc8>
 80027a2:	2000      	movs	r0, #0
 80027a4:	e008      	b.n	80027b8 <_printf_common+0xa8>
 80027a6:	2301      	movs	r3, #1
 80027a8:	4652      	mov	r2, sl
 80027aa:	4649      	mov	r1, r9
 80027ac:	4638      	mov	r0, r7
 80027ae:	47c0      	blx	r8
 80027b0:	3001      	adds	r0, #1
 80027b2:	d103      	bne.n	80027bc <_printf_common+0xac>
 80027b4:	f04f 30ff 	mov.w	r0, #4294967295
 80027b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027bc:	3501      	adds	r5, #1
 80027be:	e7c6      	b.n	800274e <_printf_common+0x3e>
 80027c0:	18e1      	adds	r1, r4, r3
 80027c2:	1c5a      	adds	r2, r3, #1
 80027c4:	2030      	movs	r0, #48	; 0x30
 80027c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80027ca:	4422      	add	r2, r4
 80027cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80027d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027d4:	3302      	adds	r3, #2
 80027d6:	e7c7      	b.n	8002768 <_printf_common+0x58>
 80027d8:	2301      	movs	r3, #1
 80027da:	4622      	mov	r2, r4
 80027dc:	4649      	mov	r1, r9
 80027de:	4638      	mov	r0, r7
 80027e0:	47c0      	blx	r8
 80027e2:	3001      	adds	r0, #1
 80027e4:	d0e6      	beq.n	80027b4 <_printf_common+0xa4>
 80027e6:	3601      	adds	r6, #1
 80027e8:	e7d9      	b.n	800279e <_printf_common+0x8e>
	...

080027ec <_printf_i>:
 80027ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80027f0:	7e0f      	ldrb	r7, [r1, #24]
 80027f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80027f4:	2f78      	cmp	r7, #120	; 0x78
 80027f6:	4691      	mov	r9, r2
 80027f8:	4680      	mov	r8, r0
 80027fa:	460c      	mov	r4, r1
 80027fc:	469a      	mov	sl, r3
 80027fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002802:	d807      	bhi.n	8002814 <_printf_i+0x28>
 8002804:	2f62      	cmp	r7, #98	; 0x62
 8002806:	d80a      	bhi.n	800281e <_printf_i+0x32>
 8002808:	2f00      	cmp	r7, #0
 800280a:	f000 80d4 	beq.w	80029b6 <_printf_i+0x1ca>
 800280e:	2f58      	cmp	r7, #88	; 0x58
 8002810:	f000 80c0 	beq.w	8002994 <_printf_i+0x1a8>
 8002814:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002818:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800281c:	e03a      	b.n	8002894 <_printf_i+0xa8>
 800281e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002822:	2b15      	cmp	r3, #21
 8002824:	d8f6      	bhi.n	8002814 <_printf_i+0x28>
 8002826:	a101      	add	r1, pc, #4	; (adr r1, 800282c <_printf_i+0x40>)
 8002828:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800282c:	08002885 	.word	0x08002885
 8002830:	08002899 	.word	0x08002899
 8002834:	08002815 	.word	0x08002815
 8002838:	08002815 	.word	0x08002815
 800283c:	08002815 	.word	0x08002815
 8002840:	08002815 	.word	0x08002815
 8002844:	08002899 	.word	0x08002899
 8002848:	08002815 	.word	0x08002815
 800284c:	08002815 	.word	0x08002815
 8002850:	08002815 	.word	0x08002815
 8002854:	08002815 	.word	0x08002815
 8002858:	0800299d 	.word	0x0800299d
 800285c:	080028c5 	.word	0x080028c5
 8002860:	08002957 	.word	0x08002957
 8002864:	08002815 	.word	0x08002815
 8002868:	08002815 	.word	0x08002815
 800286c:	080029bf 	.word	0x080029bf
 8002870:	08002815 	.word	0x08002815
 8002874:	080028c5 	.word	0x080028c5
 8002878:	08002815 	.word	0x08002815
 800287c:	08002815 	.word	0x08002815
 8002880:	0800295f 	.word	0x0800295f
 8002884:	682b      	ldr	r3, [r5, #0]
 8002886:	1d1a      	adds	r2, r3, #4
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	602a      	str	r2, [r5, #0]
 800288c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002890:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002894:	2301      	movs	r3, #1
 8002896:	e09f      	b.n	80029d8 <_printf_i+0x1ec>
 8002898:	6820      	ldr	r0, [r4, #0]
 800289a:	682b      	ldr	r3, [r5, #0]
 800289c:	0607      	lsls	r7, r0, #24
 800289e:	f103 0104 	add.w	r1, r3, #4
 80028a2:	6029      	str	r1, [r5, #0]
 80028a4:	d501      	bpl.n	80028aa <_printf_i+0xbe>
 80028a6:	681e      	ldr	r6, [r3, #0]
 80028a8:	e003      	b.n	80028b2 <_printf_i+0xc6>
 80028aa:	0646      	lsls	r6, r0, #25
 80028ac:	d5fb      	bpl.n	80028a6 <_printf_i+0xba>
 80028ae:	f9b3 6000 	ldrsh.w	r6, [r3]
 80028b2:	2e00      	cmp	r6, #0
 80028b4:	da03      	bge.n	80028be <_printf_i+0xd2>
 80028b6:	232d      	movs	r3, #45	; 0x2d
 80028b8:	4276      	negs	r6, r6
 80028ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028be:	485a      	ldr	r0, [pc, #360]	; (8002a28 <_printf_i+0x23c>)
 80028c0:	230a      	movs	r3, #10
 80028c2:	e012      	b.n	80028ea <_printf_i+0xfe>
 80028c4:	682b      	ldr	r3, [r5, #0]
 80028c6:	6820      	ldr	r0, [r4, #0]
 80028c8:	1d19      	adds	r1, r3, #4
 80028ca:	6029      	str	r1, [r5, #0]
 80028cc:	0605      	lsls	r5, r0, #24
 80028ce:	d501      	bpl.n	80028d4 <_printf_i+0xe8>
 80028d0:	681e      	ldr	r6, [r3, #0]
 80028d2:	e002      	b.n	80028da <_printf_i+0xee>
 80028d4:	0641      	lsls	r1, r0, #25
 80028d6:	d5fb      	bpl.n	80028d0 <_printf_i+0xe4>
 80028d8:	881e      	ldrh	r6, [r3, #0]
 80028da:	4853      	ldr	r0, [pc, #332]	; (8002a28 <_printf_i+0x23c>)
 80028dc:	2f6f      	cmp	r7, #111	; 0x6f
 80028de:	bf0c      	ite	eq
 80028e0:	2308      	moveq	r3, #8
 80028e2:	230a      	movne	r3, #10
 80028e4:	2100      	movs	r1, #0
 80028e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80028ea:	6865      	ldr	r5, [r4, #4]
 80028ec:	60a5      	str	r5, [r4, #8]
 80028ee:	2d00      	cmp	r5, #0
 80028f0:	bfa2      	ittt	ge
 80028f2:	6821      	ldrge	r1, [r4, #0]
 80028f4:	f021 0104 	bicge.w	r1, r1, #4
 80028f8:	6021      	strge	r1, [r4, #0]
 80028fa:	b90e      	cbnz	r6, 8002900 <_printf_i+0x114>
 80028fc:	2d00      	cmp	r5, #0
 80028fe:	d04b      	beq.n	8002998 <_printf_i+0x1ac>
 8002900:	4615      	mov	r5, r2
 8002902:	fbb6 f1f3 	udiv	r1, r6, r3
 8002906:	fb03 6711 	mls	r7, r3, r1, r6
 800290a:	5dc7      	ldrb	r7, [r0, r7]
 800290c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002910:	4637      	mov	r7, r6
 8002912:	42bb      	cmp	r3, r7
 8002914:	460e      	mov	r6, r1
 8002916:	d9f4      	bls.n	8002902 <_printf_i+0x116>
 8002918:	2b08      	cmp	r3, #8
 800291a:	d10b      	bne.n	8002934 <_printf_i+0x148>
 800291c:	6823      	ldr	r3, [r4, #0]
 800291e:	07de      	lsls	r6, r3, #31
 8002920:	d508      	bpl.n	8002934 <_printf_i+0x148>
 8002922:	6923      	ldr	r3, [r4, #16]
 8002924:	6861      	ldr	r1, [r4, #4]
 8002926:	4299      	cmp	r1, r3
 8002928:	bfde      	ittt	le
 800292a:	2330      	movle	r3, #48	; 0x30
 800292c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002930:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002934:	1b52      	subs	r2, r2, r5
 8002936:	6122      	str	r2, [r4, #16]
 8002938:	f8cd a000 	str.w	sl, [sp]
 800293c:	464b      	mov	r3, r9
 800293e:	aa03      	add	r2, sp, #12
 8002940:	4621      	mov	r1, r4
 8002942:	4640      	mov	r0, r8
 8002944:	f7ff fee4 	bl	8002710 <_printf_common>
 8002948:	3001      	adds	r0, #1
 800294a:	d14a      	bne.n	80029e2 <_printf_i+0x1f6>
 800294c:	f04f 30ff 	mov.w	r0, #4294967295
 8002950:	b004      	add	sp, #16
 8002952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002956:	6823      	ldr	r3, [r4, #0]
 8002958:	f043 0320 	orr.w	r3, r3, #32
 800295c:	6023      	str	r3, [r4, #0]
 800295e:	4833      	ldr	r0, [pc, #204]	; (8002a2c <_printf_i+0x240>)
 8002960:	2778      	movs	r7, #120	; 0x78
 8002962:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	6829      	ldr	r1, [r5, #0]
 800296a:	061f      	lsls	r7, r3, #24
 800296c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002970:	d402      	bmi.n	8002978 <_printf_i+0x18c>
 8002972:	065f      	lsls	r7, r3, #25
 8002974:	bf48      	it	mi
 8002976:	b2b6      	uxthmi	r6, r6
 8002978:	07df      	lsls	r7, r3, #31
 800297a:	bf48      	it	mi
 800297c:	f043 0320 	orrmi.w	r3, r3, #32
 8002980:	6029      	str	r1, [r5, #0]
 8002982:	bf48      	it	mi
 8002984:	6023      	strmi	r3, [r4, #0]
 8002986:	b91e      	cbnz	r6, 8002990 <_printf_i+0x1a4>
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	f023 0320 	bic.w	r3, r3, #32
 800298e:	6023      	str	r3, [r4, #0]
 8002990:	2310      	movs	r3, #16
 8002992:	e7a7      	b.n	80028e4 <_printf_i+0xf8>
 8002994:	4824      	ldr	r0, [pc, #144]	; (8002a28 <_printf_i+0x23c>)
 8002996:	e7e4      	b.n	8002962 <_printf_i+0x176>
 8002998:	4615      	mov	r5, r2
 800299a:	e7bd      	b.n	8002918 <_printf_i+0x12c>
 800299c:	682b      	ldr	r3, [r5, #0]
 800299e:	6826      	ldr	r6, [r4, #0]
 80029a0:	6961      	ldr	r1, [r4, #20]
 80029a2:	1d18      	adds	r0, r3, #4
 80029a4:	6028      	str	r0, [r5, #0]
 80029a6:	0635      	lsls	r5, r6, #24
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	d501      	bpl.n	80029b0 <_printf_i+0x1c4>
 80029ac:	6019      	str	r1, [r3, #0]
 80029ae:	e002      	b.n	80029b6 <_printf_i+0x1ca>
 80029b0:	0670      	lsls	r0, r6, #25
 80029b2:	d5fb      	bpl.n	80029ac <_printf_i+0x1c0>
 80029b4:	8019      	strh	r1, [r3, #0]
 80029b6:	2300      	movs	r3, #0
 80029b8:	6123      	str	r3, [r4, #16]
 80029ba:	4615      	mov	r5, r2
 80029bc:	e7bc      	b.n	8002938 <_printf_i+0x14c>
 80029be:	682b      	ldr	r3, [r5, #0]
 80029c0:	1d1a      	adds	r2, r3, #4
 80029c2:	602a      	str	r2, [r5, #0]
 80029c4:	681d      	ldr	r5, [r3, #0]
 80029c6:	6862      	ldr	r2, [r4, #4]
 80029c8:	2100      	movs	r1, #0
 80029ca:	4628      	mov	r0, r5
 80029cc:	f7fd fc00 	bl	80001d0 <memchr>
 80029d0:	b108      	cbz	r0, 80029d6 <_printf_i+0x1ea>
 80029d2:	1b40      	subs	r0, r0, r5
 80029d4:	6060      	str	r0, [r4, #4]
 80029d6:	6863      	ldr	r3, [r4, #4]
 80029d8:	6123      	str	r3, [r4, #16]
 80029da:	2300      	movs	r3, #0
 80029dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029e0:	e7aa      	b.n	8002938 <_printf_i+0x14c>
 80029e2:	6923      	ldr	r3, [r4, #16]
 80029e4:	462a      	mov	r2, r5
 80029e6:	4649      	mov	r1, r9
 80029e8:	4640      	mov	r0, r8
 80029ea:	47d0      	blx	sl
 80029ec:	3001      	adds	r0, #1
 80029ee:	d0ad      	beq.n	800294c <_printf_i+0x160>
 80029f0:	6823      	ldr	r3, [r4, #0]
 80029f2:	079b      	lsls	r3, r3, #30
 80029f4:	d413      	bmi.n	8002a1e <_printf_i+0x232>
 80029f6:	68e0      	ldr	r0, [r4, #12]
 80029f8:	9b03      	ldr	r3, [sp, #12]
 80029fa:	4298      	cmp	r0, r3
 80029fc:	bfb8      	it	lt
 80029fe:	4618      	movlt	r0, r3
 8002a00:	e7a6      	b.n	8002950 <_printf_i+0x164>
 8002a02:	2301      	movs	r3, #1
 8002a04:	4632      	mov	r2, r6
 8002a06:	4649      	mov	r1, r9
 8002a08:	4640      	mov	r0, r8
 8002a0a:	47d0      	blx	sl
 8002a0c:	3001      	adds	r0, #1
 8002a0e:	d09d      	beq.n	800294c <_printf_i+0x160>
 8002a10:	3501      	adds	r5, #1
 8002a12:	68e3      	ldr	r3, [r4, #12]
 8002a14:	9903      	ldr	r1, [sp, #12]
 8002a16:	1a5b      	subs	r3, r3, r1
 8002a18:	42ab      	cmp	r3, r5
 8002a1a:	dcf2      	bgt.n	8002a02 <_printf_i+0x216>
 8002a1c:	e7eb      	b.n	80029f6 <_printf_i+0x20a>
 8002a1e:	2500      	movs	r5, #0
 8002a20:	f104 0619 	add.w	r6, r4, #25
 8002a24:	e7f5      	b.n	8002a12 <_printf_i+0x226>
 8002a26:	bf00      	nop
 8002a28:	08002b8d 	.word	0x08002b8d
 8002a2c:	08002b9e 	.word	0x08002b9e

08002a30 <memmove>:
 8002a30:	4288      	cmp	r0, r1
 8002a32:	b510      	push	{r4, lr}
 8002a34:	eb01 0402 	add.w	r4, r1, r2
 8002a38:	d902      	bls.n	8002a40 <memmove+0x10>
 8002a3a:	4284      	cmp	r4, r0
 8002a3c:	4623      	mov	r3, r4
 8002a3e:	d807      	bhi.n	8002a50 <memmove+0x20>
 8002a40:	1e43      	subs	r3, r0, #1
 8002a42:	42a1      	cmp	r1, r4
 8002a44:	d008      	beq.n	8002a58 <memmove+0x28>
 8002a46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002a4e:	e7f8      	b.n	8002a42 <memmove+0x12>
 8002a50:	4402      	add	r2, r0
 8002a52:	4601      	mov	r1, r0
 8002a54:	428a      	cmp	r2, r1
 8002a56:	d100      	bne.n	8002a5a <memmove+0x2a>
 8002a58:	bd10      	pop	{r4, pc}
 8002a5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a62:	e7f7      	b.n	8002a54 <memmove+0x24>

08002a64 <_sbrk_r>:
 8002a64:	b538      	push	{r3, r4, r5, lr}
 8002a66:	4d06      	ldr	r5, [pc, #24]	; (8002a80 <_sbrk_r+0x1c>)
 8002a68:	2300      	movs	r3, #0
 8002a6a:	4604      	mov	r4, r0
 8002a6c:	4608      	mov	r0, r1
 8002a6e:	602b      	str	r3, [r5, #0]
 8002a70:	f7fd ff4a 	bl	8000908 <_sbrk>
 8002a74:	1c43      	adds	r3, r0, #1
 8002a76:	d102      	bne.n	8002a7e <_sbrk_r+0x1a>
 8002a78:	682b      	ldr	r3, [r5, #0]
 8002a7a:	b103      	cbz	r3, 8002a7e <_sbrk_r+0x1a>
 8002a7c:	6023      	str	r3, [r4, #0]
 8002a7e:	bd38      	pop	{r3, r4, r5, pc}
 8002a80:	20000264 	.word	0x20000264

08002a84 <memcpy>:
 8002a84:	440a      	add	r2, r1
 8002a86:	4291      	cmp	r1, r2
 8002a88:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a8c:	d100      	bne.n	8002a90 <memcpy+0xc>
 8002a8e:	4770      	bx	lr
 8002a90:	b510      	push	{r4, lr}
 8002a92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a9a:	4291      	cmp	r1, r2
 8002a9c:	d1f9      	bne.n	8002a92 <memcpy+0xe>
 8002a9e:	bd10      	pop	{r4, pc}

08002aa0 <_realloc_r>:
 8002aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002aa4:	4680      	mov	r8, r0
 8002aa6:	4614      	mov	r4, r2
 8002aa8:	460e      	mov	r6, r1
 8002aaa:	b921      	cbnz	r1, 8002ab6 <_realloc_r+0x16>
 8002aac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002ab0:	4611      	mov	r1, r2
 8002ab2:	f7ff bc49 	b.w	8002348 <_malloc_r>
 8002ab6:	b92a      	cbnz	r2, 8002ac4 <_realloc_r+0x24>
 8002ab8:	f7ff fbda 	bl	8002270 <_free_r>
 8002abc:	4625      	mov	r5, r4
 8002abe:	4628      	mov	r0, r5
 8002ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ac4:	f000 f81b 	bl	8002afe <_malloc_usable_size_r>
 8002ac8:	4284      	cmp	r4, r0
 8002aca:	4607      	mov	r7, r0
 8002acc:	d802      	bhi.n	8002ad4 <_realloc_r+0x34>
 8002ace:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002ad2:	d812      	bhi.n	8002afa <_realloc_r+0x5a>
 8002ad4:	4621      	mov	r1, r4
 8002ad6:	4640      	mov	r0, r8
 8002ad8:	f7ff fc36 	bl	8002348 <_malloc_r>
 8002adc:	4605      	mov	r5, r0
 8002ade:	2800      	cmp	r0, #0
 8002ae0:	d0ed      	beq.n	8002abe <_realloc_r+0x1e>
 8002ae2:	42bc      	cmp	r4, r7
 8002ae4:	4622      	mov	r2, r4
 8002ae6:	4631      	mov	r1, r6
 8002ae8:	bf28      	it	cs
 8002aea:	463a      	movcs	r2, r7
 8002aec:	f7ff ffca 	bl	8002a84 <memcpy>
 8002af0:	4631      	mov	r1, r6
 8002af2:	4640      	mov	r0, r8
 8002af4:	f7ff fbbc 	bl	8002270 <_free_r>
 8002af8:	e7e1      	b.n	8002abe <_realloc_r+0x1e>
 8002afa:	4635      	mov	r5, r6
 8002afc:	e7df      	b.n	8002abe <_realloc_r+0x1e>

08002afe <_malloc_usable_size_r>:
 8002afe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b02:	1f18      	subs	r0, r3, #4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	bfbc      	itt	lt
 8002b08:	580b      	ldrlt	r3, [r1, r0]
 8002b0a:	18c0      	addlt	r0, r0, r3
 8002b0c:	4770      	bx	lr
	...

08002b10 <_init>:
 8002b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b12:	bf00      	nop
 8002b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b16:	bc08      	pop	{r3}
 8002b18:	469e      	mov	lr, r3
 8002b1a:	4770      	bx	lr

08002b1c <_fini>:
 8002b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b1e:	bf00      	nop
 8002b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b22:	bc08      	pop	{r3}
 8002b24:	469e      	mov	lr, r3
 8002b26:	4770      	bx	lr
