Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o Z:/lab-repo/Practica7/ALU_CONTRO_TB_isim_beh.exe -prj Z:/lab-repo/Practica7/ALU_CONTRO_TB_beh.prj work.ALU_CONTRO_TB 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/lab-repo/Practica7/ALU_CONTROL.vhd" into library work
Parsing VHDL file "Z:/lab-repo/Practica7/ALU_CONTRO_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 78632 KB
Fuse CPU Usage: 190 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ALU_CONTROL [alu_control_default]
Compiling architecture behavior of entity alu_contro_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable Z:/lab-repo/Practica7/ALU_CONTRO_TB_isim_beh.exe
Fuse Memory Usage: 87468 KB
Fuse CPU Usage: 220 ms
