{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694196846896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694196846897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  8 15:14:06 2023 " "Processing started: Fri Sep  8 15:14:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694196846897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196846897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_serial_7O1 -c tx_serial_7O1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial_7O1 -c tx_serial_7O1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196846897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694196847075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694196847075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/rx_serial_7O1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/rx_serial_7O1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_tb-tb " "Found design unit 1: rx_serial_tb-tb" {  } { { "../rtl/rx_serial_7O1_tb.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/rx_serial_7O1_tb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853696 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_tb " "Found entity 1: rx_serial_tb" {  } { { "../rtl/rx_serial_7O1_tb.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/rx_serial_7O1_tb.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "../rtl/tx_serial_7O1/contador_m.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/contador_m.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853697 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../rtl/tx_serial_7O1/contador_m.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/contador_m.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "../rtl/tx_serial_7O1/deslocador_n.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/deslocador_n.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853697 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "../rtl/tx_serial_7O1/deslocador_n.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/deslocador_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Behavioral " "Found design unit 1: edge_detector-Behavioral" {  } { { "../rtl/tx_serial_7O1/edge_detector.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/edge_detector.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853697 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../rtl/tx_serial_7O1/edge_detector.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/edge_detector.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "../rtl/tx_serial_7O1/hexa7seg.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/hexa7seg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853698 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../rtl/tx_serial_7O1/hexa7seg.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/hexa7seg.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1-tx_serial_7O1_arch " "Found design unit 1: tx_serial_7O1-tx_serial_7O1_arch" {  } { { "../rtl/tx_serial_7O1/tx_serial_7O1.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853698 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1 " "Found entity 1: tx_serial_7O1" {  } { { "../rtl/tx_serial_7O1/tx_serial_7O1.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1_fd-tx_serial_7O1_fd_arch " "Found design unit 1: tx_serial_7O1_fd-tx_serial_7O1_fd_arch" {  } { { "../rtl/tx_serial_7O1/tx_serial_7O1_fd.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1_fd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853699 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_fd " "Found entity 1: tx_serial_7O1_fd" {  } { { "../rtl/tx_serial_7O1/tx_serial_7O1_fd.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1_fd.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_7O1_tb-tb " "Found design unit 1: tx_serial_7O1_tb-tb" {  } { { "../rtl/tx_serial_7O1/tx_serial_7O1_tb.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1_tb.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853699 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_tb " "Found entity 1: tx_serial_7O1_tb" {  } { { "../rtl/tx_serial_7O1/tx_serial_7O1_tb.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_7O1_tb.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "../rtl/tx_serial_7O1/tx_serial_uc.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_uc.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853700 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "../rtl/tx_serial_7O1/tx_serial_uc.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/tx_serial_7O1/tx_serial_uc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694196853700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853700 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "rx_serial_7O1 work rx_serial_7O1_tb.vhd(97) " "VHDL Use Clause error at rx_serial_7O1_tb.vhd(97): design library \"work\" does not contain primary unit \"rx_serial_7O1\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../rtl/rx_serial_7O1_tb.vhd" "" { Text "/home/ipontes3olavy/second_quadrimester/diglabii/exp2/rtl/rx_serial_7O1_tb.vhd" 97 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1694196853700 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694196853754 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep  8 15:14:13 2023 " "Processing ended: Fri Sep  8 15:14:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694196853754 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694196853754 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694196853754 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694196853754 ""}
