\hypertarget{stm32f410rb_8h_source}{}\doxysection{stm32f410rb.\+h}
\label{stm32f410rb_8h_source}\index{drivers/include/stm32f410rb.h@{drivers/include/stm32f410rb.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00001}00001 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00002}00002 \textcolor{comment}{ * @file        stm32f410rb.h}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00003}00003 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00004}00004 \textcolor{comment}{ * @brief       Header file for STM32F410RB microcontroller peripherals.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00005}00005 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00006}00006 \textcolor{comment}{ * @details     This file contains the structures and definitions for various peripherals}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00007}00007 \textcolor{comment}{ *              on the STM32F410RB microcontroller. It provides an interface for configuring}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00008}00008 \textcolor{comment}{ *              and accessing the peripherals such as GPIO, RCC, etc.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00009}00009 \textcolor{comment}{ * ¬}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00010}00010 \textcolor{comment}{ * @author      Hiram Montejano Gómez}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00011}00011 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00012}00012 \textcolor{comment}{ * @date        Last Updated:   15/07/2023}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00013}00013 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00014}00014 \textcolor{comment}{ * @copyright   This file is part of the "{}STM32F10RB Microcontroller Applications"{} project.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00015}00015 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00016}00016 \textcolor{comment}{ *              Every file is free software: you can redistribute it and/or modify}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00017}00017 \textcolor{comment}{ *              it under the terms of the GNU General Public License as published by}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00018}00018 \textcolor{comment}{ *              the Free Software Foundation, either version 3 of the License, or}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00019}00019 \textcolor{comment}{ *              (at your option) any later version.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00020}00020 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00021}00021 \textcolor{comment}{ *              These files are distributed in the hope that they will be useful,}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00022}00022 \textcolor{comment}{ *              but WITHOUT ANY WARRANTY; without even the implied warranty of}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00023}00023 \textcolor{comment}{ *              MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00024}00024 \textcolor{comment}{ *              GNU General Public License for more details.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00025}00025 \textcolor{comment}{ * }}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00026}00026 \textcolor{comment}{ *              You should have received a copy of the GNU General Public License}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00027}00027 \textcolor{comment}{ *              along with the "{}STM32F10RB Microcontroller Applications"{} project. If not, }}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00028}00028 \textcolor{comment}{ *              see <http://www.gnu.org/licenses/>.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00029}00029 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00030}00030 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00031}00031 \textcolor{preprocessor}{\#ifndef STM32F410RB\_H}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00032}00032 \textcolor{preprocessor}{\#define STM32F410RB\_H}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00033}00033 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00034}00034 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00035}00035 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00036}00036 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00037}00037 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00045}\mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{00045}} \textcolor{preprocessor}{\#define     \_\_I     volatile const}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00046}00046 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00048}\mbox{\hyperlink{group__ACESS__MODIFIERS_ga7e25d9380f9ef903923964322e71f2f6}{00048}} \textcolor{preprocessor}{\#define     \_\_O     volatile}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00049}00049 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00051}\mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{00051}} \textcolor{preprocessor}{\#define     \_\_IO    volatile}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00052}00052 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00056}00056 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00057}00057 \textcolor{comment}{ * @brief       SYSCFG register structure}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00058}00058 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00059}00059 \textcolor{comment}{ * @details     This structure represents the SYSCFG register block, which contains}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00060}00060 \textcolor{comment}{ *              configuration and control registers for various system functions.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00061}00061 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00062}\mbox{\hyperlink{structSYSCFG__Type}{00062}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00063}\mbox{\hyperlink{structSYSCFG__Type_ae34a6c206e9a8aa8e087e880209f7979}{00063}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_ae34a6c206e9a8aa8e087e880209f7979}{MEMRMP}};         }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00064}\mbox{\hyperlink{structSYSCFG__Type_a7359bbd67cb50a6549613a6f4af61c9a}{00064}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_a7359bbd67cb50a6549613a6f4af61c9a}{PMC}};            }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00065}\mbox{\hyperlink{structSYSCFG__Type_a09c01997903fe88bb7c7e1e681ef2b04}{00065}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];      }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00066}00066   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED;}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00067}\mbox{\hyperlink{structSYSCFG__Type_aa4e71a5b4d437cce10dd602402ee685a}{00067}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_aa4e71a5b4d437cce10dd602402ee685a}{CFGR2}};          }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00068}\mbox{\hyperlink{structSYSCFG__Type_acba3aaf43ded47ca9188811a5dce913e}{00068}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_acba3aaf43ded47ca9188811a5dce913e}{CMPCR}};          }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00069}\mbox{\hyperlink{structSYSCFG__Type_a9277b32c2e963f1a08872dd0d7d9ea7c}{00069}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_a9277b32c2e963f1a08872dd0d7d9ea7c}{CFGR}};           }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00070}00070 \} \mbox{\hyperlink{structSYSCFG__Type}{SYSCFG\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00071}00071 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00072}00072 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00073}00073 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00074}00074 \textcolor{comment}{ * @brief       EXTI register structure}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00075}00075 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00076}00076 \textcolor{comment}{ * @details     This structure represents the EXTI register block, which is responsible for}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00077}00077 \textcolor{comment}{ *              configuring and controlling the external interrupts.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00078}00078 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00079}\mbox{\hyperlink{structEXTI__Type}{00079}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00080}\mbox{\hyperlink{structEXTI__Type_a7ab291c69af3df6d0ce1bf21790d0dbb}{00080}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a7ab291c69af3df6d0ce1bf21790d0dbb}{IMR}};            }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00081}\mbox{\hyperlink{structEXTI__Type_a5f6a744c608cfb18d1268a6ee78d23f5}{00081}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a5f6a744c608cfb18d1268a6ee78d23f5}{EMR}};            }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00082}\mbox{\hyperlink{structEXTI__Type_a2c2aeaf5a85c63e7f02c472b613167d9}{00082}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a2c2aeaf5a85c63e7f02c472b613167d9}{RTSR}};           }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00083}\mbox{\hyperlink{structEXTI__Type_a8caea9c8df08b2ff735ea2940b331425}{00083}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a8caea9c8df08b2ff735ea2940b331425}{FTSR}};           }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00084}\mbox{\hyperlink{structEXTI__Type_a5f27ff5fe8900b09e7188f4c36981fc8}{00084}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a5f27ff5fe8900b09e7188f4c36981fc8}{SWIER}};          }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00085}\mbox{\hyperlink{structEXTI__Type_a963ce5541c7b1e82cb99862b0f2235c2}{00085}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a963ce5541c7b1e82cb99862b0f2235c2}{PR}};             }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00086}00086 \} \mbox{\hyperlink{structEXTI__Type}{EXTI\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00087}00087 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00088}00088 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00089}00089 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00090}00090 \textcolor{comment}{ * @brief       GPIO register structure}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00091}00091 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00092}00092 \textcolor{comment}{ * @details     This structure represents the GPIO register block, which contains}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00093}00093 \textcolor{comment}{ *              configuration and control registers for the General Purpose Input/Output pins.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00094}00094 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00095}\mbox{\hyperlink{structGPIO__Type}{00095}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00096}\mbox{\hyperlink{structGPIO__Type_a1e4ff7ca2e618e255c9079e524444fa9}{00096}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_a1e4ff7ca2e618e255c9079e524444fa9}{MODER}};       }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00097}\mbox{\hyperlink{structGPIO__Type_ad6afc2d80179c5d724fec0c94c2e7fe4}{00097}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_ad6afc2d80179c5d724fec0c94c2e7fe4}{OTYPER}};      }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00098}\mbox{\hyperlink{structGPIO__Type_ace88791b3ce14565c0e490408708a9dc}{00098}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_ace88791b3ce14565c0e490408708a9dc}{OSPEEDR}};     }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00099}\mbox{\hyperlink{structGPIO__Type_a618881b88a3b1aeb222ef63b95a479a3}{00099}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_a618881b88a3b1aeb222ef63b95a479a3}{PUPDR}};       }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00100}\mbox{\hyperlink{structGPIO__Type_a7202422c37d73e011c41fa0ced908176}{00100}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}     uint32\_t \mbox{\hyperlink{structGPIO__Type_a7202422c37d73e011c41fa0ced908176}{IDR}};         }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00101}\mbox{\hyperlink{structGPIO__Type_a35e605626c6b8e326521b903727e1734}{00101}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}     uint32\_t \mbox{\hyperlink{structGPIO__Type_a35e605626c6b8e326521b903727e1734}{ODR}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00102}\mbox{\hyperlink{structGPIO__Type_ae06a50b3998857e63302c356d6239843}{00102}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_ae06a50b3998857e63302c356d6239843}{BSRR}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00103}\mbox{\hyperlink{structGPIO__Type_ae26eaff86f05cdf476bf96bd41d39bab}{00103}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_ae26eaff86f05cdf476bf96bd41d39bab}{LCKR}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00104}\mbox{\hyperlink{structGPIO__Type_a648cae9fe60d992c978fcc042af269ee}{00104}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_a648cae9fe60d992c978fcc042af269ee}{AFRL}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00105}\mbox{\hyperlink{structGPIO__Type_a3615db4876c6c33b55d852c3f41da64f}{00105}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_a3615db4876c6c33b55d852c3f41da64f}{AFRH}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00106}00106 \} \mbox{\hyperlink{structGPIO__Type}{GPIO\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00107}00107 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00108}00108 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00109}00109 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00110}00110 \textcolor{comment}{ * @brief       RCC register structure}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00111}00111 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00112}00112 \textcolor{comment}{ * @details     This structure represents the RCC register block, which contains}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00113}00113 \textcolor{comment}{ *              configuration and control registers for the Reset and Clock Control.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00114}00114 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00115}\mbox{\hyperlink{structRCC__Type}{00115}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00116}\mbox{\hyperlink{structRCC__Type_a79294251588bee89d7c5404a49d5b4ac}{00116}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a79294251588bee89d7c5404a49d5b4ac}{CR}};             }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00117}\mbox{\hyperlink{structRCC__Type_a74a4f1bd7bfa711955dd5e14283a7a0f}{00117}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a74a4f1bd7bfa711955dd5e14283a7a0f}{PLLCFGR}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00118}\mbox{\hyperlink{structRCC__Type_a8424fbf9730dbad68f8b44d2b59f5361}{00118}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a8424fbf9730dbad68f8b44d2b59f5361}{CFGR}};           }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00119}\mbox{\hyperlink{structRCC__Type_a2e06bfa71c9039f46d8bd672ae8fa108}{00119}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a2e06bfa71c9039f46d8bd672ae8fa108}{CIR}};            }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00120}\mbox{\hyperlink{structRCC__Type_ab4e77adb8d35e5f4a7c9f8d921ca26ed}{00120}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_ab4e77adb8d35e5f4a7c9f8d921ca26ed}{AHB1RSTR}};       }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00121}00121   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED1[3];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00122}\mbox{\hyperlink{structRCC__Type_a703460a9346a3ae189650852052d0fc0}{00122}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a703460a9346a3ae189650852052d0fc0}{APB1RSTR}};       }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00123}\mbox{\hyperlink{structRCC__Type_a8e400d6b14b7564ddc3bfa559f4f84da}{00123}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a8e400d6b14b7564ddc3bfa559f4f84da}{APB2RSTR}};       }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00124}00124   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED2[2];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00125}\mbox{\hyperlink{structRCC__Type_a51b6760f6731e80ec77ec7f2ba6b300b}{00125}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a51b6760f6731e80ec77ec7f2ba6b300b}{AHB1ENR}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00126}00126   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED3[3];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00127}\mbox{\hyperlink{structRCC__Type_a4ebfbec666e5fe565a559a59f8da7fae}{00127}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a4ebfbec666e5fe565a559a59f8da7fae}{APB1ENR}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00128}\mbox{\hyperlink{structRCC__Type_addce15bda7760628c4ce315c5cc1d3b1}{00128}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_addce15bda7760628c4ce315c5cc1d3b1}{APB2ENR}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00129}00129   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED4[2];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00130}\mbox{\hyperlink{structRCC__Type_aceb7cc7ac7cf2959c9d6aee0d0ef6094}{00130}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_aceb7cc7ac7cf2959c9d6aee0d0ef6094}{AHB1LPENR}};      }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00131}00131   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED5[3];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00132}\mbox{\hyperlink{structRCC__Type_a912caa5cea7d1adf00498fc768d37b5e}{00132}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a912caa5cea7d1adf00498fc768d37b5e}{APB1LPENR}};      }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00133}\mbox{\hyperlink{structRCC__Type_a9fe97e5ac3051da7a4bfc365cbe1e803}{00133}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a9fe97e5ac3051da7a4bfc365cbe1e803}{APB2LPENR}};      }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00134}00134   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED6[2];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00135}\mbox{\hyperlink{structRCC__Type_ad23f3a8b785b56b8ed3b267fef55eb90}{00135}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_ad23f3a8b785b56b8ed3b267fef55eb90}{BDCR}};           }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00136}\mbox{\hyperlink{structRCC__Type_a040570e270b99da0eac95b3cf508f10e}{00136}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a040570e270b99da0eac95b3cf508f10e}{CSR}};            }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00137}00137   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED7[2];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00138}\mbox{\hyperlink{structRCC__Type_af9a4ee28e663f53b895e6c54ca2f1e74}{00138}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_af9a4ee28e663f53b895e6c54ca2f1e74}{SSCGR}};          }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00139}00139   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED8[2];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00140}\mbox{\hyperlink{structRCC__Type_a8a8441e23dab77d949e089ed2edc573a}{00140}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a8a8441e23dab77d949e089ed2edc573a}{DCKCFGR}};        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00141}00141   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED9;}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00142}\mbox{\hyperlink{structRCC__Type_aa48d2ddd5f9ee0e60f111c4e5419ab66}{00142}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_aa48d2ddd5f9ee0e60f111c4e5419ab66}{DCKCFGR2}};       }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00143}00143 \} \mbox{\hyperlink{structRCC__Type}{RCC\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00144}00144 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00145}00145 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00146}00146 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00147}00147 \textcolor{comment}{ * @brief       NVIC register structure}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00148}00148 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00149}00149 \textcolor{comment}{ * @details     This structure represents the NVIC register block, which contains}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00150}00150 \textcolor{comment}{ *              configuration and control registers for the Nested Vectored Interrupt Controller.}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00151}00151 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00152}\mbox{\hyperlink{structNVIC__Type}{00152}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00153}\mbox{\hyperlink{structNVIC__Type_af90c80b7c2b48e248780b3781e0df80f}{00153}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISER[8];        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00154}00154   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED1[24];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00155}\mbox{\hyperlink{structNVIC__Type_a1965a2e68b61d2e2009621f6949211a5}{00155}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICER[8];        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00156}00156   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED2[24];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00157}\mbox{\hyperlink{structNVIC__Type_acf8e38fc2e97316242ddeb7ea959ab90}{00157}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISPR[8];        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00158}00158   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED3[24];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00159}\mbox{\hyperlink{structNVIC__Type_a46241be64208436d35c9a4f8552575c5}{00159}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICPR[8];        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00160}00160   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED4[24];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00161}\mbox{\hyperlink{structNVIC__Type_a33e917b381e08dabe4aa5eb2881a7c11}{00161}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IABR[8];        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00162}00162   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED5[56];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00163}\mbox{\hyperlink{structNVIC__Type_aef706153e62c2681367f60cd3ee5526b}{00163}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t IPR[240];        }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00164}00164   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED6[644];}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00165}\mbox{\hyperlink{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}{00165}}   \mbox{\hyperlink{group__ACESS__MODIFIERS_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}{STIR}};           }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00166}00166 \} \mbox{\hyperlink{structNVIC__Type}{NVIC\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00167}00167 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00168}00168 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00169}00169 \textcolor{comment}{/********************* Peripheral Memory Map ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00170}00170 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00171}00171 \textcolor{preprocessor}{\#define SYSCFG\_BASE\_ADDR    (0x40013800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00172}00172 \textcolor{preprocessor}{\#define EXTI\_BASE\_ADDR      (0x40013C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00173}00173 \textcolor{preprocessor}{\#define GPIOA\_BASE\_ADDR     (0x40020000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00174}00174 \textcolor{preprocessor}{\#define GPIOB\_BASE\_ADDR     (0x40020400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00175}00175 \textcolor{preprocessor}{\#define GPIOC\_BASE\_ADDR     (0x40020800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00176}00176 \textcolor{preprocessor}{\#define GPIOH\_BASE\_ADDR     (0x40021C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00177}00177 \textcolor{preprocessor}{\#define RCC\_BASE\_ADDR       (0x40023800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00178}00178 \textcolor{preprocessor}{\#define NVIC\_BASE\_ADDR      (0xE000E100UL)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00179}00179 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00180}00180 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00181}00181 \textcolor{comment}{/********************* Peripheral Declaration ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00182}00182 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00183}00183 \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_Type*) SYSCFG\_BASE\_ADDR)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00184}00184 \textcolor{preprocessor}{\#define EXTI                ((EXTI\_Type*)   EXTI\_BASE\_ADDR)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00185}00185 \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_Type*)   GPIOA\_BASE\_ADDR)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00186}00186 \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_Type*)   GPIOB\_BASE\_ADDR)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00187}00187 \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_Type*)   GPIOC\_BASE\_ADDR)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00188}00188 \textcolor{preprocessor}{\#define GPIOH               ((GPIO\_Type*)   GPIOH\_BASE\_ADDR)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00189}00189 \textcolor{preprocessor}{\#define RCC                 ((RCC\_Type*)    RCC\_BASE\_ADDR)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00190}00190 \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type*)   NVIC\_BASE\_ADDR)}}
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00191}00191 }
\DoxyCodeLine{\Hypertarget{stm32f410rb_8h_source_l00192}00192 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
