

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Thu Jul 18 12:04:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.646 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  8305202|  20.000 ns|  83.052 ms|    2|  8305202|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3  |        3|     3843|  30.000 ns|  38.430 us|    1|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_reg_unsigned_short_1_fu_122                               |reg_unsigned_short_1                                |        1|        1|  10.000 ns|  10.000 ns|    1|     1|                                            yes|
        |grp_reg_unsigned_short_1_fu_128                               |reg_unsigned_short_1                                |        1|        1|  10.000 ns|  10.000 ns|    1|     1|                                            yes|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_3231_2  |        0|  8305200|  5 ~ 3845|          -|          -|  0 ~ 2160|        no|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     52|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      47|    111|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     57|    -|
|Register         |        -|    -|      58|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     105|    220|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3  |        0|   0|  19|  107|    0|
    |grp_reg_unsigned_short_1_fu_122                               |reg_unsigned_short_1                                |        0|   0|  14|    2|    0|
    |grp_reg_unsigned_short_1_fu_128                               |reg_unsigned_short_1                                |        0|   0|  14|    2|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                         |                                                    |        0|   0|  47|  111|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                   Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_163_p2                                                                     |         +|   0|  0|  12|          12|           1|
    |sub_fu_143_p2                                                                     |         +|   0|  0|  13|          13|           2|
    |and_ln3231_fu_169_p2                                                              |       and|   0|  0|   1|           1|           1|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_m_axis_video_TREADY  |       and|   0|  0|   1|           1|           1|
    |icmp_ln3231_1_fu_158_p2                                                           |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln3231_fu_149_p2                                                             |      icmp|   0|  0|  12|          12|           1|
    |ap_block_state1                                                                   |        or|   0|  0|   1|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                             |          |   0|  0|  52|          52|          19|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  21|          5|    1|          5|
    |ap_done      |   9|          2|    1|          2|
    |i_fu_70      |   9|          2|   12|         24|
    |out420_read  |   9|          2|    1|          2|
    |sof_reg_86   |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  57|         13|   16|         35|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln3231_reg_209                                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                                  |   4|   0|    4|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |cols_reg_191                                                               |  12|   0|   12|          0|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_70                                                                    |  12|   0|   12|          0|
    |icmp_ln3231_reg_201                                                        |   1|   0|    1|          0|
    |rows_reg_186                                                               |  12|   0|   12|          0|
    |sof_reg_86                                                                 |   1|   0|    1|          0|
    |sub_reg_196                                                                |  13|   0|   13|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  58|   0|   58|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|out420_dout            |   in|   24|     ap_fifo|                   out420|       pointer|
|out420_num_data_valid  |   in|    3|     ap_fifo|                   out420|       pointer|
|out420_fifo_cap        |   in|    3|     ap_fifo|                   out420|       pointer|
|out420_empty_n         |   in|    1|     ap_fifo|                   out420|       pointer|
|out420_read            |  out|    1|     ap_fifo|                   out420|       pointer|
|m_axis_video_TDATA     |  out|   24|        axis|    m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID    |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY    |   in|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST     |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP     |  out|    3|        axis|    m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB     |  out|    3|        axis|    m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER     |  out|    1|        axis|    m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST     |  out|    1|        axis|    m_axis_video_V_last_V|       pointer|
|m_axis_video_TID       |  out|    1|        axis|      m_axis_video_V_id_V|       pointer|
|Height                 |   in|   12|   ap_stable|                   Height|        scalar|
|WidthOut               |   in|   12|   ap_stable|                 WidthOut|        scalar|
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%WidthOut_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %WidthOut"   --->   Operation 6 'read' 'WidthOut_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%Height_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %Height"   --->   Operation 7 'read' 'Height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>1, i12 %Height_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3182]   --->   Operation 8 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>1, i12 %WidthOut_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3183]   --->   Operation 9 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln3231 = store i12 0, i12 %i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 10 'store' 'store_ln3231' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_49"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %Height, void "   --->   Operation 12 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %WidthOut, void "   --->   Operation 13 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out420, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_37, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>1, i12 %Height_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3182]   --->   Operation 16 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>1, i12 %WidthOut_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3183]   --->   Operation 17 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln3183 = zext i12 %cols" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3183]   --->   Operation 18 'zext' 'zext_ln3183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.54ns)   --->   "%sub = add i13 %zext_ln3183, i13 8191" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3183]   --->   Operation 19 'add' 'sub' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.54ns)   --->   "%icmp_ln3231 = icmp_eq  i12 %cols, i12 0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 20 'icmp' 'icmp_ln3231' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.29ns)   --->   "%br_ln3231 = br void %VITIS_LOOP_3233_3" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 21 'br' 'br_ln3231' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 4.39>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %entry, i1 %and_ln3231, void %VITIS_LOOP_3233_3.split" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 22 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.54ns)   --->   "%icmp_ln3231_1 = icmp_eq  i12 %i_1, i12 %rows" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 24 'icmp' 'icmp_ln3231_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.54ns)   --->   "%i_2 = add i12 %i_1, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln3231 = br i1 %icmp_ln3231_1, void %VITIS_LOOP_3233_3.split, void %for.end80.loopexit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 27 'br' 'br_ln3231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty' <Predicate = (!icmp_ln3231_1)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.84ns)   --->   "%call_ln3231 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3, i1 %sof, i12 %cols, i13 %sub, i24 %out420, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 29 'call' 'call_ln3231' <Predicate = (!icmp_ln3231_1)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.80ns)   --->   "%and_ln3231 = and i1 %icmp_ln3231, i1 %sof" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 30 'and' 'and_ln3231' <Predicate = (!icmp_ln3231_1)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln3231 = store i12 %i_2, i12 %i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 31 'store' 'store_ln3231' <Predicate = (!icmp_ln3231_1)> <Delay = 1.29>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln3231_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln3231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 33 'specloopname' 'specloopname_ln3231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (4.64ns)   --->   "%call_ln3231 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3, i1 %sof, i12 %cols, i13 %sub, i24 %out420, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 34 'call' 'call_ln3231' <Predicate = true> <Delay = 4.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln3231 = br void %VITIS_LOOP_3233_3" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3231]   --->   Operation 35 'br' 'br_ln3231' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out420]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ WidthOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01111]
WidthOut_read           (read               ) [ 00000]
Height_read             (read               ) [ 00000]
store_ln3231            (store              ) [ 00000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specstablecontent_ln0   (specstablecontent  ) [ 00000]
specstablecontent_ln0   (specstablecontent  ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
rows                    (call               ) [ 00011]
cols                    (call               ) [ 00011]
zext_ln3183             (zext               ) [ 00000]
sub                     (add                ) [ 00011]
icmp_ln3231             (icmp               ) [ 00011]
br_ln3231               (br                 ) [ 00111]
sof                     (phi                ) [ 00011]
i_1                     (load               ) [ 00000]
icmp_ln3231_1           (icmp               ) [ 00011]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000]
i_2                     (add                ) [ 00000]
br_ln3231               (br                 ) [ 00000]
empty                   (wait               ) [ 00000]
and_ln3231              (and                ) [ 00111]
store_ln3231            (store              ) [ 00000]
ret_ln0                 (ret                ) [ 00000]
specloopname_ln3231     (specloopname       ) [ 00000]
call_ln3231             (call               ) [ 00000]
br_ln3231               (br                 ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out420">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out420"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Height">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="WidthOut">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthOut"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<unsigned short>1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="WidthOut_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="0"/>
<pin id="77" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthOut_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="0" index="1" bw="12" slack="0"/>
<pin id="83" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="sof_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="sof_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="1"/>
<pin id="102" dir="0" index="3" bw="13" slack="1"/>
<pin id="103" dir="0" index="4" bw="24" slack="0"/>
<pin id="104" dir="0" index="5" bw="24" slack="0"/>
<pin id="105" dir="0" index="6" bw="3" slack="0"/>
<pin id="106" dir="0" index="7" bw="3" slack="0"/>
<pin id="107" dir="0" index="8" bw="1" slack="0"/>
<pin id="108" dir="0" index="9" bw="1" slack="0"/>
<pin id="109" dir="0" index="10" bw="1" slack="0"/>
<pin id="110" dir="0" index="11" bw="1" slack="0"/>
<pin id="111" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln3231/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_reg_unsigned_short_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_reg_unsigned_short_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln3231_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3231/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln3183_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3183/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sub_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln3231_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="12" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3231/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_1_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="2"/>
<pin id="157" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln3231_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3231_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln3231_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln3231/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln3231_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="12" slack="2"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3231/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="186" class="1005" name="rows_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="1"/>
<pin id="188" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="191" class="1005" name="cols_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="1"/>
<pin id="193" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="196" class="1005" name="sub_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="1"/>
<pin id="198" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="201" class="1005" name="icmp_ln3231_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln3231 "/>
</bind>
</comp>

<comp id="209" class="1005" name="and_ln3231_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="and_ln3231 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="90" pin="4"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="98" pin=8"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="98" pin=9"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="98" pin=10"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="98" pin=11"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="80" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="128" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="128" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="155" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="90" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="163" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="70" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="189"><net_src comp="122" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="194"><net_src comp="128" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="199"><net_src comp="143" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="98" pin=3"/></net>

<net id="204"><net_src comp="149" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="212"><net_src comp="169" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {3 4 }
	Port: m_axis_video_V_keep_V | {3 4 }
	Port: m_axis_video_V_strb_V | {3 4 }
	Port: m_axis_video_V_user_V | {3 4 }
	Port: m_axis_video_V_last_V | {3 4 }
	Port: m_axis_video_V_id_V | {3 4 }
	Port: m_axis_video_V_dest_V | {3 4 }
 - Input state : 
	Port: MultiPixStream2AXIvideo : out420 | {3 4 }
	Port: MultiPixStream2AXIvideo : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo : Height | {1 }
	Port: MultiPixStream2AXIvideo : WidthOut | {1 }
  - Chain level:
	State 1
		store_ln3231 : 1
	State 2
		zext_ln3183 : 1
		sub : 2
		icmp_ln3231 : 1
	State 3
		icmp_ln3231_1 : 1
		i_2 : 1
		br_ln3231 : 2
		call_ln3231 : 1
		and_ln3231 : 1
		store_ln3231 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|          | grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3_fu_98 |    16   |    37   |
|   call   |                grp_reg_unsigned_short_1_fu_122               |    12   |    0    |
|          |                grp_reg_unsigned_short_1_fu_128               |    12   |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|    add   |                          sub_fu_143                          |    0    |    12   |
|          |                          i_2_fu_163                          |    0    |    12   |
|----------|--------------------------------------------------------------|---------|---------|
|   icmp   |                      icmp_ln3231_fu_149                      |    0    |    12   |
|          |                     icmp_ln3231_1_fu_158                     |    0    |    12   |
|----------|--------------------------------------------------------------|---------|---------|
|    and   |                       and_ln3231_fu_169                      |    0    |    1    |
|----------|--------------------------------------------------------------|---------|---------|
|   read   |                   WidthOut_read_read_fu_74                   |    0    |    0    |
|          |                    Height_read_read_fu_80                    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   zext   |                      zext_ln3183_fu_139                      |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |    40   |    86   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| and_ln3231_reg_209|    1   |
|    cols_reg_191   |   12   |
|     i_reg_179     |   12   |
|icmp_ln3231_reg_201|    1   |
|    rows_reg_186   |   12   |
|     sof_reg_86    |    1   |
|    sub_reg_196    |   13   |
+-------------------+--------+
|       Total       |   52   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| sof_reg_86 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |    2   ||  1.298  ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   86   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   52   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   92   |   95   |
+-----------+--------+--------+--------+
