# SIPO
This repository consists of the RTL design and related essentials of Serial In Parallel Out Shift Register written in Verilog.
