#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a4fcefacc0 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale -6 -11;
v0x55a4fcf32940_0 .var "clk", 0 0;
o0x7fc034c4d7b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a4fcf32a00_0 .net "i1", 7 0, o0x7fc034c4d7b8;  0 drivers
o0x7fc034c4d7e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a4fcf32ac0_0 .net "i2", 7 0, o0x7fc034c4d7e8;  0 drivers
o0x7fc034c4d818 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a4fcf32b60_0 .net "i3", 7 0, o0x7fc034c4d818;  0 drivers
o0x7fc034c4d848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a4fcf32c20_0 .net "i4", 7 0, o0x7fc034c4d848;  0 drivers
v0x55a4fcf32d30_0 .var "ie1", 0 0;
v0x55a4fcf32dd0_0 .var "ie2", 0 0;
v0x55a4fcf32e70_0 .var "ie3", 0 0;
v0x55a4fcf32f10_0 .var "ie4", 0 0;
v0x55a4fcf330d0_0 .net "o1", 7 0, v0x55a4fcf27f30_0;  1 drivers
v0x55a4fcf33190_0 .net "o2", 7 0, v0x55a4fcf28710_0;  1 drivers
v0x55a4fcf33250_0 .net "o3", 7 0, v0x55a4fcf28e50_0;  1 drivers
v0x55a4fcf33310_0 .net "o4", 7 0, v0x55a4fcf295c0_0;  1 drivers
v0x55a4fcf333d0_0 .var "reset", 0 0;
S_0x55a4fcef81f0 .scope module, "micpu" "cpu" 2 26, 3 1 0, S_0x55a4fcefacc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x55a4fcf2f850_0 .net "clk", 0 0, v0x55a4fcf32940_0;  1 drivers
v0x55a4fcf31040_0 .net "i1", 7 0, o0x7fc034c4d7b8;  alias, 0 drivers
v0x55a4fcf31150_0 .net "i2", 7 0, o0x7fc034c4d7e8;  alias, 0 drivers
v0x55a4fcf31240_0 .net "i3", 7 0, o0x7fc034c4d818;  alias, 0 drivers
v0x55a4fcf31350_0 .net "i4", 7 0, o0x7fc034c4d848;  alias, 0 drivers
v0x55a4fcf314b0_0 .net "ie1", 0 0, v0x55a4fcf32d30_0;  1 drivers
v0x55a4fcf31550_0 .net "ie2", 0 0, v0x55a4fcf32dd0_0;  1 drivers
v0x55a4fcf315f0_0 .net "ie3", 0 0, v0x55a4fcf32e70_0;  1 drivers
v0x55a4fcf31690_0 .net "ie4", 0 0, v0x55a4fcf32f10_0;  1 drivers
v0x55a4fcf31730_0 .net "op_alu", 2 0, v0x55a4fcf2ff10_0;  1 drivers
v0x55a4fcf317f0_0 .net "opcode", 15 0, L_0x55a4fcf46dd0;  1 drivers
v0x55a4fcf318b0_0 .net "pop", 0 0, v0x55a4fcf300f0_0;  1 drivers
v0x55a4fcf31950_0 .net "push", 0 0, v0x55a4fcf301e0_0;  1 drivers
v0x55a4fcf31a40_0 .net "reg1_out", 7 0, v0x55a4fcf27f30_0;  alias, 1 drivers
v0x55a4fcf31b50_0 .net "reg2_out", 7 0, v0x55a4fcf28710_0;  alias, 1 drivers
v0x55a4fcf31c60_0 .net "reg3_out", 7 0, v0x55a4fcf28e50_0;  alias, 1 drivers
v0x55a4fcf31d70_0 .net "reg4_out", 7 0, v0x55a4fcf295c0_0;  alias, 1 drivers
v0x55a4fcf31f90_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  1 drivers
v0x55a4fcf32030_0 .net "s_inc", 0 0, v0x55a4fcf30280_0;  1 drivers
v0x55a4fcf320d0_0 .net "s_inm", 1 0, v0x55a4fcf30320_0;  1 drivers
v0x55a4fcf32190_0 .net "s_out", 0 0, v0x55a4fcf30410_0;  1 drivers
v0x55a4fcf32230_0 .net "s_pila", 0 0, v0x55a4fcf30500_0;  1 drivers
v0x55a4fcf322d0_0 .net "s_port", 1 0, v0x55a4fcf305f0_0;  1 drivers
v0x55a4fcf32390_0 .net "we3", 0 0, v0x55a4fcf306e0_0;  1 drivers
v0x55a4fcf32430_0 .net "we4", 0 0, v0x55a4fcf307d0_0;  1 drivers
v0x55a4fcf324d0_0 .net "we5", 0 0, v0x55a4fcf308c0_0;  1 drivers
v0x55a4fcf325c0_0 .net "wez", 0 0, v0x55a4fcf30960_0;  1 drivers
v0x55a4fcf32660_0 .net "z", 0 0, v0x55a4fcf22320_0;  1 drivers
S_0x55a4fcef7450 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x55a4fcef81f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 2 "s_port"
    .port_info 16 /INPUT 2 "s_inm"
    .port_info 17 /INPUT 3 "op_alu"
    .port_info 18 /OUTPUT 1 "z"
    .port_info 19 /OUTPUT 16 "opcode"
    .port_info 20 /OUTPUT 8 "reg1_out"
    .port_info 21 /OUTPUT 8 "reg2_out"
    .port_info 22 /OUTPUT 8 "reg3_out"
    .port_info 23 /OUTPUT 8 "reg4_out"
    .port_info 24 /INPUT 8 "i1"
    .port_info 25 /INPUT 8 "i2"
    .port_info 26 /INPUT 8 "i3"
    .port_info 27 /INPUT 8 "i4"
L_0x55a4fcf45e30 .functor AND 1, v0x55a4fcf308c0_0, L_0x55a4fcf45530, C4<1>, C4<1>;
L_0x55a4fcf45ea0 .functor AND 1, v0x55a4fcf308c0_0, L_0x55a4fcf45750, C4<1>, C4<1>;
o0x7fc034c4ead8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a4fcf45fa0 .functor AND 1, v0x55a4fcf308c0_0, o0x7fc034c4ead8, C4<1>, C4<1>;
L_0x55a4fcf46010 .functor AND 1, v0x55a4fcf308c0_0, L_0x55a4fcf45a70, C4<1>, C4<1>;
L_0x55a4fcf468f0 .functor OR 1, v0x55a4fcf32d30_0, v0x55a4fcf32dd0_0, C4<0>, C4<0>;
L_0x55a4fcf46960 .functor OR 1, L_0x55a4fcf468f0, v0x55a4fcf32e70_0, C4<0>, C4<0>;
L_0x55a4fcf46a60 .functor OR 1, L_0x55a4fcf46960, v0x55a4fcf32f10_0, C4<0>, C4<0>;
L_0x55a4fcf46b20 .functor OR 1, v0x55a4fcf301e0_0, L_0x55a4fcf46a60, C4<0>, C4<0>;
o0x7fc034c4eb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55a4fcf46d60 .functor AND 1, L_0x55a4fcf46cc0, o0x7fc034c4eb08, C4<1>, C4<1>;
L_0x55a4fcf46dd0 .functor BUFZ 16, L_0x55a4fcf33870, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55a4fcf2b8e0_0 .net *"_s30", 0 0, L_0x55a4fcf468f0;  1 drivers
v0x55a4fcf2b9c0_0 .net *"_s32", 0 0, L_0x55a4fcf46960;  1 drivers
v0x55a4fcf2baa0_0 .net *"_s39", 0 0, L_0x55a4fcf46cc0;  1 drivers
v0x55a4fcf2bb90_0 .net "alu_to_mux", 7 0, v0x55a4fce75c80_0;  1 drivers
v0x55a4fcf2bca0_0 .net "and1_to_reg", 0 0, L_0x55a4fcf45e30;  1 drivers
v0x55a4fcf2bd90_0 .net "and2_to_reg", 0 0, L_0x55a4fcf45ea0;  1 drivers
v0x55a4fcf2be30_0 .net "and3_to_reg", 0 0, L_0x55a4fcf45fa0;  1 drivers
v0x55a4fcf2bf00_0 .net "and4_to_reg", 0 0, L_0x55a4fcf46010;  1 drivers
v0x55a4fcf2bfd0_0 .net "clk", 0 0, v0x55a4fcf32940_0;  alias, 1 drivers
v0x55a4fcf2c100_0 .net "clk_out", 0 0, v0x55a4fcf21810_0;  1 drivers
v0x55a4fcf2c1d0_0 .net "cod42_0_to_mux7", 0 0, L_0x55a4fcf46600;  1 drivers
v0x55a4fcf2c2a0_0 .net "cod42_1_to_mux7", 0 0, L_0x55a4fcf467a0;  1 drivers
v0x55a4fcf2c370_0 .net "end_to_ie4", 0 0, L_0x55a4fcf46d60;  1 drivers
v0x55a4fcf2c410_0 .net "i1", 7 0, o0x7fc034c4d7b8;  alias, 0 drivers
v0x55a4fcf2c4e0_0 .net "i2", 7 0, o0x7fc034c4d7e8;  alias, 0 drivers
v0x55a4fcf2c5b0_0 .net "i3", 7 0, o0x7fc034c4d818;  alias, 0 drivers
v0x55a4fcf2c680_0 .net "i4", 7 0, o0x7fc034c4d848;  alias, 0 drivers
v0x55a4fcf2c860_0 .net "ie1", 0 0, v0x55a4fcf32d30_0;  alias, 1 drivers
v0x55a4fcf2c930_0 .net "ie2", 0 0, v0x55a4fcf32dd0_0;  alias, 1 drivers
v0x55a4fcf2ca00_0 .net "ie3", 0 0, v0x55a4fcf32e70_0;  alias, 1 drivers
v0x55a4fcf2cad0_0 .net "ie4", 0 0, v0x55a4fcf32f10_0;  alias, 1 drivers
v0x55a4fcf2cba0_0 .net "input_mux_to_mux", 7 0, v0x55a4fcf24e20_0;  1 drivers
v0x55a4fcf2cc40_0 .net "memdat_to_mux", 7 0, L_0x55a4fcf44ba0;  1 drivers
v0x55a4fcf2cd30_0 .net "mux3_to_mux6", 9 0, L_0x55a4fcf44ca0;  1 drivers
v0x55a4fcf2cdd0_0 .net "mux6_to_pc", 9 0, L_0x55a4fcf460d0;  1 drivers
v0x55a4fcf2cec0_0 .net "mux7_to_mux6", 9 0, v0x55a4fcf26620_0;  1 drivers
v0x55a4fcf2cfb0_0 .net "mux_to_mux", 9 0, L_0x55a4fcf33470;  1 drivers
v0x55a4fcf2d0a0_0 .net "mux_to_reg", 7 0, L_0x55a4fcf45310;  1 drivers
v0x55a4fcf2d140_0 .net "op_alu", 2 0, v0x55a4fcf2ff10_0;  alias, 1 drivers
v0x55a4fcf2d1e0_0 .net "opcode", 15 0, L_0x55a4fcf46dd0;  alias, 1 drivers
v0x55a4fcf2d280_0 .net "or_to_mux6", 0 0, L_0x55a4fcf46a60;  1 drivers
v0x55a4fcf2d320_0 .net "or_to_pila", 0 0, L_0x55a4fcf46b20;  1 drivers
v0x55a4fcf2d3c0_0 .net "pc_to_mem", 9 0, v0x55a4fcf26de0_0;  1 drivers
v0x55a4fcf2d460_0 .net "pila_to_mux", 9 0, v0x55a4fcf27520_0;  1 drivers
v0x55a4fcf2d550_0 .net "pop", 0 0, v0x55a4fcf300f0_0;  alias, 1 drivers
v0x55a4fcf2d5f0_0 .net "push", 0 0, v0x55a4fcf301e0_0;  alias, 1 drivers
v0x55a4fcf2d690_0 .net "rd1", 7 0, L_0x55a4fcf43d00;  1 drivers
v0x55a4fcf2d730_0 .net "rd2", 7 0, L_0x55a4fcf44450;  1 drivers
v0x55a4fcf2d7f0_0 .net "reg1_out", 7 0, v0x55a4fcf27f30_0;  alias, 1 drivers
v0x55a4fcf2d8b0_0 .net "reg2_out", 7 0, v0x55a4fcf28710_0;  alias, 1 drivers
v0x55a4fcf2d950_0 .net "reg3_out", 7 0, v0x55a4fcf28e50_0;  alias, 1 drivers
v0x55a4fcf2da20_0 .net "reg4_out", 7 0, v0x55a4fcf295c0_0;  alias, 1 drivers
v0x55a4fcf2daf0_0 .net "reg5_to_mux7", 9 0, L_0x55a4fcf46360;  1 drivers
v0x55a4fcf2dbe0_0 .net "reg6_to_mux7", 9 0, L_0x55a4fcf463d0;  1 drivers
v0x55a4fcf2dcf0_0 .net "reg7_to_mux7", 9 0, L_0x55a4fcf46440;  1 drivers
v0x55a4fcf2de00_0 .net "reg8_to_mux7", 9 0, L_0x55a4fcf464b0;  1 drivers
v0x55a4fcf2df10_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
v0x55a4fcf2dfb0_0 .net "s_inc", 0 0, v0x55a4fcf30280_0;  alias, 1 drivers
v0x55a4fcf2e050_0 .net "s_inm", 1 0, v0x55a4fcf30320_0;  alias, 1 drivers
v0x55a4fcf2e0f0_0 .net "s_out", 0 0, v0x55a4fcf30410_0;  alias, 1 drivers
v0x55a4fcf2e190_0 .net "s_pila", 0 0, v0x55a4fcf30500_0;  alias, 1 drivers
v0x55a4fcf2e230_0 .net "s_port", 1 0, v0x55a4fcf305f0_0;  alias, 1 drivers
v0x55a4fcf2e300_0 .net "sal_dec_1", 0 0, L_0x55a4fcf45530;  1 drivers
v0x55a4fcf2e3d0_0 .net "sal_dec_2", 0 0, L_0x55a4fcf45750;  1 drivers
v0x55a4fcf2e4a0_0 .net "sal_dec_3", 0 0, o0x7fc034c4ead8;  0 drivers
v0x55a4fcf2e540_0 .net "sal_dec_4", 0 0, L_0x55a4fcf45a70;  1 drivers
v0x55a4fcf2e610_0 .net "sal_del_3", 0 0, L_0x55a4fcf45960;  1 drivers
v0x55a4fcf2e6e0_0 .net "sal_mem_pro", 15 0, L_0x55a4fcf33870;  1 drivers
v0x55a4fcf2e7b0_0 .net "sal_timer", 0 0, o0x7fc034c4eb08;  0 drivers
v0x55a4fcf2e850_0 .net "sum_to_mux", 9 0, L_0x55a4fcf44b00;  1 drivers
v0x55a4fcf2e940_0 .net "wd3", 7 0, v0x55a4fcf23d00_0;  1 drivers
v0x55a4fcf2ea30_0 .net "we3", 0 0, v0x55a4fcf306e0_0;  alias, 1 drivers
v0x55a4fcf2ead0_0 .net "we4", 0 0, v0x55a4fcf307d0_0;  alias, 1 drivers
v0x55a4fcf2eb70_0 .net "we5", 0 0, v0x55a4fcf308c0_0;  alias, 1 drivers
v0x55a4fcf2ec10_0 .net "wez", 0 0, v0x55a4fcf30960_0;  alias, 1 drivers
v0x55a4fcf2f0f0_0 .net "z", 0 0, v0x55a4fcf22320_0;  alias, 1 drivers
v0x55a4fcf2f1c0_0 .net "zalu", 0 0, L_0x55a4fcf44a90;  1 drivers
L_0x55a4fcf335e0 .part L_0x55a4fcf33870, 0, 10;
L_0x55a4fcf445e0 .part L_0x55a4fcf33870, 8, 4;
L_0x55a4fcf44710 .part L_0x55a4fcf33870, 4, 4;
L_0x55a4fcf447b0 .part L_0x55a4fcf33870, 0, 4;
L_0x55a4fcf44850 .part L_0x55a4fcf33870, 4, 8;
L_0x55a4fcf450d0 .part L_0x55a4fcf33870, 0, 12;
L_0x55a4fcf453b0 .part L_0x55a4fcf33870, 2, 8;
L_0x55a4fcf45ca0 .part L_0x55a4fcf33870, 0, 1;
L_0x55a4fcf45d90 .part L_0x55a4fcf33870, 1, 1;
L_0x55a4fcf461c0 .concat [ 1 1 0 0], L_0x55a4fcf46600, L_0x55a4fcf467a0;
L_0x55a4fcf46cc0 .part L_0x55a4fcf33870, 9, 1;
S_0x55a4fcef1580 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55a4fcf44a90 .functor NOT 1, L_0x55a4fcf44960, C4<0>, C4<0>, C4<0>;
v0x55a4fceeb830_0 .net *"_s3", 0 0, L_0x55a4fcf44960;  1 drivers
v0x55a4fcedd8b0_0 .net "a", 7 0, L_0x55a4fcf43d00;  alias, 1 drivers
v0x55a4fcedd980_0 .net "b", 7 0, L_0x55a4fcf44450;  alias, 1 drivers
v0x55a4fcefa790_0 .net "op_alu", 2 0, v0x55a4fcf2ff10_0;  alias, 1 drivers
v0x55a4fce75c80_0 .var "s", 7 0;
v0x55a4fcefb7d0_0 .net "y", 7 0, v0x55a4fce75c80_0;  alias, 1 drivers
v0x55a4fcf1e2e0_0 .net "zero", 0 0, L_0x55a4fcf44a90;  alias, 1 drivers
E_0x55a4fcea8810 .event edge, v0x55a4fcefa790_0, v0x55a4fcedd980_0, v0x55a4fcedd8b0_0;
L_0x55a4fcf44960 .reduce/or v0x55a4fce75c80_0;
S_0x55a4fcf1e440 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55a4fcf1e770_0 .net *"_s0", 31 0, L_0x55a4fcf338e0;  1 drivers
v0x55a4fcf1e870_0 .net *"_s10", 5 0, L_0x55a4fcf43b20;  1 drivers
L_0x7fc034c030f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf1e950_0 .net *"_s13", 1 0, L_0x7fc034c030f0;  1 drivers
L_0x7fc034c03138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf1ea10_0 .net/2u *"_s14", 7 0, L_0x7fc034c03138;  1 drivers
v0x55a4fcf1eaf0_0 .net *"_s18", 31 0, L_0x55a4fcf43ed0;  1 drivers
L_0x7fc034c03180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf1ec20_0 .net *"_s21", 27 0, L_0x7fc034c03180;  1 drivers
L_0x7fc034c031c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf1ed00_0 .net/2u *"_s22", 31 0, L_0x7fc034c031c8;  1 drivers
v0x55a4fcf1ede0_0 .net *"_s24", 0 0, L_0x55a4fcf44000;  1 drivers
v0x55a4fcf1eea0_0 .net *"_s26", 7 0, L_0x55a4fcf44140;  1 drivers
v0x55a4fcf1ef80_0 .net *"_s28", 5 0, L_0x55a4fcf44230;  1 drivers
L_0x7fc034c03060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf1f060_0 .net *"_s3", 27 0, L_0x7fc034c03060;  1 drivers
L_0x7fc034c03210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf1f140_0 .net *"_s31", 1 0, L_0x7fc034c03210;  1 drivers
L_0x7fc034c03258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf1f220_0 .net/2u *"_s32", 7 0, L_0x7fc034c03258;  1 drivers
L_0x7fc034c030a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf1f300_0 .net/2u *"_s4", 31 0, L_0x7fc034c030a8;  1 drivers
v0x55a4fcf1f3e0_0 .net *"_s6", 0 0, L_0x55a4fcf43990;  1 drivers
v0x55a4fcf1f4a0_0 .net *"_s8", 7 0, L_0x55a4fcf43a80;  1 drivers
v0x55a4fcf1f580_0 .net "clk", 0 0, v0x55a4fcf32940_0;  alias, 1 drivers
v0x55a4fcf1f640_0 .net "ra1", 3 0, L_0x55a4fcf445e0;  1 drivers
v0x55a4fcf1f720_0 .net "ra2", 3 0, L_0x55a4fcf44710;  1 drivers
v0x55a4fcf1f800_0 .net "rd1", 7 0, L_0x55a4fcf43d00;  alias, 1 drivers
v0x55a4fcf1f8c0_0 .net "rd2", 7 0, L_0x55a4fcf44450;  alias, 1 drivers
v0x55a4fcf1f960 .array "regb", 15 0, 7 0;
v0x55a4fcf1fa00_0 .net "wa3", 3 0, L_0x55a4fcf447b0;  1 drivers
v0x55a4fcf1fae0_0 .net "wd3", 7 0, v0x55a4fcf23d00_0;  alias, 1 drivers
v0x55a4fcf1fbc0_0 .net "we3", 0 0, v0x55a4fcf306e0_0;  alias, 1 drivers
E_0x55a4fcea8bf0 .event posedge, v0x55a4fcf1f580_0;
L_0x55a4fcf338e0 .concat [ 4 28 0 0], L_0x55a4fcf445e0, L_0x7fc034c03060;
L_0x55a4fcf43990 .cmp/ne 32, L_0x55a4fcf338e0, L_0x7fc034c030a8;
L_0x55a4fcf43a80 .array/port v0x55a4fcf1f960, L_0x55a4fcf43b20;
L_0x55a4fcf43b20 .concat [ 4 2 0 0], L_0x55a4fcf445e0, L_0x7fc034c030f0;
L_0x55a4fcf43d00 .functor MUXZ 8, L_0x7fc034c03138, L_0x55a4fcf43a80, L_0x55a4fcf43990, C4<>;
L_0x55a4fcf43ed0 .concat [ 4 28 0 0], L_0x55a4fcf44710, L_0x7fc034c03180;
L_0x55a4fcf44000 .cmp/ne 32, L_0x55a4fcf43ed0, L_0x7fc034c031c8;
L_0x55a4fcf44140 .array/port v0x55a4fcf1f960, L_0x55a4fcf44230;
L_0x55a4fcf44230 .concat [ 4 2 0 0], L_0x55a4fcf44710, L_0x7fc034c03210;
L_0x55a4fcf44450 .functor MUXZ 8, L_0x7fc034c03258, L_0x55a4fcf44140, L_0x55a4fcf44000, C4<>;
S_0x55a4fcf1fd80 .scope module, "codificador" "codificador42" 4 66, 6 192 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x55a4fcf46520 .functor OR 1, v0x55a4fcf32dd0_0, v0x55a4fcf32f10_0, C4<0>, C4<0>;
L_0x55a4fcf46590 .functor NOT 1, v0x55a4fcf32d30_0, C4<0>, C4<0>, C4<0>;
L_0x55a4fcf46600 .functor AND 1, L_0x55a4fcf46520, L_0x55a4fcf46590, C4<1>, C4<1>;
L_0x55a4fcf466c0 .functor OR 1, v0x55a4fcf32e70_0, v0x55a4fcf32f10_0, C4<0>, C4<0>;
L_0x55a4fcf46730 .functor NOT 1, v0x55a4fcf32d30_0, C4<0>, C4<0>, C4<0>;
L_0x55a4fcf467a0 .functor AND 1, L_0x55a4fcf466c0, L_0x55a4fcf46730, C4<1>, C4<1>;
v0x55a4fcf1ffa0_0 .net *"_s0", 0 0, L_0x55a4fcf46520;  1 drivers
v0x55a4fcf20080_0 .net *"_s2", 0 0, L_0x55a4fcf46590;  1 drivers
v0x55a4fcf20160_0 .net *"_s6", 0 0, L_0x55a4fcf466c0;  1 drivers
v0x55a4fcf20220_0 .net *"_s8", 0 0, L_0x55a4fcf46730;  1 drivers
v0x55a4fcf20300_0 .net "ie1", 0 0, v0x55a4fcf32d30_0;  alias, 1 drivers
v0x55a4fcf20410_0 .net "ie2", 0 0, v0x55a4fcf32dd0_0;  alias, 1 drivers
v0x55a4fcf204d0_0 .net "ie3", 0 0, v0x55a4fcf32e70_0;  alias, 1 drivers
v0x55a4fcf20590_0 .net "ie4", 0 0, v0x55a4fcf32f10_0;  alias, 1 drivers
v0x55a4fcf20650_0 .net "s0", 0 0, L_0x55a4fcf46600;  alias, 1 drivers
v0x55a4fcf20710_0 .net "s1", 0 0, L_0x55a4fcf467a0;  alias, 1 drivers
S_0x55a4fcf20890 .scope module, "dec_1" "deco24" 4 44, 6 133 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x55a4fcf45450 .functor NOT 1, L_0x55a4fcf45ca0, C4<0>, C4<0>, C4<0>;
L_0x55a4fcf454c0 .functor NOT 1, L_0x55a4fcf45d90, C4<0>, C4<0>, C4<0>;
L_0x55a4fcf45530 .functor AND 1, L_0x55a4fcf45450, L_0x55a4fcf454c0, C4<1>, C4<1>;
L_0x55a4fcf45690 .functor NOT 1, L_0x55a4fcf45d90, C4<0>, C4<0>, C4<0>;
L_0x55a4fcf45750 .functor AND 1, L_0x55a4fcf45ca0, L_0x55a4fcf45690, C4<1>, C4<1>;
L_0x55a4fcf458b0 .functor NOT 1, L_0x55a4fcf45ca0, C4<0>, C4<0>, C4<0>;
L_0x55a4fcf45960 .functor AND 1, L_0x55a4fcf458b0, L_0x55a4fcf45d90, C4<1>, C4<1>;
L_0x55a4fcf45a70 .functor AND 1, L_0x55a4fcf45ca0, L_0x55a4fcf45d90, C4<1>, C4<1>;
v0x55a4fcf20ab0_0 .net *"_s0", 0 0, L_0x55a4fcf45450;  1 drivers
v0x55a4fcf20bb0_0 .net *"_s10", 0 0, L_0x55a4fcf458b0;  1 drivers
v0x55a4fcf20c90_0 .net *"_s2", 0 0, L_0x55a4fcf454c0;  1 drivers
v0x55a4fcf20d50_0 .net *"_s6", 0 0, L_0x55a4fcf45690;  1 drivers
v0x55a4fcf20e30_0 .net "a", 0 0, L_0x55a4fcf45530;  alias, 1 drivers
v0x55a4fcf20f40_0 .net "b", 0 0, L_0x55a4fcf45750;  alias, 1 drivers
v0x55a4fcf21000_0 .net "c", 0 0, L_0x55a4fcf45960;  alias, 1 drivers
v0x55a4fcf210c0_0 .net "d", 0 0, L_0x55a4fcf45a70;  alias, 1 drivers
v0x55a4fcf21180_0 .net "s0", 0 0, L_0x55a4fcf45ca0;  1 drivers
v0x55a4fcf21240_0 .net "s1", 0 0, L_0x55a4fcf45d90;  1 drivers
S_0x55a4fcf213c0 .scope module, "divisor" "Clock_divider" 4 75, 6 199 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 3 "base"
    .port_info 3 /INPUT 6 "umbral"
    .port_info 4 /OUTPUT 1 "clock_out"
L_0x7fc034c03330 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf21650_0 .net "base", 2 0, L_0x7fc034c03330;  1 drivers
v0x55a4fcf21750_0 .net "clock_in", 0 0, v0x55a4fcf32940_0;  alias, 1 drivers
v0x55a4fcf21810_0 .var "clock_out", 0 0;
v0x55a4fcf218e0_0 .var "counter", 27 0;
v0x55a4fcf21980_0 .var "divisor", 27 0;
v0x55a4fcf21ab0_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
v0x55a4fcf21b70_0 .var "temp", 5 0;
L_0x7fc034c03378 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf21c50_0 .net "umbral", 5 0, L_0x7fc034c03378;  1 drivers
E_0x55a4fcea7970 .event edge, v0x55a4fcf21650_0;
S_0x55a4fcf21dd0 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55a4fcf22060_0 .net "carga", 0 0, v0x55a4fcf30960_0;  alias, 1 drivers
v0x55a4fcf22140_0 .net "clk", 0 0, v0x55a4fcf32940_0;  alias, 1 drivers
v0x55a4fcf22250_0 .net "d", 0 0, L_0x55a4fcf44a90;  alias, 1 drivers
v0x55a4fcf22320_0 .var "q", 0 0;
v0x55a4fcf223c0_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
E_0x55a4fcf08080 .event posedge, v0x55a4fcf21ab0_0, v0x55a4fcf1f580_0;
S_0x55a4fcf22520 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55a4fcf33870 .functor BUFZ 16, L_0x55a4fcf33680, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55a4fcf22760_0 .net *"_s0", 15 0, L_0x55a4fcf33680;  1 drivers
v0x55a4fcf22860_0 .net *"_s2", 11 0, L_0x55a4fcf33740;  1 drivers
L_0x7fc034c03018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf22940_0 .net *"_s5", 1 0, L_0x7fc034c03018;  1 drivers
v0x55a4fcf22a00_0 .net "a", 9 0, v0x55a4fcf26de0_0;  alias, 1 drivers
v0x55a4fcf22ae0_0 .net "clk", 0 0, v0x55a4fcf32940_0;  alias, 1 drivers
v0x55a4fcf22bd0 .array "mem", 1023 0, 15 0;
v0x55a4fcf22c90_0 .net "rd", 15 0, L_0x55a4fcf33870;  alias, 1 drivers
L_0x55a4fcf33680 .array/port v0x55a4fcf22bd0, L_0x55a4fcf33740;
L_0x55a4fcf33740 .concat [ 10 2 0 0], v0x55a4fcf26de0_0, L_0x7fc034c03018;
S_0x55a4fcf22df0 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55a4fcf22fc0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55a4fcf23120_0 .net "d0", 9 0, L_0x55a4fcf335e0;  1 drivers
v0x55a4fcf23200_0 .net "d1", 9 0, L_0x55a4fcf44b00;  alias, 1 drivers
v0x55a4fcf232e0_0 .net "s", 0 0, v0x55a4fcf30280_0;  alias, 1 drivers
v0x55a4fcf233b0_0 .net "y", 9 0, L_0x55a4fcf33470;  alias, 1 drivers
L_0x55a4fcf33470 .functor MUXZ 10, L_0x55a4fcf335e0, L_0x55a4fcf44b00, v0x55a4fcf30280_0, C4<>;
S_0x55a4fcf23540 .scope module, "mux_2" "mux41" 4 17, 6 121 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55a4fcf21540 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x55a4fcf23960_0 .net "a", 7 0, v0x55a4fce75c80_0;  alias, 1 drivers
v0x55a4fcf23a70_0 .net "b", 7 0, L_0x55a4fcf44850;  1 drivers
v0x55a4fcf23b30_0 .net "c", 7 0, L_0x55a4fcf44ba0;  alias, 1 drivers
v0x55a4fcf23c20_0 .net "d", 7 0, v0x55a4fcf24e20_0;  alias, 1 drivers
v0x55a4fcf23d00_0 .var "out", 7 0;
v0x55a4fcf23e10_0 .net "s", 1 0, v0x55a4fcf30320_0;  alias, 1 drivers
E_0x55a4fcf238d0/0 .event edge, v0x55a4fcf23e10_0, v0x55a4fcf23c20_0, v0x55a4fcf23b30_0, v0x55a4fcf23a70_0;
E_0x55a4fcf238d0/1 .event edge, v0x55a4fcefb7d0_0;
E_0x55a4fcf238d0 .event/or E_0x55a4fcf238d0/0, E_0x55a4fcf238d0/1;
S_0x55a4fcf23fd0 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55a4fcf241a0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55a4fcf242a0_0 .net "d0", 9 0, L_0x55a4fcf33470;  alias, 1 drivers
v0x55a4fcf243b0_0 .net "d1", 9 0, v0x55a4fcf27520_0;  alias, 1 drivers
v0x55a4fcf24470_0 .net "s", 0 0, v0x55a4fcf30500_0;  alias, 1 drivers
v0x55a4fcf24540_0 .net "y", 9 0, L_0x55a4fcf44ca0;  alias, 1 drivers
L_0x55a4fcf44ca0 .functor MUXZ 10, L_0x55a4fcf33470, v0x55a4fcf27520_0, v0x55a4fcf30500_0, C4<>;
S_0x55a4fcf246d0 .scope module, "mux_4" "mux41" 4 32, 6 121 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55a4fcf248a0 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x55a4fcf24a70_0 .net "a", 7 0, o0x7fc034c4d7b8;  alias, 0 drivers
v0x55a4fcf24b70_0 .net "b", 7 0, o0x7fc034c4d7e8;  alias, 0 drivers
v0x55a4fcf24c50_0 .net "c", 7 0, o0x7fc034c4d818;  alias, 0 drivers
v0x55a4fcf24d40_0 .net "d", 7 0, o0x7fc034c4d848;  alias, 0 drivers
v0x55a4fcf24e20_0 .var "out", 7 0;
v0x55a4fcf24f30_0 .net "s", 1 0, v0x55a4fcf305f0_0;  alias, 1 drivers
E_0x55a4fcf249e0/0 .event edge, v0x55a4fcf24f30_0, v0x55a4fcf24d40_0, v0x55a4fcf24c50_0, v0x55a4fcf24b70_0;
E_0x55a4fcf249e0/1 .event edge, v0x55a4fcf24a70_0;
E_0x55a4fcf249e0 .event/or E_0x55a4fcf249e0/0, E_0x55a4fcf249e0/1;
S_0x55a4fcf250f0 .scope module, "mux_5" "mux2" 4 34, 6 50 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55a4fcf252c0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55a4fcf253c0_0 .net "d0", 7 0, L_0x55a4fcf44450;  alias, 1 drivers
v0x55a4fcf254f0_0 .net "d1", 7 0, L_0x55a4fcf453b0;  1 drivers
v0x55a4fcf255d0_0 .net "s", 0 0, v0x55a4fcf30410_0;  alias, 1 drivers
v0x55a4fcf25670_0 .net "y", 7 0, L_0x55a4fcf45310;  alias, 1 drivers
L_0x55a4fcf45310 .functor MUXZ 8, L_0x55a4fcf44450, L_0x55a4fcf453b0, v0x55a4fcf30410_0, C4<>;
S_0x55a4fcf25800 .scope module, "mux_6" "mux2" 4 54, 6 50 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55a4fcf259d0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55a4fcf25aa0_0 .net "d0", 9 0, L_0x55a4fcf44ca0;  alias, 1 drivers
v0x55a4fcf25bb0_0 .net "d1", 9 0, v0x55a4fcf26620_0;  alias, 1 drivers
v0x55a4fcf25c70_0 .net "s", 0 0, L_0x55a4fcf46a60;  alias, 1 drivers
v0x55a4fcf25d40_0 .net "y", 9 0, L_0x55a4fcf460d0;  alias, 1 drivers
L_0x55a4fcf460d0 .functor MUXZ 10, L_0x55a4fcf44ca0, v0x55a4fcf26620_0, L_0x55a4fcf46a60, C4<>;
S_0x55a4fcf25ed0 .scope module, "mux_7" "mux41" 4 56, 6 121 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x55a4fcf260a0 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001010>;
v0x55a4fcf26270_0 .net "a", 9 0, L_0x55a4fcf46360;  alias, 1 drivers
v0x55a4fcf26370_0 .net "b", 9 0, L_0x55a4fcf463d0;  alias, 1 drivers
v0x55a4fcf26450_0 .net "c", 9 0, L_0x55a4fcf46440;  alias, 1 drivers
v0x55a4fcf26540_0 .net "d", 9 0, L_0x55a4fcf464b0;  alias, 1 drivers
v0x55a4fcf26620_0 .var "out", 9 0;
v0x55a4fcf26730_0 .net "s", 1 0, L_0x55a4fcf461c0;  1 drivers
E_0x55a4fcf261e0/0 .event edge, v0x55a4fcf26730_0, v0x55a4fcf26540_0, v0x55a4fcf26450_0, v0x55a4fcf26370_0;
E_0x55a4fcf261e0/1 .event edge, v0x55a4fcf26270_0;
E_0x55a4fcf261e0 .event/or E_0x55a4fcf261e0/0, E_0x55a4fcf261e0/1;
S_0x55a4fcf268f0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55a4fcf26ac0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55a4fcf26c30_0 .net "clk", 0 0, v0x55a4fcf32940_0;  alias, 1 drivers
v0x55a4fcf26cf0_0 .net "d", 9 0, L_0x55a4fcf460d0;  alias, 1 drivers
v0x55a4fcf26de0_0 .var "q", 9 0;
v0x55a4fcf26ee0_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
S_0x55a4fcf26fc0 .scope module, "pila1" "pila" 4 28, 6 72 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x55a4fcf272b0_0 .net "clk", 0 0, v0x55a4fcf32940_0;  alias, 1 drivers
v0x55a4fcf27370_0 .net "inpush", 9 0, L_0x55a4fcf44ca0;  alias, 1 drivers
v0x55a4fcf27480 .array "mem", 7 0, 9 0;
v0x55a4fcf27520_0 .var "outpop", 9 0;
v0x55a4fcf275e0_0 .net "pop", 0 0, v0x55a4fcf300f0_0;  alias, 1 drivers
v0x55a4fcf276d0_0 .net "push", 0 0, L_0x55a4fcf46b20;  alias, 1 drivers
v0x55a4fcf27790_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
v0x55a4fcf27830_0 .var "sp", 2 0;
E_0x55a4fcf27230/0 .event edge, v0x55a4fcf275e0_0, v0x55a4fcf276d0_0;
E_0x55a4fcf27230/1 .event posedge, v0x55a4fcf21ab0_0;
E_0x55a4fcf27230 .event/or E_0x55a4fcf27230/0, E_0x55a4fcf27230/1;
S_0x55a4fcf27a10 .scope module, "reg1" "registro_mod" 4 36, 6 140 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55a4fcf27be0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55a4fcf27d60_0 .net "clk", 0 0, L_0x55a4fcf45e30;  alias, 1 drivers
v0x55a4fcf27e40_0 .net "d", 7 0, L_0x55a4fcf45310;  alias, 1 drivers
v0x55a4fcf27f30_0 .var "q", 7 0;
v0x55a4fcf28000_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
E_0x55a4fcf237f0/0 .event negedge, v0x55a4fcf27d60_0;
E_0x55a4fcf237f0/1 .event posedge, v0x55a4fcf21ab0_0;
E_0x55a4fcf237f0 .event/or E_0x55a4fcf237f0/0, E_0x55a4fcf237f0/1;
S_0x55a4fcf28150 .scope module, "reg2" "registro_mod" 4 38, 6 140 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55a4fcf282d0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55a4fcf28520_0 .net "clk", 0 0, L_0x55a4fcf45ea0;  alias, 1 drivers
v0x55a4fcf28600_0 .net "d", 7 0, L_0x55a4fcf45310;  alias, 1 drivers
v0x55a4fcf28710_0 .var "q", 7 0;
v0x55a4fcf287d0_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
E_0x55a4fcf284a0/0 .event negedge, v0x55a4fcf28520_0;
E_0x55a4fcf284a0/1 .event posedge, v0x55a4fcf21ab0_0;
E_0x55a4fcf284a0 .event/or E_0x55a4fcf284a0/0, E_0x55a4fcf284a0/1;
S_0x55a4fcf28920 .scope module, "reg3" "registro_mod" 4 40, 6 140 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55a4fcf28af0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55a4fcf28cb0_0 .net "clk", 0 0, L_0x55a4fcf45fa0;  alias, 1 drivers
v0x55a4fcf28d90_0 .net "d", 7 0, L_0x55a4fcf45310;  alias, 1 drivers
v0x55a4fcf28e50_0 .var "q", 7 0;
v0x55a4fcf28f40_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
E_0x55a4fcf28c30/0 .event negedge, v0x55a4fcf28cb0_0;
E_0x55a4fcf28c30/1 .event posedge, v0x55a4fcf21ab0_0;
E_0x55a4fcf28c30 .event/or E_0x55a4fcf28c30/0, E_0x55a4fcf28c30/1;
S_0x55a4fcf29090 .scope module, "reg4" "registro_mod" 4 42, 6 140 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55a4fcf29260 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x55a4fcf29420_0 .net "clk", 0 0, L_0x55a4fcf46010;  alias, 1 drivers
v0x55a4fcf29500_0 .net "d", 7 0, L_0x55a4fcf45310;  alias, 1 drivers
v0x55a4fcf295c0_0 .var "q", 7 0;
v0x55a4fcf296b0_0 .net "reset", 0 0, v0x55a4fcf333d0_0;  alias, 1 drivers
E_0x55a4fcf293a0/0 .event negedge, v0x55a4fcf29420_0;
E_0x55a4fcf293a0/1 .event posedge, v0x55a4fcf21ab0_0;
E_0x55a4fcf293a0 .event/or E_0x55a4fcf293a0/0, E_0x55a4fcf293a0/1;
S_0x55a4fcf29800 .scope module, "reg_int_1" "reg_int_1" 4 58, 6 151 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x55a4fcf46360 .functor BUFZ 10, v0x55a4fcf299c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x55a4fcf299c0_0 .var "reg_dat", 9 0;
v0x55a4fcf29ac0_0 .net "s", 9 0, L_0x55a4fcf46360;  alias, 1 drivers
S_0x55a4fcf29ba0 .scope module, "reg_int_2" "reg_int_2" 4 60, 6 161 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x55a4fcf463d0 .functor BUFZ 10, v0x55a4fcf29d90_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x55a4fcf29d90_0 .var "reg_dat", 9 0;
v0x55a4fcf29e90_0 .net "s", 9 0, L_0x55a4fcf463d0;  alias, 1 drivers
S_0x55a4fcf29fa0 .scope module, "reg_int_3" "reg_int_3" 4 62, 6 172 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x55a4fcf46440 .functor BUFZ 10, v0x55a4fcf2a190_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x55a4fcf2a190_0 .var "reg_dat", 9 0;
v0x55a4fcf2a290_0 .net "s", 9 0, L_0x55a4fcf46440;  alias, 1 drivers
S_0x55a4fcf2a3a0 .scope module, "reg_int_4" "reg_int_4" 4 64, 6 182 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x55a4fcf464b0 .functor BUFZ 10, v0x55a4fcf2a590_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x55a4fcf2a590_0 .var "reg_dat", 9 0;
v0x55a4fcf2a690_0 .net "s", 9 0, L_0x55a4fcf464b0;  alias, 1 drivers
S_0x55a4fcf2a7a0 .scope module, "regpro1" "regprog" 4 30, 6 101 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x55a4fcf44ba0 .functor BUFZ 8, L_0x55a4fcf44ef0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55a4fcf2aa20_0 .net *"_s0", 7 0, L_0x55a4fcf44ef0;  1 drivers
v0x55a4fcf2ab00_0 .net *"_s3", 7 0, L_0x55a4fcf44f90;  1 drivers
v0x55a4fcf2abe0_0 .net *"_s4", 9 0, L_0x55a4fcf45030;  1 drivers
L_0x7fc034c032e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf2acd0_0 .net *"_s7", 1 0, L_0x7fc034c032e8;  1 drivers
v0x55a4fcf2adb0_0 .net "clk", 0 0, v0x55a4fcf32940_0;  alias, 1 drivers
v0x55a4fcf2aea0_0 .net "rd", 7 0, L_0x55a4fcf44ba0;  alias, 1 drivers
v0x55a4fcf2af60 .array "regb", 255 0, 7 0;
v0x55a4fcf2b000_0 .net "wd", 7 0, L_0x55a4fcf43d00;  alias, 1 drivers
v0x55a4fcf2b110_0 .net "we4", 0 0, v0x55a4fcf307d0_0;  alias, 1 drivers
v0x55a4fcf2b260_0 .net "wra", 11 0, L_0x55a4fcf450d0;  1 drivers
L_0x55a4fcf44ef0 .array/port v0x55a4fcf2af60, L_0x55a4fcf45030;
L_0x55a4fcf44f90 .part L_0x55a4fcf450d0, 4, 8;
L_0x55a4fcf45030 .concat [ 8 2 0 0], L_0x55a4fcf44f90, L_0x7fc034c032e8;
S_0x55a4fcf2b3e0 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x55a4fcef7450;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55a4fcf2b5d0_0 .net "a", 9 0, v0x55a4fcf26de0_0;  alias, 1 drivers
L_0x7fc034c032a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55a4fcf2b700_0 .net "b", 9 0, L_0x7fc034c032a0;  1 drivers
v0x55a4fcf2b7e0_0 .net "y", 9 0, L_0x55a4fcf44b00;  alias, 1 drivers
L_0x55a4fcf44b00 .arith/sum 10, v0x55a4fcf26de0_0, L_0x7fc034c032a0;
S_0x55a4fcf2f660 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x55a4fcef81f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
    .port_info 14 /INPUT 1 "ie1"
    .port_info 15 /INPUT 1 "ie2"
    .port_info 16 /INPUT 1 "ie3"
    .port_info 17 /INPUT 1 "ie4"
v0x55a4fcf2fb10_0 .net "ie1", 0 0, v0x55a4fcf32d30_0;  alias, 1 drivers
v0x55a4fcf2fc20_0 .net "ie2", 0 0, v0x55a4fcf32dd0_0;  alias, 1 drivers
v0x55a4fcf2fd30_0 .net "ie3", 0 0, v0x55a4fcf32e70_0;  alias, 1 drivers
v0x55a4fcf2fe20_0 .net "ie4", 0 0, v0x55a4fcf32f10_0;  alias, 1 drivers
v0x55a4fcf2ff10_0 .var "op_alu", 2 0;
v0x55a4fcf30050_0 .net "opcode", 15 0, L_0x55a4fcf46dd0;  alias, 1 drivers
v0x55a4fcf300f0_0 .var "pop", 0 0;
v0x55a4fcf301e0_0 .var "push", 0 0;
v0x55a4fcf30280_0 .var "s_inc", 0 0;
v0x55a4fcf30320_0 .var "s_inm", 1 0;
v0x55a4fcf30410_0 .var "s_out", 0 0;
v0x55a4fcf30500_0 .var "s_pila", 0 0;
v0x55a4fcf305f0_0 .var "s_port", 1 0;
v0x55a4fcf306e0_0 .var "we3", 0 0;
v0x55a4fcf307d0_0 .var "we4", 0 0;
v0x55a4fcf308c0_0 .var "we5", 0 0;
v0x55a4fcf30960_0 .var "wez", 0 0;
v0x55a4fcf30b60_0 .net "z", 0 0, v0x55a4fcf22320_0;  alias, 1 drivers
E_0x55a4fcf2fab0 .event edge, v0x55a4fcf2d1e0_0;
    .scope S_0x55a4fcf268f0;
T_0 ;
    %wait E_0x55a4fcf08080;
    %load/vec4 v0x55a4fcf26ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55a4fcf26de0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a4fcf26cf0_0;
    %assign/vec4 v0x55a4fcf26de0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a4fcf22520;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55a4fcf22bd0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55a4fcf1e440;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55a4fcf1f960 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55a4fcf1e440;
T_3 ;
    %wait E_0x55a4fcea8bf0;
    %load/vec4 v0x55a4fcf1fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55a4fcf1fae0_0;
    %load/vec4 v0x55a4fcf1fa00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a4fcf1f960, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a4fcf23540;
T_4 ;
    %wait E_0x55a4fcf238d0;
    %load/vec4 v0x55a4fcf23e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55a4fcf23960_0;
    %assign/vec4 v0x55a4fcf23d00_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55a4fcf23a70_0;
    %assign/vec4 v0x55a4fcf23d00_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55a4fcf23b30_0;
    %assign/vec4 v0x55a4fcf23d00_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55a4fcf23c20_0;
    %assign/vec4 v0x55a4fcf23d00_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a4fcef1580;
T_5 ;
    %wait E_0x55a4fcea8810;
    %load/vec4 v0x55a4fcefa790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x55a4fcedd8b0_0;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x55a4fcedd8b0_0;
    %inv;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x55a4fcedd8b0_0;
    %load/vec4 v0x55a4fcedd980_0;
    %add;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x55a4fcedd8b0_0;
    %load/vec4 v0x55a4fcedd980_0;
    %sub;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x55a4fcedd8b0_0;
    %load/vec4 v0x55a4fcedd980_0;
    %and;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x55a4fcedd8b0_0;
    %load/vec4 v0x55a4fcedd980_0;
    %or;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x55a4fcedd8b0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x55a4fcedd980_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55a4fce75c80_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a4fcf21dd0;
T_6 ;
    %wait E_0x55a4fcf08080;
    %load/vec4 v0x55a4fcf223c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4fcf22320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a4fcf22060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55a4fcf22250_0;
    %assign/vec4 v0x55a4fcf22320_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a4fcf26fc0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf27830_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x55a4fcf26fc0;
T_8 ;
    %wait E_0x55a4fcf27230;
    %load/vec4 v0x55a4fcf27790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf27830_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x55a4fcf276d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55a4fcf27370_0;
    %load/vec4 v0x55a4fcf27830_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55a4fcf27480, 4, 0;
    %load/vec4 v0x55a4fcf27830_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55a4fcf27830_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55a4fcf27520_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x55a4fcf275e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55a4fcf27830_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55a4fcf27830_0, 0, 3;
    %load/vec4 v0x55a4fcf27830_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55a4fcf27480, 4;
    %store/vec4 v0x55a4fcf27520_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a4fcf2a7a0;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x55a4fcf2af60 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55a4fcf2a7a0;
T_10 ;
    %wait E_0x55a4fcea8bf0;
    %load/vec4 v0x55a4fcf2b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55a4fcf2b000_0;
    %load/vec4 v0x55a4fcf2b260_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a4fcf2af60, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a4fcf246d0;
T_11 ;
    %wait E_0x55a4fcf249e0;
    %load/vec4 v0x55a4fcf24f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55a4fcf24a70_0;
    %assign/vec4 v0x55a4fcf24e20_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x55a4fcf24b70_0;
    %assign/vec4 v0x55a4fcf24e20_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55a4fcf24c50_0;
    %assign/vec4 v0x55a4fcf24e20_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x55a4fcf24d40_0;
    %assign/vec4 v0x55a4fcf24e20_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55a4fcf27a10;
T_12 ;
    %wait E_0x55a4fcf237f0;
    %load/vec4 v0x55a4fcf28000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a4fcf27f30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a4fcf27e40_0;
    %assign/vec4 v0x55a4fcf27f30_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a4fcf28150;
T_13 ;
    %wait E_0x55a4fcf284a0;
    %load/vec4 v0x55a4fcf287d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a4fcf28710_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55a4fcf28600_0;
    %assign/vec4 v0x55a4fcf28710_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a4fcf28920;
T_14 ;
    %wait E_0x55a4fcf28c30;
    %load/vec4 v0x55a4fcf28f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a4fcf28e50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a4fcf28d90_0;
    %assign/vec4 v0x55a4fcf28e50_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a4fcf29090;
T_15 ;
    %wait E_0x55a4fcf293a0;
    %load/vec4 v0x55a4fcf296b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a4fcf295c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55a4fcf29500_0;
    %assign/vec4 v0x55a4fcf295c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55a4fcf25ed0;
T_16 ;
    %wait E_0x55a4fcf261e0;
    %load/vec4 v0x55a4fcf26730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x55a4fcf26270_0;
    %assign/vec4 v0x55a4fcf26620_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x55a4fcf26370_0;
    %assign/vec4 v0x55a4fcf26620_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x55a4fcf26450_0;
    %assign/vec4 v0x55a4fcf26620_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x55a4fcf26540_0;
    %assign/vec4 v0x55a4fcf26620_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55a4fcf29800;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x55a4fcf299c0_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x55a4fcf29ba0;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x55a4fcf29d90_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x55a4fcf29fa0;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x55a4fcf2a190_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x55a4fcf2a3a0;
T_20 ;
    %pushi/vec4 1020, 0, 10;
    %store/vec4 v0x55a4fcf2a590_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x55a4fcf213c0;
T_21 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x55a4fcf218e0_0, 0, 28;
    %end;
    .thread T_21;
    .scope S_0x55a4fcf213c0;
T_22 ;
    %wait E_0x55a4fcea7970;
    %load/vec4 v0x55a4fcf21650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x55a4fcf21980_0, 0, 28;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x55a4fcf21980_0, 0, 28;
    %jmp T_22.6;
T_22.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x55a4fcf21980_0, 0, 28;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x55a4fcf21980_0, 0, 28;
    %jmp T_22.6;
T_22.4 ;
    %pushi/vec4 1200000, 0, 28;
    %store/vec4 v0x55a4fcf21980_0, 0, 28;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55a4fcf213c0;
T_23 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a4fcf21b70_0, 0, 6;
    %end;
    .thread T_23;
    .scope S_0x55a4fcf213c0;
T_24 ;
    %wait E_0x55a4fcea8bf0;
    %load/vec4 v0x55a4fcf218e0_0;
    %pad/u 32;
    %load/vec4 v0x55a4fcf21980_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55a4fcf21b70_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55a4fcf21b70_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf21810_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf21810_0, 0, 1;
    %load/vec4 v0x55a4fcf21b70_0;
    %store/vec4 v0x55a4fcf21b70_0, 0, 6;
T_24.1 ;
    %load/vec4 v0x55a4fcf21b70_0;
    %load/vec4 v0x55a4fcf21c50_0;
    %cmp/e;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55a4fcf21b70_0, 0, 6;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf21810_0, 0, 1;
T_24.3 ;
    %load/vec4 v0x55a4fcf218e0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x55a4fcf218e0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55a4fcf2f660;
T_25 ;
    %wait E_0x55a4fcf2fab0;
    %load/vec4 v0x55a4fcf30050_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_25.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_25.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_25.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_25.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_25.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_25.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_25.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_25.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_25.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_25.9, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/z;
    %jmp/1 T_25.10, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_25.11, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_25.12, 4;
    %jmp T_25.14;
T_25.0 ;
    %load/vec4 v0x55a4fcf30050_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %jmp T_25.14;
T_25.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %jmp T_25.14;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %jmp T_25.14;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %load/vec4 v0x55a4fcf30b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %jmp T_25.16;
T_25.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
T_25.16 ;
    %jmp T_25.14;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %load/vec4 v0x55a4fcf30b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
T_25.18 ;
    %jmp T_25.14;
T_25.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %jmp T_25.14;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %jmp T_25.14;
T_25.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %load/vec4 v0x55a4fcf30050_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %jmp T_25.14;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %jmp T_25.14;
T_25.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %jmp T_25.14;
T_25.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %jmp T_25.14;
T_25.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %jmp T_25.14;
T_25.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf301e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf300f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf306e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf307d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf308c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf305f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf30410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf30280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4fcf30320_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a4fcf2ff10_0, 0, 3;
    %jmp T_25.14;
T_25.14 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55a4fcefacc0;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf32940_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf32940_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55a4fcefacc0;
T_27 ;
    %vpi_call 2 30 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4fcf333d0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf333d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf32d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf32dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf32e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4fcf32f10_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x55a4fcefacc0;
T_28 ;
    %delay 3000000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
