
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088113                       # Number of seconds simulated
sim_ticks                                 88112950000                       # Number of ticks simulated
final_tick                                88112950000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1710593                       # Simulator instruction rate (inst/s)
host_op_rate                                  2822185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3366847027                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680864                       # Number of bytes of host memory used
host_seconds                                    26.17                       # Real time elapsed on the host
sim_insts                                    44767509                       # Number of instructions simulated
sim_ops                                      73858724                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          498624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             545408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           100                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                100                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             530955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5658918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6189873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        530955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           530955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           72634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                72634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           72634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            530955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5658918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6262507                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998393                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824775                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           232                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428398                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176225900                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767509                       # Number of instructions committed
system.cpu.committedOps                      73858724                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334747                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945810                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246094                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334747                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164563937                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004002                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729222                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993479                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823158                       # number of memory refs
system.cpu.num_load_insts                    20998383                       # Number of load instructions
system.cpu.num_store_insts                    5824775                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176225900                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689949                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851695     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997411     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824085      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858724                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.410642                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47018                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.487218                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.410642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693354                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958465                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5801654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5801654                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26760119                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26760119                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26760119                       # number of overall hits
system.cpu.dcache.overall_hits::total        26760119                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39928                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39928                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23121                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        63049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        63049                       # number of overall misses
system.cpu.dcache.overall_misses::total         63049                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1125011500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1125011500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    682972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    682972000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1807983500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1807983500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1807983500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1807983500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823168                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823168                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001901                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003969                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002351                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002351                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002351                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002351                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28176.004308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28176.004308                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29539.033779                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29539.033779                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 28675.847357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28675.847357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 28675.847357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28675.847357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        44105                       # number of writebacks
system.cpu.dcache.writebacks::total             44105                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39928                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39928                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        23121                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        23121                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        63049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        63049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63049                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1085083500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1085083500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    659851000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    659851000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1744934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1744934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1744934500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1744934500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003969                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002351                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002351                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27176.004308                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27176.004308                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28539.033779                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28539.033779                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27675.847357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27675.847357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 27675.847357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27675.847357                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46506                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.188590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428398                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               752                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79027.125000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   437.188590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.853884                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853884                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857548                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427646                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427646                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427646                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427646                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427646                       # number of overall hits
system.cpu.icache.overall_hits::total        59427646                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           752                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            752                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          752                       # number of overall misses
system.cpu.icache.overall_misses::total           752                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    117522500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    117522500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    117522500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    117522500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    117522500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    117522500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428398                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428398                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428398                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428398                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 156279.920213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 156279.920213                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 156279.920213                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 156279.920213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 156279.920213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 156279.920213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          752                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          752                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          752                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          752                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          752                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    116770500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116770500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    116770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116770500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    116770500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    116770500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 155279.920213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 155279.920213                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 155279.920213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 155279.920213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 155279.920213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 155279.920213                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.214305                       # Cycle average of tags in use
system.l2.tags.total_refs                      110581                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.228396                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.860762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          9.245527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2029.108016                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.990775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997663                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    911032                       # Number of tag accesses
system.l2.tags.data_accesses                   911032                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        44105                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44105                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          304                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              304                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             16031                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16031                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                277                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   277                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21508                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21785                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21801                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                21785                       # number of overall hits
system.l2.overall_hits::total                   21801                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6813                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              736                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18420                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25233                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25969                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                736                       # number of overall misses
system.l2.overall_misses::cpu.data              25233                       # number of overall misses
system.l2.overall_misses::total                 25969                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    453932000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     453932000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    115470500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115470500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    799348500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    799348500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     115470500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1253280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1368751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    115470500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1253280500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1368751000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        44105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          304                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          304                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         16031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            16031                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               752                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             47018                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47770                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              752                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            47018                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47770                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960931                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.461330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.461330                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.536667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.543626                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.536667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.543626                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 66627.330104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66627.330104                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 156889.266304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 156889.266304                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 43395.684039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 43395.684039                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 156889.266304                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 49668.311338                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52707.112326                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 156889.266304                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 49668.311338                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52707.112326                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                22256                       # number of writebacks
system.l2.writebacks::total                     22256                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6813                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18420                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25969                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25969                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    385802000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    385802000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    108110500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    108110500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    615148500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    615148500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    108110500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1000950500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1109061000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    108110500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1000950500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1109061000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.461330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461330                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.536667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.543626                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.536667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.543626                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 56627.330104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56627.330104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 146889.266304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 146889.266304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 33395.684039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 33395.684039                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 146889.266304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 39668.311338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42707.112326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 146889.266304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 39668.311338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42707.112326                       # average overall mshr miss latency
system.l2.replacements                          24104                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  7067.327640                       # Cycle average of tags in use
system.l3.tags.total_refs                       49495                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      8524                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.806546                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.841606                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        628.891751                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6437.594283                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000051                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.038385                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.392920                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.431355                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          7483                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         7408                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.456726                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     58023                       # Number of tag accesses
system.l3.tags.data_accesses                    58023                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        22256                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            22256                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                104                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          17338                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17343                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 17442                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17447                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    5                       # number of overall hits
system.l3.overall_hits::cpu.data                17442                       # number of overall hits
system.l3.overall_hits::total                   17447                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6709                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6709                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          731                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1082                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1813                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 731                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7791                       # number of demand (read+write) misses
system.l3.demand_misses::total                   8522                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                731                       # number of overall misses
system.l3.overall_misses::cpu.data               7791                       # number of overall misses
system.l3.overall_misses::total                  8522                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    309143000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     309143000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     99932000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    126451500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    226383500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      99932000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     435594500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        535526500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     99932000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    435594500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       535526500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        22256                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        22256                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6813                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6813                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          736                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        18420                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19156                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               736                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             25233                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25969                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              736                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            25233                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25969                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.984735                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.984735                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.993207                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.058740                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.094644                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.993207                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.308762                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.328160                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.993207                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.308762                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.328160                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 46078.849307                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 46078.849307                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 136705.882353                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 116868.299445                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 124866.795367                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 136705.882353                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 55909.960210                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 62840.471720                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 136705.882353                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 55909.960210                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 62840.471720                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  100                       # number of writebacks
system.l3.writebacks::total                       100                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6709                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6709                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          731                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1082                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1813                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            731                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7791                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              8522                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           731                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7791                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             8522                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    201799000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    201799000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     88236000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    109139500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    197375500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     88236000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    310938500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    399174500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     88236000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    310938500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    399174500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.984735                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.984735                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.993207                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.058740                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.094644                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.993207                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.308762                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.328160                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.993207                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.308762                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.328160                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 30078.849307                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 30078.849307                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 120705.882353                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 100868.299445                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 108866.795367                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 120705.882353                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 39909.960210                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 46840.471720                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 120705.882353                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 39909.960210                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 46840.471720                       # average overall mshr miss latency
system.l3.replacements                           1041                       # number of replacements
system.membus.snoop_filter.tot_requests          9509                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          100                       # Transaction distribution
system.membus.trans_dist::CleanEvict              887                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6709                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1813                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        18031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        18031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       551808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       551808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  551808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8522                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9924000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42625500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       110611                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        62841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            658                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          658                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           16031                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          16031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7090                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7090                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           752                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39928                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       172604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                174412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5831872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5899456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25145                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1430784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            88946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.085757                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  88287     99.26%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    659      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              88946                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           99714500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1128000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78542500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88112950000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19156                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22356                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            2215                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6813                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6813                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19156                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        75468                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3086400                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1041                       # Total snoops (count)
system.tol3bus.snoopTraffic                      6400                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            50540                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.020598                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.142034                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  49499     97.94%     97.94% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1041      2.06%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              50540                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           47005500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          38953500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
