#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  3 15:23:14 2020
# Process ID: 7784
# Current directory: C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4924 C:\Users\bmkuter\GitHub\EC311\Lab_1_Full_Adder\full_adder_old_vivado\full_adder_old_vivado.xpr
# Log file: C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/vivado.log
# Journal file: C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder.v w ]
add_files C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
add_files -fileset constrs_1 -norecurse C:/Users/bmkuter/Downloads/Nexys4DDR_Master.xdc
refresh_design
file mkdir C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_adder_testbench.v w ]
add_files -fileset sim_1 C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_adder_testbench.v
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_simulation
source four_bit_adder_testbench.tcl
add_bp {C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_adder_testbench.v} 42
remove_bps -file {C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_adder_testbench.v} -line 42
close_sim
close_design
close_project
open_project C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.xpr
update_compile_order -fileset sources_1
launch_simulation
source four_bit_adder_testbench.tcl
synth_design -rtl -name rtl_1
refresh_design
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/one_bit_half_testbench.v w ]
add_files -fileset sim_1 C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/one_bit_half_testbench.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
close_sim
launch_simulation
launch_simulation
source four_bit_adder_testbench.tcl
current_wave_config {Untitled 6}
add_wave {{/four_bit_adder_testbench/add1}} 
remove_forces { {/four_bit_adder_testbench/add1/c0} {/four_bit_adder_testbench/add1/a0} {/four_bit_adder_testbench/add1/b0} {/four_bit_adder_testbench/add1/a1} {/four_bit_adder_testbench/add1/b1} {/four_bit_adder_testbench/add1/a2} {/four_bit_adder_testbench/add1/b2} {/four_bit_adder_testbench/add1/a3} {/four_bit_adder_testbench/add1/b3} {/four_bit_adder_testbench/add1/s0} {/four_bit_adder_testbench/add1/s1} {/four_bit_adder_testbench/add1/s2} {/four_bit_adder_testbench/add1/s3} {/four_bit_adder_testbench/add1/carry} {/four_bit_adder_testbench/add1/c1} {/four_bit_adder_testbench/add1/c2} {/four_bit_adder_testbench/add1/c3} }
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
set_property -name {xsim.simulate.runtime} -value {250ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/test.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/test_one.v w ]
add_files -fileset sim_1 C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/test_one.v
update_compile_order -fileset sim_1
add_bp {C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_adder_testbench.v} 42
remove_bps -file {C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_adder_testbench.v} -line 42
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
close [ open C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder_subtractor.v w ]
add_files C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder_subtractor.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source four_bit_adder_testbench.tcl
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
