#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x62b8fcd36010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x62b8fccf5880 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x62b8fcd54d90 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x62b8fcd54dd0 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x62b8fcd54e10 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x62b8fcd54e50 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x62b8fcd54e90 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x62b8fcd54ed0 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x62b8fcd54f10 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x62b8fcd54f50 .param/l "R0" 0 3 89, C4<0000>;
P_0x62b8fcd54f90 .param/l "R1" 0 3 90, C4<0001>;
P_0x62b8fcd54fd0 .param/l "R10" 0 3 99, C4<1010>;
P_0x62b8fcd55010 .param/l "R11" 0 3 100, C4<1011>;
P_0x62b8fcd55050 .param/l "R12" 0 3 101, C4<1100>;
P_0x62b8fcd55090 .param/l "R13" 0 3 102, C4<1101>;
P_0x62b8fcd550d0 .param/l "R14" 0 3 103, C4<1110>;
P_0x62b8fcd55110 .param/l "R15" 0 3 104, C4<1111>;
P_0x62b8fcd55150 .param/l "R2" 0 3 91, C4<0010>;
P_0x62b8fcd55190 .param/l "R3" 0 3 92, C4<0011>;
P_0x62b8fcd551d0 .param/l "R4" 0 3 93, C4<0100>;
P_0x62b8fcd55210 .param/l "R5" 0 3 94, C4<0101>;
P_0x62b8fcd55250 .param/l "R6" 0 3 95, C4<0110>;
P_0x62b8fcd55290 .param/l "R7" 0 3 96, C4<0111>;
P_0x62b8fcd552d0 .param/l "R8" 0 3 97, C4<1000>;
P_0x62b8fcd55310 .param/l "R9" 0 3 98, C4<1001>;
enum0x62b8fcc994e0 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x62b8fccce440 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x62b8fcccf190 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x62b8fcd133d0 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x62b8fcd14f80 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x62b8fcd16b30 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x62b8fcd173c0 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x62b8fcd17e30 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x62b8fccf5a10 .scope module, "icache_test_tb" "icache_test_tb" 4 8;
 .timescale -9 -12;
P_0x62b8fcd29e80 .param/l "ADDR_WIDTH" 1 4 13, +C4<00000000000000000000000000100000>;
P_0x62b8fcd29ec0 .param/l "CACHE_LINES" 1 4 14, +C4<00000000000000000000000010000000>;
P_0x62b8fcd29f00 .param/l "CACHE_LINE_SIZE" 1 4 12, +C4<00000000000000000000000000100000>;
P_0x62b8fcd29f40 .param/l "CACHE_SIZE_BYTES" 1 4 11, +C4<00000000000000000001000000000000>;
P_0x62b8fcd29f80 .param/l "WORDS_PER_LINE" 1 4 15, +C4<00000000000000000000000000001000>;
v0x62b8fcd77b50_0 .var "burst_counter", 2 0;
v0x62b8fcd77c50_0 .net "cache_busy", 0 0, L_0x62b8fcd8b600;  1 drivers
v0x62b8fcd77d10_0 .var "cache_enable", 0 0;
v0x62b8fcd77de0_0 .var "cache_flush", 0 0;
v0x62b8fcd77eb0_0 .net "cache_hits", 31 0, v0x62b8fcd76110_0;  1 drivers
v0x62b8fcd77fa0_0 .var "cache_invalidate", 0 0;
v0x62b8fcd78070_0 .net "cache_misses", 31 0, v0x62b8fcd762b0_0;  1 drivers
v0x62b8fcd78140_0 .var "clk", 0 0;
v0x62b8fcd78210_0 .var "cpu_addr", 31 0;
v0x62b8fcd782e0_0 .net "cpu_data", 31 0, v0x62b8fcd76690_0;  1 drivers
v0x62b8fcd783b0_0 .net "cpu_hit", 0 0, L_0x62b8fcd2a960;  1 drivers
v0x62b8fcd78480_0 .net "cpu_ready", 0 0, L_0x62b8fcd28a00;  1 drivers
v0x62b8fcd78550_0 .var "cpu_req", 0 0;
v0x62b8fcd78620_0 .var "cpu_thumb_mode", 0 0;
v0x62b8fcd786f0_0 .net "mem_addr", 31 0, L_0x62b8fcd8a690;  1 drivers
v0x62b8fcd787c0_0 .var "mem_burst_active", 0 0;
L_0x7efba4e6e2e8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd78860_0 .net "mem_burst_len", 2 0, L_0x7efba4e6e2e8;  1 drivers
v0x62b8fcd78930_0 .var "mem_data", 31 0;
v0x62b8fcd78a00_0 .var "mem_ready", 0 0;
v0x62b8fcd78ad0_0 .net "mem_req", 0 0, L_0x62b8fcd8a780;  1 drivers
v0x62b8fcd78ba0_0 .var "mem_valid", 0 0;
v0x62b8fcd78c70 .array "memory", 65535 0, 31 0;
v0x62b8fcd78d10_0 .var "rst_n", 0 0;
v0x62b8fcd78de0_0 .var/2s "test_count", 31 0;
v0x62b8fcd78e80_0 .var/2s "test_passed", 31 0;
S_0x62b8fccd8970 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 57, 4 57 0, S_0x62b8fccf5a10;
 .timescale -9 -12;
v0x62b8fcd4d840_0 .var/2s "i", 31 0;
S_0x62b8fcd71ca0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 245, 4 245 0, S_0x62b8fccf5a10;
 .timescale -9 -12;
v0x62b8fcd3b310_0 .var/2s "i", 31 0;
S_0x62b8fcd71ea0 .scope begin, "$unm_blk_49" "$unm_blk_49" 4 245, 4 245 0, S_0x62b8fcd71ca0;
 .timescale -9 -12;
v0x62b8fcd51570_0 .var "test_addr", 31 0;
v0x62b8fcd2aa80_0 .var/str "test_desc";
S_0x62b8fcd72160 .scope task, "test_cache_request" "test_cache_request" 4 120, 4 120 0, S_0x62b8fccf5a10;
 .timescale -9 -12;
v0x62b8fcd3b3b0_0 .var "addr", 31 0;
v0x62b8fcd1ef90_0 .var "expected_data", 31 0;
v0x62b8fcd28b60_0 .var/str "test_name";
v0x62b8fcd72430_0 .var "thumb_mode", 0 0;
E_0x62b8fccd9700 .event posedge, v0x62b8fcd764f0_0;
TD_icache_test_tb.test_cache_request ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd78de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd78de0_0, 0, 32;
    %vpi_call/w 4 127 "$display", "Test %d: %s", v0x62b8fcd78de0_0, v0x62b8fcd28b60_0 {0 0 0};
    %vpi_call/w 4 128 "$display", "  Address: 0x%08x, Thumb: %b", v0x62b8fcd3b3b0_0, v0x62b8fcd72430_0 {0 0 0};
    %load/vec4 v0x62b8fcd3b3b0_0;
    %store/vec4 v0x62b8fcd78210_0, 0, 32;
    %load/vec4 v0x62b8fcd72430_0;
    %store/vec4 v0x62b8fcd78620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd78550_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x62b8fcd78480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x62b8fccd9700;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x62b8fccd9700;
    %vpi_call/w 4 141 "$display", "  Expected: 0x%08x, Got: 0x%08x", v0x62b8fcd1ef90_0, v0x62b8fcd782e0_0 {0 0 0};
    %vpi_call/w 4 142 "$display", "  Hit: %b, Ready: %b", v0x62b8fcd783b0_0, v0x62b8fcd78480_0 {0 0 0};
    %load/vec4 v0x62b8fcd782e0_0;
    %load/vec4 v0x62b8fcd1ef90_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd78e80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd78e80_0, 0, 32;
    %vpi_call/w 4 146 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 4 148 "$display", "  \342\235\214 FAIL" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd78550_0, 0, 1;
    %wait E_0x62b8fccd9700;
    %vpi_call/w 4 153 "$display", "\000" {0 0 0};
    %end;
S_0x62b8fcd724f0 .scope module, "u_icache" "arm7tdmi_icache" 4 96, 5 7 0, S_0x62b8fccf5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_req";
    .port_info 4 /INPUT 1 "cpu_thumb_mode";
    .port_info 5 /OUTPUT 32 "cpu_data";
    .port_info 6 /OUTPUT 1 "cpu_hit";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /OUTPUT 1 "mem_req";
    .port_info 10 /OUTPUT 3 "mem_burst_len";
    .port_info 11 /INPUT 32 "mem_data";
    .port_info 12 /INPUT 1 "mem_valid";
    .port_info 13 /INPUT 1 "mem_ready";
    .port_info 14 /INPUT 1 "cache_enable";
    .port_info 15 /INPUT 1 "cache_flush";
    .port_info 16 /INPUT 1 "cache_invalidate";
    .port_info 17 /OUTPUT 32 "cache_hits";
    .port_info 18 /OUTPUT 32 "cache_misses";
    .port_info 19 /OUTPUT 1 "cache_busy";
P_0x62b8fcd0bdf0 .param/l "ADDR_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x62b8fcd0be30 .param/l "CACHE_LINES" 1 5 43, +C4<00000000000000000000000010000000>;
P_0x62b8fcd0be70 .param/l "CACHE_LINE_SIZE" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x62b8fcd0beb0 .param/l "CACHE_SIZE_BYTES" 0 5 8, +C4<00000000000000000001000000000000>;
P_0x62b8fcd0bef0 .param/l "INDEX_BITS" 1 5 44, +C4<00000000000000000000000000000111>;
P_0x62b8fcd0bf30 .param/l "OFFSET_BITS" 1 5 45, +C4<00000000000000000000000000000101>;
P_0x62b8fcd0bf70 .param/l "TAG_BITS" 1 5 46, +C4<0000000000000000000000000000010100>;
P_0x62b8fcd0bfb0 .param/l "WORDS_PER_LINE" 1 5 47, +C4<00000000000000000000000000001000>;
enum0x62b8fcd1b140 .enum4 (3)
   "IDLE" 3'b000,
   "LOOKUP" 3'b001,
   "MISS_REQ" 3'b010,
   "MISS_FILL" 3'b011,
   "MISS_WAIT" 3'b100
 ;
L_0x62b8fcd4d3e0 .functor AND 1, v0x62b8fcd77d10_0, L_0x62b8fcd79750, C4<1>, C4<1>;
L_0x62b8fcd4d6e0 .functor AND 1, L_0x62b8fcd4d3e0, L_0x62b8fcd795c0, C4<1>, C4<1>;
L_0x62b8fcd79bc0 .functor BUFZ 32, L_0x62b8fcd79a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62b8fcd51390 .functor OR 1, L_0x62b8fcd8a5a0, L_0x62b8fcd8aa60, C4<0>, C4<0>;
L_0x62b8fcd2a960 .functor AND 1, L_0x62b8fcd4d6e0, L_0x62b8fcd51390, C4<1>, C4<1>;
L_0x62b8fcd3b1f0 .functor AND 1, L_0x62b8fcd4d6e0, L_0x62b8fcd8ae70, C4<1>, C4<1>;
L_0x62b8fcd1e0c0 .functor OR 1, L_0x62b8fcd8add0, L_0x62b8fcd3b1f0, C4<0>, C4<0>;
L_0x62b8fcd28a00 .functor OR 1, L_0x62b8fcd1e0c0, L_0x62b8fcd8b160, C4<0>, C4<0>;
L_0x62b8fcd8b600 .functor OR 1, L_0x62b8fcd8b340, L_0x62b8fcd8b510, C4<0>, C4<0>;
v0x62b8fcd73680_0 .net *"_ivl_10", 19 0, L_0x62b8fcd79350;  1 drivers
L_0x7efba4e6e498 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd73780_0 .net/2u *"_ivl_100", 2 0, L_0x7efba4e6e498;  1 drivers
v0x62b8fcd73860_0 .net *"_ivl_102", 0 0, L_0x62b8fcd8b510;  1 drivers
v0x62b8fcd73930_0 .net *"_ivl_12", 8 0, L_0x62b8fcd79430;  1 drivers
L_0x7efba4e6e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd73a10_0 .net *"_ivl_15", 1 0, L_0x7efba4e6e018;  1 drivers
v0x62b8fcd73b40_0 .net *"_ivl_18", 0 0, L_0x62b8fcd79750;  1 drivers
v0x62b8fcd73c20_0 .net *"_ivl_20", 8 0, L_0x62b8fcd797f0;  1 drivers
L_0x7efba4e6e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd73d00_0 .net *"_ivl_23", 1 0, L_0x7efba4e6e060;  1 drivers
v0x62b8fcd73de0_0 .net *"_ivl_25", 0 0, L_0x62b8fcd4d3e0;  1 drivers
v0x62b8fcd73ea0_0 .net *"_ivl_28", 31 0, L_0x62b8fcd79a80;  1 drivers
v0x62b8fcd73f80_0 .net *"_ivl_30", 12 0, L_0x62b8fcd79b20;  1 drivers
L_0x7efba4e6e0a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74060_0 .net *"_ivl_33", 5 0, L_0x7efba4e6e0a8;  1 drivers
v0x62b8fcd74140_0 .net *"_ivl_34", 15 0, L_0x62b8fcd79c30;  1 drivers
L_0x7efba4e6e0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74220_0 .net *"_ivl_37", 2 0, L_0x7efba4e6e0f0;  1 drivers
L_0x7efba4e6e138 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74300_0 .net/2u *"_ivl_38", 15 0, L_0x7efba4e6e138;  1 drivers
v0x62b8fcd743e0_0 .net *"_ivl_41", 15 0, L_0x62b8fcd89e00;  1 drivers
v0x62b8fcd744c0_0 .net *"_ivl_42", 4 0, L_0x62b8fcd89fc0;  1 drivers
L_0x7efba4e6e180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd745a0_0 .net *"_ivl_45", 2 0, L_0x7efba4e6e180;  1 drivers
L_0x7efba4e6e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74680_0 .net *"_ivl_48", 0 0, L_0x7efba4e6e1c8;  1 drivers
v0x62b8fcd74760_0 .net *"_ivl_49", 16 0, L_0x62b8fcd8a100;  1 drivers
L_0x7efba4e6e210 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74840_0 .net *"_ivl_52", 11 0, L_0x7efba4e6e210;  1 drivers
v0x62b8fcd74920_0 .net *"_ivl_53", 16 0, L_0x62b8fcd8a2d0;  1 drivers
v0x62b8fcd74a00_0 .net *"_ivl_54", 16 0, L_0x62b8fcd8a410;  1 drivers
L_0x7efba4e6e258 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74ae0_0 .net/2u *"_ivl_58", 4 0, L_0x7efba4e6e258;  1 drivers
L_0x7efba4e6e2a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74bc0_0 .net/2u *"_ivl_62", 2 0, L_0x7efba4e6e2a0;  1 drivers
L_0x7efba4e6e330 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74ca0_0 .net/2u *"_ivl_68", 2 0, L_0x7efba4e6e330;  1 drivers
v0x62b8fcd74d80_0 .net *"_ivl_7", 2 0, L_0x62b8fcd79160;  1 drivers
v0x62b8fcd74e60_0 .net *"_ivl_70", 0 0, L_0x62b8fcd8a5a0;  1 drivers
L_0x7efba4e6e378 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd74f20_0 .net/2u *"_ivl_72", 2 0, L_0x7efba4e6e378;  1 drivers
v0x62b8fcd75000_0 .net *"_ivl_74", 0 0, L_0x62b8fcd8aa60;  1 drivers
v0x62b8fcd750c0_0 .net *"_ivl_77", 0 0, L_0x62b8fcd51390;  1 drivers
L_0x7efba4e6e3c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd75180_0 .net/2u *"_ivl_80", 2 0, L_0x7efba4e6e3c0;  1 drivers
v0x62b8fcd75260_0 .net *"_ivl_82", 0 0, L_0x62b8fcd8add0;  1 drivers
L_0x7efba4e6e408 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd75530_0 .net/2u *"_ivl_84", 2 0, L_0x7efba4e6e408;  1 drivers
v0x62b8fcd75610_0 .net *"_ivl_86", 0 0, L_0x62b8fcd8ae70;  1 drivers
v0x62b8fcd756d0_0 .net *"_ivl_89", 0 0, L_0x62b8fcd3b1f0;  1 drivers
v0x62b8fcd75790_0 .net *"_ivl_91", 0 0, L_0x62b8fcd1e0c0;  1 drivers
v0x62b8fcd75850_0 .net *"_ivl_93", 0 0, L_0x62b8fcd8b160;  1 drivers
L_0x7efba4e6e450 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x62b8fcd75910_0 .net/2u *"_ivl_96", 2 0, L_0x7efba4e6e450;  1 drivers
v0x62b8fcd759f0_0 .net *"_ivl_98", 0 0, L_0x62b8fcd8b340;  1 drivers
v0x62b8fcd75ab0_0 .net "addr_index", 6 0, L_0x62b8fcd78ff0;  1 drivers
v0x62b8fcd75b90_0 .net "addr_offset", 4 0, L_0x62b8fcd79090;  1 drivers
v0x62b8fcd75c70_0 .net "addr_tag", 19 0, L_0x62b8fcd78f20;  1 drivers
v0x62b8fcd75d50_0 .net "cache_busy", 0 0, L_0x62b8fcd8b600;  alias, 1 drivers
v0x62b8fcd75e10 .array "cache_data", 1023 0, 31 0;
v0x62b8fcd75ed0_0 .net "cache_enable", 0 0, v0x62b8fcd77d10_0;  1 drivers
v0x62b8fcd75f90_0 .net "cache_flush", 0 0, v0x62b8fcd77de0_0;  1 drivers
v0x62b8fcd76050_0 .net "cache_hit_internal", 0 0, L_0x62b8fcd4d6e0;  1 drivers
v0x62b8fcd76110_0 .var "cache_hits", 31 0;
v0x62b8fcd761f0_0 .net "cache_invalidate", 0 0, v0x62b8fcd77fa0_0;  1 drivers
v0x62b8fcd762b0_0 .var "cache_misses", 31 0;
v0x62b8fcd76390 .array "cache_tags", 0 127, 19 0;
v0x62b8fcd76450 .array "cache_valid", 0 127, 0 0;
v0x62b8fcd764f0_0 .net "clk", 0 0, v0x62b8fcd78140_0;  1 drivers
v0x62b8fcd765b0_0 .net "cpu_addr", 31 0, v0x62b8fcd78210_0;  1 drivers
v0x62b8fcd76690_0 .var "cpu_data", 31 0;
v0x62b8fcd76770_0 .net "cpu_hit", 0 0, L_0x62b8fcd2a960;  alias, 1 drivers
v0x62b8fcd76830_0 .net "cpu_ready", 0 0, L_0x62b8fcd28a00;  alias, 1 drivers
v0x62b8fcd768f0_0 .net "cpu_req", 0 0, v0x62b8fcd78550_0;  1 drivers
v0x62b8fcd769b0_0 .net "cpu_thumb_mode", 0 0, v0x62b8fcd78620_0;  1 drivers
v0x62b8fcd76a70_0 .var "fill_counter", 2 0;
v0x62b8fcd76b50_0 .var "fill_index", 6 0;
v0x62b8fcd76c30_0 .var "fill_tag", 19 0;
v0x62b8fcd76d10_0 .net "mem_addr", 31 0, L_0x62b8fcd8a690;  alias, 1 drivers
v0x62b8fcd76df0_0 .net "mem_burst_len", 2 0, L_0x7efba4e6e2e8;  alias, 1 drivers
v0x62b8fcd76ed0_0 .net "mem_data", 31 0, v0x62b8fcd78930_0;  1 drivers
v0x62b8fcd76fb0_0 .net "mem_ready", 0 0, v0x62b8fcd78a00_0;  1 drivers
v0x62b8fcd77070_0 .net "mem_req", 0 0, L_0x62b8fcd8a780;  alias, 1 drivers
v0x62b8fcd77130_0 .net "mem_valid", 0 0, v0x62b8fcd78ba0_0;  1 drivers
v0x62b8fcd771f0_0 .var "next_state", 2 0;
v0x62b8fcd772d0_0 .net "rst_n", 0 0, v0x62b8fcd78d10_0;  1 drivers
v0x62b8fcd77390_0 .net "selected_word", 31 0, L_0x62b8fcd79bc0;  1 drivers
v0x62b8fcd77470_0 .var "state", 2 0;
v0x62b8fcd77550_0 .net "tag_match", 0 0, L_0x62b8fcd795c0;  1 drivers
v0x62b8fcd77610_0 .net "word_select", 1 0, L_0x62b8fcd79260;  1 drivers
E_0x62b8fcce2b20/0 .event negedge, v0x62b8fcd772d0_0;
E_0x62b8fcce2b20/1 .event posedge, v0x62b8fcd764f0_0;
E_0x62b8fcce2b20 .event/or E_0x62b8fcce2b20/0, E_0x62b8fcce2b20/1;
E_0x62b8fcce1860/0 .event edge, v0x62b8fcd77470_0, v0x62b8fcd768f0_0, v0x62b8fcd75ed0_0, v0x62b8fcd76050_0;
E_0x62b8fcce1860/1 .event edge, v0x62b8fcd77130_0, v0x62b8fcd76a70_0, v0x62b8fcd75f90_0, v0x62b8fcd761f0_0;
E_0x62b8fcce1860 .event/or E_0x62b8fcce1860/0, E_0x62b8fcce1860/1;
E_0x62b8fcce1bd0/0 .event edge, v0x62b8fcd75ed0_0, v0x62b8fcd76ed0_0, v0x62b8fcd77390_0, v0x62b8fcd769b0_0;
E_0x62b8fcce1bd0/1 .event edge, v0x62b8fcd765b0_0, v0x62b8fcd735a0_0, v0x62b8fcd735a0_0;
E_0x62b8fcce1bd0 .event/or E_0x62b8fcce1bd0/0, E_0x62b8fcce1bd0/1;
L_0x62b8fcd78f20 .part v0x62b8fcd78210_0, 12, 20;
L_0x62b8fcd78ff0 .part v0x62b8fcd78210_0, 5, 7;
L_0x62b8fcd79090 .part v0x62b8fcd78210_0, 0, 5;
L_0x62b8fcd79160 .part L_0x62b8fcd79090, 2, 3;
L_0x62b8fcd79260 .part L_0x62b8fcd79160, 0, 2;
L_0x62b8fcd79350 .array/port v0x62b8fcd76390, L_0x62b8fcd79430;
L_0x62b8fcd79430 .concat [ 7 2 0 0], L_0x62b8fcd78ff0, L_0x7efba4e6e018;
L_0x62b8fcd795c0 .cmp/eq 20, L_0x62b8fcd79350, L_0x62b8fcd78f20;
L_0x62b8fcd79750 .array/port v0x62b8fcd76450, L_0x62b8fcd797f0;
L_0x62b8fcd797f0 .concat [ 7 2 0 0], L_0x62b8fcd78ff0, L_0x7efba4e6e060;
L_0x62b8fcd79a80 .array/port v0x62b8fcd75e10, L_0x62b8fcd8a410;
L_0x62b8fcd79b20 .concat [ 7 6 0 0], L_0x62b8fcd78ff0, L_0x7efba4e6e0a8;
L_0x62b8fcd79c30 .concat [ 13 3 0 0], L_0x62b8fcd79b20, L_0x7efba4e6e0f0;
L_0x62b8fcd89e00 .arith/mult 16, L_0x62b8fcd79c30, L_0x7efba4e6e138;
L_0x62b8fcd89fc0 .concat [ 2 3 0 0], L_0x62b8fcd79260, L_0x7efba4e6e180;
L_0x62b8fcd8a100 .concat [ 16 1 0 0], L_0x62b8fcd89e00, L_0x7efba4e6e1c8;
L_0x62b8fcd8a2d0 .concat [ 5 12 0 0], L_0x62b8fcd89fc0, L_0x7efba4e6e210;
L_0x62b8fcd8a410 .arith/sum 17, L_0x62b8fcd8a100, L_0x62b8fcd8a2d0;
L_0x62b8fcd8a690 .concat [ 5 7 20 0], L_0x7efba4e6e258, v0x62b8fcd76b50_0, v0x62b8fcd76c30_0;
L_0x62b8fcd8a780 .cmp/eq 3, v0x62b8fcd77470_0, L_0x7efba4e6e2a0;
L_0x62b8fcd8a5a0 .cmp/eq 3, v0x62b8fcd77470_0, L_0x7efba4e6e330;
L_0x62b8fcd8aa60 .cmp/eq 3, v0x62b8fcd77470_0, L_0x7efba4e6e378;
L_0x62b8fcd8add0 .cmp/eq 3, v0x62b8fcd77470_0, L_0x7efba4e6e3c0;
L_0x62b8fcd8ae70 .cmp/eq 3, v0x62b8fcd77470_0, L_0x7efba4e6e408;
L_0x62b8fcd8b160 .reduce/nor v0x62b8fcd77d10_0;
L_0x62b8fcd8b340 .cmp/eq 3, v0x62b8fcd77470_0, L_0x7efba4e6e450;
L_0x62b8fcd8b510 .cmp/eq 3, v0x62b8fcd77470_0, L_0x7efba4e6e498;
S_0x62b8fcd72db0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 214, 5 214 0, S_0x62b8fcd724f0;
 .timescale 0 0;
v0x62b8fcd72fb0_0 .var/2s "i", 31 0;
S_0x62b8fcd730b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 219, 5 219 0, S_0x62b8fcd724f0;
 .timescale 0 0;
v0x62b8fcd732b0_0 .var/2s "i", 31 0;
S_0x62b8fcd73390 .scope begin, "$unm_blk_1" "$unm_blk_1" 5 92, 5 92 0, S_0x62b8fcd724f0;
 .timescale 0 0;
v0x62b8fcd735a0_0 .var "output_word", 31 0;
S_0x62b8fcd77970 .scope task, "wait_cache_ready" "wait_cache_ready" 4 156, 4 156 0, S_0x62b8fccf5a10;
 .timescale -9 -12;
TD_icache_test_tb.wait_cache_ready ;
T_1.4 ;
    %load/vec4 v0x62b8fcd77c50_0;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_0x62b8fccd9700;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x62b8fcd724f0;
T_2 ;
Ewait_0 .event/or E_0x62b8fcce1bd0, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x62b8fcd73390;
    %jmp t_0;
    .scope S_0x62b8fcd73390;
t_1 ;
    %load/vec4 v0x62b8fcd75ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x62b8fcd76ed0_0;
    %store/vec4 v0x62b8fcd735a0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62b8fcd77390_0;
    %store/vec4 v0x62b8fcd735a0_0, 0, 32;
T_2.1 ;
    %load/vec4 v0x62b8fcd769b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x62b8fcd765b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x62b8fcd735a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b8fcd76690_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x62b8fcd735a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b8fcd76690_0, 0, 32;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x62b8fcd735a0_0;
    %store/vec4 v0x62b8fcd76690_0, 0, 32;
T_2.3 ;
    %end;
    .scope S_0x62b8fcd724f0;
t_0 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x62b8fcd724f0;
T_3 ;
    %wait E_0x62b8fcce2b20;
    %load/vec4 v0x62b8fcd772d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62b8fcd77470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62b8fcd76a70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x62b8fcd76b50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x62b8fcd76c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8fcd76110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b8fcd762b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x62b8fcd771f0_0;
    %assign/vec4 v0x62b8fcd77470_0, 0;
    %load/vec4 v0x62b8fcd77470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x62b8fcd768f0_0;
    %load/vec4 v0x62b8fcd75ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x62b8fcd75ab0_0;
    %assign/vec4 v0x62b8fcd76b50_0, 0;
    %load/vec4 v0x62b8fcd75c70_0;
    %assign/vec4 v0x62b8fcd76c30_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x62b8fcd76050_0;
    %load/vec4 v0x62b8fcd768f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x62b8fcd76110_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x62b8fcd76110_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x62b8fcd768f0_0;
    %load/vec4 v0x62b8fcd75ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x62b8fcd762b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x62b8fcd762b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62b8fcd76a70_0, 0;
T_3.10 ;
T_3.9 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x62b8fcd77130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x62b8fcd76ed0_0;
    %load/vec4 v0x62b8fcd76b50_0;
    %pad/u 13;
    %pad/u 16;
    %muli 8, 0, 16;
    %pad/u 17;
    %load/vec4 v0x62b8fcd76a70_0;
    %pad/u 5;
    %pad/u 17;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b8fcd75e10, 0, 4;
    %load/vec4 v0x62b8fcd76a70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x62b8fcd76a70_0, 0;
    %load/vec4 v0x62b8fcd76a70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x62b8fcd76b50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b8fcd76450, 0, 4;
    %load/vec4 v0x62b8fcd76c30_0;
    %load/vec4 v0x62b8fcd76b50_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b8fcd76390, 0, 4;
T_3.14 ;
T_3.12 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x62b8fcd724f0;
T_4 ;
Ewait_1 .event/or E_0x62b8fcce1860, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x62b8fcd77470_0;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
    %load/vec4 v0x62b8fcd77470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x62b8fcd768f0_0;
    %load/vec4 v0x62b8fcd75ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
T_4.5 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x62b8fcd768f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x62b8fcd76050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x62b8fcd75ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
T_4.12 ;
T_4.10 ;
T_4.8 ;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x62b8fcd77130_0;
    %load/vec4 v0x62b8fcd76a70_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
T_4.13 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %load/vec4 v0x62b8fcd75f90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x62b8fcd761f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.15, 9;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b8fcd771f0_0, 0, 3;
T_4.15 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x62b8fcd724f0;
T_5 ;
    %wait E_0x62b8fcce2b20;
    %load/vec4 v0x62b8fcd772d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_3, S_0x62b8fcd72db0;
    %jmp t_2;
    .scope S_0x62b8fcd72db0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8fcd72fb0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x62b8fcd72fb0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x62b8fcd72fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b8fcd76450, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x62b8fcd72fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b8fcd76390, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd72fb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd72fb0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x62b8fcd724f0;
t_2 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x62b8fcd75f90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x62b8fcd761f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.4, 9;
    %fork t_5, S_0x62b8fcd730b0;
    %jmp t_4;
    .scope S_0x62b8fcd730b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8fcd732b0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x62b8fcd732b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x62b8fcd732b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b8fcd76450, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd732b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd732b0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
    .scope S_0x62b8fcd724f0;
t_4 %join;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62b8fccf5a10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd78140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd78d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8fcd78de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8fcd78e80_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x62b8fccf5a10;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x62b8fcd78140_0;
    %inv;
    %store/vec4 v0x62b8fcd78140_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x62b8fccf5a10;
T_8 ;
    %fork t_7, S_0x62b8fccd8970;
    %jmp t_6;
    .scope S_0x62b8fccd8970;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8fcd4d840_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x62b8fcd4d840_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 3735879680, 0, 32;
    %load/vec4 v0x62b8fcd4d840_0;
    %add;
    %ix/getv/s 4, v0x62b8fcd4d840_0;
    %store/vec4a v0x62b8fcd78c70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd4d840_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd4d840_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x62b8fccf5a10;
t_6 %join;
    %end;
    .thread T_8;
    .scope S_0x62b8fccf5a10;
T_9 ;
    %wait E_0x62b8fcce2b20;
    %load/vec4 v0x62b8fcd78d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8fcd78ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62b8fcd78a00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62b8fcd77b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8fcd787c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8fcd78ba0_0, 0;
    %load/vec4 v0x62b8fcd78ad0_0;
    %load/vec4 v0x62b8fcd78a00_0;
    %and;
    %load/vec4 v0x62b8fcd787c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62b8fcd787c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62b8fcd77b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8fcd78a00_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x62b8fcd787c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62b8fcd78ba0_0, 0;
    %load/vec4 v0x62b8fcd786f0_0;
    %pad/u 33;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %load/vec4 v0x62b8fcd77b50_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x62b8fcd78c70, 4;
    %assign/vec4 v0x62b8fcd78930_0, 0;
    %load/vec4 v0x62b8fcd77b50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x62b8fcd77b50_0, 0;
    %load/vec4 v0x62b8fcd77b50_0;
    %load/vec4 v0x62b8fcd78860_0;
    %cmp/e;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b8fcd787c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62b8fcd78a00_0, 0;
T_9.6 ;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x62b8fccf5a10;
T_10 ;
    %vpi_call/w 4 164 "$dumpfile", "icache_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 165 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x62b8fccf5a10 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8fcd78210_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd78550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd78620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd77d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd77de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd77fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd78d10_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62b8fccd9700;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd78d10_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x62b8fccd9700;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 181 "$display", "=== ARM7TDMI Instruction Cache Test ===" {0 0 0};
    %vpi_call/w 4 182 "$display", "Cache Size: %d bytes, Line Size: %d bytes", P_0x62b8fcd29f40, P_0x62b8fcd29f00 {0 0 0};
    %vpi_call/w 4 183 "$display", "Cache Lines: %d, Words per Line: %d\012", P_0x62b8fcd29ec0, P_0x62b8fcd29f80 {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Basic cache miss - ARM mode";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %fork TD_icache_test_tb.wait_cache_ready, S_0x62b8fcd77970;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Cache hit - same address";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Cache hit - same line, next word";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %pushi/vec4 4124, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1031, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Cache hit - same line, last word";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %pushi/vec4 4128, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1032, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %pushi/vec4 65535, 0, 32;
    %and;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Thumb mode - lower halfword";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %fork TD_icache_test_tb.wait_cache_ready, S_0x62b8fcd77970;
    %join;
    %pushi/vec4 4130, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1032, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 65535, 0, 32;
    %and;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Thumb mode - upper halfword";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 2048, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Different cache line - miss";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %fork TD_icache_test_tb.wait_cache_ready, S_0x62b8fcd77970;
    %join;
    %pushi/vec4 4104, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1026, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Return to first line - hit";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %load/vec4 v0x62b8fcd78de0_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 213 "$display", "Test %d: Cache flush test", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd78de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd78de0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd77de0_0, 0, 1;
    %wait E_0x62b8fccd9700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd77de0_0, 0, 1;
    %wait E_0x62b8fccd9700;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "After flush - should miss";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %fork TD_icache_test_tb.wait_cache_ready, S_0x62b8fcd77970;
    %join;
    %load/vec4 v0x62b8fcd78de0_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 225 "$display", "Test %d: Cache invalidate test", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd78de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd78de0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd77fa0_0, 0, 1;
    %wait E_0x62b8fccd9700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd77fa0_0, 0, 1;
    %wait E_0x62b8fccd9700;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "After invalidate - should miss";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %fork TD_icache_test_tb.wait_cache_ready, S_0x62b8fcd77970;
    %join;
    %load/vec4 v0x62b8fcd78de0_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 237 "$display", "Test %d: Cache disabled test", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd78de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd78de0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd77d10_0, 0, 1;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %ix/load 4, 3072, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %pushi/str "Cache disabled - should not cache";
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b8fcd77d10_0, 0, 1;
    %vpi_call/w 4 244 "$display", "\012=== Stress Test - Multiple Addresses ===" {0 0 0};
    %fork t_9, S_0x62b8fcd71ca0;
    %jmp t_8;
    .scope S_0x62b8fcd71ca0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b8fcd3b310_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x62b8fcd3b310_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_10.5, 5;
    %fork t_11, S_0x62b8fcd71ea0;
    %jmp t_10;
    .scope S_0x62b8fcd71ea0;
t_11 ;
    %pushi/vec4 16384, 0, 32;
    %load/vec4 v0x62b8fcd3b310_0;
    %muli 256, 0, 32;
    %add;
    %store/vec4 v0x62b8fcd51570_0, 0, 32;
    %vpi_func/s 4 249 "$sformatf", "Stress test addr %d", v0x62b8fcd3b310_0 {0 0 0};
    %store/str v0x62b8fcd2aa80_0;
    %load/vec4 v0x62b8fcd51570_0;
    %store/vec4 v0x62b8fcd3b3b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b8fcd72430_0, 0, 1;
    %load/vec4 v0x62b8fcd51570_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x62b8fcd78c70, 4;
    %store/vec4 v0x62b8fcd1ef90_0, 0, 32;
    %load/str v0x62b8fcd2aa80_0;
    %store/str v0x62b8fcd28b60_0;
    %fork TD_icache_test_tb.test_cache_request, S_0x62b8fcd72160;
    %join;
    %fork TD_icache_test_tb.wait_cache_ready, S_0x62b8fcd77970;
    %join;
    %end;
    .scope S_0x62b8fcd71ca0;
t_10 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x62b8fcd3b310_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x62b8fcd3b310_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %end;
    .scope S_0x62b8fccf5a10;
t_8 %join;
    %wait E_0x62b8fccd9700;
    %vpi_call/w 4 256 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call/w 4 257 "$display", "Tests Run: %d", v0x62b8fcd78de0_0 {0 0 0};
    %vpi_call/w 4 258 "$display", "Tests Passed: %d", v0x62b8fcd78e80_0 {0 0 0};
    %load/vec4 v0x62b8fcd78e80_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x62b8fcd78de0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 259 "$display", "Pass Rate: %.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 4 261 "$display", "\012=== Cache Statistics ===" {0 0 0};
    %vpi_call/w 4 262 "$display", "Cache Hits: %d", v0x62b8fcd77eb0_0 {0 0 0};
    %vpi_call/w 4 263 "$display", "Cache Misses: %d", v0x62b8fcd78070_0 {0 0 0};
    %load/vec4 v0x62b8fcd77eb0_0;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x62b8fcd77eb0_0;
    %load/vec4 v0x62b8fcd78070_0;
    %add;
    %cvt/rv;
    %div/wr;
    %vpi_call/w 4 264 "$display", "Hit Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x62b8fcd78e80_0;
    %load/vec4 v0x62b8fcd78de0_0;
    %cmp/e;
    %jmp/0xz  T_10.6, 4;
    %vpi_call/w 4 267 "$display", "\012\342\234\205 ALL CACHE TESTS PASSED!" {0 0 0};
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 4 269 "$display", "\012\342\235\214 SOME CACHE TESTS FAILED" {0 0 0};
T_10.7 ;
    %vpi_call/w 4 272 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x62b8fccf5a10;
T_11 ;
    %delay 50000000, 0;
    %vpi_call/w 4 278 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 4 279 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "icache_test_tb.sv";
    "../rtl/arm7tdmi_icache.sv";
