\hypertarget{lis3dsh_8h}{}\doxysection{Drivers/\+BSP/\+Components/lis3dsh/lis3dsh.h File Reference}
\label{lis3dsh_8h}\index{Drivers/BSP/Components/lis3dsh/lis3dsh.h@{Drivers/BSP/Components/lis3dsh/lis3dsh.h}}


This file contains all the functions prototypes for the \mbox{\hyperlink{lis3dsh_8c}{lis3dsh.\+c}} firmware driver.  


{\ttfamily \#include \char`\"{}../\+Common/accelero.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_i_s3_d_s_h___init_type_def}{LIS3\+DSH\+\_\+\+Init\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_l_i_s3_d_s_h___interrupt_config_type_def}{LIS3\+DSH\+\_\+\+Interrupt\+Config\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUT\+\_\+\+T\+\_\+\+ADDR}~0x0C
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INFO1\+\_\+\+ADDR}~0x0D
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INFO2\+\_\+\+ADDR}~0x0E
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+WHO\+\_\+\+AM\+\_\+\+I\+\_\+\+ADDR}~0x0F
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OFF\+\_\+\+X\+\_\+\+ADDR}~0x10
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OFF\+\_\+\+Y\+\_\+\+ADDR}~0x11
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OFF\+\_\+\+Z\+\_\+\+ADDR}~0x12
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CS\+\_\+\+X\+\_\+\+ADDR}~0x13
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CS\+\_\+\+Y\+\_\+\+ADDR}~0x14
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CS\+\_\+\+Z\+\_\+\+ADDR}~0x15
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+LC\+\_\+\+L\+\_\+\+ADDR}~0x16
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+LC\+\_\+\+H\+\_\+\+ADDR}~0x17
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+STAT\+\_\+\+ADDR}~0x18
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+PEAK1\+\_\+\+ADDR}~0x19
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+PEAK2\+\_\+\+ADDR}~0x1A
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+VFC\+\_\+1\+\_\+\+ADDR}~0x1B
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+VFC\+\_\+2\+\_\+\+ADDR}~0x1C
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+VFC\+\_\+3\+\_\+\+ADDR}~0x1D
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+VFC\+\_\+4\+\_\+\+ADDR}~0x1E
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+THRS3\+\_\+\+ADDR}~0x1F
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CTRL\+\_\+\+REG4\+\_\+\+ADDR}~0x20
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CTRL\+\_\+\+REG1\+\_\+\+ADDR}~0x21
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CTRL\+\_\+\+REG2\+\_\+\+ADDR}~0x22
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CTRL\+\_\+\+REG3\+\_\+\+ADDR}~0x23
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CTRL\+\_\+\+REG5\+\_\+\+ADDR}~0x24
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+CTRL\+\_\+\+REG6\+\_\+\+ADDR}~0x25
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+STATUS\+\_\+\+ADDR}~0x27
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUT\+\_\+\+X\+\_\+\+L\+\_\+\+ADDR}~0x28
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUT\+\_\+\+X\+\_\+\+H\+\_\+\+ADDR}~0x29
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUT\+\_\+\+Y\+\_\+\+L\+\_\+\+ADDR}~0x2A
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUT\+\_\+\+Y\+\_\+\+H\+\_\+\+ADDR}~0x2B
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUT\+\_\+\+Z\+\_\+\+L\+\_\+\+ADDR}~0x2C
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUT\+\_\+\+Z\+\_\+\+H\+\_\+\+ADDR}~0x2D
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FIFO\+\_\+\+CTRL\+\_\+\+ADDR}~0x2E
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FIFO\+\_\+\+SRC\+\_\+\+ADDR}~0x2F
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+1\+\_\+\+ADDR}~0x40
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+2\+\_\+\+ADDR}~0x41
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+3\+\_\+\+ADDR}~0x42
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+4\+\_\+\+ADDR}~0x43
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+5\+\_\+\+ADDR}~0x44
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+6\+\_\+\+ADDR}~0x45
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+7\+\_\+\+ADDR}~0x46
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+8\+\_\+\+ADDR}~0x47
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+9\+\_\+\+ADDR}~0x48
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+10\+\_\+\+ADDR}~0x49
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+11\+\_\+\+ADDR}~0x4A
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+12\+\_\+\+ADDR}~0x4B
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+13\+\_\+\+ADDR}~0x4C
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+14\+\_\+\+ADDR}~0x4D
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+15\+\_\+\+ADDR}~0x4E
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST1\+\_\+16\+\_\+\+ADDR}~0x4F
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM4\+\_\+1\+\_\+\+ADDR}~0x50
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM3\+\_\+1\+\_\+\+ADDR}~0x51
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM2\+\_\+1\+\_\+\+L\+\_\+\+ADDR}~0x52
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM2\+\_\+1\+\_\+\+H\+\_\+\+ADDR}~0x53
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM1\+\_\+1\+\_\+\+L\+\_\+\+ADDR}~0x54
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM1\+\_\+1\+\_\+\+H\+\_\+\+ADDR}~0x55
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+THRS2\+\_\+1\+\_\+\+ADDR}~0x56
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+THRS1\+\_\+1\+\_\+\+ADDR}~0x57
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+MASK1\+\_\+\+B\+\_\+\+ADDR}~0x59
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+MASK1\+\_\+\+A\+\_\+\+ADDR}~0x5A
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SETT1\+\_\+\+ADDR}~0x5B
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+PR1\+\_\+\+ADDR}~0x5C
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TC1\+\_\+\+L\+\_\+\+ADDR}~0x5D
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TC1\+\_\+\+H\+\_\+\+ADDR}~0x5E
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUTS1\+\_\+\+ADDR}~0x5F
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+1\+\_\+\+ADDR}~0x60
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+2\+\_\+\+ADDR}~0x61
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+3\+\_\+\+ADDR}~0x62
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+4\+\_\+\+ADDR}~0x63
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+5\+\_\+\+ADDR}~0x64
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+6\+\_\+\+ADDR}~0x65
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+7\+\_\+\+ADDR}~0x66
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+8\+\_\+\+ADDR}~0x67
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+9\+\_\+\+ADDR}~0x68
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+10\+\_\+\+ADDR}~0x69
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+11\+\_\+\+ADDR}~0x6A
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+12\+\_\+\+ADDR}~0x6B
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+13\+\_\+\+ADDR}~0x6C
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+14\+\_\+\+ADDR}~0x6D
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+15\+\_\+\+ADDR}~0x6E
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+ST2\+\_\+16\+\_\+\+ADDR}~0x6F
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM4\+\_\+2\+\_\+\+ADDR}~0x70
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM3\+\_\+2\+\_\+\+ADDR}~0x71
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM2\+\_\+2\+\_\+\+L\+\_\+\+ADDR}~0x72
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM2\+\_\+2\+\_\+\+H\+\_\+\+ADDR}~0x73
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM1\+\_\+2\+\_\+\+L\+\_\+\+ADDR}~0x74
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TIM1\+\_\+2\+\_\+\+H\+\_\+\+ADDR}~0x75
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+THRS2\+\_\+2\+\_\+\+ADDR}~0x76
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+THRS1\+\_\+2\+\_\+\+ADDR}~0x77
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DES2\+\_\+\+ADDR}~0x78
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+MASK2\+\_\+\+B\+\_\+\+ADDR}~0x79
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+MASK2\+\_\+\+A\+\_\+\+ADDR}~0x7A
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SETT2\+\_\+\+ADDR}~0x7B
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+PR2\+\_\+\+ADDR}~0x7C
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TC2\+\_\+\+L\+\_\+\+ADDR}~0x7D
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+TC2\+\_\+\+H\+\_\+\+ADDR}~0x7E
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+OUTS2\+\_\+\+ADDR}~0x7F
\item 
\#define {\bfseries I\+\_\+\+AM\+\_\+\+LIS3\+DSH}~0x3F
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SENSITIVITY\+\_\+0\+\_\+06G}~0.\+06  /$\ast$ 0.\+06 mg/digit$\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SENSITIVITY\+\_\+0\+\_\+12G}~0.\+12  /$\ast$ 0.\+12 mg/digit$\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SENSITIVITY\+\_\+0\+\_\+18G}~0.\+18  /$\ast$ 0.\+18 mg/digit$\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SENSITIVITY\+\_\+0\+\_\+24G}~0.\+24  /$\ast$ 0.\+24 mg/digit$\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SENSITIVITY\+\_\+0\+\_\+73G}~0.\+73  /$\ast$ 0.\+73 mg/digit$\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+\+POWERDOWN}~((uint8\+\_\+t)0x00)  /$\ast$ Power Down Mode$\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+3\+\_\+125}~((uint8\+\_\+t)0x10)  /$\ast$ 3.\+125 Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+6\+\_\+25}~((uint8\+\_\+t)0x20)  /$\ast$ 6.\+25  Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+12\+\_\+5}~((uint8\+\_\+t)0x30)  /$\ast$ 12.\+5  Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+25}~((uint8\+\_\+t)0x40)  /$\ast$ 25    Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+50}~((uint8\+\_\+t)0x50)  /$\ast$ 50    Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+100}~((uint8\+\_\+t)0x60)  /$\ast$ 100   Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+400}~((uint8\+\_\+t)0x70)  /$\ast$ 400   Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+800}~((uint8\+\_\+t)0x80)  /$\ast$ 800   Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+DATARATE\+\_\+1600}~((uint8\+\_\+t)0x90)  /$\ast$ 1600  Hz Normal Mode $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FULLSCALE\+\_\+2}~((uint8\+\_\+t)0x00)  /$\ast$ 2 g  $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FULLSCALE\+\_\+4}~((uint8\+\_\+t)0x08)  /$\ast$ 4 g  $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FULLSCALE\+\_\+6}~((uint8\+\_\+t)0x10)  /$\ast$ 6 g  $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FULLSCALE\+\_\+8}~((uint8\+\_\+t)0x18)  /$\ast$ 8 g  $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FULLSCALE\+\_\+16}~((uint8\+\_\+t)0x20)  /$\ast$ 16 g $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+\_\+\+FULLSCALE\+\_\+\+SELECTION}~((uint8\+\_\+t)0x38)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FILTER\+\_\+\+BW\+\_\+800}~((uint8\+\_\+t)0x00)  /$\ast$ 800 Hz $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FILTER\+\_\+\+BW\+\_\+40}~((uint8\+\_\+t)0x08)  /$\ast$ 40 Hz  $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FILTER\+\_\+\+BW\+\_\+200}~((uint8\+\_\+t)0x10)  /$\ast$ 200 Hz $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FILTER\+\_\+\+BW\+\_\+50}~((uint8\+\_\+t)0x18)  /$\ast$ 50 Hz  $\ast$/
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SELFTEST\+\_\+\+NORMAL}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SELFTEST\+\_\+P}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SELFTEST\+\_\+M}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+X\+\_\+\+ENABLE}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+Y\+\_\+\+ENABLE}~((uint8\+\_\+t)0x02)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+Z\+\_\+\+ENABLE}~((uint8\+\_\+t)0x04)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+XYZ\+\_\+\+ENABLE}~((uint8\+\_\+t)0x07)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SERIALINTERFACE\+\_\+4\+WIRE}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SERIALINTERFACE\+\_\+3\+WIRE}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INTERRUPT\+\_\+\+REQUEST\+\_\+\+LATCHED}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INTERRUPT\+\_\+\+REQUEST\+\_\+\+PULSED}~((uint8\+\_\+t)0x20)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INTERRUPT\+\_\+1\+\_\+\+ENABLE}~((uint8\+\_\+t)0x88)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INTERRUPT\+\_\+2\+\_\+\+ENABLE}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INTERRUPT\+\_\+1\+\_\+2\+\_\+\+ENABLE}~((uint8\+\_\+t)0x88)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INTERRUPT\+\_\+\+SIGNAL\+\_\+\+LOW}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+INTERRUPT\+\_\+\+SIGNAL\+\_\+\+HIGH}~((uint8\+\_\+t)0x40)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SM\+\_\+\+ENABLE}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SM\+\_\+\+DISABLE}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SM\+\_\+\+INT1}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+SM\+\_\+\+INT2}~((uint8\+\_\+t)0x08)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+BOOT\+\_\+\+NORMALMODE}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+BOOT\+\_\+\+FORCED}~((uint8\+\_\+t)0x80)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FIFO\+\_\+\+BYPASS\+\_\+\+MODE}~((uint8\+\_\+t)0x00)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FIFO\+\_\+\+MODE}~((uint8\+\_\+t)0x20)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FIFO\+\_\+\+STREAM\+\_\+\+MODE}~((uint8\+\_\+t)0x40)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FIFO\+\_\+\+SF\+\_\+\+TRIGGER\+\_\+\+MODE}~((uint8\+\_\+t)0x60)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FIFO\+\_\+\+BS\+\_\+\+TRIGGER\+\_\+\+MODE}~((uint8\+\_\+t)0x80)
\item 
\#define {\bfseries LIS3\+DSH\+\_\+\+FIFO\+\_\+\+BF\+\_\+\+TRIGGER\+\_\+\+MODE}~((uint8\+\_\+t)0x\+E0)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_ga39a50faf3ec718fd4782fd951e6db26b}{LIS3\+DSH\+\_\+\+Init}} (uint16\+\_\+t Init\+Struct)
\begin{DoxyCompactList}\small\item\em Set LIS3\+DSH Initialization. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_ga9f6206ac458928caba2bf83120a71daf}{LIS3\+DSH\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em LIS3\+DSH De-\/\+Initialization. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_ga47e1a458eddb3143569fe0e995f0513f}{LIS3\+DSH\+\_\+\+Read\+ID}} (void)
\begin{DoxyCompactList}\small\item\em Read LIS3\+DSH device ID. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_gaf1053e873f761ba33cdefd61ddba03eb}{LIS3\+DSH\+\_\+\+Interrupt\+Config}} (\mbox{\hyperlink{struct_l_i_s3_d_s_h___interrupt_config_type_def}{LIS3\+DSH\+\_\+\+Interrupt\+Config\+Type\+Def}} $\ast$LIS3\+DSH\+\_\+\+Int\+Config\+Struct)
\begin{DoxyCompactList}\small\item\em Set LIS3\+DSH Interrupt configuration. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_ga0bf34901c622846b07db03299bb9a3a1}{LIS3\+DSH\+\_\+\+Click\+\_\+\+Int\+Config}} (void)
\begin{DoxyCompactList}\small\item\em Set LIS3\+DSH for click detection. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_gaee0eec1d1444f4da48efeec019481270}{LIS3\+DSH\+\_\+\+ODR\+\_\+\+Lowpower\+Cmd}} (uint8\+\_\+t ODR\+\_\+\+Low\+Power\+Mode)
\begin{DoxyCompactList}\small\item\em Change the lowpower mode for LIS3\+DSH. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_gaae93269b63a9b48c433998121680ac81}{LIS3\+DSH\+\_\+\+Data\+Rate\+Cmd}} (uint8\+\_\+t Data\+Rate\+Value)
\begin{DoxyCompactList}\small\item\em Data Rate command. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_gadd43f8eeb1cf176968daea8b60f19224}{LIS3\+DSH\+\_\+\+Full\+Scale\+Cmd}} (uint8\+\_\+t FS\+\_\+value)
\begin{DoxyCompactList}\small\item\em Change the Full Scale of LIS3\+DSH. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_gaf404d817cf34093ac2cb46dcffcab4ed}{LIS3\+DSH\+\_\+\+Reboot\+Cmd}} (void)
\begin{DoxyCompactList}\small\item\em Reboot memory content of LIS3\+DSH. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___l_i_s3_d_s_h___exported___functions_ga8e33fb97929654753950b3799ed9b5f5}{LIS3\+DSH\+\_\+\+Read\+ACC}} (int16\+\_\+t $\ast$p\+Data)
\begin{DoxyCompactList}\small\item\em Read LIS3\+DSH output register, and calculate the acceleration ACC\mbox{[}mg\mbox{]}=SENSITIVITY$\ast$ (out\+\_\+h$\ast$256+out\+\_\+l)/16 (12 bit representation). \end{DoxyCompactList}\item 
void {\bfseries ACCELERO\+\_\+\+IO\+\_\+\+Init} (void)
\item 
void {\bfseries ACCELERO\+\_\+\+IO\+\_\+\+ITConfig} (void)
\item 
void {\bfseries ACCELERO\+\_\+\+IO\+\_\+\+Write} (uint8\+\_\+t $\ast$p\+Buffer, uint8\+\_\+t Write\+Addr, uint16\+\_\+t Num\+Byte\+To\+Write)
\item 
void {\bfseries ACCELERO\+\_\+\+IO\+\_\+\+Read} (uint8\+\_\+t $\ast$p\+Buffer, uint8\+\_\+t Read\+Addr, uint16\+\_\+t Num\+Byte\+To\+Read)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_a_c_c_e_l_e_r_o___drv_type_def}{ACCELERO\+\_\+\+Drv\+Type\+Def}} {\bfseries Lis3dsh\+Drv}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the \mbox{\hyperlink{lis3dsh_8c}{lis3dsh.\+c}} firmware driver. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V2.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
03-\/August-\/2015
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2015 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 