# ERROR: No extended dataflow license exists
# do MIPS_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /home/lucas/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/lucas/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:53:59 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:54:02 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:02 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:03 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:54:03 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:04 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:54:04 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:04 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:54:04 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:54:04 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:54:04 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
do inscript_1.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work 
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -93 -work work {../../dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:05 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:55:05 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:05 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:55:05 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:05 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:55:05 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:05 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:55:05 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:05 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:55:05 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:05 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] ../../memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {../../memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:55:06 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:06 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:55:07 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:07 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:55:07 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:07 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:55:07 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:07 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:55:07 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:07 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:55:07 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:07 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:55:07 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:07 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work MIPS.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# End time: 02:55:07 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# --vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst
#  
# --do wave10.do
# 
# --run 15.42us
# 
# --wave zoom full
vsim -do MIPS_run_msim_rtl_vhdl.do -i -l msim_transcript work.mips_vhd_tst
# vsim -i -l msim_transcript -do "MIPS_run_msim_rtl_vhdl.do" 
# Start time: 02:55:23 on Mar 02,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# Loading work.mux2to1(behavioral)
# Loading work.pc(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.flipflop(rtl)
# Loading work.meminst2(rlt)
# Loading ieee.std_logic_unsigned(body)
# Loading work.controller(rtl)
# Loading work.controle_beq(behavior)
# Loading work.tabela_de_controle(behavior)
# Loading work.flipflop1b(rtl)
# Loading work.comparador(behavior)
# Loading work.geradordesinais(behavior)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.gerador_sinais_simples(behavior)
# Loading work.mux4to1(behavioral)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.mux2to11bit(behavioral)
# Loading work.memdata(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# do MIPS_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:28 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:55:28 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:28 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:55:29 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:29 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:55:30 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:55:30 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
add wave -r /*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {/home/lucas/Downloads/Mips fisico/MIPS/simulation/modelsim/wave10.do}
do inscript_1.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work 
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -93 -work work {../../dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:37 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:56:37 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] ../../memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {../../memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:38 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work MIPS.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# End time: 02:56:38 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst
# vsim 
# Start time: 02:56:39 on Mar 02,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# Loading work.mux2to1(behavioral)
# Loading work.pc(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.flipflop(rtl)
# Loading work.meminst2(rlt)
# Loading ieee.std_logic_unsigned(body)
# Loading work.controller(rtl)
# Loading work.controle_beq(behavior)
# Loading work.tabela_de_controle(behavior)
# Loading work.flipflop1b(rtl)
# Loading work.comparador(behavior)
# Loading work.geradordesinais(behavior)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.gerador_sinais_simples(behavior)
# Loading work.mux4to1(behavioral)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.mux2to11bit(behavioral)
# Loading work.memdata(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# WARNING: No extended dataflow license exists
# do MIPS_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:41 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:56:41 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:41 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:56:41 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:41 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:56:41 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:41 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:56:42 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:42 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:56:43 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:43 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:56:43 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:43 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:56:43 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:43 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:56:43 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:43 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:56:43 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:43 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:56:43 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:56:43 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:56:43 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#  
# do wave10.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /mips_vhd_tst/clk
# add wave -noupdate /mips_vhd_tst/rst
# add wave -noupdate /mips_vhd_tst/i1/outs
# add wave -noupdate /mips_vhd_tst/i1/clk
# add wave -noupdate /mips_vhd_tst/i1/rst
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_jump
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memI_1
# add wave -noupdate /mips_vhd_tst/i1/sig_inst
# add wave -noupdate /mips_vhd_tst/i1/sig_regData
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_ext
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido1_1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_ext_1
# add wave -noupdate /mips_vhd_tst/i1/sig_somInPC
# add wave -noupdate /mips_vhd_tst/i1/sig_IN1_ULA
# add wave -noupdate /mips_vhd_tst/i1/sig_IN2_ULA
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_3
# add wave -noupdate /mips_vhd_tst/i1/sig_in_PC
# add wave -noupdate /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_jump_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memD
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memD_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE1
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE1
# add wave -noupdate /mips_vhd_tst/i1/sig_opcode
# add wave -noupdate /mips_vhd_tst/i1/sig_function
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg1
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate /mips_vhd_tst/i1/sig_regDest
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_regDest_1
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_1
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_0
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_2
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaB1
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaA1
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaA
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaB
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaOp
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaOp_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaFonte
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaFonte_1
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem_1
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem_1
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC_1
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_1
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate /mips_vhd_tst/i1/we3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_zero
# add wave -noupdate /mips_vhd_tst/i1/sig_RegDST
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem_2
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem_2
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC_2
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_2
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_zero_1
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg
# add wave -noupdate /mips_vhd_tst/i1/sig_RegDST_1
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC2
# add wave -noupdate /mips_vhd_tst/i1/sig_operULA
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE3
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE3
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE4
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE4
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE2
# add wave -noupdate /mips_vhd_tst/i1/out_pipe2
# add wave -noupdate /mips_vhd_tst/i1/in_PIPEAUX
# add wave -noupdate /mips_vhd_tst/i1/out_pipeaux
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo1
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo2
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo3
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo1
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo2
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo3
# add wave -noupdate /mips_vhd_tst/i1/saidaprimeiromux
# add wave -noupdate /mips_vhd_tst/i1/saidasegundopipe
# add wave -noupdate /mips_vhd_tst/i1/saidaprimeiropipe
# add wave -noupdate /mips_vhd_tst/i1/saidadoprimeiroreg
# add wave -noupdate /mips_vhd_tst/i1/saidaor
# add wave -noupdate /mips_vhd_tst/i1/opcode_sig
# add wave -noupdate /mips_vhd_tst/i1/entrada0_mux
# add wave -noupdate /mips_vhd_tst/i1/entrada1_mux
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_extende2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_dinamic_control
# add wave -noupdate /mips_vhd_tst/i1/dinamic_controle_1
# add wave -noupdate /mips_vhd_tst/i1/dinamic_controle
# add wave -noupdate /mips_vhd_tst/i1/sig_out_pulo2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_dinamic_control_1
# add wave -noupdate /mips_vhd_tst/i1/sig_control_first_muxs
# add wave -noupdate /mips_vhd_tst/i1/sig_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/sig_ehbeqadiantado_ponte
# add wave -noupdate /mips_vhd_tst/i1/sig_control_recovery_pc
# add wave -noupdate /mips_vhd_tst/i1/sig_in_PC_out
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_1
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_1_1
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_3
# add wave -noupdate /mips_vhd_tst/i1/sig_tratamento_presoma
# add wave -noupdate /mips_vhd_tst/i1/sig_tratamento_recovery
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE_ehbeqadiantado2
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE_ehbeq2
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE_ehbeq
# add wave -noupdate /mips_vhd_tst/i1/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/sig_erabeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/beqadiantadoounao
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC_especial
# add wave -noupdate /mips_vhd_tst/i1/sig_entradaantesmuxbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/X
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/X
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/X
# add wave -noupdate /mips_vhd_tst/i1/PC1/clk
# add wave -noupdate /mips_vhd_tst/i1/PC1/rst
# add wave -noupdate /mips_vhd_tst/i1/PC1/D
# add wave -noupdate /mips_vhd_tst/i1/PC1/Q
# add wave -noupdate /mips_vhd_tst/i1/PC1/Temp
# add wave -noupdate /mips_vhd_tst/i1/PCP4/a
# add wave -noupdate /mips_vhd_tst/i1/PCP4/b
# add wave -noupdate /mips_vhd_tst/i1/PCP4/add_sub
# add wave -noupdate /mips_vhd_tst/i1/PCP4/result
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/X
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/a
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/b
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/add_sub
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/result
# add wave -noupdate /mips_vhd_tst/i1/memI/data
# add wave -noupdate /mips_vhd_tst/i1/memI/address
# add wave -noupdate /mips_vhd_tst/i1/memI/clock
# add wave -noupdate /mips_vhd_tst/i1/memI/wren
# add wave -noupdate /mips_vhd_tst/i1/memI/q
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/opcode
# add wave -noupdate /mips_vhd_tst/i1/controle/ulaOp
# add wave -noupdate /mips_vhd_tst/i1/controle/RegDst
# add wave -noupdate /mips_vhd_tst/i1/controle/escMem
# add wave -noupdate /mips_vhd_tst/i1/controle/lerMem
# add wave -noupdate /mips_vhd_tst/i1/controle/DvC
# add wave -noupdate /mips_vhd_tst/i1/controle/memParaReg
# add wave -noupdate /mips_vhd_tst/i1/controle/escReg
# add wave -noupdate /mips_vhd_tst/i1/controle/reg1
# add wave -noupdate /mips_vhd_tst/i1/controle/reg2
# add wave -noupdate /mips_vhd_tst/i1/controle/reg3
# add wave -noupdate /mips_vhd_tst/i1/controle/fontepc
# add wave -noupdate /mips_vhd_tst/i1/controle/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/adiantaA
# add wave -noupdate /mips_vhd_tst/i1/controle/adiantaB
# add wave -noupdate /mips_vhd_tst/i1/controle/sig_eh_beq_adiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/DVC_1
# add wave -noupdate /mips_vhd_tst/i1/controle/combination0
# add wave -noupdate /mips_vhd_tst/i1/controle/combination1
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal11
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal22
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal33
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal44
# add wave -noupdate /mips_vhd_tst/i1/controle/saidamuxes
# add wave -noupdate /mips_vhd_tst/i1/controle/sel
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/DVC
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/FontePc
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/DVC
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/FontePc
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/saidasoma
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradareg
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradasoma0
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradasoma1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/saidareg
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/temp1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/temp2
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/FontePc1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/SEL
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/A
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/B
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/X
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/a
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/b
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/add_sub
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/result
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg2
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg3
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal2
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal3
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal4
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rs0
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rs1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/saida_mux
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/opcode
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal2
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal3
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal4
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaA
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaB
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaA1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaB1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/saida2
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/SEL
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/A
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/B
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/X
# add wave -noupdate /mips_vhd_tst/i1/registradores/A1
# add wave -noupdate /mips_vhd_tst/i1/registradores/A2
# add wave -noupdate /mips_vhd_tst/i1/registradores/A3
# add wave -noupdate /mips_vhd_tst/i1/registradores/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/we3
# add wave -noupdate /mips_vhd_tst/i1/registradores/wd3
# add wave -noupdate /mips_vhd_tst/i1/registradores/out1
# add wave -noupdate /mips_vhd_tst/i1/registradores/out2
# add wave -noupdate /mips_vhd_tst/i1/registradores/OregImux
# add wave -noupdate /mips_vhd_tst/i1/registradores/Odec
# add wave -noupdate /mips_vhd_tst/i1/registradores/Ien
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/sel
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/output
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/sel
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/output
# add wave -noupdate /mips_vhd_tst/i1/registradores/decWrite/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/decWrite/output
# add wave -noupdate /mips_vhd_tst/i1/ExtSinal/in16
# add wave -noupdate /mips_vhd_tst/i1/ExtSinal/out32
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/a
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/b
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/add_sub
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/result
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/D
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/D
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/Temp
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/opcode
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/AdiantaA1
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/AdiantaB1
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/A
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/B
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/X
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/A
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/B
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/X
# add wave -noupdate /mips_vhd_tst/i1/inPC/a
# add wave -noupdate /mips_vhd_tst/i1/inPC/b
# add wave -noupdate /mips_vhd_tst/i1/inPC/add_sub
# add wave -noupdate /mips_vhd_tst/i1/inPC/result
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/A
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/B
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/C
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/D
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/X
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/A
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/B
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/C
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/D
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/X
# add wave -noupdate /mips_vhd_tst/i1/operaULA/ULAop
# add wave -noupdate /mips_vhd_tst/i1/operaULA/funct
# add wave -noupdate /mips_vhd_tst/i1/operaULA/oper
# add wave -noupdate /mips_vhd_tst/i1/ULA1/in0
# add wave -noupdate /mips_vhd_tst/i1/ULA1/in1
# add wave -noupdate /mips_vhd_tst/i1/ULA1/oper
# add wave -noupdate /mips_vhd_tst/i1/ULA1/zero
# add wave -noupdate /mips_vhd_tst/i1/ULA1/output
# add wave -noupdate /mips_vhd_tst/i1/ULA1/sig_output
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/A
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/B
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/X
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/A
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/B
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/Temp
# add wave -noupdate /mips_vhd_tst/i1/memD/address
# add wave -noupdate /mips_vhd_tst/i1/memD/clock
# add wave -noupdate /mips_vhd_tst/i1/memD/data
# add wave -noupdate /mips_vhd_tst/i1/memD/wren
# add wave -noupdate /mips_vhd_tst/i1/memD/q
# add wave -noupdate /mips_vhd_tst/i1/memD/sub_wire0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/wren_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/rden_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/rden_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/data_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/address_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/address_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clock0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clock1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken2
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken3
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/aclr0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/aclr1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/addressstall_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/addressstall_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/byteena_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/byteena_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/q_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/q_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/eccstatus
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_wren_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_output_latch
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_ecc_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_ecc_tmp_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_current_written_data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_original_data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_original_data_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_x
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_x
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_out
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_out
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_out_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_out_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wren_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wren_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rden_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rden_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_read_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_read_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag2_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag2_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_write_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_write_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_nmram_write_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_nmram_write_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_indata_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wrcontrol_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_indata_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wrcontrol_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rdcontrol_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/good_to_go_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/good_to_go_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_inclocken0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_input_clocken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_clken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_clken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outlatch_clken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outlatch_clken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_a_reg
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b_reg
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/default_val
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_zero_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_zero_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_ones_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_ones_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/same_clock_pulse0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/same_clock_pulse1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_a1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_b1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_signal_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_signal_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_good_to_write_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_good_to_write_b
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/SEL
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/A
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/B
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/X
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/SEL
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/A
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/B
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/Temp
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/SEL
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/A
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/B
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/Temp
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/A
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/B
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/X
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# run 15.42us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/memI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/PCP4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/memI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/inPC
# 
# swave zoom full
# ** Error: invalid command name "swave"
# Error in macro ./inscript_1.do line 43
# invalid command name "swave"
#     while executing
# "swave zoom full"
do inscript_1.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work 
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -93 -work work {../../dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:24 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:57:24 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:24 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:57:24 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:24 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:57:24 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:24 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:57:24 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:24 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:57:24 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:24 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] ../../memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {../../memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:25 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:57:25 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:26 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:57:26 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:26 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:57:26 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:26 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:57:26 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:26 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:57:26 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:26 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:57:26 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:26 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work MIPS.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# End time: 02:57:26 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst
# vsim 
# Start time: 02:57:27 on Mar 02,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# Loading work.mux2to1(behavioral)
# Loading work.pc(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.flipflop(rtl)
# Loading work.meminst2(rlt)
# Loading ieee.std_logic_unsigned(body)
# Loading work.controller(rtl)
# Loading work.controle_beq(behavior)
# Loading work.tabela_de_controle(behavior)
# Loading work.flipflop1b(rtl)
# Loading work.comparador(behavior)
# Loading work.geradordesinais(behavior)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.gerador_sinais_simples(behavior)
# Loading work.mux4to1(behavioral)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.mux2to11bit(behavioral)
# Loading work.memdata(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# WARNING: No extended dataflow license exists
# do MIPS_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:57:31 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:57:31 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:57:31 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:57:31 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:57:31 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:57:31 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:57:31 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:57:31 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:31 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:57:32 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:32 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:57:33 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:33 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:57:33 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:57:33 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:57:33 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#  
# do wave10.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /mips_vhd_tst/clk
# add wave -noupdate /mips_vhd_tst/rst
# add wave -noupdate /mips_vhd_tst/i1/outs
# add wave -noupdate /mips_vhd_tst/i1/clk
# add wave -noupdate /mips_vhd_tst/i1/rst
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_jump
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memI_1
# add wave -noupdate /mips_vhd_tst/i1/sig_inst
# add wave -noupdate /mips_vhd_tst/i1/sig_regData
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_ext
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido1_1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_ext_1
# add wave -noupdate /mips_vhd_tst/i1/sig_somInPC
# add wave -noupdate /mips_vhd_tst/i1/sig_IN1_ULA
# add wave -noupdate /mips_vhd_tst/i1/sig_IN2_ULA
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_3
# add wave -noupdate /mips_vhd_tst/i1/sig_in_PC
# add wave -noupdate /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_jump_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memD
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memD_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE1
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE1
# add wave -noupdate /mips_vhd_tst/i1/sig_opcode
# add wave -noupdate /mips_vhd_tst/i1/sig_function
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg1
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate /mips_vhd_tst/i1/sig_regDest
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_regDest_1
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_1
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_0
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_2
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaB1
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaA1
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaA
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaB
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaOp
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaOp_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaFonte
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaFonte_1
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem_1
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem_1
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC_1
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_1
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate /mips_vhd_tst/i1/we3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_zero
# add wave -noupdate /mips_vhd_tst/i1/sig_RegDST
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem_2
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem_2
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC_2
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_2
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_zero_1
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg
# add wave -noupdate /mips_vhd_tst/i1/sig_RegDST_1
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC2
# add wave -noupdate /mips_vhd_tst/i1/sig_operULA
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE3
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE3
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE4
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE4
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE2
# add wave -noupdate /mips_vhd_tst/i1/out_pipe2
# add wave -noupdate /mips_vhd_tst/i1/in_PIPEAUX
# add wave -noupdate /mips_vhd_tst/i1/out_pipeaux
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo1
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo2
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo3
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo1
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo2
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo3
# add wave -noupdate /mips_vhd_tst/i1/saidaprimeiromux
# add wave -noupdate /mips_vhd_tst/i1/saidasegundopipe
# add wave -noupdate /mips_vhd_tst/i1/saidaprimeiropipe
# add wave -noupdate /mips_vhd_tst/i1/saidadoprimeiroreg
# add wave -noupdate /mips_vhd_tst/i1/saidaor
# add wave -noupdate /mips_vhd_tst/i1/opcode_sig
# add wave -noupdate /mips_vhd_tst/i1/entrada0_mux
# add wave -noupdate /mips_vhd_tst/i1/entrada1_mux
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_extende2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_dinamic_control
# add wave -noupdate /mips_vhd_tst/i1/dinamic_controle_1
# add wave -noupdate /mips_vhd_tst/i1/dinamic_controle
# add wave -noupdate /mips_vhd_tst/i1/sig_out_pulo2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_dinamic_control_1
# add wave -noupdate /mips_vhd_tst/i1/sig_control_first_muxs
# add wave -noupdate /mips_vhd_tst/i1/sig_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/sig_ehbeqadiantado_ponte
# add wave -noupdate /mips_vhd_tst/i1/sig_control_recovery_pc
# add wave -noupdate /mips_vhd_tst/i1/sig_in_PC_out
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_1
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_1_1
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_3
# add wave -noupdate /mips_vhd_tst/i1/sig_tratamento_presoma
# add wave -noupdate /mips_vhd_tst/i1/sig_tratamento_recovery
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE_ehbeqadiantado2
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE_ehbeq2
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE_ehbeq
# add wave -noupdate /mips_vhd_tst/i1/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/sig_erabeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/beqadiantadoounao
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC_especial
# add wave -noupdate /mips_vhd_tst/i1/sig_entradaantesmuxbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/X
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/X
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/X
# add wave -noupdate /mips_vhd_tst/i1/PC1/clk
# add wave -noupdate /mips_vhd_tst/i1/PC1/rst
# add wave -noupdate /mips_vhd_tst/i1/PC1/D
# add wave -noupdate /mips_vhd_tst/i1/PC1/Q
# add wave -noupdate /mips_vhd_tst/i1/PC1/Temp
# add wave -noupdate /mips_vhd_tst/i1/PCP4/a
# add wave -noupdate /mips_vhd_tst/i1/PCP4/b
# add wave -noupdate /mips_vhd_tst/i1/PCP4/add_sub
# add wave -noupdate /mips_vhd_tst/i1/PCP4/result
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/X
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/a
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/b
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/add_sub
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/result
# add wave -noupdate /mips_vhd_tst/i1/memI/data
# add wave -noupdate /mips_vhd_tst/i1/memI/address
# add wave -noupdate /mips_vhd_tst/i1/memI/clock
# add wave -noupdate /mips_vhd_tst/i1/memI/wren
# add wave -noupdate /mips_vhd_tst/i1/memI/q
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/opcode
# add wave -noupdate /mips_vhd_tst/i1/controle/ulaOp
# add wave -noupdate /mips_vhd_tst/i1/controle/RegDst
# add wave -noupdate /mips_vhd_tst/i1/controle/escMem
# add wave -noupdate /mips_vhd_tst/i1/controle/lerMem
# add wave -noupdate /mips_vhd_tst/i1/controle/DvC
# add wave -noupdate /mips_vhd_tst/i1/controle/memParaReg
# add wave -noupdate /mips_vhd_tst/i1/controle/escReg
# add wave -noupdate /mips_vhd_tst/i1/controle/reg1
# add wave -noupdate /mips_vhd_tst/i1/controle/reg2
# add wave -noupdate /mips_vhd_tst/i1/controle/reg3
# add wave -noupdate /mips_vhd_tst/i1/controle/fontepc
# add wave -noupdate /mips_vhd_tst/i1/controle/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/adiantaA
# add wave -noupdate /mips_vhd_tst/i1/controle/adiantaB
# add wave -noupdate /mips_vhd_tst/i1/controle/sig_eh_beq_adiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/DVC_1
# add wave -noupdate /mips_vhd_tst/i1/controle/combination0
# add wave -noupdate /mips_vhd_tst/i1/controle/combination1
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal11
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal22
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal33
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal44
# add wave -noupdate /mips_vhd_tst/i1/controle/saidamuxes
# add wave -noupdate /mips_vhd_tst/i1/controle/sel
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/DVC
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/FontePc
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/DVC
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/FontePc
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/saidasoma
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradareg
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradasoma0
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradasoma1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/saidareg
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/temp1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/temp2
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/FontePc1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/SEL
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/A
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/B
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/X
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/a
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/b
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/add_sub
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/result
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg2
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg3
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal2
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal3
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal4
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rs0
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rs1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/saida_mux
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/opcode
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal2
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal3
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal4
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaA
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaB
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaA1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaB1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/saida2
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/SEL
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/A
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/B
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/X
# add wave -noupdate /mips_vhd_tst/i1/registradores/A1
# add wave -noupdate /mips_vhd_tst/i1/registradores/A2
# add wave -noupdate /mips_vhd_tst/i1/registradores/A3
# add wave -noupdate /mips_vhd_tst/i1/registradores/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/we3
# add wave -noupdate /mips_vhd_tst/i1/registradores/wd3
# add wave -noupdate /mips_vhd_tst/i1/registradores/out1
# add wave -noupdate /mips_vhd_tst/i1/registradores/out2
# add wave -noupdate /mips_vhd_tst/i1/registradores/OregImux
# add wave -noupdate /mips_vhd_tst/i1/registradores/Odec
# add wave -noupdate /mips_vhd_tst/i1/registradores/Ien
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/sel
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/output
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/sel
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/output
# add wave -noupdate /mips_vhd_tst/i1/registradores/decWrite/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/decWrite/output
# add wave -noupdate /mips_vhd_tst/i1/ExtSinal/in16
# add wave -noupdate /mips_vhd_tst/i1/ExtSinal/out32
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/a
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/b
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/add_sub
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/result
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/D
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/D
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/Temp
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/opcode
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/AdiantaA1
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/AdiantaB1
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/A
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/B
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/X
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/A
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/B
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/X
# add wave -noupdate /mips_vhd_tst/i1/inPC/a
# add wave -noupdate /mips_vhd_tst/i1/inPC/b
# add wave -noupdate /mips_vhd_tst/i1/inPC/add_sub
# add wave -noupdate /mips_vhd_tst/i1/inPC/result
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/A
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/B
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/C
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/D
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/X
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/A
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/B
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/C
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/D
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/X
# add wave -noupdate /mips_vhd_tst/i1/operaULA/ULAop
# add wave -noupdate /mips_vhd_tst/i1/operaULA/funct
# add wave -noupdate /mips_vhd_tst/i1/operaULA/oper
# add wave -noupdate /mips_vhd_tst/i1/ULA1/in0
# add wave -noupdate /mips_vhd_tst/i1/ULA1/in1
# add wave -noupdate /mips_vhd_tst/i1/ULA1/oper
# add wave -noupdate /mips_vhd_tst/i1/ULA1/zero
# add wave -noupdate /mips_vhd_tst/i1/ULA1/output
# add wave -noupdate /mips_vhd_tst/i1/ULA1/sig_output
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/A
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/B
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/X
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/A
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/B
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/Temp
# add wave -noupdate /mips_vhd_tst/i1/memD/address
# add wave -noupdate /mips_vhd_tst/i1/memD/clock
# add wave -noupdate /mips_vhd_tst/i1/memD/data
# add wave -noupdate /mips_vhd_tst/i1/memD/wren
# add wave -noupdate /mips_vhd_tst/i1/memD/q
# add wave -noupdate /mips_vhd_tst/i1/memD/sub_wire0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/wren_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/rden_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/rden_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/data_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/address_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/address_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clock0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clock1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken2
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken3
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/aclr0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/aclr1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/addressstall_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/addressstall_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/byteena_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/byteena_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/q_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/q_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/eccstatus
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_wren_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_output_latch
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_ecc_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_ecc_tmp_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_current_written_data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_original_data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_original_data_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_x
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_x
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_out
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_out
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_out_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_out_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wren_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wren_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rden_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rden_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_read_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_read_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag2_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag2_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_write_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_write_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_nmram_write_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_nmram_write_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_indata_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wrcontrol_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_indata_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wrcontrol_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rdcontrol_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/good_to_go_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/good_to_go_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_inclocken0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_input_clocken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_clken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_clken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outlatch_clken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outlatch_clken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_a_reg
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b_reg
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/default_val
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_zero_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_zero_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_ones_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_ones_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/same_clock_pulse0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/same_clock_pulse1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_a1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_b1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_signal_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_signal_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_good_to_write_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_good_to_write_b
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/SEL
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/A
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/B
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/X
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/SEL
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/A
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/B
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/Temp
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/SEL
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/A
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/B
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/Temp
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/A
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/B
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/X
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# run 15.42us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/memI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/PCP4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/memI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/inPC
# 
# wave zoom full
# 0 ps
# 16191 ns
do inscript_1.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work 
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# 
# vcom -93 -work work {../../dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:58:13 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:13 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] ../../memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {../../memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:58:14 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:14 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work ../../Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:58:15 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {MIPS.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:15 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work MIPS.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_vhd_tst
# -- Compiling architecture MIPS_arch of MIPS_vhd_tst
# End time: 02:58:15 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim +altera -do MIPS_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mips_vhd_tst
# vsim 
# Start time: 02:58:15 on Mar 02,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mips_vhd_tst(mips_arch)
# Loading ieee.numeric_std(body)
# Loading work.mips(rtl)
# Loading work.mux2to1(behavioral)
# Loading work.pc(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.addsub(rtl)
# Loading work.flipflop(rtl)
# Loading work.meminst2(rlt)
# Loading ieee.std_logic_unsigned(body)
# Loading work.controller(rtl)
# Loading work.controle_beq(behavior)
# Loading work.tabela_de_controle(behavior)
# Loading work.flipflop1b(rtl)
# Loading work.comparador(behavior)
# Loading work.geradordesinais(behavior)
# Loading work.array32(body)
# Loading work.regbank(rtl)
# Loading work.reg(rtl)
# Loading work.mux32to1(rtl)
# Loading work.dec5to1(rtl)
# Loading work.signalextensor(rtl)
# Loading work.gerador_sinais_simples(behavior)
# Loading work.mux4to1(behavioral)
# Loading work.opula(rtl)
# Loading work.ula(rtl)
# Loading work.mux2to11bit(behavioral)
# Loading work.memdata(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# WARNING: No extended dataflow license exists
# do MIPS_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:17 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity controle_beq
# -- Compiling architecture behavior of controle_beq
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Tabela_de_Controle
# -- Compiling architecture behavior of Tabela_de_Controle
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memInst2
# -- Compiling architecture rlt of memInst2
# ** Warning: [4] /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd(1138): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec5to1
# -- Compiling architecture rtl of dec5to1
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/array32.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package array32
# -- Compiling package body array32
# -- Loading package array32
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture rtl of reg
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity addSub
# -- Compiling architecture rtl of addSub
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture behavioral of mux2to1
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture rtl of PC
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signalExtensor
# -- Compiling architecture rtl of signalExtensor
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture rtl of controller
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop
# -- Compiling architecture rtl of flipflop
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA
# -- Compiling architecture rtl of ULA
# End time: 02:58:18 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:18 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity opULA
# -- Compiling architecture rtl of opULA
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MIPS
# -- Compiling architecture rtl of MIPS
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4to1
# -- Compiling architecture behavioral of mux4to1
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparador
# -- Compiling architecture behavior of comparador
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity geradordesinais
# -- Compiling architecture behavior of geradordesinais
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flipflop1b
# -- Compiling architecture rtl of flipflop1b
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to11bit
# -- Compiling architecture behavioral of mux2to11bit
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity gerador_sinais_simples
# -- Compiling architecture behavior of gerador_sinais_simples
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package array32
# -- Compiling entity mux32to1
# -- Compiling architecture rtl of mux32to1
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 02:58:19 on Mar 02,2017
# vcom -reportprogress 300 -93 -work work /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package array32
# -- Compiling entity regBank
# -- Compiling architecture rtl of regBank
# End time: 02:58:19 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#  
# do wave10.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /mips_vhd_tst/clk
# add wave -noupdate /mips_vhd_tst/rst
# add wave -noupdate /mips_vhd_tst/i1/outs
# add wave -noupdate /mips_vhd_tst/i1/clk
# add wave -noupdate /mips_vhd_tst/i1/rst
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_jump
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memI_1
# add wave -noupdate /mips_vhd_tst/i1/sig_inst
# add wave -noupdate /mips_vhd_tst/i1/sig_regData
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_ext
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido1_1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_ext_1
# add wave -noupdate /mips_vhd_tst/i1/sig_somInPC
# add wave -noupdate /mips_vhd_tst/i1/sig_IN1_ULA
# add wave -noupdate /mips_vhd_tst/i1/sig_IN2_ULA
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_3
# add wave -noupdate /mips_vhd_tst/i1/sig_in_PC
# add wave -noupdate /mips_vhd_tst/i1/sig_out_PC
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_jump_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result_1
# add wave -noupdate /mips_vhd_tst/i1/sig_dadoLido2_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memD
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_memD_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_result_2
# add wave -noupdate /mips_vhd_tst/i1/sig_OUT_PCP4_1
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE1
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE1
# add wave -noupdate /mips_vhd_tst/i1/sig_opcode
# add wave -noupdate /mips_vhd_tst/i1/sig_function
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg1
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg2
# add wave -noupdate /mips_vhd_tst/i1/sig_regDest
# add wave -noupdate /mips_vhd_tst/i1/sig_ReadReg2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_regDest_1
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_1
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_0
# add wave -noupdate /mips_vhd_tst/i1/sig_RegEsc_2
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaB1
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaA1
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaA
# add wave -noupdate /mips_vhd_tst/i1/sig_adiantaB
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaOp
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaOp_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaFonte
# add wave -noupdate /mips_vhd_tst/i1/sig_ulaFonte_1
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem_1
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem_1
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC_1
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_1
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC
# add wave -noupdate /mips_vhd_tst/i1/we3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_1
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_zero
# add wave -noupdate /mips_vhd_tst/i1/sig_RegDST
# add wave -noupdate /mips_vhd_tst/i1/sig_escMem_2
# add wave -noupdate /mips_vhd_tst/i1/sig_lerMem_2
# add wave -noupdate /mips_vhd_tst/i1/sig_DvC_2
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_2
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_2
# add wave -noupdate /mips_vhd_tst/i1/sig_ULA_zero_1
# add wave -noupdate /mips_vhd_tst/i1/sig_memParaReg_3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg_3
# add wave -noupdate /mips_vhd_tst/i1/sig_escReg
# add wave -noupdate /mips_vhd_tst/i1/sig_RegDST_1
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC2
# add wave -noupdate /mips_vhd_tst/i1/sig_operULA
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE3
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE3
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE4
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE4
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE2
# add wave -noupdate /mips_vhd_tst/i1/out_pipe2
# add wave -noupdate /mips_vhd_tst/i1/in_PIPEAUX
# add wave -noupdate /mips_vhd_tst/i1/out_pipeaux
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo1
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo2
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_bit_sujo3
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo1
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo2
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo3
# add wave -noupdate /mips_vhd_tst/i1/saidaprimeiromux
# add wave -noupdate /mips_vhd_tst/i1/saidasegundopipe
# add wave -noupdate /mips_vhd_tst/i1/saidaprimeiropipe
# add wave -noupdate /mips_vhd_tst/i1/saidadoprimeiroreg
# add wave -noupdate /mips_vhd_tst/i1/saidaor
# add wave -noupdate /mips_vhd_tst/i1/opcode_sig
# add wave -noupdate /mips_vhd_tst/i1/entrada0_mux
# add wave -noupdate /mips_vhd_tst/i1/entrada1_mux
# add wave -noupdate /mips_vhd_tst/i1/saida_bit_sujo2_1
# add wave -noupdate /mips_vhd_tst/i1/sig_imediate_extende2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_dinamic_control
# add wave -noupdate /mips_vhd_tst/i1/dinamic_controle_1
# add wave -noupdate /mips_vhd_tst/i1/dinamic_controle
# add wave -noupdate /mips_vhd_tst/i1/sig_out_pulo2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_dinamic_control_1
# add wave -noupdate /mips_vhd_tst/i1/sig_control_first_muxs
# add wave -noupdate /mips_vhd_tst/i1/sig_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/sig_ehbeqadiantado_ponte
# add wave -noupdate /mips_vhd_tst/i1/sig_control_recovery_pc
# add wave -noupdate /mips_vhd_tst/i1/sig_in_PC_out
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_1
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_1_1
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_2
# add wave -noupdate /mips_vhd_tst/i1/sig_out_recovery_3
# add wave -noupdate /mips_vhd_tst/i1/sig_tratamento_presoma
# add wave -noupdate /mips_vhd_tst/i1/sig_tratamento_recovery
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/in_PIPE_ehbeqadiantado2
# add wave -noupdate /mips_vhd_tst/i1/sig_saida_ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE_ehbeq2
# add wave -noupdate /mips_vhd_tst/i1/out_PIPE_ehbeq
# add wave -noupdate /mips_vhd_tst/i1/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/sig_erabeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/beqadiantadoounao
# add wave -noupdate /mips_vhd_tst/i1/sig_fontePC_especial
# add wave -noupdate /mips_vhd_tst/i1/sig_entradaantesmuxbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_dinamic_controle_1/X
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_JUMP_OR_PC/X
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_CONTROLA_PC/X
# add wave -noupdate /mips_vhd_tst/i1/PC1/clk
# add wave -noupdate /mips_vhd_tst/i1/PC1/rst
# add wave -noupdate /mips_vhd_tst/i1/PC1/D
# add wave -noupdate /mips_vhd_tst/i1/PC1/Q
# add wave -noupdate /mips_vhd_tst/i1/PC1/Temp
# add wave -noupdate /mips_vhd_tst/i1/PCP4/a
# add wave -noupdate /mips_vhd_tst/i1/PCP4/b
# add wave -noupdate /mips_vhd_tst/i1/PCP4/add_sub
# add wave -noupdate /mips_vhd_tst/i1/PCP4/result
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/PRIMEIRO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/SEGUNDO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/clk
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/rst
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/D
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/Q
# add wave -noupdate /mips_vhd_tst/i1/TERCEIRO_PIPE_recovery/Temp
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/SEL
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/A
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/B
# add wave -noupdate /mips_vhd_tst/i1/MUX_DE_RECOVERY/X
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/a
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/b
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/add_sub
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY/result
# add wave -noupdate /mips_vhd_tst/i1/memI/data
# add wave -noupdate /mips_vhd_tst/i1/memI/address
# add wave -noupdate /mips_vhd_tst/i1/memI/clock
# add wave -noupdate /mips_vhd_tst/i1/memI/wren
# add wave -noupdate /mips_vhd_tst/i1/memI/q
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/opcode
# add wave -noupdate /mips_vhd_tst/i1/controle/ulaOp
# add wave -noupdate /mips_vhd_tst/i1/controle/RegDst
# add wave -noupdate /mips_vhd_tst/i1/controle/escMem
# add wave -noupdate /mips_vhd_tst/i1/controle/lerMem
# add wave -noupdate /mips_vhd_tst/i1/controle/DvC
# add wave -noupdate /mips_vhd_tst/i1/controle/memParaReg
# add wave -noupdate /mips_vhd_tst/i1/controle/escReg
# add wave -noupdate /mips_vhd_tst/i1/controle/reg1
# add wave -noupdate /mips_vhd_tst/i1/controle/reg2
# add wave -noupdate /mips_vhd_tst/i1/controle/reg3
# add wave -noupdate /mips_vhd_tst/i1/controle/fontepc
# add wave -noupdate /mips_vhd_tst/i1/controle/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/adiantaA
# add wave -noupdate /mips_vhd_tst/i1/controle/adiantaB
# add wave -noupdate /mips_vhd_tst/i1/controle/sig_eh_beq_adiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/DVC_1
# add wave -noupdate /mips_vhd_tst/i1/controle/combination0
# add wave -noupdate /mips_vhd_tst/i1/controle/combination1
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal11
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal22
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal33
# add wave -noupdate /mips_vhd_tst/i1/controle/sinal44
# add wave -noupdate /mips_vhd_tst/i1/controle/saidamuxes
# add wave -noupdate /mips_vhd_tst/i1/controle/sel
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/DVC
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/FontePc
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/DVC
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/FontePc
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/ehbeqadiantado
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/saidasoma
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradareg
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradasoma0
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/entradasoma1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/saidareg
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/temp1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/temp2
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/FontePc1
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/flip2/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/SEL
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/A
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/B
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/mux_seta_primeiro_op/X
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/a
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/b
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/add_sub
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY/result
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/D
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/controle_de_beq/table/PIPE_unico/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg2
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/reg3
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal2
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal3
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/sinal4
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rs0
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/rs1
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/saida_mux
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/flip/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip1/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/D
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/Q
# add wave -noupdate /mips_vhd_tst/i1/controle/igualitario/Flip2/Temp
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/opcode
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/clk
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/rst
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal2
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal3
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/sinal4
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaA
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaB
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaA1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/AdiantaB1
# add wave -noupdate /mips_vhd_tst/i1/controle/gerador/saida2
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/SEL
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/A
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/B
# add wave -noupdate /mips_vhd_tst/i1/controle/mux_register_destino/X
# add wave -noupdate /mips_vhd_tst/i1/registradores/A1
# add wave -noupdate /mips_vhd_tst/i1/registradores/A2
# add wave -noupdate /mips_vhd_tst/i1/registradores/A3
# add wave -noupdate /mips_vhd_tst/i1/registradores/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/we3
# add wave -noupdate /mips_vhd_tst/i1/registradores/wd3
# add wave -noupdate /mips_vhd_tst/i1/registradores/out1
# add wave -noupdate /mips_vhd_tst/i1/registradores/out2
# add wave -noupdate /mips_vhd_tst/i1/registradores/OregImux
# add wave -noupdate /mips_vhd_tst/i1/registradores/Odec
# add wave -noupdate /mips_vhd_tst/i1/registradores/Ien
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(0)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(1)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(2)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(3)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(4)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(5)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(6)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(7)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(8)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(9)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(10)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(11)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(12)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(13)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(14)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(15)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(16)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(17)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(18)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(19)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(20)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(21)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(22)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(23)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(24)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(25)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(26)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(27)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(28)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(29)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(30)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/clk
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/rst
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/en
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/D
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/Q
# add wave -noupdate /mips_vhd_tst/i1/registradores/G2(31)/regb/Temp
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/sel
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData1/output
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/sel
# add wave -noupdate /mips_vhd_tst/i1/registradores/outData2/output
# add wave -noupdate /mips_vhd_tst/i1/registradores/decWrite/input
# add wave -noupdate /mips_vhd_tst/i1/registradores/decWrite/output
# add wave -noupdate /mips_vhd_tst/i1/ExtSinal/in16
# add wave -noupdate /mips_vhd_tst/i1/ExtSinal/out32
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/a
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/b
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/add_sub
# add wave -noupdate /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO/result
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EH_beq_adiantado/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE2/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO1/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/D
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPEAUX/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/D
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPEOPCODE_EXTEND_ESTAGE/Temp
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/opcode
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/AdiantaA1
# add wave -noupdate /mips_vhd_tst/i1/gerarar_simples/AdiantaB1
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/A
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/B
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaA/X
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/A
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/B
# add wave -noupdate /mips_vhd_tst/i1/muxcontroler_adiantaB/X
# add wave -noupdate /mips_vhd_tst/i1/inPC/a
# add wave -noupdate /mips_vhd_tst/i1/inPC/b
# add wave -noupdate /mips_vhd_tst/i1/inPC/add_sub
# add wave -noupdate /mips_vhd_tst/i1/inPC/result
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/A
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/B
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/C
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/D
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_1/X
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/A
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/B
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/C
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/D
# add wave -noupdate /mips_vhd_tst/i1/mux_IN_ULA_4_2/X
# add wave -noupdate /mips_vhd_tst/i1/operaULA/ULAop
# add wave -noupdate /mips_vhd_tst/i1/operaULA/funct
# add wave -noupdate /mips_vhd_tst/i1/operaULA/oper
# add wave -noupdate /mips_vhd_tst/i1/ULA1/in0
# add wave -noupdate /mips_vhd_tst/i1/ULA1/in1
# add wave -noupdate /mips_vhd_tst/i1/ULA1/oper
# add wave -noupdate /mips_vhd_tst/i1/ULA1/zero
# add wave -noupdate /mips_vhd_tst/i1/ULA1/output
# add wave -noupdate /mips_vhd_tst/i1/ULA1/sig_output
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/A
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/B
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg/X
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/SEL
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/A
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/B
# add wave -noupdate /mips_vhd_tst/i1/mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_AUX_BIT_SUJO2/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE3/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_EHBEQ_adiantado2/Temp
# add wave -noupdate /mips_vhd_tst/i1/memD/address
# add wave -noupdate /mips_vhd_tst/i1/memD/clock
# add wave -noupdate /mips_vhd_tst/i1/memD/data
# add wave -noupdate /mips_vhd_tst/i1/memD/wren
# add wave -noupdate /mips_vhd_tst/i1/memD/q
# add wave -noupdate /mips_vhd_tst/i1/memD/sub_wire0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/wren_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/rden_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/rden_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/data_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/address_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/address_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clock0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clock1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken2
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/clocken3
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/aclr0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/aclr1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/addressstall_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/addressstall_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/byteena_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/byteena_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/q_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/q_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/eccstatus
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_wren_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_wren_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_tmp2_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_output_latch
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_ecc_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_q_ecc_tmp_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_current_written_data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_original_data_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_original_data_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_x
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_x
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_out
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_out
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_a_out_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_mask_reg_b_out_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wren_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wren_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rden_reg_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rden_reg_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_read_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_read_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag2_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_reread_flag2_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_write_flag_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_write_flag_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_nmram_write_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_nmram_write_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_indata_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wrcontrol_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_indata_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_address_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_wrcontrol_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_rdcontrol_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_aclr_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_byteena_aclr_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/good_to_go_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/good_to_go_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_inclocken0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_input_clocken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_clken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outdata_clken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outlatch_clken_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_outlatch_clken_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_a_reg
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_core_clocken_b_reg
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/default_val
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_zero_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_zero_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_ones_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_data_ones_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/same_clock_pulse0
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/same_clock_pulse1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_a1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_b1
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_signal_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_force_reread_signal_b
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_good_to_write_a
# add wave -noupdate /mips_vhd_tst/i1/memD/altsyncram_component/i_good_to_write_b
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/SEL
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/A
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/B
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_controlasefazosistemadenaosalvamentodedados/X
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/SEL
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/A
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/B
# add wave -noupdate /mips_vhd_tst/i1/primeiro_mux_antes_do_pipe/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_mux/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_depois_pipe1/Temp
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/SEL
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/A
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/B
# add wave -noupdate /mips_vhd_tst/i1/segundo_mux_depois_da_or/X
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE_3_bit_sujo/Temp
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/clk
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/rst
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/D
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/Q
# add wave -noupdate /mips_vhd_tst/i1/PIPE4/Temp
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/SEL
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/A
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/B
# add wave -noupdate /mips_vhd_tst/i1/muxEscReg2/X
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# run 15.42us
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/gerarar_simples
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/memI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mips_vhd_tst/i1/PCP4
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/inPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/memI
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /mips_vhd_tst/i1/controle/controle_de_beq/table/AJUSTA_ENDERECO_RECOVERY
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /mips_vhd_tst/i1/controle/igualitario
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/ULA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/AJUSTA_IMEDIATO_BEQ_PRA_PULO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/controle/gerador
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /mips_vhd_tst/i1/inPC
# 
# wave zoom full
# 0 ps
# 16191 ns
# End time: 03:11:25 on Mar 02,2017, Elapsed time: 0:13:10
# Errors: 0, Warnings: 58
