$date
	Sun Oct 23 07:46:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#212772
b1000 !
1"
#212774
b1000 &
b1000 %
1$
#212775
0"
#212778
b100 &
b100 %
#212782
b10 &
b10 %
#212786
b1 &
b1 %
1#
#212790
b0 &
0#
b0 %
0$
#1210393
b11010 !
1"
#1210394
b11010 &
b11010 %
1$
#1210395
0"
#1210398
b1101 &
b1101 %
#1210402
b101000 &
b101000 %
#1210406
b10100 &
b10100 %
#1210410
b1010 &
b1010 %
#1210414
b101 &
b101 %
#1210418
b10000 &
b10000 %
#1210422
b1000 &
b1000 %
#1210426
b100 &
b100 %
#1210430
b10 &
b10 %
#1210434
b1 &
b1 %
1#
#1210438
b0 &
0#
b0 %
0$
#2197375
b101 !
1"
#2197378
b101 &
b101 %
1$
#2197379
0"
#2197382
b10000 &
b10000 %
#2197386
b1000 &
b1000 %
#2197390
b100 &
b100 %
#2197394
b10 &
b10 %
#2197398
b1 &
1#
b1 %
#2197402
b0 &
b0 %
0#
0$
#4500012
