<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C70 (0x020B60DD)" sof_file="main.sof" top_level_entity="main">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
    <multi attribute="window position" size="9" value="1707,965,398,126,0,50,124,0,0"/>
    <multi attribute="column width" size="23" value="34,34,251,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <single attribute="sof manager hidden" value="1"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="6"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130945"/>
      <single attribute="zoom offset denominator" value="2"/>
      <multi attribute="timebars" size="0" value=""/>
    </position_info>
    <signal_set name="signal_set: 2017/06/01 15:15:16  #0">
      <clock name="clk_100m" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[0]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[1]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[2]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[3]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[4]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[5]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[6]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[7]" tap_mode="probeonly" type="register"/>
          <wire name="UARTOutAdapter:uart_out_adapter|t_TX_DV" tap_mode="probeonly" type="register"/>
          <wire name="clk_in" tap_mode="probeonly" type="input pin"/>
          <wire name="clk_out" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="notegen_RX_DV" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="r_uart_RX_Serial" tap_mode="probeonly" type="input pin"/>
          <wire name="seg0[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="w_uart_TX_Serial" tap_mode="probeonly" type="output pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[0]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[1]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[2]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[3]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[4]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[5]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[6]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[7]" tap_mode="probeonly" type="register"/>
          <wire name="UARTOutAdapter:uart_out_adapter|t_TX_DV" tap_mode="probeonly" type="register"/>
          <wire name="clk_in" tap_mode="probeonly" type="input pin"/>
          <wire name="clk_out" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="notegen_RX_DV" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="r_uart_RX_Serial" tap_mode="probeonly" type="input pin"/>
          <wire name="seg0[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="w_uart_TX_Serial" tap_mode="probeonly" type="output pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[0]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[1]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[2]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[3]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[4]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[5]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[6]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[7]" tap_mode="probeonly" type="register"/>
          <wire name="UARTOutAdapter:uart_out_adapter|t_TX_DV" tap_mode="probeonly" type="register"/>
          <wire name="clk_in" tap_mode="probeonly" type="input pin"/>
          <wire name="clk_out" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="notegen_RX_DV" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="r_uart_RX_Serial" tap_mode="probeonly" type="input pin"/>
          <wire name="seg0[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="w_uart_TX_Serial" tap_mode="probeonly" type="output pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="seg0" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg0[0]"/>
            <net is_signal_inverted="no" name="seg0[1]"/>
            <net is_signal_inverted="no" name="seg0[2]"/>
            <net is_signal_inverted="no" name="seg0[3]"/>
            <net is_signal_inverted="no" name="seg0[4]"/>
            <net is_signal_inverted="no" name="seg0[5]"/>
            <net is_signal_inverted="no" name="seg0[6]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="seg1" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg1[0]"/>
            <net is_signal_inverted="no" name="seg1[1]"/>
            <net is_signal_inverted="no" name="seg1[2]"/>
            <net is_signal_inverted="no" name="seg1[3]"/>
            <net is_signal_inverted="no" name="seg1[4]"/>
            <net is_signal_inverted="no" name="seg1[5]"/>
            <net is_signal_inverted="no" name="seg1[6]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="seg2" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg2[0]"/>
            <net is_signal_inverted="no" name="seg2[1]"/>
            <net is_signal_inverted="no" name="seg2[2]"/>
            <net is_signal_inverted="no" name="seg2[3]"/>
            <net is_signal_inverted="no" name="seg2[4]"/>
            <net is_signal_inverted="no" name="seg2[5]"/>
            <net is_signal_inverted="no" name="seg2[6]"/>
          </bus>
          <net is_signal_inverted="no" name="clk_out"/>
          <bus is_signal_inverted="no" link="all" name="o_cnt" order="lsb_to_msb" radix="hex" state="expand" type="output pin">
            <net is_signal_inverted="no" name="o_cnt[0]"/>
            <net is_signal_inverted="no" name="o_cnt[1]"/>
            <net is_signal_inverted="no" name="o_cnt[2]"/>
          </bus>
          <net is_signal_inverted="no" name="w_uart_TX_Serial"/>
          <net is_signal_inverted="no" name="clk_in"/>
          <net is_signal_inverted="no" name="UARTOutAdapter:uart_out_adapter|t_TX_DV"/>
          <bus is_signal_inverted="no" link="all" name="KeyboardInput:u0|Keyboard:u0|code" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[0]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[1]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[2]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[3]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[4]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[5]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[6]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[7]"/>
          </bus>
          <net is_signal_inverted="no" name="r_uart_RX_Serial"/>
          <bus is_signal_inverted="no" link="all" name="strings[0]" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="strings[0][0]"/>
            <net is_signal_inverted="no" name="strings[0][1]"/>
            <net is_signal_inverted="no" name="strings[0][2]"/>
            <net is_signal_inverted="no" name="strings[0][3]"/>
            <net is_signal_inverted="no" name="strings[0][4]"/>
            <net is_signal_inverted="no" name="strings[0][5]"/>
            <net is_signal_inverted="no" name="strings[0][6]"/>
            <net is_signal_inverted="no" name="strings[0][7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="strings[1]" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="strings[1][0]"/>
            <net is_signal_inverted="no" name="strings[1][1]"/>
            <net is_signal_inverted="no" name="strings[1][2]"/>
            <net is_signal_inverted="no" name="strings[1][3]"/>
            <net is_signal_inverted="no" name="strings[1][4]"/>
            <net is_signal_inverted="no" name="strings[1][5]"/>
            <net is_signal_inverted="no" name="strings[1][6]"/>
            <net is_signal_inverted="no" name="strings[1][7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="triggeredString" order="lsb_to_msb" radix="unsigned_dec" state="expand" type="output pin">
            <net is_signal_inverted="no" name="triggeredString[0]"/>
            <net is_signal_inverted="no" name="triggeredString[1]"/>
            <net is_signal_inverted="no" name="triggeredString[2]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="noteLevel" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="noteLevel[0]"/>
            <net is_signal_inverted="no" name="noteLevel[1]"/>
            <net is_signal_inverted="no" name="noteLevel[2]"/>
            <net is_signal_inverted="no" name="noteLevel[3]"/>
            <net is_signal_inverted="no" name="noteLevel[4]"/>
            <net is_signal_inverted="no" name="noteLevel[5]"/>
            <net is_signal_inverted="no" name="noteLevel[6]"/>
          </bus>
          <net is_signal_inverted="no" name="notegen_RX_DV"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="seg0" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg0[0]"/>
            <net is_signal_inverted="no" name="seg0[1]"/>
            <net is_signal_inverted="no" name="seg0[2]"/>
            <net is_signal_inverted="no" name="seg0[3]"/>
            <net is_signal_inverted="no" name="seg0[4]"/>
            <net is_signal_inverted="no" name="seg0[5]"/>
            <net is_signal_inverted="no" name="seg0[6]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="seg1" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg1[0]"/>
            <net is_signal_inverted="no" name="seg1[1]"/>
            <net is_signal_inverted="no" name="seg1[2]"/>
            <net is_signal_inverted="no" name="seg1[3]"/>
            <net is_signal_inverted="no" name="seg1[4]"/>
            <net is_signal_inverted="no" name="seg1[5]"/>
            <net is_signal_inverted="no" name="seg1[6]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="seg2" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg2[0]"/>
            <net is_signal_inverted="no" name="seg2[1]"/>
            <net is_signal_inverted="no" name="seg2[2]"/>
            <net is_signal_inverted="no" name="seg2[3]"/>
            <net is_signal_inverted="no" name="seg2[4]"/>
            <net is_signal_inverted="no" name="seg2[5]"/>
            <net is_signal_inverted="no" name="seg2[6]"/>
          </bus>
          <net is_signal_inverted="no" name="clk_out"/>
          <bus is_signal_inverted="no" link="all" name="o_cnt" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="o_cnt[0]"/>
            <net is_signal_inverted="no" name="o_cnt[1]"/>
            <net is_signal_inverted="no" name="o_cnt[2]"/>
          </bus>
          <net is_signal_inverted="no" name="w_uart_TX_Serial"/>
          <net is_signal_inverted="no" name="clk_in"/>
          <net is_signal_inverted="no" name="UARTOutAdapter:uart_out_adapter|t_TX_DV"/>
          <bus is_signal_inverted="no" link="all" name="KeyboardInput:u0|Keyboard:u0|code" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[0]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[1]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[2]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[3]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[4]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[5]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[6]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[7]"/>
          </bus>
          <net is_signal_inverted="no" name="r_uart_RX_Serial"/>
          <bus is_signal_inverted="no" link="all" name="strings[0]" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="strings[0][0]"/>
            <net is_signal_inverted="no" name="strings[0][1]"/>
            <net is_signal_inverted="no" name="strings[0][2]"/>
            <net is_signal_inverted="no" name="strings[0][3]"/>
            <net is_signal_inverted="no" name="strings[0][4]"/>
            <net is_signal_inverted="no" name="strings[0][5]"/>
            <net is_signal_inverted="no" name="strings[0][6]"/>
            <net is_signal_inverted="no" name="strings[0][7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="strings[1]" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="strings[1][0]"/>
            <net is_signal_inverted="no" name="strings[1][1]"/>
            <net is_signal_inverted="no" name="strings[1][2]"/>
            <net is_signal_inverted="no" name="strings[1][3]"/>
            <net is_signal_inverted="no" name="strings[1][4]"/>
            <net is_signal_inverted="no" name="strings[1][5]"/>
            <net is_signal_inverted="no" name="strings[1][6]"/>
            <net is_signal_inverted="no" name="strings[1][7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="triggeredString" order="lsb_to_msb" radix="unsigned_dec" state="expand" type="output pin">
            <net is_signal_inverted="no" name="triggeredString[0]"/>
            <net is_signal_inverted="no" name="triggeredString[1]"/>
            <net is_signal_inverted="no" name="triggeredString[2]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="noteLevel" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="noteLevel[0]"/>
            <net is_signal_inverted="no" name="noteLevel[1]"/>
            <net is_signal_inverted="no" name="noteLevel[2]"/>
            <net is_signal_inverted="no" name="noteLevel[3]"/>
            <net is_signal_inverted="no" name="noteLevel[4]"/>
            <net is_signal_inverted="no" name="noteLevel[5]"/>
            <net is_signal_inverted="no" name="noteLevel[6]"/>
          </bus>
          <net is_signal_inverted="no" name="notegen_RX_DV"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" name="trigger: 2017/06/01 15:15:16  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data name="log: 2017/06/01 15:15:16  #2" power_up_mode="false" sample_depth="128" trigger_position="16">01000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001010000100100000000000011011011110010111000000000000000000000100101000010010000000000001101101111001011100000000000000000000010010100001001000000000000110110111100101110000000000000000000001001</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <signal_set global_temp="1" name="signal_set: 2017/06/01 15:48:30  #0">
      <clock name="clk_100m" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="FreqDiv:f_25|output" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[0]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[1]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[2]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[3]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[4]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[5]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[6]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[7]" tap_mode="probeonly" type="register"/>
          <wire name="UARTOutAdapter:uart_out_adapter|t_TX_DV" tap_mode="probeonly" type="register"/>
          <wire name="clk_25m_out" tap_mode="probeonly" type="output pin"/>
          <wire name="clk_in" tap_mode="probeonly" type="input pin"/>
          <wire name="clk_out" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="notegen_RX_DV" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="r_uart_RX_Serial" tap_mode="probeonly" type="input pin"/>
          <wire name="seg0[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="w_uart_TX_Serial" tap_mode="probeonly" type="output pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="FreqDiv:f_25|output" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[0]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[1]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[2]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[3]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[4]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[5]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[6]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[7]" tap_mode="probeonly" type="register"/>
          <wire name="UARTOutAdapter:uart_out_adapter|t_TX_DV" tap_mode="probeonly" type="register"/>
          <wire name="clk_25m_out" tap_mode="probeonly" type="output pin"/>
          <wire name="clk_in" tap_mode="probeonly" type="input pin"/>
          <wire name="clk_out" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="notegen_RX_DV" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="r_uart_RX_Serial" tap_mode="probeonly" type="input pin"/>
          <wire name="seg0[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="w_uart_TX_Serial" tap_mode="probeonly" type="output pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="FreqDiv:f_25|output" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[0]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[1]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[2]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[3]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[4]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[5]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[6]" tap_mode="probeonly" type="register"/>
          <wire name="KeyboardInput:u0|Keyboard:u0|code[7]" tap_mode="probeonly" type="register"/>
          <wire name="UARTOutAdapter:uart_out_adapter|t_TX_DV" tap_mode="probeonly" type="register"/>
          <wire name="clk_25m_out" tap_mode="probeonly" type="output pin"/>
          <wire name="clk_in" tap_mode="probeonly" type="input pin"/>
          <wire name="clk_out" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="noteLevel[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="notegen_RX_DV" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="o_cnt[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="r_uart_RX_Serial" tap_mode="probeonly" type="input pin"/>
          <wire name="seg0[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg0[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg1[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[3]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[4]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[5]" tap_mode="probeonly" type="output pin"/>
          <wire name="seg2[6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[0][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][0]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][1]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][2]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][3]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][4]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][5]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][6]" tap_mode="probeonly" type="output pin"/>
          <wire name="strings[1][7]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[0]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[1]" tap_mode="probeonly" type="output pin"/>
          <wire name="triggeredString[2]" tap_mode="probeonly" type="output pin"/>
          <wire name="w_uart_TX_Serial" tap_mode="probeonly" type="output pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="seg0" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg0[0]"/>
            <net is_signal_inverted="no" name="seg0[1]"/>
            <net is_signal_inverted="no" name="seg0[2]"/>
            <net is_signal_inverted="no" name="seg0[3]"/>
            <net is_signal_inverted="no" name="seg0[4]"/>
            <net is_signal_inverted="no" name="seg0[5]"/>
            <net is_signal_inverted="no" name="seg0[6]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="seg1" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg1[0]"/>
            <net is_signal_inverted="no" name="seg1[1]"/>
            <net is_signal_inverted="no" name="seg1[2]"/>
            <net is_signal_inverted="no" name="seg1[3]"/>
            <net is_signal_inverted="no" name="seg1[4]"/>
            <net is_signal_inverted="no" name="seg1[5]"/>
            <net is_signal_inverted="no" name="seg1[6]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="seg2" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg2[0]"/>
            <net is_signal_inverted="no" name="seg2[1]"/>
            <net is_signal_inverted="no" name="seg2[2]"/>
            <net is_signal_inverted="no" name="seg2[3]"/>
            <net is_signal_inverted="no" name="seg2[4]"/>
            <net is_signal_inverted="no" name="seg2[5]"/>
            <net is_signal_inverted="no" name="seg2[6]"/>
          </bus>
          <net is_signal_inverted="no" name="clk_out"/>
          <bus is_signal_inverted="no" link="all" name="o_cnt" order="lsb_to_msb" radix="hex" state="expand" type="output pin">
            <net is_signal_inverted="no" name="o_cnt[0]"/>
            <net is_signal_inverted="no" name="o_cnt[1]"/>
            <net is_signal_inverted="no" name="o_cnt[2]"/>
          </bus>
          <net is_signal_inverted="no" name="w_uart_TX_Serial"/>
          <net is_signal_inverted="no" name="UARTOutAdapter:uart_out_adapter|t_TX_DV"/>
          <bus is_signal_inverted="no" link="all" name="KeyboardInput:u0|Keyboard:u0|code" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[0]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[1]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[2]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[3]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[4]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[5]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[6]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[7]"/>
          </bus>
          <net is_signal_inverted="no" name="r_uart_RX_Serial"/>
          <bus is_signal_inverted="no" link="all" name="strings[0]" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="strings[0][0]"/>
            <net is_signal_inverted="no" name="strings[0][1]"/>
            <net is_signal_inverted="no" name="strings[0][2]"/>
            <net is_signal_inverted="no" name="strings[0][3]"/>
            <net is_signal_inverted="no" name="strings[0][4]"/>
            <net is_signal_inverted="no" name="strings[0][5]"/>
            <net is_signal_inverted="no" name="strings[0][6]"/>
            <net is_signal_inverted="no" name="strings[0][7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="strings[1]" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="strings[1][0]"/>
            <net is_signal_inverted="no" name="strings[1][1]"/>
            <net is_signal_inverted="no" name="strings[1][2]"/>
            <net is_signal_inverted="no" name="strings[1][3]"/>
            <net is_signal_inverted="no" name="strings[1][4]"/>
            <net is_signal_inverted="no" name="strings[1][5]"/>
            <net is_signal_inverted="no" name="strings[1][6]"/>
            <net is_signal_inverted="no" name="strings[1][7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="triggeredString" order="lsb_to_msb" radix="unsigned_dec" state="expand" type="output pin">
            <net is_signal_inverted="no" name="triggeredString[0]"/>
            <net is_signal_inverted="no" name="triggeredString[1]"/>
            <net is_signal_inverted="no" name="triggeredString[2]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="noteLevel" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="noteLevel[0]"/>
            <net is_signal_inverted="no" name="noteLevel[1]"/>
            <net is_signal_inverted="no" name="noteLevel[2]"/>
            <net is_signal_inverted="no" name="noteLevel[3]"/>
            <net is_signal_inverted="no" name="noteLevel[4]"/>
            <net is_signal_inverted="no" name="noteLevel[5]"/>
            <net is_signal_inverted="no" name="noteLevel[6]"/>
          </bus>
          <net is_signal_inverted="no" name="notegen_RX_DV"/>
          <net is_signal_inverted="no" name="clk_in"/>
          <net is_signal_inverted="no" name="FreqDiv:f_25|output"/>
          <net is_signal_inverted="no" name="clk_25m_out"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="seg0" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg0[0]"/>
            <net is_signal_inverted="no" name="seg0[1]"/>
            <net is_signal_inverted="no" name="seg0[2]"/>
            <net is_signal_inverted="no" name="seg0[3]"/>
            <net is_signal_inverted="no" name="seg0[4]"/>
            <net is_signal_inverted="no" name="seg0[5]"/>
            <net is_signal_inverted="no" name="seg0[6]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="seg1" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg1[0]"/>
            <net is_signal_inverted="no" name="seg1[1]"/>
            <net is_signal_inverted="no" name="seg1[2]"/>
            <net is_signal_inverted="no" name="seg1[3]"/>
            <net is_signal_inverted="no" name="seg1[4]"/>
            <net is_signal_inverted="no" name="seg1[5]"/>
            <net is_signal_inverted="no" name="seg1[6]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="seg2" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="seg2[0]"/>
            <net is_signal_inverted="no" name="seg2[1]"/>
            <net is_signal_inverted="no" name="seg2[2]"/>
            <net is_signal_inverted="no" name="seg2[3]"/>
            <net is_signal_inverted="no" name="seg2[4]"/>
            <net is_signal_inverted="no" name="seg2[5]"/>
            <net is_signal_inverted="no" name="seg2[6]"/>
          </bus>
          <net is_signal_inverted="no" name="clk_out"/>
          <bus is_signal_inverted="no" link="all" name="o_cnt" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="o_cnt[0]"/>
            <net is_signal_inverted="no" name="o_cnt[1]"/>
            <net is_signal_inverted="no" name="o_cnt[2]"/>
          </bus>
          <net is_signal_inverted="no" name="w_uart_TX_Serial"/>
          <net is_signal_inverted="no" name="UARTOutAdapter:uart_out_adapter|t_TX_DV"/>
          <bus is_signal_inverted="no" link="all" name="KeyboardInput:u0|Keyboard:u0|code" order="lsb_to_msb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[0]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[1]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[2]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[3]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[4]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[5]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[6]"/>
            <net is_signal_inverted="no" name="KeyboardInput:u0|Keyboard:u0|code[7]"/>
          </bus>
          <net is_signal_inverted="no" name="r_uart_RX_Serial"/>
          <bus is_signal_inverted="no" link="all" name="strings[0]" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="strings[0][0]"/>
            <net is_signal_inverted="no" name="strings[0][1]"/>
            <net is_signal_inverted="no" name="strings[0][2]"/>
            <net is_signal_inverted="no" name="strings[0][3]"/>
            <net is_signal_inverted="no" name="strings[0][4]"/>
            <net is_signal_inverted="no" name="strings[0][5]"/>
            <net is_signal_inverted="no" name="strings[0][6]"/>
            <net is_signal_inverted="no" name="strings[0][7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="strings[1]" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="strings[1][0]"/>
            <net is_signal_inverted="no" name="strings[1][1]"/>
            <net is_signal_inverted="no" name="strings[1][2]"/>
            <net is_signal_inverted="no" name="strings[1][3]"/>
            <net is_signal_inverted="no" name="strings[1][4]"/>
            <net is_signal_inverted="no" name="strings[1][5]"/>
            <net is_signal_inverted="no" name="strings[1][6]"/>
            <net is_signal_inverted="no" name="strings[1][7]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="triggeredString" order="lsb_to_msb" radix="unsigned_dec" state="expand" type="output pin">
            <net is_signal_inverted="no" name="triggeredString[0]"/>
            <net is_signal_inverted="no" name="triggeredString[1]"/>
            <net is_signal_inverted="no" name="triggeredString[2]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="noteLevel" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="noteLevel[0]"/>
            <net is_signal_inverted="no" name="noteLevel[1]"/>
            <net is_signal_inverted="no" name="noteLevel[2]"/>
            <net is_signal_inverted="no" name="noteLevel[3]"/>
            <net is_signal_inverted="no" name="noteLevel[4]"/>
            <net is_signal_inverted="no" name="noteLevel[5]"/>
            <net is_signal_inverted="no" name="noteLevel[6]"/>
          </bus>
          <net is_signal_inverted="no" name="notegen_RX_DV"/>
          <net is_signal_inverted="no" name="clk_in"/>
          <net is_signal_inverted="no" name="FreqDiv:f_25|output"/>
          <net is_signal_inverted="no" name="clk_25m_out"/>
        </setup_view>
      </presentation>
      <trigger CRC="1AB72919" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2017/06/01 15:48:30  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000000000000000000000000000000000000000
            </pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2017/06/01 18:38:07  #0" power_up_mode="false" sample_depth="127" trigger_position="16">011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101011011100001011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101111011100011011101100000101011111111001101101100000010110111000101</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <embedded_sof_files/>
</session>
