Version:9.1.2.16
ACTGENU_CALL:1
BATCH:T
FAM:SmartFusion
OUTFORMAT:VHDL
LPMTYPE:LPM_RAM
LPM_HINT:DUAL
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:D:/Work/marmote/projects/CIC_FABRIC_SRAM/smartgen\CIC_mem
GEN_BEHV_MODULE:T
SMARTGEN_DIE:IP4X3M1
SMARTGEN_PACKAGE:fg484
AGENIII_IS_SUBPROJECT_LIBERO:T
WWIDTH:38
WDEPTH:8
RWIDTH:38
RDEPTH:8
CLKS:1
CLOCK_PN:CLKAB
RESET_PN:RESET
RESET_POLARITY:1
INIT_RAM:F
DEFAULT_WORD:0x0000000000
CASCADE:1
WCLK_EDGE:RISE
WMODE1:0
WMODE2:0
PMODE1:0
PMODE2:0
DATAA_IN_PN:DINA
DATAA_OUT_PN:DOUTA
ADDRESSA_PN:ADDRA
RWA_PN:RWA
BLKA_PN:BLKA
DATAB_IN_PN:DINB
DATAB_OUT_PN:DOUTB
ADDRESSB_PN:ADDRB
RWB_PN:RWB
BLKB_PN:BLKB
WE_POLARITY:0
RE_POLARITY:0
PTYPE:2
