// Seed: 65313619
module module_0 (
    input uwire id_0
);
  wor id_2;
  assign id_3 = id_2;
  assign module_1.type_5 = 0;
  wire id_4;
  id_5 :
  assert property (@(-1) 1 & id_2)
  else if (id_0 == id_4) if (id_5) $display(id_5);
  assign id_4 = id_2;
  wire id_6, id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  always id_2 -= id_0.id_1;
  wire id_4;
  module_0 modCall_1 (id_1);
endmodule
