module Register_1bit_tb();
  reg CLK_test, Data_test, Load_test, D_test;
  wire Q_test;
  
  
  
Register_1bit Register_1bit_inst0(.CLK(CLK_test), .Data(Data_test), 
                                      .Load(Load_test), .D(D_test), .Q(Q_test));
                                      

initial begin
  CLK_test = 0;
  Data_test = 0;
  Load_test = 0; 
  D_test = 0 ;

end


always begin
  #7 CLK_test = ~CLK_test;
end

always begin
  #20 D_test = ~D_test;
end



always begin
  #100 Load_test = 0;
  #5 Data_test = ~Data_test;
  #10 Load_test = 1 ;
  Load_test = 0 ;
end



endmodule