(PCB RTC_LED
 (parser
  (host_cad ARES)
  (host_version 8.8 SP1)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -189.79828 50.69840 76.30160 133.80720))
  (boundary (path signal 0.20320 -152.40000 50.80000 50.80000 50.80000 50.80000 127.00000
   -152.40000 127.00000 -152.40000 50.80000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction off))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
    PS6
    PS7
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "7SEG-3.3 INCH_L1" (place L1 -123.19000 88.90000 back 0))
  (component "7SEG-3.3 INCH_L2" (place L2 -74.93000 88.90000 back 180))
  (component "7SEG-3.3 INCH_L4" (place L4 21.59000 88.90000 back 0))
  (component "7SEG-3.3 INCH_L3" (place L3 -26.67000 88.90000 back 0))
  (component SOT23_Q1 (place Q1 -118.11000 65.40500 front 180))
  (component SOT23_Q2 (place Q2 -80.01000 109.85500 front 0))
  (component SOT23_Q3 (place Q3 -21.59000 66.67500 front 180))
  (component SOT23_Q4 (place Q4 26.67000 65.40500 front 180))
  (component "QFP80P900X900X120-32_ATMEGA1" (place ATMEGA1 -99.06000 81.28000 front 270
  ))
  (component 0805_RES_R1 (place R1 -116.84000 73.66000 front 270))
  (component 0805_RES_R2 (place R2 -81.28000 101.60000 front 90))
  (component 0805_RES_R4 (place R4 27.94000 74.93000 front 270))
  (component 0805_RES_R5 (place R5 -105.41000 93.11640 front 90))
  (component 0805_RES_R6 (place R6 -102.87000 93.11640 front 90))
  (component 0805_RES_R7 (place R7 -125.73000 110.49000 front 90))
  (component 0805_RES_R8 (place R8 -128.27000 110.49000 front 90))
  (component 0805_RES_R9 (place R9 -125.73000 65.63360 front 270))
  (component 0805_RES_R10 (place R10 -123.19000 65.65900 front 270))
  (component 0805_RES_R11 (place R11 -120.65000 65.65900 front 270))
  (component 0805_RES_R12 (place R12 -120.65000 110.49000 front 90))
  (component 0805_RES_R13 (place R13 -118.11000 110.49000 front 90))
  (component SOT23_A2 (place A2 -104.14000 100.33000 front 0))
  (component BUZZER_J1 (place J1 -99.06000 100.33000 front 270))
  (component 0805_RES_R3 (place R3 -20.32000 74.93000 front 270))
 )
 (library
  (image "7SEG-3.3 INCH_L1" (side back)
   (outline (rect TOP -24.23160 -35.02660 24.23160 35.02660))
   (pin PS0 (rotate 0) 0 5.08000 -29.84500)
   (pin PS0 (rotate 0) 1 -5.08000 -29.84500)
   (pin PS0 (rotate 0) 2 2.54000 29.84500)
   (pin PS0 (rotate 0) 3 5.08000 29.84500)
   (pin PS0 (rotate 0) 4 2.54000 -29.84500)
   (pin PS0 (rotate 0) 5 0.00000 -29.84500)
   (pin PS0 (rotate 0) 6 0.00000 29.84500)
   (pin PS0 (rotate 0) 7 -2.54000 -29.84500)
   (pin PS0 (rotate 0) 8 -2.54000 29.84500)
   (pin PS0 (rotate 0) 9 -5.08000 29.84500)
  )
  (image "7SEG-3.3 INCH_L2" (side back)
   (outline (rect TOP -24.23160 -35.02660 24.23160 35.02660))
   (pin PS0 (rotate 0) 0 5.08000 -29.84500)
   (pin PS0 (rotate 0) 1 -5.08000 -29.84500)
   (pin PS0 (rotate 0) 2 2.54000 29.84500)
   (pin PS0 (rotate 0) 3 5.08000 29.84500)
   (pin PS0 (rotate 0) 4 2.54000 -29.84500)
   (pin PS0 (rotate 0) 5 0.00000 -29.84500)
   (pin PS0 (rotate 0) 6 0.00000 29.84500)
   (pin PS0 (rotate 0) 7 -2.54000 -29.84500)
   (pin PS0 (rotate 0) 8 -2.54000 29.84500)
   (pin PS0 (rotate 0) 9 -5.08000 29.84500)
  )
  (image "7SEG-3.3 INCH_L4" (side back)
   (outline (rect TOP -24.23160 -35.02660 24.23160 35.02660))
   (pin PS0 (rotate 0) 0 5.08000 -29.84500)
   (pin PS0 (rotate 0) 1 -5.08000 -29.84500)
   (pin PS0 (rotate 0) 2 2.54000 29.84500)
   (pin PS0 (rotate 0) 3 5.08000 29.84500)
   (pin PS0 (rotate 0) 4 2.54000 -29.84500)
   (pin PS0 (rotate 0) 5 0.00000 -29.84500)
   (pin PS0 (rotate 0) 6 0.00000 29.84500)
   (pin PS0 (rotate 0) 7 -2.54000 -29.84500)
   (pin PS0 (rotate 0) 8 -2.54000 29.84500)
   (pin PS0 (rotate 0) 9 -5.08000 29.84500)
  )
  (image "7SEG-3.3 INCH_L3" (side back)
   (outline (rect TOP -24.23160 -35.02660 24.23160 35.02660))
   (pin PS0 (rotate 0) 0 5.08000 -29.84500)
   (pin PS0 (rotate 0) 1 -5.08000 -29.84500)
   (pin PS0 (rotate 0) 2 2.54000 29.84500)
   (pin PS0 (rotate 0) 3 5.08000 29.84500)
   (pin PS0 (rotate 0) 4 2.54000 -29.84500)
   (pin PS0 (rotate 0) 5 0.00000 -29.84500)
   (pin PS0 (rotate 0) 6 0.00000 29.84500)
   (pin PS0 (rotate 0) 7 -2.54000 -29.84500)
   (pin PS0 (rotate 0) 8 -2.54000 29.84500)
   (pin PS0 (rotate 0) 9 -5.08000 29.84500)
  )
  (image SOT23_Q1 (side front)
   (outline (rect TOP -1.54940 -2.41300 1.54940 0.50800))
   (pin PS1 (rotate -180) 0 0.00000 0.00000)
   (pin PS1 (rotate -180) 1 -0.93980 -1.90500)
   (pin PS1 (rotate -180) 2 0.93980 -1.90500)
  )
  (image SOT23_Q2 (side front)
   (outline (rect TOP -1.54940 -2.41300 1.54940 0.50800))
   (pin PS1 (rotate 180) 0 0.00000 0.00000)
   (pin PS1 (rotate 180) 1 -0.93980 -1.90500)
   (pin PS1 (rotate 180) 2 0.93980 -1.90500)
  )
  (image SOT23_Q3 (side front)
   (outline (rect TOP -1.54940 -2.41300 1.54940 0.50800))
   (pin PS1 (rotate -180) 0 0.00000 0.00000)
   (pin PS1 (rotate -180) 1 -0.93980 -1.90500)
   (pin PS1 (rotate -180) 2 0.93980 -1.90500)
  )
  (image SOT23_Q4 (side front)
   (outline (rect TOP -1.54940 -2.41300 1.54940 0.50800))
   (pin PS1 (rotate -180) 0 0.00000 0.00000)
   (pin PS1 (rotate -180) 1 -0.93980 -1.90500)
   (pin PS1 (rotate -180) 2 0.93980 -1.90500)
  )
  (image "QFP80P900X900X120-32_ATMEGA1" (side front)
   (outline (rect TOP -4.82500 -5.62500 5.62500 4.82500))
   (pin PS2 (rotate -90) 0 -3.80000 2.40000)
   (pin PS2 (rotate -90) 1 -3.80000 1.60000)
   (pin PS2 (rotate -90) 2 -3.80000 0.80000)
   (pin PS2 (rotate -90) 3 -3.80000 0.00000)
   (pin PS2 (rotate -90) 4 -3.80000 -0.80000)
   (pin PS2 (rotate -90) 5 -3.80000 -1.60000)
   (pin PS2 (rotate -90) 6 -3.80000 -2.40000)
   (pin PS2 (rotate -90) 7 -3.80000 -3.20000)
   (pin PS2 (rotate 0) 8 -2.40000 -4.60000)
   (pin PS2 (rotate 0) 9 -1.60000 -4.60000)
   (pin PS2 (rotate 0) 10 -0.80000 -4.60000)
   (pin PS2 (rotate 0) 11 0.00000 -4.60000)
   (pin PS2 (rotate 0) 12 0.80000 -4.60000)
   (pin PS2 (rotate 0) 13 1.60000 -4.60000)
   (pin PS2 (rotate 0) 14 2.40000 -4.60000)
   (pin PS2 (rotate 0) 15 3.20000 -4.60000)
   (pin PS2 (rotate -90) 16 4.60000 -3.20000)
   (pin PS2 (rotate -90) 17 4.60000 -2.40000)
   (pin PS2 (rotate -90) 18 4.60000 -1.60000)
   (pin PS2 (rotate -90) 19 4.60000 -0.80000)
   (pin PS2 (rotate -90) 20 4.60000 0.00000)
   (pin PS2 (rotate -90) 21 4.60000 0.80000)
   (pin PS2 (rotate -90) 22 4.60000 1.60000)
   (pin PS2 (rotate -90) 23 4.60000 2.40000)
   (pin PS2 (rotate 0) 24 3.20000 3.80000)
   (pin PS2 (rotate 0) 25 2.40000 3.80000)
   (pin PS2 (rotate 0) 26 1.60000 3.80000)
   (pin PS2 (rotate 0) 27 0.80000 3.80000)
   (pin PS2 (rotate 0) 28 0.00000 3.80000)
   (pin PS2 (rotate 0) 29 -0.80000 3.80000)
   (pin PS2 (rotate 0) 30 -1.60000 3.80000)
   (pin PS2 (rotate 0) 31 -2.40000 3.80000)
  )
  (image 0805_RES_R1 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R2 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R4 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R5 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R6 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R7 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R8 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R9 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R10 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R11 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R12 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image 0805_RES_R13 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (image SOT23_A2 (side front)
   (outline (rect TOP -1.54940 -2.41300 1.54940 0.50800))
   (pin PS1 (rotate 180) 0 0.00000 0.00000)
   (pin PS1 (rotate 180) 1 -0.93980 -1.90500)
   (pin PS1 (rotate 180) 2 0.93980 -1.90500)
  )
  (image BUZZER_J1 (side front)
   (outline (rect TOP -5.33794 -1.52794 5.33794 9.14794))
   (pin PS4 (rotate -180) 0 0.00000 0.00000)
   (pin PS5 (rotate -180) 1 0.00000 7.62001)
  )
  (image 0805_RES_R3 (side front)
   (outline (rect TOP -0.50800 -0.73660 2.64160 0.68580))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.13360 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on) (shape (rect TOP -0.44450 -0.50800 0.44450 0.50800)))
  (padstack PS2 (absolute on) (shape (rect TOP -0.17780 -0.88900 0.17780 0.88900)))
  (padstack PS3 (absolute on) (shape (rect TOP -0.50800 -0.63500 0.50800 0.63500)))
  (padstack PS4 (absolute on) (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600)))
  (padstack PS5 (absolute on) (shape (rect TOP -1.00330 -1.02870 1.00330 1.02870)))
  (padstack PS6 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS7 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00042"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins A2-0 J1-0)
  )
  (net "#00044"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R5-1 A2-1)
  )
  (net "#00046"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q1-1 R1-1)
  )
  (net "#00049"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q2-1 R2-1)
  )
  (net "#00055"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00060"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00064"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q3-1 R3-1)
  )
  (net "#00066"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q4-1 R4-1)
  )
  (net "#00097"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00098"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "1"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L1-2 L2-2 L4-2 L3-2 R7-1)
  )
  (net "2"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L1-3 L2-3 L4-3 L3-3 R8-1)
  )
  (net "3"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L1-4 L2-4 L4-4 L3-4 R9-1)
  )
  (net "32KHZ"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "4"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L1-5 L2-5 L4-5 L3-5 R10-1)
  )
  (net "5"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L1-7 L2-7 L4-7 L3-7 R11-1)
  )
  (net "6"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L1-8 L2-8 L4-8 L3-8 R12-1)
  )
  (net "7"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L1-9 L2-9 L4-9 L3-9 R13-1)
  )
  (net "A"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-12 R7-0)
  )
  (net "A1"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-23 R5-0 R6-0)
  )
  (net "A2"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-24)
  )
  (net "A3"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-25)
  )
  (net "A4"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-26)
  )
  (net "A5"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-27)
  )
  (net "A6"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-18)
  )
  (net "A7"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-21)
  )
  (net "B"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-11 R8-0)
  )
  (net "C"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-10 R9-0)
  )
  (net "D"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-9 R10-0)
  )
  (net "D10"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-13 R1-0)
  )
  (net "D11"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-14 R2-0)
  )
  (net "D12"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-15 R3-0)
  )
  (net "D13"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-16 R4-0)
  )
  (net "D2"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-31)
  )
  (net "E"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-8 R11-0)
  )
  (net "F"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-1 R12-0)
  )
  (net "G"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-0 R13-0)
  )
  (net "GND"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins ATMEGA1-2 ATMEGA1-4 ATMEGA1-20 J1-1)
  )
  (net "L1"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L1-0 L1-1 Q1-0)
  )
  (net "L2"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L2-0 L2-1 Q2-0)
  )
  (net "L3"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L3-0 L3-1 Q3-0)
  )
  (net "L4"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins L4-0 L4-1 Q4-0)
  )
  (net "RST"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-28)
  )
  (net "RX"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-29)
  )
  (net "SQW"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "TX"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-30)
  )
  (net "V12"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q1-2 Q2-2 Q3-2 Q4-2)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins ATMEGA1-3 ATMEGA1-5 ATMEGA1-17 R6-1 A2-2)
  )
  (net "X1"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-6)
  )
  (net "X2"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ATMEGA1-7)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00042"
   "#00044"
   "#00046"
   "#00049"
   "#00055"
   "#00060"
   "#00064"
   "#00066"
   "#00097"
   "#00098"
   "1"
   "2"
   "3"
   "32KHZ"
   "4"
   "5"
   "6"
   "7"
   "A"
   "A1"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "B"
   "C"
   "D"
   "D10"
   "D11"
   "D12"
   "D13"
   "D2"
   "E"
   "F"
   "G"
   "L1"
   "L2"
   "L3"
   "L4"
   "RST"
   "RX"
   "SQW"
   "TX"
   "V12"
   "X1"
   "X2"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path TOP 0.50800 -128.27000 118.74500 -128.27000 112.62360) (net "2") (type protect)
  )
   (wire (path TOP 0.63499 -125.73000 118.74500 -125.73000 112.62360) (net "1") (type protect)
  )
   (wire (path TOP 0.63499 -120.65000 118.74500 -120.65000 112.62360) (net "6") (type protect)
  )
   (wire (path TOP 0.63499 -118.11000 118.74500 -118.11000 112.62360) (net "7") (type protect)
  )
   (wire (path TOP 0.63499 26.67000 59.05500 26.67000 65.40500) (net "L4") (type protect)
  )
   (wire (path TOP 0.63499 27.60980 67.31000 27.60980 72.46620 27.94000 72.79640) (net "#00066")
   (type protect))
   (wire (path TOP 0.63499 -21.59000 59.05500 -21.59000 60.32500 -21.59000 66.67500)
   (net "L3") (type protect))
   (wire (path TOP 0.63499 -20.65020 68.58000 -20.65020 72.46620 -20.32000 72.79640)
   (net "#00064") (type protect))
   (wire (path TOP 0.63499 -120.65000 59.05500 -120.65000 63.52540) (net "5") (type protect)
  )
   (wire (path TOP 0.63499 -123.19000 59.05500 -123.19000 63.52540) (net "4") (type protect)
  )
   (wire (path TOP 0.63499 -125.73000 59.05500 -125.73000 63.50000) (net "3") (type protect)
  )
   (wire (path TOP 0.63499 -118.11000 59.05500 -118.11000 65.40500) (net "L1") (type protect)
  )
   (wire (path TOP 0.63499 -117.17020 67.31000 -117.17020 71.19620 -116.84000 71.52640
  ) (net "#00046") (type protect))
   (wire (path TOP 0.63499 24.13000 118.74500 24.13000 116.89914 25.45914 115.57000 27.72210 115.57000
    29.20999 117.05789 29.21000 120.65000 26.67000 123.19000 -21.58999 123.19000 -24.13410 120.64589
   -24.13000 118.74500) (net "6") (type protect))
   (wire (path TOP 0.63499 26.67000 118.74500 26.67428 120.64571 25.39999 121.92000 -20.32000 121.92000
   -21.59000 120.65000 -21.59000 118.74500) (net "7") (type protect))
   (wire (path TOP 0.63499 24.13000 59.05500 24.13000 57.15000 21.59000 54.61000 -22.86000 54.61000
   -24.13000 55.88000 -24.13000 59.05500) (net "5") (type protect))
   (wire (path TOP 0.63499 16.51000 118.74500 16.51000 116.84000 13.97000 114.30000 -29.21000 114.30000
  ) (net "2") (type protect))
   (wire (path TOP 0.63499 -29.21000 114.30000 -31.75000 116.84000 -31.75000 118.74500
  ) (net "2") (type protect))
   (wire (path TOP 0.63499 -29.21000 120.65000 -29.21000 118.74500) (net "1") (type protect)
  )
   (wire (path TOP 0.63499 19.05000 118.74500 19.05000 116.84000 21.59000 114.30000 30.47999 114.30000
    31.75000 115.57001 31.75000 120.65001 27.94001 124.46000 -25.40000 124.46000 -29.21000 120.65000
  ) (net "1") (type protect))
  (via PS6 -176.53000 107.95000 (net {NC-1}) (type protect))
  (via PS7 -176.53000 128.27000 (net {NC-2}) (type protect))
 )
)
