{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714533087950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714533087950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 11:11:27 2024 " "Processing started: Wed May 01 11:11:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714533087950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533087950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarm_clock -c Alarm_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarm_clock -c Alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533087950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714533088179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714533088179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_seg7_0_9.v 1 1 " "Found 1 design units, including 1 entities, in source file num_to_seg7_0_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg7_0_9 " "Found entity 1: num_to_seg7_0_9" {  } { { "num_to_seg7_0_9.v" "" { Text "D:/willy/Alarm_clock/num_to_seg7_0_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714533093736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533093736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "D:/willy/Alarm_clock/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714533093736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533093736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_00_59_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_00_59_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_00_59_bcd " "Found entity 1: cnt_00_59_bcd" {  } { { "cnt_00_59_bcd.v" "" { Text "D:/willy/Alarm_clock/cnt_00_59_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714533093736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533093736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_00_23_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_00_23_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_00_23_bcd " "Found entity 1: cnt_00_23_bcd" {  } { { "cnt_00_23_bcd.v" "" { Text "D:/willy/Alarm_clock/cnt_00_23_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714533093736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533093736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/willy/Alarm_clock/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714533093736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533093736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "alarm_clock.v" "" { Text "D:/willy/Alarm_clock/alarm_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714533093736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533093736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_top.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_top " "Found entity 1: alarm_clock_top" {  } { { "alarm_clock_top.v" "" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714533093736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533093736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock_top " "Elaborating entity \"alarm_clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f1\"" {  } { { "alarm_clock_top.v" "f1" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:f2 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:f2\"" {  } { { "alarm_clock_top.v" "f2" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock alarm_clock:m0 " "Elaborating entity \"alarm_clock\" for hierarchy \"alarm_clock:m0\"" {  } { { "alarm_clock_top.v" "m0" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock alarm_clock:m0\|clock:m0 " "Elaborating entity \"clock\" for hierarchy \"alarm_clock:m0\|clock:m0\"" {  } { { "alarm_clock.v" "m0" { Text "D:/willy/Alarm_clock/alarm_clock.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_00_23_bcd alarm_clock:m0\|clock:m0\|cnt_00_23_bcd:m0 " "Elaborating entity \"cnt_00_23_bcd\" for hierarchy \"alarm_clock:m0\|clock:m0\|cnt_00_23_bcd:m0\"" {  } { { "clock.v" "m0" { Text "D:/willy/Alarm_clock/clock.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_00_59_bcd alarm_clock:m0\|clock:m0\|cnt_00_59_bcd:m1 " "Elaborating entity \"cnt_00_59_bcd\" for hierarchy \"alarm_clock:m0\|clock:m0\|cnt_00_59_bcd:m1\"" {  } { { "clock.v" "m1" { Text "D:/willy/Alarm_clock/clock.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt_00_59_bcd.v(19) " "Verilog HDL assignment warning at cnt_00_59_bcd.v(19): truncated value with size 32 to match size of target (4)" {  } { { "cnt_00_59_bcd.v" "" { Text "D:/willy/Alarm_clock/cnt_00_59_bcd.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 "|cnt_00_59_bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_seg7_0_9 num_to_seg7_0_9:m1 " "Elaborating entity \"num_to_seg7_0_9\" for hierarchy \"num_to_seg7_0_9:m1\"" {  } { { "alarm_clock_top.v" "m1" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714533093767 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt3\[4\] " "Net \"cnt3\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt3\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt2\[4\] " "Net \"cnt2\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt2\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt1\[4\] " "Net \"cnt1\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt1\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt0\[4\] " "Net \"cnt0\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt0\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714533093783 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt3\[4\] " "Net \"cnt3\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt3\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt2\[4\] " "Net \"cnt2\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt2\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt1\[4\] " "Net \"cnt1\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt1\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt0\[4\] " "Net \"cnt0\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt0\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714533093783 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt3\[4\] " "Net \"cnt3\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt3\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt2\[4\] " "Net \"cnt2\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt2\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt1\[4\] " "Net \"cnt1\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt1\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cnt0\[4\] " "Net \"cnt0\[4\]\" is missing source, defaulting to GND" {  } { { "alarm_clock_top.v" "cnt0\[4\]" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714533093783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714533093783 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_cnt " "Found clock multiplexer clk_cnt" {  } { { "alarm_clock_top.v" "" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1714533093892 "|alarm_clock_top|clk_cnt"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1714533093892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714533094080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_5_dpt VCC " "Pin \"seg7_5_dpt\" is stuck at VCC" {  } { { "alarm_clock_top.v" "" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714533094111 "|alarm_clock_top|seg7_5_dpt"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_4_dpt VCC " "Pin \"seg7_4_dpt\" is stuck at VCC" {  } { { "alarm_clock_top.v" "" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714533094111 "|alarm_clock_top|seg7_4_dpt"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_3_dpt VCC " "Pin \"seg7_3_dpt\" is stuck at VCC" {  } { { "alarm_clock_top.v" "" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714533094111 "|alarm_clock_top|seg7_3_dpt"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_2_dpt VCC " "Pin \"seg7_2_dpt\" is stuck at VCC" {  } { { "alarm_clock_top.v" "" { Text "D:/willy/Alarm_clock/alarm_clock_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714533094111 "|alarm_clock_top|seg7_2_dpt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714533094111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714533094173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714533094548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714533094548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714533094580 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714533094580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714533094580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714533094580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714533094595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 11:11:34 2024 " "Processing ended: Wed May 01 11:11:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714533094595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714533094595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714533094595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714533094595 ""}
