# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../2025.1/data/rsb/busdef" \
"../../../../Lab4.srcs/sources_1/new/DatapathMultiCycle.v" \
"../../../../Lab4.srcs/sources_1/new/DividerUnsignedPipelined.v" \
"../../../../Lab4.srcs/sources_1/new/cla_adder.v" \
"../../../../Lab4.srcs/sim_1/new/multicycle_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
