!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	E:/Verilog_project/RISCV_CGRA/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	/4219d214/
CHECK_X_VALUE	general/sirv_gnrl_xchecker.v	/^    begin : CHECK_X_VALUE$/;"	b	module:sirv_gnrl_xchecker
DFFLR_PROC	general/sirv_gnrl_dffs.v	/^    begin : DFFLR_PROC$/;"	b	module:sirv_gnrl_dfflr
DFFRS_PROC	general/sirv_gnrl_dffs.v	/^always @(posedge clk or negedge rst_n) begin : DFFRS_PROC$/;"	b	module:sirv_gnrl_dffrs
DW	general/sirv_gnrl_dffs.v	/^    parameter DW = 32   \/\/ģ�����󣬶˿���ǰ��#���������/;"	c	module:sirv_gnrl_dfflr
DW	general/sirv_gnrl_dffs.v	/^    parameter DW = 32$/;"	c	module:sirv_gnrl_dffrs
DW	general/sirv_gnrl_xchecker.v	/^module sirv_gnrl_xchecker # (parameter DW = 32)$/;"	c	module:sirv_gnrl_xchecker
E203_ADDR_SIZE	core/defines.v	/^   `define E203_ADDR_SIZE   16$/;"	c
E203_ADDR_SIZE	core/defines.v	/^   `define E203_ADDR_SIZE   24$/;"	c
E203_ADDR_SIZE	core/defines.v	/^   `define E203_ADDR_SIZE   32$/;"	c
E203_ADDR_SIZE_IS_16	core/defines.v	/^   `define E203_ADDR_SIZE_IS_16$/;"	c
E203_ADDR_SIZE_IS_24	core/defines.v	/^   `define E203_ADDR_SIZE_IS_24$/;"	c
E203_ADDR_SIZE_IS_32	core/defines.v	/^   `define E203_ADDR_SIZE_IS_32$/;"	c
E203_ALU_ADDER_WIDTH	core/defines.v	/^`define E203_ALU_ADDER_WIDTH (`E203_XLEN+1)$/;"	c
E203_ALU_ADDER_WIDTH	core/defines.v	/^`define E203_ALU_ADDER_WIDTH `E203_MULDIV_ADDER_WIDTH$/;"	c
E203_ASYNC_FF_LEVELS	core/defines.v	/^`define E203_ASYNC_FF_LEVELS   2$/;"	c
E203_BIU_CMD_CUT_READY	core/defines.v	/^  `define E203_BIU_CMD_CUT_READY 1$/;"	c
E203_BIU_CMD_DP	core/defines.v	/^  `define E203_BIU_CMD_DP 1$/;"	c
E203_BIU_CMD_DP	core/defines.v	/^  `define E203_BIU_CMD_DP 2$/;"	c
E203_BIU_OUTS_CNT_W	core/defines.v	/^      `define E203_BIU_OUTS_CNT_W  1$/;"	c
E203_BIU_OUTS_NUM	core/defines.v	/^    `define E203_BIU_OUTS_NUM `E203_LSU_OUTS_NUM $/;"	c
E203_BIU_OUTS_NUM_IS_1	core/defines.v	/^      `define E203_BIU_OUTS_NUM_IS_1$/;"	c
E203_BIU_RSP_CUT_READY	core/defines.v	/^  `define E203_BIU_RSP_CUT_READY 1$/;"	c
E203_BIU_RSP_DP	core/defines.v	/^    `define E203_BIU_RSP_DP        0$/;"	c
E203_BIU_RSP_DP	core/defines.v	/^    `define E203_BIU_RSP_DP        `E203_BIU_RSP_DP_RAW       $/;"	c
E203_BIU_RSP_DP_RAW	core/defines.v	/^  `define E203_BIU_RSP_DP_RAW 1$/;"	c
E203_BIU_RSP_DP_RAW	core/defines.v	/^  `define E203_BIU_RSP_DP_RAW 2$/;"	c
E203_CFG_ADDR_SIZE	core/config.v	/^   `define E203_CFG_ADDR_SIZE   16$/;"	c
E203_CFG_ADDR_SIZE	core/config.v	/^   `define E203_CFG_ADDR_SIZE   24$/;"	c
E203_CFG_ADDR_SIZE	core/config.v	/^   `define E203_CFG_ADDR_SIZE   32$/;"	c
E203_CFG_ADDR_SIZE_IS_32	core/config.v	/^`define E203_CFG_ADDR_SIZE_IS_32$/;"	c
E203_CFG_CLINT_ADDR_BASE	core/config.v	/^`define E203_CFG_CLINT_ADDR_BASE  `E203_CFG_ADDR_SIZE'h0200_0000$/;"	c
E203_CFG_CLINT_BASE_REGION	core/config.v	/^    `define E203_CFG_CLINT_BASE_REGION  `E203_CFG_ADDR_SIZE-1:`E203_CFG_ADDR_SIZE-16$/;"	c
E203_CFG_DEBUG_HAS_DM	core/defines.v	/^`define E203_CFG_DEBUG_HAS_DM$/;"	c
E203_CFG_DEBUG_HAS_JTAG	core/config.v	/^`define E203_CFG_DEBUG_HAS_JTAG$/;"	c
E203_CFG_DTCM_ADDR_BASE	core/config.v	/^`define E203_CFG_DTCM_ADDR_BASE   `E203_CFG_ADDR_SIZE'h9000_0000 $/;"	c
E203_CFG_DTCM_ADDR_WIDTH	core/config.v	/^`define E203_CFG_DTCM_ADDR_WIDTH 16/;"	c
E203_CFG_FIO_ADDR_BASE	core/config.v	/^`define E203_CFG_FIO_ADDR_BASE  `E203_CFG_ADDR_SIZE'hf000_0000 $/;"	c
E203_CFG_FIO_BASE_REGION	core/config.v	/^    `define E203_CFG_FIO_BASE_REGION  `E203_CFG_ADDR_SIZE-1:`E203_CFG_ADDR_SIZE-4$/;"	c
E203_CFG_HAS_DTCM	core/config.v	/^`define E203_CFG_HAS_DTCM$/;"	c
E203_CFG_HAS_EAI	core/config.v	/^`define E203_CFG_HAS_EAI$/;"	c
E203_CFG_HAS_ECC	core/config.v	/^`define E203_CFG_HAS_ECC$/;"	c
E203_CFG_HAS_ITCM	core/config.v	/^`define E203_CFG_HAS_ITCM$/;"	c
E203_CFG_IRQ_NEED_SYNC	core/config.v	/^`define E203_CFG_IRQ_NEED_SYNC$/;"	c
E203_CFG_ITCM_ADDR_BASE	core/config.v	/^`define E203_CFG_ITCM_ADDR_BASE   `E203_CFG_ADDR_SIZE'h8000_0000 $/;"	c
E203_CFG_ITCM_ADDR_WIDTH	core/config.v	/^`define E203_CFG_ITCM_ADDR_WIDTH  16$/;"	c
E203_CFG_ITCM_DATA_WIDTH_IS_64	core/defines.v	/^  `define E203_CFG_ITCM_DATA_WIDTH_IS_64$/;"	c
E203_CFG_OITF_DEPTH_IS_2	core/defines.v	/^`define E203_CFG_OITF_DEPTH_IS_2$/;"	c
E203_CFG_OITF_DEPTH_IS_4	core/defines.v	/^  `define E203_CFG_OITF_DEPTH_IS_4$/;"	c
E203_CFG_PLIC_ADDR_BASE	core/config.v	/^`define E203_CFG_PLIC_ADDR_BASE  `E203_CFG_ADDR_SIZE'h0C00_0000$/;"	c
E203_CFG_PLIC_BASE_REGION	core/config.v	/^    `define E203_CFG_PLIC_BASE_REGION  `E203_CFG_ADDR_SIZE-1:`E203_CFG_ADDR_SIZE-8$/;"	c
E203_CFG_PPI_ADDR_BASE	core/config.v	/^`define E203_CFG_PPI_ADDR_BASE  `E203_CFG_ADDR_SIZE'h1000_0000$/;"	c
E203_CFG_PPI_BASE_REGION	core/config.v	/^    `define E203_CFG_PPI_BASE_REGION  `E203_CFG_ADDR_SIZE-1:`E203_CFG_ADDR_SIZE-4$/;"	c
E203_CFG_REGNUM_IS_32	core/config.v	/^`define E203_CFG_REGNUM_IS_32$/;"	c
E203_CFG_SUPPORT_AMO	core/config.v	/^`define E203_CFG_SUPPORT_AMO$/;"	c
E203_CFG_SUPPORT_MCYCLE_MINSTRET	core/config.v	/^`define E203_CFG_SUPPORT_MCYCLE_MINSTRET$/;"	c
E203_CFG_SUPPORT_SHARE_MULDIV	core/config.v	/^`define E203_CFG_SUPPORT_SHARE_MULDIV$/;"	c
E203_CFG_SYSMEM_DATA_WIDTH_IS_32	core/defines.v	/^`define E203_CFG_SYSMEM_DATA_WIDTH_IS_32$/;"	c
E203_CFG_XLEN_IS_32	core/defines.v	/^`define E203_CFG_XLEN_IS_32$/;"	c
E203_CLINT_ADDR_BASE	core/defines.v	/^`define E203_CLINT_ADDR_BASE    `E203_CFG_CLINT_ADDR_BASE  $/;"	c
E203_CLINT_BASE_REGION	core/defines.v	/^`define E203_CLINT_BASE_REGION  `E203_CFG_CLINT_BASE_REGION$/;"	c
E203_DEBUG_HAS_DM	core/defines.v	/^   `define E203_DEBUG_HAS_DM $/;"	c
E203_DEBUG_HAS_JTAG	core/defines.v	/^   `define E203_DEBUG_HAS_JTAG $/;"	c
E203_DECINFO_AGU_AMO	core/defines.v	/^  `define E203_DECINFO_AGU_AMO       `E203_DECINFO_AGU_AMO_MSB    :`E203_DECINFO_AGU_AMO_LSB    $/;"	c
E203_DECINFO_AGU_AMOADD	core/defines.v	/^  `define E203_DECINFO_AGU_AMOADD    `E203_DECINFO_AGU_AMOADD_MSB :`E203_DECINFO_AGU_AMOADD_LSB $/;"	c
E203_DECINFO_AGU_AMOADD_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOADD_LSB      (`E203_DECINFO_AGU_AMOSWAP_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOADD_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOADD_MSB      (`E203_DECINFO_AGU_AMOADD_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMOAND	core/defines.v	/^  `define E203_DECINFO_AGU_AMOAND    `E203_DECINFO_AGU_AMOAND_MSB :`E203_DECINFO_AGU_AMOAND_LSB $/;"	c
E203_DECINFO_AGU_AMOAND_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOAND_LSB      (`E203_DECINFO_AGU_AMOADD_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOAND_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOAND_MSB      (`E203_DECINFO_AGU_AMOAND_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMOMAX	core/defines.v	/^  `define E203_DECINFO_AGU_AMOMAX    `E203_DECINFO_AGU_AMOMAX_MSB :`E203_DECINFO_AGU_AMOMAX_LSB $/;"	c
E203_DECINFO_AGU_AMOMAXU	core/defines.v	/^  `define E203_DECINFO_AGU_AMOMAXU   `E203_DECINFO_AGU_AMOMAXU_MSB:`E203_DECINFO_AGU_AMOMAXU_LSB$/;"	c
E203_DECINFO_AGU_AMOMAXU_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOMAXU_LSB      (`E203_DECINFO_AGU_AMOMIN_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOMAXU_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOMAXU_MSB      (`E203_DECINFO_AGU_AMOMAXU_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMOMAX_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOMAX_LSB      (`E203_DECINFO_AGU_AMOXOR_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOMAX_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOMAX_MSB      (`E203_DECINFO_AGU_AMOMAX_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMOMIN	core/defines.v	/^  `define E203_DECINFO_AGU_AMOMIN    `E203_DECINFO_AGU_AMOMIN_MSB :`E203_DECINFO_AGU_AMOMIN_LSB $/;"	c
E203_DECINFO_AGU_AMOMINU	core/defines.v	/^  `define E203_DECINFO_AGU_AMOMINU   `E203_DECINFO_AGU_AMOMINU_MSB:`E203_DECINFO_AGU_AMOMINU_LSB$/;"	c
E203_DECINFO_AGU_AMOMINU_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOMINU_LSB      (`E203_DECINFO_AGU_AMOMAXU_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOMINU_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOMINU_MSB      (`E203_DECINFO_AGU_AMOMINU_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMOMIN_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOMIN_LSB      (`E203_DECINFO_AGU_AMOMAX_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOMIN_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOMIN_MSB      (`E203_DECINFO_AGU_AMOMIN_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMOOR	core/defines.v	/^  `define E203_DECINFO_AGU_AMOOR     `E203_DECINFO_AGU_AMOOR_MSB  :`E203_DECINFO_AGU_AMOOR_LSB  $/;"	c
E203_DECINFO_AGU_AMOOR_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOOR_LSB      (`E203_DECINFO_AGU_AMOAND_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOOR_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOOR_MSB      (`E203_DECINFO_AGU_AMOOR_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMOSWAP	core/defines.v	/^  `define E203_DECINFO_AGU_AMOSWAP   `E203_DECINFO_AGU_AMOSWAP_MSB:`E203_DECINFO_AGU_AMOSWAP_LSB$/;"	c
E203_DECINFO_AGU_AMOSWAP_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOSWAP_LSB      (`E203_DECINFO_AGU_AMO_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOSWAP_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOSWAP_MSB      (`E203_DECINFO_AGU_AMOSWAP_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMOXOR	core/defines.v	/^  `define E203_DECINFO_AGU_AMOXOR    `E203_DECINFO_AGU_AMOXOR_MSB :`E203_DECINFO_AGU_AMOXOR_LSB $/;"	c
E203_DECINFO_AGU_AMOXOR_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOXOR_LSB      (`E203_DECINFO_AGU_AMOOR_MSB+1)$/;"	c
E203_DECINFO_AGU_AMOXOR_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMOXOR_MSB      (`E203_DECINFO_AGU_AMOXOR_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_AMO_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMO_LSB      (`E203_DECINFO_AGU_EXCL_MSB+1)$/;"	c
E203_DECINFO_AGU_AMO_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_AMO_MSB      (`E203_DECINFO_AGU_AMO_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_EXCL	core/defines.v	/^  `define E203_DECINFO_AGU_EXCL      `E203_DECINFO_AGU_EXCL_MSB   :`E203_DECINFO_AGU_EXCL_LSB   $/;"	c
E203_DECINFO_AGU_EXCL_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_EXCL_LSB      (`E203_DECINFO_AGU_USIGN_MSB+1)$/;"	c
E203_DECINFO_AGU_EXCL_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_EXCL_MSB      (`E203_DECINFO_AGU_EXCL_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_LOAD	core/defines.v	/^  `define E203_DECINFO_AGU_LOAD      `E203_DECINFO_AGU_LOAD_MSB   :`E203_DECINFO_AGU_LOAD_LSB   $/;"	c
E203_DECINFO_AGU_LOAD_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_LOAD_LSB      `E203_DECINFO_SUBDECINFO_LSB$/;"	c
E203_DECINFO_AGU_LOAD_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_LOAD_MSB      (`E203_DECINFO_AGU_LOAD_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_OP2IMM	core/defines.v	/^  `define E203_DECINFO_AGU_OP2IMM   `E203_DECINFO_AGU_OP2IMM_MSB:`E203_DECINFO_AGU_OP2IMM_LSB$/;"	c
E203_DECINFO_AGU_OP2IMM_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_OP2IMM_LSB      (`E203_DECINFO_AGU_AMOMINU_MSB+1)$/;"	c
E203_DECINFO_AGU_OP2IMM_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_OP2IMM_MSB      (`E203_DECINFO_AGU_OP2IMM_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_SIZE	core/defines.v	/^  `define E203_DECINFO_AGU_SIZE      `E203_DECINFO_AGU_SIZE_MSB   :`E203_DECINFO_AGU_SIZE_LSB   $/;"	c
E203_DECINFO_AGU_SIZE_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_SIZE_LSB      (`E203_DECINFO_AGU_STORE_MSB+1)$/;"	c
E203_DECINFO_AGU_SIZE_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_SIZE_MSB      (`E203_DECINFO_AGU_SIZE_LSB+2-1)   $/;"	c
E203_DECINFO_AGU_STORE	core/defines.v	/^  `define E203_DECINFO_AGU_STORE     `E203_DECINFO_AGU_STORE_MSB  :`E203_DECINFO_AGU_STORE_LSB  $/;"	c
E203_DECINFO_AGU_STORE_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_STORE_LSB      (`E203_DECINFO_AGU_LOAD_MSB+1)$/;"	c
E203_DECINFO_AGU_STORE_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_STORE_MSB      (`E203_DECINFO_AGU_STORE_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_USIGN	core/defines.v	/^  `define E203_DECINFO_AGU_USIGN     `E203_DECINFO_AGU_USIGN_MSB  :`E203_DECINFO_AGU_USIGN_LSB  $/;"	c
E203_DECINFO_AGU_USIGN_LSB	core/defines.v	/^    `define E203_DECINFO_AGU_USIGN_LSB      (`E203_DECINFO_AGU_SIZE_MSB+1)$/;"	c
E203_DECINFO_AGU_USIGN_MSB	core/defines.v	/^    `define E203_DECINFO_AGU_USIGN_MSB      (`E203_DECINFO_AGU_USIGN_LSB+1-1)   $/;"	c
E203_DECINFO_AGU_WIDTH	core/defines.v	/^  `define E203_DECINFO_AGU_WIDTH    (`E203_DECINFO_AGU_OP2IMM_MSB+1)$/;"	c
E203_DECINFO_ALU_ADD	core/defines.v	/^  `define E203_DECINFO_ALU_ADD    `E203_DECINFO_ALU_ADD_MSB :`E203_DECINFO_ALU_ADD_LSB $/;"	c
E203_DECINFO_ALU_ADD_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_ADD_LSB    `E203_DECINFO_SUBDECINFO_LSB$/;"	c
E203_DECINFO_ALU_ADD_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_ADD_MSB    (`E203_DECINFO_ALU_ADD_LSB+1-1)$/;"	c
E203_DECINFO_ALU_AND	core/defines.v	/^  `define E203_DECINFO_ALU_AND    `E203_DECINFO_ALU_AND_MSB :`E203_DECINFO_ALU_AND_LSB $/;"	c
E203_DECINFO_ALU_AND_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_AND_LSB    (`E203_DECINFO_ALU_OR_MSB+1)$/;"	c
E203_DECINFO_ALU_AND_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_AND_MSB    (`E203_DECINFO_ALU_AND_LSB+1-1)$/;"	c
E203_DECINFO_ALU_EBRK	core/defines.v	/^  `define E203_DECINFO_ALU_EBRK   `E203_DECINFO_ALU_EBRK_MSB:`E203_DECINFO_ALU_EBRK_LSB $/;"	c
E203_DECINFO_ALU_EBRK_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_EBRK_LSB  (`E203_DECINFO_ALU_ECAL_MSB+1)$/;"	c
E203_DECINFO_ALU_EBRK_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_EBRK_MSB  (`E203_DECINFO_ALU_EBRK_LSB+1-1)$/;"	c
E203_DECINFO_ALU_ECAL	core/defines.v	/^  `define E203_DECINFO_ALU_ECAL   `E203_DECINFO_ALU_ECAL_MSB:`E203_DECINFO_ALU_ECAL_LSB $/;"	c
E203_DECINFO_ALU_ECAL_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_ECAL_LSB  (`E203_DECINFO_ALU_NOP_MSB+1)$/;"	c
E203_DECINFO_ALU_ECAL_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_ECAL_MSB  (`E203_DECINFO_ALU_ECAL_LSB+1-1)$/;"	c
E203_DECINFO_ALU_LUI	core/defines.v	/^  `define E203_DECINFO_ALU_LUI    `E203_DECINFO_ALU_LUI_MSB :`E203_DECINFO_ALU_LUI_LSB $/;"	c
E203_DECINFO_ALU_LUI_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_LUI_LSB    (`E203_DECINFO_ALU_SLTU_MSB+1)$/;"	c
E203_DECINFO_ALU_LUI_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_LUI_MSB    (`E203_DECINFO_ALU_LUI_LSB+1-1)$/;"	c
E203_DECINFO_ALU_NOP	core/defines.v	/^  `define E203_DECINFO_ALU_NOP    `E203_DECINFO_ALU_NOP_MSB :`E203_DECINFO_ALU_NOP_LSB $/;"	c
E203_DECINFO_ALU_NOP_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_NOP_LSB    (`E203_DECINFO_ALU_OP1PC_MSB+1)$/;"	c
E203_DECINFO_ALU_NOP_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_NOP_MSB    (`E203_DECINFO_ALU_NOP_LSB+1-1)$/;"	c
E203_DECINFO_ALU_OP1PC	core/defines.v	/^  `define E203_DECINFO_ALU_OP1PC    `E203_DECINFO_ALU_OP1PC_MSB :`E203_DECINFO_ALU_OP1PC_LSB $/;"	c
E203_DECINFO_ALU_OP1PC_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_OP1PC_LSB    (`E203_DECINFO_ALU_OP2IMM_MSB+1)$/;"	c
E203_DECINFO_ALU_OP1PC_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_OP1PC_MSB    (`E203_DECINFO_ALU_OP1PC_LSB+1-1)$/;"	c
E203_DECINFO_ALU_OP2IMM	core/defines.v	/^  `define E203_DECINFO_ALU_OP2IMM    `E203_DECINFO_ALU_OP2IMM_MSB :`E203_DECINFO_ALU_OP2IMM_LSB $/;"	c
E203_DECINFO_ALU_OP2IMM_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_OP2IMM_LSB    (`E203_DECINFO_ALU_LUI_MSB+1)$/;"	c
E203_DECINFO_ALU_OP2IMM_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_OP2IMM_MSB    (`E203_DECINFO_ALU_OP2IMM_LSB+1-1)$/;"	c
E203_DECINFO_ALU_OR	core/defines.v	/^  `define E203_DECINFO_ALU_OR     `E203_DECINFO_ALU_OR_MSB  :`E203_DECINFO_ALU_OR_LSB  $/;"	c
E203_DECINFO_ALU_OR_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_OR_LSB    (`E203_DECINFO_ALU_SRA_MSB+1)$/;"	c
E203_DECINFO_ALU_OR_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_OR_MSB    (`E203_DECINFO_ALU_OR_LSB+1-1)$/;"	c
E203_DECINFO_ALU_SLL	core/defines.v	/^  `define E203_DECINFO_ALU_SLL    `E203_DECINFO_ALU_SLL_MSB :`E203_DECINFO_ALU_SLL_LSB $/;"	c
E203_DECINFO_ALU_SLL_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_SLL_LSB    (`E203_DECINFO_ALU_XOR_MSB+1)$/;"	c
E203_DECINFO_ALU_SLL_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_SLL_MSB    (`E203_DECINFO_ALU_SLL_LSB+1-1)$/;"	c
E203_DECINFO_ALU_SLT	core/defines.v	/^  `define E203_DECINFO_ALU_SLT    `E203_DECINFO_ALU_SLT_MSB :`E203_DECINFO_ALU_SLT_LSB $/;"	c
E203_DECINFO_ALU_SLTU	core/defines.v	/^  `define E203_DECINFO_ALU_SLTU   `E203_DECINFO_ALU_SLTU_MSB:`E203_DECINFO_ALU_SLTU_LSB$/;"	c
E203_DECINFO_ALU_SLTU_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_SLTU_LSB    (`E203_DECINFO_ALU_SLT_MSB+1)$/;"	c
E203_DECINFO_ALU_SLTU_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_SLTU_MSB    (`E203_DECINFO_ALU_SLTU_LSB+1-1)$/;"	c
E203_DECINFO_ALU_SLT_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_SLT_LSB    (`E203_DECINFO_ALU_AND_MSB+1)$/;"	c
E203_DECINFO_ALU_SLT_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_SLT_MSB    (`E203_DECINFO_ALU_SLT_LSB+1-1)$/;"	c
E203_DECINFO_ALU_SRA	core/defines.v	/^  `define E203_DECINFO_ALU_SRA    `E203_DECINFO_ALU_SRA_MSB :`E203_DECINFO_ALU_SRA_LSB $/;"	c
E203_DECINFO_ALU_SRA_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_SRA_LSB    (`E203_DECINFO_ALU_SRL_MSB+1)$/;"	c
E203_DECINFO_ALU_SRA_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_SRA_MSB    (`E203_DECINFO_ALU_SRA_LSB+1-1)$/;"	c
E203_DECINFO_ALU_SRL	core/defines.v	/^  `define E203_DECINFO_ALU_SRL    `E203_DECINFO_ALU_SRL_MSB :`E203_DECINFO_ALU_SRL_LSB $/;"	c
E203_DECINFO_ALU_SRL_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_SRL_LSB    (`E203_DECINFO_ALU_SLL_MSB+1)$/;"	c
E203_DECINFO_ALU_SRL_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_SRL_MSB    (`E203_DECINFO_ALU_SRL_LSB+1-1)$/;"	c
E203_DECINFO_ALU_SUB	core/defines.v	/^  `define E203_DECINFO_ALU_SUB    `E203_DECINFO_ALU_SUB_MSB :`E203_DECINFO_ALU_SUB_LSB $/;"	c
E203_DECINFO_ALU_SUB_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_SUB_LSB    (`E203_DECINFO_ALU_ADD_MSB+1)$/;"	c
E203_DECINFO_ALU_SUB_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_SUB_MSB    (`E203_DECINFO_ALU_SUB_LSB+1-1)$/;"	c
E203_DECINFO_ALU_WFI	core/defines.v	/^  `define E203_DECINFO_ALU_WFI   `E203_DECINFO_ALU_WFI_MSB:`E203_DECINFO_ALU_WFI_LSB $/;"	c
E203_DECINFO_ALU_WFI_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_WFI_LSB  (`E203_DECINFO_ALU_EBRK_MSB+1)$/;"	c
E203_DECINFO_ALU_WFI_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_WFI_MSB  (`E203_DECINFO_ALU_WFI_LSB+1-1)$/;"	c
E203_DECINFO_ALU_WIDTH	core/defines.v	/^  `define E203_DECINFO_ALU_WIDTH    (`E203_DECINFO_ALU_WFI_MSB+1)$/;"	c
E203_DECINFO_ALU_XOR	core/defines.v	/^  `define E203_DECINFO_ALU_XOR    `E203_DECINFO_ALU_XOR_MSB :`E203_DECINFO_ALU_XOR_LSB $/;"	c
E203_DECINFO_ALU_XOR_LSB	core/defines.v	/^      `define E203_DECINFO_ALU_XOR_LSB    (`E203_DECINFO_ALU_SUB_MSB+1)$/;"	c
E203_DECINFO_ALU_XOR_MSB	core/defines.v	/^      `define E203_DECINFO_ALU_XOR_MSB    (`E203_DECINFO_ALU_XOR_LSB+1-1)$/;"	c
E203_DECINFO_BJP_BEQ	core/defines.v	/^  `define E203_DECINFO_BJP_BEQ    `E203_DECINFO_BJP_BEQ_MSB  :`E203_DECINFO_BJP_BEQ_LSB  $/;"	c
E203_DECINFO_BJP_BEQ_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_BEQ_LSB (`E203_DECINFO_BJP_BPRDT_MSB+1)$/;"	c
E203_DECINFO_BJP_BEQ_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_BEQ_MSB (`E203_DECINFO_BJP_BEQ_LSB+1-1)$/;"	c
E203_DECINFO_BJP_BGT	core/defines.v	/^  `define E203_DECINFO_BJP_BGT    `E203_DECINFO_BJP_BGT_MSB  :`E203_DECINFO_BJP_BGT_LSB  $/;"	c
E203_DECINFO_BJP_BGTU	core/defines.v	/^  `define E203_DECINFO_BJP_BGTU   `E203_DECINFO_BJP_BGTU_MSB :`E203_DECINFO_BJP_BGTU_LSB $/;"	c
E203_DECINFO_BJP_BGTU_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_BGTU_LSB (`E203_DECINFO_BJP_BLTU_MSB+1)$/;"	c
E203_DECINFO_BJP_BGTU_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_BGTU_MSB (`E203_DECINFO_BJP_BGTU_LSB+1-1)$/;"	c
E203_DECINFO_BJP_BGT_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_BGT_LSB (`E203_DECINFO_BJP_BLT_MSB+1)$/;"	c
E203_DECINFO_BJP_BGT_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_BGT_MSB (`E203_DECINFO_BJP_BGT_LSB+1-1)$/;"	c
E203_DECINFO_BJP_BLT	core/defines.v	/^  `define E203_DECINFO_BJP_BLT    `E203_DECINFO_BJP_BLT_MSB  :`E203_DECINFO_BJP_BLT_LSB  $/;"	c
E203_DECINFO_BJP_BLTU	core/defines.v	/^  `define E203_DECINFO_BJP_BLTU   `E203_DECINFO_BJP_BLTU_MSB :`E203_DECINFO_BJP_BLTU_LSB $/;"	c
E203_DECINFO_BJP_BLTU_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_BLTU_LSB (`E203_DECINFO_BJP_BGT_MSB+1)$/;"	c
E203_DECINFO_BJP_BLTU_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_BLTU_MSB (`E203_DECINFO_BJP_BLTU_LSB+1-1)$/;"	c
E203_DECINFO_BJP_BLT_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_BLT_LSB (`E203_DECINFO_BJP_BNE_MSB+1)$/;"	c
E203_DECINFO_BJP_BLT_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_BLT_MSB (`E203_DECINFO_BJP_BLT_LSB+1-1)$/;"	c
E203_DECINFO_BJP_BNE	core/defines.v	/^  `define E203_DECINFO_BJP_BNE    `E203_DECINFO_BJP_BNE_MSB  :`E203_DECINFO_BJP_BNE_LSB  $/;"	c
E203_DECINFO_BJP_BNE_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_BNE_LSB (`E203_DECINFO_BJP_BEQ_MSB+1)$/;"	c
E203_DECINFO_BJP_BNE_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_BNE_MSB (`E203_DECINFO_BJP_BNE_LSB+1-1)$/;"	c
E203_DECINFO_BJP_BPRDT	core/defines.v	/^  `define E203_DECINFO_BJP_BPRDT  `E203_DECINFO_BJP_BPRDT_MSB:`E203_DECINFO_BJP_BPRDT_LSB$/;"	c
E203_DECINFO_BJP_BPRDT_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_BPRDT_LSB (`E203_DECINFO_BJP_JUMP_MSB+1)$/;"	c
E203_DECINFO_BJP_BPRDT_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_BPRDT_MSB (`E203_DECINFO_BJP_BPRDT_LSB+1-1)$/;"	c
E203_DECINFO_BJP_BXX	core/defines.v	/^  `define E203_DECINFO_BJP_BXX    `E203_DECINFO_BJP_BXX_MSB :`E203_DECINFO_BJP_BXX_LSB$/;"	c
E203_DECINFO_BJP_BXX_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_BXX_LSB  (`E203_DECINFO_BJP_BGTU_MSB+1)$/;"	c
E203_DECINFO_BJP_BXX_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_BXX_MSB  (`E203_DECINFO_BJP_BXX_LSB+1-1)$/;"	c
E203_DECINFO_BJP_DRET	core/defines.v	/^  `define E203_DECINFO_BJP_DRET    `E203_DECINFO_BJP_DRET_MSB :`E203_DECINFO_BJP_DRET_LSB$/;"	c
E203_DECINFO_BJP_DRET_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_DRET_LSB  (`E203_DECINFO_BJP_MRET_MSB+1)$/;"	c
E203_DECINFO_BJP_DRET_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_DRET_MSB  (`E203_DECINFO_BJP_DRET_LSB+1-1)$/;"	c
E203_DECINFO_BJP_FENCE	core/defines.v	/^  `define E203_DECINFO_BJP_FENCE    `E203_DECINFO_BJP_FENCE_MSB :`E203_DECINFO_BJP_FENCE_LSB$/;"	c
E203_DECINFO_BJP_FENCEI	core/defines.v	/^  `define E203_DECINFO_BJP_FENCEI    `E203_DECINFO_BJP_FENCEI_MSB :`E203_DECINFO_BJP_FENCEI_LSB$/;"	c
E203_DECINFO_BJP_FENCEI_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_FENCEI_LSB  (`E203_DECINFO_BJP_FENCE_MSB+1)$/;"	c
E203_DECINFO_BJP_FENCEI_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_FENCEI_MSB  (`E203_DECINFO_BJP_FENCEI_LSB+1-1)$/;"	c
E203_DECINFO_BJP_FENCE_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_FENCE_LSB  (`E203_DECINFO_BJP_DRET_MSB+1)$/;"	c
E203_DECINFO_BJP_FENCE_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_FENCE_MSB  (`E203_DECINFO_BJP_FENCE_LSB+1-1)$/;"	c
E203_DECINFO_BJP_JUMP	core/defines.v	/^  `define E203_DECINFO_BJP_JUMP   `E203_DECINFO_BJP_JUMP_MSB :`E203_DECINFO_BJP_JUMP_LSB $/;"	c
E203_DECINFO_BJP_JUMP_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_JUMP_LSB `E203_DECINFO_SUBDECINFO_LSB$/;"	c
E203_DECINFO_BJP_JUMP_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_JUMP_MSB (`E203_DECINFO_BJP_JUMP_LSB+1-1)$/;"	c
E203_DECINFO_BJP_MRET	core/defines.v	/^  `define E203_DECINFO_BJP_MRET    `E203_DECINFO_BJP_MRET_MSB :`E203_DECINFO_BJP_MRET_LSB$/;"	c
E203_DECINFO_BJP_MRET_LSB	core/defines.v	/^      `define E203_DECINFO_BJP_MRET_LSB  (`E203_DECINFO_BJP_BXX_MSB+1)$/;"	c
E203_DECINFO_BJP_MRET_MSB	core/defines.v	/^      `define E203_DECINFO_BJP_MRET_MSB  (`E203_DECINFO_BJP_MRET_LSB+1-1)$/;"	c
E203_DECINFO_BJP_WIDTH	core/defines.v	/^`define E203_DECINFO_BJP_WIDTH  (`E203_DECINFO_BJP_FENCEI_MSB+1)$/;"	c
E203_DECINFO_CSR_CSRIDX	core/defines.v	/^  `define E203_DECINFO_CSR_CSRIDX  `E203_DECINFO_CSR_CSRIDX_MSB:`E203_DECINFO_CSR_CSRIDX_LSB$/;"	c
E203_DECINFO_CSR_CSRIDX_LSB	core/defines.v	/^      `define E203_DECINFO_CSR_CSRIDX_LSB  (`E203_DECINFO_CSR_RS1IS0_MSB+1)$/;"	c
E203_DECINFO_CSR_CSRIDX_MSB	core/defines.v	/^      `define E203_DECINFO_CSR_CSRIDX_MSB  (`E203_DECINFO_CSR_CSRIDX_LSB+12-1)    $/;"	c
E203_DECINFO_CSR_CSRRC	core/defines.v	/^  `define E203_DECINFO_CSR_CSRRC   `E203_DECINFO_CSR_CSRRC_MSB:`E203_DECINFO_CSR_CSRRC_LSB $/;"	c
E203_DECINFO_CSR_CSRRC_LSB	core/defines.v	/^      `define E203_DECINFO_CSR_CSRRC_LSB   (`E203_DECINFO_CSR_CSRRS_MSB+1)$/;"	c
E203_DECINFO_CSR_CSRRC_MSB	core/defines.v	/^      `define E203_DECINFO_CSR_CSRRC_MSB   (`E203_DECINFO_CSR_CSRRC_LSB+1-1)    $/;"	c
E203_DECINFO_CSR_CSRRS	core/defines.v	/^  `define E203_DECINFO_CSR_CSRRS   `E203_DECINFO_CSR_CSRRS_MSB:`E203_DECINFO_CSR_CSRRS_LSB $/;"	c
E203_DECINFO_CSR_CSRRS_LSB	core/defines.v	/^      `define E203_DECINFO_CSR_CSRRS_LSB   (`E203_DECINFO_CSR_CSRRW_MSB+1)$/;"	c
E203_DECINFO_CSR_CSRRS_MSB	core/defines.v	/^      `define E203_DECINFO_CSR_CSRRS_MSB   (`E203_DECINFO_CSR_CSRRS_LSB+1-1)    $/;"	c
E203_DECINFO_CSR_CSRRW	core/defines.v	/^  `define E203_DECINFO_CSR_CSRRW   `E203_DECINFO_CSR_CSRRW_MSB:`E203_DECINFO_CSR_CSRRW_LSB    $/;"	c
E203_DECINFO_CSR_CSRRW_LSB	core/defines.v	/^      `define E203_DECINFO_CSR_CSRRW_LSB   `E203_DECINFO_SUBDECINFO_LSB$/;"	c
E203_DECINFO_CSR_CSRRW_MSB	core/defines.v	/^      `define E203_DECINFO_CSR_CSRRW_MSB   (`E203_DECINFO_CSR_CSRRW_LSB+1-1)    $/;"	c
E203_DECINFO_CSR_RS1IMM	core/defines.v	/^  `define E203_DECINFO_CSR_RS1IMM  `E203_DECINFO_CSR_RS1IMM_MSB:`E203_DECINFO_CSR_RS1IMM_LSB$/;"	c
E203_DECINFO_CSR_RS1IMM_LSB	core/defines.v	/^      `define E203_DECINFO_CSR_RS1IMM_LSB  (`E203_DECINFO_CSR_CSRRC_MSB+1)$/;"	c
E203_DECINFO_CSR_RS1IMM_MSB	core/defines.v	/^      `define E203_DECINFO_CSR_RS1IMM_MSB   (`E203_DECINFO_CSR_RS1IMM_LSB+1-1)    $/;"	c
E203_DECINFO_CSR_RS1IS0	core/defines.v	/^  `define E203_DECINFO_CSR_RS1IS0  `E203_DECINFO_CSR_RS1IS0_MSB:`E203_DECINFO_CSR_RS1IS0_LSB$/;"	c
E203_DECINFO_CSR_RS1IS0_LSB	core/defines.v	/^      `define E203_DECINFO_CSR_RS1IS0_LSB  (`E203_DECINFO_CSR_ZIMMM_MSB+1)$/;"	c
E203_DECINFO_CSR_RS1IS0_MSB	core/defines.v	/^      `define E203_DECINFO_CSR_RS1IS0_MSB  (`E203_DECINFO_CSR_RS1IS0_LSB+1-1)    $/;"	c
E203_DECINFO_CSR_WIDTH	core/defines.v	/^`define E203_DECINFO_CSR_WIDTH  (`E203_DECINFO_CSR_CSRIDX_MSB+1)$/;"	c
E203_DECINFO_CSR_ZIMMM	core/defines.v	/^  `define E203_DECINFO_CSR_ZIMMM   `E203_DECINFO_CSR_ZIMMM_MSB:`E203_DECINFO_CSR_ZIMMM_LSB $/;"	c
E203_DECINFO_CSR_ZIMMM_LSB	core/defines.v	/^      `define E203_DECINFO_CSR_ZIMMM_LSB   (`E203_DECINFO_CSR_RS1IMM_MSB+1)$/;"	c
E203_DECINFO_CSR_ZIMMM_MSB	core/defines.v	/^      `define E203_DECINFO_CSR_ZIMMM_MSB   (`E203_DECINFO_CSR_ZIMMM_LSB+5-1)    $/;"	c
E203_DECINFO_EAI_INSTR	core/defines.v	/^  `define E203_DECINFO_EAI_INSTR   `E203_DECINFO_EAI_INSTR_MSB:`E203_DECINFO_EAI_INSTR_LSB    $/;"	c
E203_DECINFO_EAI_INSTR_LSB	core/defines.v	/^      `define E203_DECINFO_EAI_INSTR_LSB   `E203_DECINFO_SUBDECINFO_LSB$/;"	c
E203_DECINFO_EAI_INSTR_MSB	core/defines.v	/^      `define E203_DECINFO_EAI_INSTR_MSB   (`E203_DECINFO_EAI_INSTR_LSB+27-1)    $/;"	c
E203_DECINFO_EAI_WIDTH	core/defines.v	/^`define E203_DECINFO_EAI_WIDTH  (`E203_DECINFO_EAI_INSTR_MSB+1)$/;"	c
E203_DECINFO_FDIV_DIV	core/defines.v	/^  `define E203_DECINFO_FDIV_DIV   `E203_DECINFO_FDIV_DIV_MSB:`E203_DECINFO_FDIV_DIV_LSB $/;"	c
E203_DECINFO_FDIV_DIV_LSB	core/defines.v	/^      `define E203_DECINFO_FDIV_DIV_LSB   (`E203_DECINFO_FPU_USERM_MSB+1)$/;"	c
E203_DECINFO_FDIV_DIV_MSB	core/defines.v	/^      `define E203_DECINFO_FDIV_DIV_MSB   (`E203_DECINFO_FDIV_DIV_LSB+1-1)    $/;"	c
E203_DECINFO_FDIV_DOUBLE	core/defines.v	/^  `define E203_DECINFO_FDIV_DOUBLE  `E203_DECINFO_FDIV_DOUBLE_MSB:`E203_DECINFO_FDIV_DOUBLE_LSB$/;"	c
E203_DECINFO_FDIV_DOUBLE_LSB	core/defines.v	/^      `define E203_DECINFO_FDIV_DOUBLE_LSB  (`E203_DECINFO_FDIV_SQRT_MSB+1)$/;"	c
E203_DECINFO_FDIV_DOUBLE_MSB	core/defines.v	/^      `define E203_DECINFO_FDIV_DOUBLE_MSB   (`E203_DECINFO_FDIV_DOUBLE_LSB+1-1)    $/;"	c
E203_DECINFO_FDIV_SQRT	core/defines.v	/^  `define E203_DECINFO_FDIV_SQRT   `E203_DECINFO_FDIV_SQRT_MSB:`E203_DECINFO_FDIV_SQRT_LSB $/;"	c
E203_DECINFO_FDIV_SQRT_LSB	core/defines.v	/^      `define E203_DECINFO_FDIV_SQRT_LSB   (`E203_DECINFO_FDIV_DIV_MSB+1)$/;"	c
E203_DECINFO_FDIV_SQRT_MSB	core/defines.v	/^      `define E203_DECINFO_FDIV_SQRT_MSB   (`E203_DECINFO_FDIV_SQRT_LSB+1-1)    $/;"	c
E203_DECINFO_FDIV_WIDTH	core/defines.v	/^`define E203_DECINFO_FDIV_WIDTH  (`E203_DECINFO_FDIV_DOUBLE_MSB+1)$/;"	c
E203_DECINFO_FLSU_DOUBLE	core/defines.v	/^  `define E203_DECINFO_FLSU_DOUBLE  `E203_DECINFO_FLSU_DOUBLE_MSB:`E203_DECINFO_FLSU_DOUBLE_LSB$/;"	c
E203_DECINFO_FLSU_DOUBLE_LSB	core/defines.v	/^      `define E203_DECINFO_FLSU_DOUBLE_LSB  (`E203_DECINFO_FLSU_STORE_MSB+1)$/;"	c
E203_DECINFO_FLSU_DOUBLE_MSB	core/defines.v	/^      `define E203_DECINFO_FLSU_DOUBLE_MSB   (`E203_DECINFO_FLSU_DOUBLE_LSB+1-1)    $/;"	c
E203_DECINFO_FLSU_LOAD	core/defines.v	/^  `define E203_DECINFO_FLSU_LOAD   `E203_DECINFO_FLSU_LOAD_MSB:`E203_DECINFO_FLSU_LOAD_LSB $/;"	c
E203_DECINFO_FLSU_LOAD_LSB	core/defines.v	/^      `define E203_DECINFO_FLSU_LOAD_LSB   (`E203_DECINFO_FPU_USERM_MSB+1)$/;"	c
E203_DECINFO_FLSU_LOAD_MSB	core/defines.v	/^      `define E203_DECINFO_FLSU_LOAD_MSB   (`E203_DECINFO_FLSU_LOAD_LSB+1-1)    $/;"	c
E203_DECINFO_FLSU_OP2IMM	core/defines.v	/^  `define E203_DECINFO_FLSU_OP2IMM   `E203_DECINFO_FLSU_OP2IMM_MSB:`E203_DECINFO_FLSU_OP2IMM_LSB/;"	c
E203_DECINFO_FLSU_OP2IMM_LSB	core/defines.v	/^      `define E203_DECINFO_FLSU_OP2IMM_LSB   (`E203_DECINFO_FLSU_DOUBLE_MSB+1)$/;"	c
E203_DECINFO_FLSU_OP2IMM_MSB	core/defines.v	/^      `define E203_DECINFO_FLSU_OP2IMM_MSB   (`E203_DECINFO_FLSU_OP2IMM_LSB+1-1)    $/;"	c
E203_DECINFO_FLSU_STORE	core/defines.v	/^  `define E203_DECINFO_FLSU_STORE   `E203_DECINFO_FLSU_STORE_MSB:`E203_DECINFO_FLSU_STORE_LSB $/;"	c
E203_DECINFO_FLSU_STORE_LSB	core/defines.v	/^      `define E203_DECINFO_FLSU_STORE_LSB   (`E203_DECINFO_FLSU_LOAD_MSB+1)$/;"	c
E203_DECINFO_FLSU_STORE_MSB	core/defines.v	/^      `define E203_DECINFO_FLSU_STORE_MSB   (`E203_DECINFO_FLSU_STORE_LSB+1-1)    $/;"	c
E203_DECINFO_FLSU_WIDTH	core/defines.v	/^`define E203_DECINFO_FLSU_WIDTH  (`E203_DECINFO_FLSU_OP2IMM_MSB+1)$/;"	c
E203_DECINFO_FMAC_DOUBLE	core/defines.v	/^  `define E203_DECINFO_FMAC_DOUBLE  `E203_DECINFO_FMAC_DOUBLE_MSB:`E203_DECINFO_FMAC_DOUBLE_LSB$/;"	c
E203_DECINFO_FMAC_DOUBLE_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_DOUBLE_LSB  (`E203_DECINFO_FMAC_FLE_MSB+1)$/;"	c
E203_DECINFO_FMAC_DOUBLE_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_DOUBLE_MSB   (`E203_DECINFO_FMAC_DOUBLE_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FADD	core/defines.v	/^  `define E203_DECINFO_FMAC_FADD  `E203_DECINFO_FMAC_FADD_MSB:`E203_DECINFO_FMAC_FADD_LSB$/;"	c
E203_DECINFO_FMAC_FADD_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FADD_LSB  (`E203_DECINFO_FMAC_FNMADD_MSB+1)$/;"	c
E203_DECINFO_FMAC_FADD_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FADD_MSB   (`E203_DECINFO_FMAC_FADD_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FEQ	core/defines.v	/^  `define E203_DECINFO_FMAC_FEQ  `E203_DECINFO_FMAC_FEQ_MSB:`E203_DECINFO_FMAC_FEQ_LSB$/;"	c
E203_DECINFO_FMAC_FEQ_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FEQ_LSB  (`E203_DECINFO_FMAC_FMAX_MSB+1)$/;"	c
E203_DECINFO_FMAC_FEQ_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FEQ_MSB   (`E203_DECINFO_FMAC_FEQ_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FLE	core/defines.v	/^  `define E203_DECINFO_FMAC_FLE  `E203_DECINFO_FMAC_FLE_MSB:`E203_DECINFO_FMAC_FLE_LSB$/;"	c
E203_DECINFO_FMAC_FLE_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FLE_LSB  (`E203_DECINFO_FMAC_FLT_MSB+1)$/;"	c
E203_DECINFO_FMAC_FLE_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FLE_MSB   (`E203_DECINFO_FMAC_FLE_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FLT	core/defines.v	/^  `define E203_DECINFO_FMAC_FLT  `E203_DECINFO_FMAC_FLT_MSB:`E203_DECINFO_FMAC_FLT_LSB$/;"	c
E203_DECINFO_FMAC_FLT_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FLT_LSB  (`E203_DECINFO_FMAC_FEQ_MSB+1)$/;"	c
E203_DECINFO_FMAC_FLT_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FLT_MSB   (`E203_DECINFO_FMAC_FLT_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FMADD	core/defines.v	/^  `define E203_DECINFO_FMAC_FMADD   `E203_DECINFO_FMAC_FMADD_MSB:`E203_DECINFO_FMAC_FMADD_LSB $/;"	c
E203_DECINFO_FMAC_FMADD_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMADD_LSB   (`E203_DECINFO_FPU_USERM_MSB+1)$/;"	c
E203_DECINFO_FMAC_FMADD_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMADD_MSB   (`E203_DECINFO_FMAC_FMADD_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FMAX	core/defines.v	/^  `define E203_DECINFO_FMAC_FMAX  `E203_DECINFO_FMAC_FMAX_MSB:`E203_DECINFO_FMAC_FMAX_LSB$/;"	c
E203_DECINFO_FMAC_FMAX_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMAX_LSB  (`E203_DECINFO_FMAC_FMIN_MSB+1)$/;"	c
E203_DECINFO_FMAC_FMAX_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMAX_MSB   (`E203_DECINFO_FMAC_FMAX_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FMIN	core/defines.v	/^  `define E203_DECINFO_FMAC_FMIN  `E203_DECINFO_FMAC_FMIN_MSB:`E203_DECINFO_FMAC_FMIN_LSB$/;"	c
E203_DECINFO_FMAC_FMIN_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMIN_LSB  (`E203_DECINFO_FMAC_FMUL_MSB+1)$/;"	c
E203_DECINFO_FMAC_FMIN_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMIN_MSB   (`E203_DECINFO_FMAC_FMIN_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FMSUB	core/defines.v	/^  `define E203_DECINFO_FMAC_FMSUB   `E203_DECINFO_FMAC_FMSUB_MSB:`E203_DECINFO_FMAC_FMSUB_LSB $/;"	c
E203_DECINFO_FMAC_FMSUB_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMSUB_LSB   (`E203_DECINFO_FMAC_FMADD_MSB+1)$/;"	c
E203_DECINFO_FMAC_FMSUB_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMSUB_MSB   (`E203_DECINFO_FMAC_FMSUB_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FMUL	core/defines.v	/^  `define E203_DECINFO_FMAC_FMUL  `E203_DECINFO_FMAC_FMUL_MSB:`E203_DECINFO_FMAC_FMUL_LSB$/;"	c
E203_DECINFO_FMAC_FMUL_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMUL_LSB  (`E203_DECINFO_FMAC_FSUB_MSB+1)$/;"	c
E203_DECINFO_FMAC_FMUL_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FMUL_MSB   (`E203_DECINFO_FMAC_FMUL_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FNMADD	core/defines.v	/^  `define E203_DECINFO_FMAC_FNMADD  `E203_DECINFO_FMAC_FNMADD_MSB:`E203_DECINFO_FMAC_FNMADD_LSB$/;"	c
E203_DECINFO_FMAC_FNMADD_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FNMADD_LSB  (`E203_DECINFO_FMAC_FNMSUB_MSB+1)$/;"	c
E203_DECINFO_FMAC_FNMADD_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FNMADD_MSB   (`E203_DECINFO_FMAC_FNMADD_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FNMSUB	core/defines.v	/^  `define E203_DECINFO_FMAC_FNMSUB  `E203_DECINFO_FMAC_FNMSUB_MSB:`E203_DECINFO_FMAC_FNMSUB_LSB$/;"	c
E203_DECINFO_FMAC_FNMSUB_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FNMSUB_LSB  (`E203_DECINFO_FMAC_FMSUB_MSB+1)$/;"	c
E203_DECINFO_FMAC_FNMSUB_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FNMSUB_MSB   (`E203_DECINFO_FMAC_FNMSUB_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_FSUB	core/defines.v	/^  `define E203_DECINFO_FMAC_FSUB  `E203_DECINFO_FMAC_FSUB_MSB:`E203_DECINFO_FMAC_FSUB_LSB$/;"	c
E203_DECINFO_FMAC_FSUB_LSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FSUB_LSB  (`E203_DECINFO_FMAC_FADD_MSB+1)$/;"	c
E203_DECINFO_FMAC_FSUB_MSB	core/defines.v	/^      `define E203_DECINFO_FMAC_FSUB_MSB   (`E203_DECINFO_FMAC_FSUB_LSB+1-1)    $/;"	c
E203_DECINFO_FMAC_WIDTH	core/defines.v	/^`define E203_DECINFO_FMAC_WIDTH  (`E203_DECINFO_FMAC_DOUBLE_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTDS	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTDS  `E203_DECINFO_FMIS_CVTDS_MSB:`E203_DECINFO_FMIS_CVTDS_LSB$/;"	c
E203_DECINFO_FMIS_CVTDS_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTDS_LSB  (`E203_DECINFO_FMIS_CVTSD_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTDS_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTDS_MSB   (`E203_DECINFO_FMIS_CVTDS_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTDW	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTDW  `E203_DECINFO_FMIS_CVTDW_MSB:`E203_DECINFO_FMIS_CVTDW_LSB$/;"	c
E203_DECINFO_FMIS_CVTDWU	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTDWU  `E203_DECINFO_FMIS_CVTDWU_MSB:`E203_DECINFO_FMIS_CVTDWU_LSB$/;"	c
E203_DECINFO_FMIS_CVTDWU_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTDWU_LSB  (`E203_DECINFO_FMIS_CVTDW_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTDWU_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTDWU_MSB   (`E203_DECINFO_FMIS_CVTDWU_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTDW_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTDW_LSB  (`E203_DECINFO_FMIS_CVTWUD_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTDW_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTDW_MSB   (`E203_DECINFO_FMIS_CVTDW_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTSD	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTSD  `E203_DECINFO_FMIS_CVTSD_MSB:`E203_DECINFO_FMIS_CVTSD_LSB$/;"	c
E203_DECINFO_FMIS_CVTSD_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTSD_LSB  (`E203_DECINFO_FMIS_CVTSWU_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTSD_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTSD_MSB   (`E203_DECINFO_FMIS_CVTSD_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTSW	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTSW  `E203_DECINFO_FMIS_CVTSW_MSB:`E203_DECINFO_FMIS_CVTSW_LSB$/;"	c
E203_DECINFO_FMIS_CVTSWU	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTSWU  `E203_DECINFO_FMIS_CVTSWU_MSB:`E203_DECINFO_FMIS_CVTSWU_LSB$/;"	c
E203_DECINFO_FMIS_CVTSWU_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTSWU_LSB  (`E203_DECINFO_FMIS_CVTSW_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTSWU_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTSWU_MSB   (`E203_DECINFO_FMIS_CVTSWU_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTSW_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTSW_LSB  (`E203_DECINFO_FMIS_CVTWUS_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTSW_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTSW_MSB   (`E203_DECINFO_FMIS_CVTSW_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTWD	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTWD  `E203_DECINFO_FMIS_CVTWD_MSB:`E203_DECINFO_FMIS_CVTWD_LSB$/;"	c
E203_DECINFO_FMIS_CVTWD_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTWD_LSB  (`E203_DECINFO_FMIS_CVTDS_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTWD_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTWD_MSB   (`E203_DECINFO_FMIS_CVTWD_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTWS	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTWS  `E203_DECINFO_FMIS_CVTWS_MSB:`E203_DECINFO_FMIS_CVTWS_LSB$/;"	c
E203_DECINFO_FMIS_CVTWS_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTWS_LSB  (`E203_DECINFO_FMIS_FMVWX_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTWS_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTWS_MSB   (`E203_DECINFO_FMIS_CVTWS_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTWUD	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTWUD  `E203_DECINFO_FMIS_CVTWUD_MSB:`E203_DECINFO_FMIS_CVTWUD_LSB$/;"	c
E203_DECINFO_FMIS_CVTWUD_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTWUD_LSB  (`E203_DECINFO_FMIS_CVTWD_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTWUD_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTWUD_MSB   (`E203_DECINFO_FMIS_CVTWUD_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_CVTWUS	core/defines.v	/^  `define E203_DECINFO_FMIS_CVTWUS  `E203_DECINFO_FMIS_CVTWUS_MSB:`E203_DECINFO_FMIS_CVTWUS_LSB$/;"	c
E203_DECINFO_FMIS_CVTWUS_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTWUS_LSB  (`E203_DECINFO_FMIS_CVTWS_MSB+1)$/;"	c
E203_DECINFO_FMIS_CVTWUS_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_CVTWUS_MSB   (`E203_DECINFO_FMIS_CVTWUS_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_DOUBLE	core/defines.v	/^  `define E203_DECINFO_FMIS_DOUBLE  `E203_DECINFO_FMIS_DOUBLE_MSB:`E203_DECINFO_FMIS_DOUBLE_LSB$/;"	c
E203_DECINFO_FMIS_DOUBLE_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_DOUBLE_LSB  (`E203_DECINFO_FMIS_CVTDWU_MSB+1)$/;"	c
E203_DECINFO_FMIS_DOUBLE_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_DOUBLE_MSB   (`E203_DECINFO_FMIS_DOUBLE_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_FCLASS	core/defines.v	/^  `define E203_DECINFO_FMIS_FCLASS  `E203_DECINFO_FMIS_FCLASS_MSB:`E203_DECINFO_FMIS_FCLASS_LSB$/;"	c
E203_DECINFO_FMIS_FCLASS_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FCLASS_LSB  (`E203_DECINFO_FMIS_FMVXW_MSB+1)$/;"	c
E203_DECINFO_FMIS_FCLASS_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FCLASS_MSB   (`E203_DECINFO_FMIS_FCLASS_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_FMVWX	core/defines.v	/^  `define E203_DECINFO_FMIS_FMVWX  `E203_DECINFO_FMIS_FMVWX_MSB:`E203_DECINFO_FMIS_FMVWX_LSB$/;"	c
E203_DECINFO_FMIS_FMVWX_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FMVWX_LSB  (`E203_DECINFO_FMIS_FCLASS_MSB+1)$/;"	c
E203_DECINFO_FMIS_FMVWX_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FMVWX_MSB   (`E203_DECINFO_FMIS_FMVWX_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_FMVXW	core/defines.v	/^  `define E203_DECINFO_FMIS_FMVXW  `E203_DECINFO_FMIS_FMVXW_MSB:`E203_DECINFO_FMIS_FMVXW_LSB$/;"	c
E203_DECINFO_FMIS_FMVXW_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FMVXW_LSB  (`E203_DECINFO_FMIS_FSGNJX_MSB+1)$/;"	c
E203_DECINFO_FMIS_FMVXW_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FMVXW_MSB   (`E203_DECINFO_FMIS_FMVXW_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_FSGNJ	core/defines.v	/^  `define E203_DECINFO_FMIS_FSGNJ   `E203_DECINFO_FMIS_FSGNJ_MSB:`E203_DECINFO_FMIS_FSGNJ_LSB $/;"	c
E203_DECINFO_FMIS_FSGNJN	core/defines.v	/^  `define E203_DECINFO_FMIS_FSGNJN   `E203_DECINFO_FMIS_FSGNJN_MSB:`E203_DECINFO_FMIS_FSGNJN_LSB/;"	c
E203_DECINFO_FMIS_FSGNJN_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FSGNJN_LSB   (`E203_DECINFO_FMIS_FSGNJ_MSB+1)$/;"	c
E203_DECINFO_FMIS_FSGNJN_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FSGNJN_MSB   (`E203_DECINFO_FMIS_FSGNJN_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_FSGNJX	core/defines.v	/^  `define E203_DECINFO_FMIS_FSGNJX  `E203_DECINFO_FMIS_FSGNJX_MSB:`E203_DECINFO_FMIS_FSGNJX_LSB$/;"	c
E203_DECINFO_FMIS_FSGNJX_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FSGNJX_LSB  (`E203_DECINFO_FMIS_FSGNJN_MSB+1)$/;"	c
E203_DECINFO_FMIS_FSGNJX_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FSGNJX_MSB   (`E203_DECINFO_FMIS_FSGNJX_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_FSGNJ_LSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FSGNJ_LSB   (`E203_DECINFO_FPU_USERM_MSB+1)$/;"	c
E203_DECINFO_FMIS_FSGNJ_MSB	core/defines.v	/^      `define E203_DECINFO_FMIS_FSGNJ_MSB   (`E203_DECINFO_FMIS_FSGNJ_LSB+1-1)    $/;"	c
E203_DECINFO_FMIS_WIDTH	core/defines.v	/^`define E203_DECINFO_FMIS_WIDTH  (`E203_DECINFO_FMIS_DOUBLE_MSB+1)$/;"	c
E203_DECINFO_FPU_GRP	core/defines.v	/^  `define E203_DECINFO_FPU_GRP   `E203_DECINFO_FPU_GRP_MSB:`E203_DECINFO_FPU_GRP_LSB    $/;"	c
E203_DECINFO_FPU_GRP_LSB	core/defines.v	/^      `define E203_DECINFO_FPU_GRP_LSB   `E203_DECINFO_SUBDECINFO_LSB$/;"	c
E203_DECINFO_FPU_GRP_MSB	core/defines.v	/^      `define E203_DECINFO_FPU_GRP_MSB   (`E203_DECINFO_FPU_GRP_LSB+`E203_DECINFO_GRP_FPU_WIDTH-/;"	c
E203_DECINFO_FPU_RM	core/defines.v	/^  `define E203_DECINFO_FPU_RM   `E203_DECINFO_FPU_RM_MSB:`E203_DECINFO_FPU_RM_LSB    $/;"	c
E203_DECINFO_FPU_RM_LSB	core/defines.v	/^      `define E203_DECINFO_FPU_RM_LSB   (`E203_DECINFO_FPU_GRP_MSB+1)$/;"	c
E203_DECINFO_FPU_RM_MSB	core/defines.v	/^      `define E203_DECINFO_FPU_RM_MSB   (`E203_DECINFO_FPU_RM_LSB+3-1)    $/;"	c
E203_DECINFO_FPU_USERM	core/defines.v	/^  `define E203_DECINFO_FPU_USERM   `E203_DECINFO_FPU_USERM_MSB:`E203_DECINFO_FPU_USERM_LSB    $/;"	c
E203_DECINFO_FPU_USERM_LSB	core/defines.v	/^      `define E203_DECINFO_FPU_USERM_LSB   (`E203_DECINFO_FPU_RM_MSB+1)$/;"	c
E203_DECINFO_FPU_USERM_MSB	core/defines.v	/^      `define E203_DECINFO_FPU_USERM_MSB   (`E203_DECINFO_FPU_USERM_LSB+1-1)    $/;"	c
E203_DECINFO_GRP	core/defines.v	/^  `define E203_DECINFO_GRP          `E203_DECINFO_GRP_MSB:`E203_DECINFO_GRP_LSB$/;"	c
E203_DECINFO_GRP_AGU	core/defines.v	/^  `define E203_DECINFO_GRP_AGU      `E203_DECINFO_GRP_WIDTH'd1$/;"	c
E203_DECINFO_GRP_ALU	core/defines.v	/^  `define E203_DECINFO_GRP_ALU      `E203_DECINFO_GRP_WIDTH'd0$/;"	c
E203_DECINFO_GRP_BJP	core/defines.v	/^  `define E203_DECINFO_GRP_BJP      `E203_DECINFO_GRP_WIDTH'd2$/;"	c
E203_DECINFO_GRP_CSR	core/defines.v	/^  `define E203_DECINFO_GRP_CSR      `E203_DECINFO_GRP_WIDTH'd3$/;"	c
E203_DECINFO_GRP_EAI	core/defines.v	/^  `define E203_DECINFO_GRP_EAI      `E203_DECINFO_GRP_WIDTH'd5$/;"	c
E203_DECINFO_GRP_FPU	core/defines.v	/^  `define E203_DECINFO_GRP_FPU      `E203_DECINFO_GRP_WIDTH'd6$/;"	c
E203_DECINFO_GRP_FPU_FDIV	core/defines.v	/^  `define E203_DECINFO_GRP_FPU_FDIV     `E203_DECINFO_GRP_FPU_WIDTH'd2$/;"	c
E203_DECINFO_GRP_FPU_FLSU	core/defines.v	/^  `define E203_DECINFO_GRP_FPU_FLSU     `E203_DECINFO_GRP_FPU_WIDTH'd0$/;"	c
E203_DECINFO_GRP_FPU_FMAC	core/defines.v	/^  `define E203_DECINFO_GRP_FPU_FMAC     `E203_DECINFO_GRP_FPU_WIDTH'd1$/;"	c
E203_DECINFO_GRP_FPU_FMIS	core/defines.v	/^  `define E203_DECINFO_GRP_FPU_FMIS     `E203_DECINFO_GRP_FPU_WIDTH'd3$/;"	c
E203_DECINFO_GRP_FPU_WIDTH	core/defines.v	/^  `define E203_DECINFO_GRP_FPU_WIDTH    2$/;"	c
E203_DECINFO_GRP_LSB	core/defines.v	/^      `define E203_DECINFO_GRP_LSB  0$/;"	c
E203_DECINFO_GRP_MSB	core/defines.v	/^      `define E203_DECINFO_GRP_MSB  (`E203_DECINFO_GRP_LSB+`E203_DECINFO_GRP_WIDTH-1)$/;"	c
E203_DECINFO_GRP_MULDIV	core/defines.v	/^  `define E203_DECINFO_GRP_MULDIV   `E203_DECINFO_GRP_WIDTH'd4$/;"	c
E203_DECINFO_GRP_WIDTH	core/defines.v	/^  `define E203_DECINFO_GRP_WIDTH    3$/;"	c
E203_DECINFO_MULDIV_B2B	core/defines.v	/^  `define E203_DECINFO_MULDIV_B2B   `E203_DECINFO_MULDIV_B2B_MSB:`E203_DECINFO_MULDIV_B2B_LSB $/;"	c
E203_DECINFO_MULDIV_B2B_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_B2B_LSB   (`E203_DECINFO_MULDIV_REMU_MSB+1)$/;"	c
E203_DECINFO_MULDIV_B2B_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_B2B_MSB   (`E203_DECINFO_MULDIV_B2B_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_DIV	core/defines.v	/^  `define E203_DECINFO_MULDIV_DIV   `E203_DECINFO_MULDIV_DIV_MSB:`E203_DECINFO_MULDIV_DIV_LSB $/;"	c
E203_DECINFO_MULDIV_DIVU	core/defines.v	/^  `define E203_DECINFO_MULDIV_DIVU  `E203_DECINFO_MULDIV_DIVU_MSB:`E203_DECINFO_MULDIV_DIVU_LSB$/;"	c
E203_DECINFO_MULDIV_DIVU_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_DIVU_LSB  (`E203_DECINFO_MULDIV_DIV_MSB+1)$/;"	c
E203_DECINFO_MULDIV_DIVU_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_DIVU_MSB  (`E203_DECINFO_MULDIV_DIVU_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_DIV_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_DIV_LSB   (`E203_DECINFO_MULDIV_MULHU_MSB+1)$/;"	c
E203_DECINFO_MULDIV_DIV_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_DIV_MSB   (`E203_DECINFO_MULDIV_DIV_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_MUL	core/defines.v	/^  `define E203_DECINFO_MULDIV_MUL   `E203_DECINFO_MULDIV_MUL_MSB:`E203_DECINFO_MULDIV_MUL_LSB   /;"	c
E203_DECINFO_MULDIV_MULH	core/defines.v	/^  `define E203_DECINFO_MULDIV_MULH   `E203_DECINFO_MULDIV_MULH_MSB:`E203_DECINFO_MULDIV_MULH_LSB/;"	c
E203_DECINFO_MULDIV_MULHSU	core/defines.v	/^  `define E203_DECINFO_MULDIV_MULHSU   `E203_DECINFO_MULDIV_MULHSU_MSB:`E203_DECINFO_MULDIV_MULH/;"	c
E203_DECINFO_MULDIV_MULHSU_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_MULHSU_LSB   (`E203_DECINFO_MULDIV_MULH_MSB+1)$/;"	c
E203_DECINFO_MULDIV_MULHSU_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_MULHSU_MSB   (`E203_DECINFO_MULDIV_MULHSU_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_MULHU	core/defines.v	/^  `define E203_DECINFO_MULDIV_MULHU  `E203_DECINFO_MULDIV_MULHU_MSB:`E203_DECINFO_MULDIV_MULHU_L/;"	c
E203_DECINFO_MULDIV_MULHU_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_MULHU_LSB  (`E203_DECINFO_MULDIV_MULHSU_MSB+1)$/;"	c
E203_DECINFO_MULDIV_MULHU_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_MULHU_MSB   (`E203_DECINFO_MULDIV_MULHU_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_MULH_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_MULH_LSB   (`E203_DECINFO_MULDIV_MUL_MSB+1)$/;"	c
E203_DECINFO_MULDIV_MULH_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_MULH_MSB   (`E203_DECINFO_MULDIV_MULH_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_MUL_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_MUL_LSB   `E203_DECINFO_SUBDECINFO_LSB$/;"	c
E203_DECINFO_MULDIV_MUL_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_MUL_MSB   (`E203_DECINFO_MULDIV_MUL_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_REM	core/defines.v	/^  `define E203_DECINFO_MULDIV_REM   `E203_DECINFO_MULDIV_REM_MSB:`E203_DECINFO_MULDIV_REM_LSB   /;"	c
E203_DECINFO_MULDIV_REMU	core/defines.v	/^  `define E203_DECINFO_MULDIV_REMU   `E203_DECINFO_MULDIV_REMU_MSB:`E203_DECINFO_MULDIV_REMU_LSB/;"	c
E203_DECINFO_MULDIV_REMU_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_REMU_LSB   (`E203_DECINFO_MULDIV_REM_MSB+1)$/;"	c
E203_DECINFO_MULDIV_REMU_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_REMU_MSB   (`E203_DECINFO_MULDIV_REMU_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_REM_LSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_REM_LSB   (`E203_DECINFO_MULDIV_DIVU_MSB+1)$/;"	c
E203_DECINFO_MULDIV_REM_MSB	core/defines.v	/^      `define E203_DECINFO_MULDIV_REM_MSB   (`E203_DECINFO_MULDIV_REM_LSB+1-1)    $/;"	c
E203_DECINFO_MULDIV_WIDTH	core/defines.v	/^`define E203_DECINFO_MULDIV_WIDTH  (`E203_DECINFO_MULDIV_B2B_MSB+1)$/;"	c
E203_DECINFO_RV32	core/defines.v	/^  `define E203_DECINFO_RV32          `E203_DECINFO_RV32_MSB:`E203_DECINFO_RV32_LSB$/;"	c
E203_DECINFO_RV32_LSB	core/defines.v	/^      `define E203_DECINFO_RV32_LSB  (`E203_DECINFO_GRP_MSB+1)$/;"	c
E203_DECINFO_RV32_MSB	core/defines.v	/^      `define E203_DECINFO_RV32_MSB  (`E203_DECINFO_RV32_LSB+1-1)$/;"	c
E203_DECINFO_SUBDECINFO_LSB	core/defines.v	/^  `define E203_DECINFO_SUBDECINFO_LSB    (`E203_DECINFO_RV32_MSB+1)$/;"	c
E203_DECINFO_WIDTH	core/defines.v	/^`define E203_DECINFO_WIDTH  (`E203_DECINFO_EAI_WIDTH+1)$/;"	c
E203_DTCM_ADDR_BASE	core/defines.v	/^`define E203_DTCM_ADDR_BASE   `E203_CFG_DTCM_ADDR_BASE $/;"	c
E203_DTCM_ADDR_WIDTH	core/defines.v	/^  `define E203_DTCM_ADDR_WIDTH  `E203_CFG_DTCM_ADDR_WIDTH$/;"	c
E203_DTCM_BASE_REGION	core/defines.v	/^  `define E203_DTCM_BASE_REGION `E203_ADDR_SIZE-1:`E203_DTCM_ADDR_WIDTH$/;"	c
E203_DTCM_DATA_WIDTH	core/defines.v	/^    `define E203_DTCM_DATA_WIDTH  32$/;"	c
E203_DTCM_OUTS_NUM	core/defines.v	/^    `define E203_DTCM_OUTS_NUM 1 \/\/ If no-ECC, DTCM is 1 cycle latency then only allow 1 ousta/;"	c
E203_DTCM_RAM_AW	core/defines.v	/^  `define E203_DTCM_RAM_AW          (`E203_CFG_DTCM_ADDR_WIDTH-2) $/;"	c
E203_DTCM_RAM_DP	core/defines.v	/^  `define E203_DTCM_RAM_DP      (1<<(`E203_CFG_DTCM_ADDR_WIDTH-2)) $/;"	c
E203_DTCM_RAM_DW	core/defines.v	/^    `define E203_DTCM_RAM_DW      `E203_DTCM_DATA_WIDTH$/;"	c
E203_DTCM_RAM_ECC_DW	core/defines.v	/^    `define E203_DTCM_RAM_ECC_DW  7$/;"	c
E203_DTCM_RAM_ECC_MW	core/defines.v	/^    `define E203_DTCM_RAM_ECC_MW  1$/;"	c
E203_DTCM_RAM_MW	core/defines.v	/^    `define E203_DTCM_RAM_MW      `E203_DTCM_WMSK_WIDTH$/;"	c
E203_DTCM_WMSK_WIDTH	core/defines.v	/^    `define E203_DTCM_WMSK_WIDTH  4$/;"	c
E203_EVT_NUM	core/defines.v	/^`define E203_EVT_NUM    1$/;"	c
E203_FIO_ADDR_BASE	core/defines.v	/^`define E203_FIO_ADDR_BASE    `E203_CFG_FIO_ADDR_BASE  $/;"	c
E203_FIO_BASE_REGION	core/defines.v	/^`define E203_FIO_BASE_REGION  `E203_CFG_FIO_BASE_REGION$/;"	c
E203_FLEN	core/defines.v	/^    `define E203_FLEN 32$/;"	c
E203_FLEN	core/defines.v	/^    `define E203_FLEN 64$/;"	c
E203_FPU_DOUBLE	core/defines.v	/^    `define E203_FPU_DOUBLE     $/;"	c
E203_HART_ID_W	core/defines.v	/^`define E203_HART_ID_W  1$/;"	c
E203_HART_NUM	core/defines.v	/^`define E203_HART_NUM   1$/;"	c
E203_HAS_CLINT	core/defines.v	/^`define E203_HAS_CLINT $/;"	c
E203_HAS_CSR_EAI	core/defines.v	/^  `define E203_HAS_CSR_EAI  1/;"	c
E203_HAS_DTCM	core/defines.v	/^  `define E203_HAS_DTCM 1$/;"	c
E203_HAS_DTCM_EXTITF	core/defines.v	/^  `define E203_HAS_DTCM_EXTITF$/;"	c
E203_HAS_FIO	core/defines.v	/^`define E203_HAS_FIO $/;"	c
E203_HAS_ITCM	core/defines.v	/^  `define E203_HAS_ITCM 1$/;"	c
E203_HAS_ITCM_EXTITF	core/defines.v	/^  `define E203_HAS_ITCM_EXTITF$/;"	c
E203_HAS_MEM_ITF	core/defines.v	/^`define E203_HAS_MEM_ITF$/;"	c
E203_HAS_PLIC	core/defines.v	/^`define E203_HAS_PLIC $/;"	c
E203_HAS_PPI	core/defines.v	/^`define E203_HAS_PPI $/;"	c
E203_INSTR_SIZE	core/defines.v	/^`define E203_INSTR_SIZE    32$/;"	c
E203_IRQ_NEED_SYNC	core/defines.v	/^   `define E203_IRQ_NEED_SYNC $/;"	c
E203_ITAG_WIDTH	core/defines.v	/^  `define E203_ITAG_WIDTH  1$/;"	c
E203_ITAG_WIDTH	core/defines.v	/^  `define E203_ITAG_WIDTH  2$/;"	c
E203_ITCM_ADDR_BASE	core/defines.v	/^`define E203_ITCM_ADDR_BASE   `E203_CFG_ITCM_ADDR_BASE $/;"	c
E203_ITCM_ADDR_WIDTH	core/defines.v	/^  `define E203_ITCM_ADDR_WIDTH  `E203_CFG_ITCM_ADDR_WIDTH$/;"	c
E203_ITCM_BASE_REGION	core/defines.v	/^  `define E203_ITCM_BASE_REGION  `E203_ADDR_SIZE-1:`E203_ITCM_ADDR_WIDTH$/;"	c
E203_ITCM_DATA_WIDTH	core/defines.v	/^    `define E203_ITCM_DATA_WIDTH  64$/;"	c
E203_ITCM_DATA_WIDTH_IS_64	core/defines.v	/^    `define E203_ITCM_DATA_WIDTH_IS_64$/;"	c
E203_ITCM_OUTS_NUM	core/defines.v	/^    `define E203_ITCM_OUTS_NUM 1 \/\/ If no-ECC, ITCM is 1 cycle latency then only allow 1 ousta/;"	c
E203_ITCM_RAM_AW	core/defines.v	/^  `define E203_ITCM_RAM_AW          (`E203_CFG_ITCM_ADDR_WIDTH-3) $/;"	c
E203_ITCM_RAM_DP	core/defines.v	/^  `define E203_ITCM_RAM_DP      (1<<(`E203_CFG_ITCM_ADDR_WIDTH-3)) $/;"	c
E203_ITCM_RAM_DW	core/defines.v	/^    `define E203_ITCM_RAM_DW      `E203_ITCM_DATA_WIDTH$/;"	c
E203_ITCM_RAM_ECC_DW	core/defines.v	/^    `define E203_ITCM_RAM_ECC_DW  8$/;"	c
E203_ITCM_RAM_ECC_MW	core/defines.v	/^    `define E203_ITCM_RAM_ECC_MW  1$/;"	c
E203_ITCM_RAM_MW	core/defines.v	/^    `define E203_ITCM_RAM_MW      `E203_ITCM_WMSK_WIDTH$/;"	c
E203_ITCM_WMSK_WIDTH	core/defines.v	/^    `define E203_ITCM_WMSK_WIDTH  8$/;"	c
E203_LIRQ_NUM	core/defines.v	/^`define E203_LIRQ_NUM   1$/;"	c
E203_LSU_OUTS_NUM	core/defines.v	/^    `define E203_LSU_OUTS_NUM    1$/;"	c
E203_LSU_OUTS_NUM_IS_1	core/defines.v	/^    `define E203_LSU_OUTS_NUM_IS_1$/;"	c
E203_MULDIV_ADDER_WIDTH	core/defines.v	/^`define E203_MULDIV_ADDER_WIDTH 35$/;"	c
E203_OITF_DEPTH	core/defines.v	/^  `define E203_OITF_DEPTH     2$/;"	c
E203_OITF_DEPTH	core/defines.v	/^  `define E203_OITF_DEPTH     4$/;"	c
E203_OITF_DEPTH_IS_2	core/defines.v	/^  `define E203_OITF_DEPTH_IS_2$/;"	c
E203_OITF_DEPTH_IS_4	core/defines.v	/^  `define E203_OITF_DEPTH_IS_4$/;"	c
E203_PC_SIZE	core/defines.v	/^   `define E203_PC_SIZE     16$/;"	c
E203_PC_SIZE	core/defines.v	/^   `define E203_PC_SIZE     24$/;"	c
E203_PC_SIZE	core/defines.v	/^   `define E203_PC_SIZE     32$/;"	c
E203_PC_SIZE_IS_16	core/defines.v	/^   `define E203_PC_SIZE_IS_16$/;"	c
E203_PC_SIZE_IS_24	core/defines.v	/^   `define E203_PC_SIZE_IS_24$/;"	c
E203_PC_SIZE_IS_32	core/defines.v	/^   `define E203_PC_SIZE_IS_32$/;"	c
E203_PLIC_ADDR_BASE	core/defines.v	/^`define E203_PLIC_ADDR_BASE    `E203_CFG_PLIC_ADDR_BASE  $/;"	c
E203_PLIC_BASE_REGION	core/defines.v	/^`define E203_PLIC_BASE_REGION  `E203_CFG_PLIC_BASE_REGION$/;"	c
E203_PPI_ADDR_BASE	core/defines.v	/^`define E203_PPI_ADDR_BASE    `E203_CFG_PPI_ADDR_BASE  $/;"	c
E203_PPI_BASE_REGION	core/defines.v	/^`define E203_PPI_BASE_REGION  `E203_CFG_PPI_BASE_REGION$/;"	c
E203_REGFILE_LATCH_BASED	core/defines.v	/^        `define E203_REGFILE_LATCH_BASED $/;"	c
E203_RFIDX_WIDTH	core/defines.v	/^`define E203_RFIDX_WIDTH   5$/;"	c
E203_RFREG_NUM	core/defines.v	/^  `define E203_RFREG_NUM     16$/;"	c
E203_RFREG_NUM	core/defines.v	/^  `define E203_RFREG_NUM     32$/;"	c
E203_RFREG_NUM	core/defines.v	/^  `define E203_RFREG_NUM     4$/;"	c
E203_RFREG_NUM	core/defines.v	/^  `define E203_RFREG_NUM     8$/;"	c
E203_RFREG_NUM_IS_16	core/defines.v	/^  `define E203_RFREG_NUM_IS_16 $/;"	c
E203_RFREG_NUM_IS_32	core/defines.v	/^  `define E203_RFREG_NUM_IS_32 $/;"	c
E203_RFREG_NUM_IS_4	core/defines.v	/^  `define E203_RFREG_NUM_IS_4 $/;"	c
E203_RFREG_NUM_IS_8	core/defines.v	/^  `define E203_RFREG_NUM_IS_8 $/;"	c
E203_SUPPORT_AMO	core/defines.v	/^     `define E203_SUPPORT_AMO$/;"	c
E203_SUPPORT_INDEP_MUL_1CYC	core/defines.v	/^`define E203_SUPPORT_INDEP_MUL_1CYC$/;"	c
E203_SUPPORT_MCYCLE_MINSTRET	core/defines.v	/^   `define E203_SUPPORT_MCYCLE_MINSTRET $/;"	c
E203_SUPPORT_MSCRATCH	core/defines.v	/^   `define E203_SUPPORT_MSCRATCH $/;"	c
E203_SUPPORT_MTVEC	core/defines.v	/^   `define E203_SUPPORT_MTVEC$/;"	c
E203_SUPPORT_MULDIV	core/defines.v	/^`define E203_SUPPORT_MULDIV$/;"	c
E203_SUPPORT_SHARE_MULDIV	core/defines.v	/^`define E203_SUPPORT_SHARE_MULDIV$/;"	c
E203_SYSMEM_DATA_WIDTH	core/defines.v	/^    `define E203_SYSMEM_DATA_WIDTH   32$/;"	c
E203_SYSMEM_DATA_WIDTH	core/defines.v	/^    `define E203_SYSMEM_DATA_WIDTH   64$/;"	c
E203_SYSMEM_DATA_WIDTH_IS_32	core/defines.v	/^    `define E203_SYSMEM_DATA_WIDTH_IS_32$/;"	c
E203_SYSMEM_DATA_WIDTH_IS_64	core/defines.v	/^    `define E203_SYSMEM_DATA_WIDTH_IS_64$/;"	c
E203_TIMING_BOOST	core/defines.v	/^  `define E203_TIMING_BOOST$/;"	c
E203_XLEN	core/defines.v	/^  `define E203_XLEN          32$/;"	c
E203_XLEN_IS_32	core/defines.v	/^  `define E203_XLEN_IS_32 $/;"	c
agu_info_bus	core/ifu_exu_decode.v	/^  wire [`E203_DECINFO_AGU_WIDTH-1:0] agu_info_bus;$/;"	n	module:e203_exu_decode
alu_info_bus	core/ifu_exu_decode.v	/^  wire [`E203_DECINFO_ALU_WIDTH-1:0] alu_info_bus;$/;"	n	module:e203_exu_decode
alu_op	core/ifu_exu_decode.v	/^  wire alu_op = (~rv32_sxxi_shamt_ilgl) & (~rv16_sxxi_shamt_ilgl) $/;"	n	module:e203_exu_decode
amo_wait	core/exu_dispatch.v	/^    input amo_wait,$/;"	p	module:exu_disp
amoldst_op	core/ifu_exu_decode.v	/^  wire   amoldst_op = rv32_amo | rv32_load | rv32_store | rv16_lw | rv16_sw | (rv16_lwsp & (~rv1/;"	n	module:e203_exu_decode
bjp_info_bus	core/ifu_exu_decode.v	/^  wire [`E203_DECINFO_BJP_WIDTH-1:0] bjp_info_bus;$/;"	n	module:e203_exu_decode
bjp_op	core/ifu_exu_decode.v	/^  wire bjp_op = dec_bjp | rv32_mret | (rv32_dret & (~rv32_dret_ilgl)) | rv32_fence_fencei;$/;"	n	module:e203_exu_decode
bpu2rf_rs1_ena	core/ifu_litebpu.v	/^    output  bpu2rf_rs1_ena,$/;"	p	module:ifu_litebpu
bpu_wait	core/ifu_litebpu.v	/^    output  bpu_wait,$/;"	p	module:ifu_litebpu
clk	core/exu_dispatch.v	/^    input clk, rst_n,$/;"	p	module:exu_disp
clk	core/ifu_exu_csr.v	/^    input clk, rst_n, clk_aon;$/;"	p	module:exu_csr
clk	core/ifu_exu_regfile.v	/^input clk, rst_n;$/;"	p	module:exu_regfile
clk	core/ifu_ifetch.v	/^    input clk,$/;"	p	module:ifu_ifetch
clk	core/ifu_litebpu.v	/^    input   clk,$/;"	p	module:ifu_litebpu
clk	general/sirv_gnrl_dffs.v	/^    input clk,$/;"	p	module:sirv_gnrl_dffrs
clk	general/sirv_gnrl_dffs.v	/^input clk,rst_n;$/;"	p	module:sirv_gnrl_dfflr
clk	general/sirv_gnrl_xchecker.v	/^input clk;$/;"	p	module:sirv_gnrl_xchecker
clk_aon	core/ifu_exu_csr.v	/^    input clk, rst_n, clk_aon;$/;"	p	module:exu_csr
cmt_badaddr	core/ifu_exu_csr.v	/^    input [`E203_ADDR_SIZE-1:0] cmt_badaddr;$/;"	p	module:exu_csr
cmt_badaddr_ena	core/ifu_exu_csr.v	/^    input cmt_badaddr_ena, cmt_epc_ena, cmt_cause_ena, cmt_status_ena, cmt_instret_ena, cmt_mret/;"	p	module:exu_csr
cmt_cause	core/ifu_exu_csr.v	/^    input [`E203_XLEN-1:0] cmt_cause;$/;"	p	module:exu_csr
cmt_cause_ena	core/ifu_exu_csr.v	/^    input cmt_badaddr_ena, cmt_epc_ena, cmt_cause_ena, cmt_status_ena, cmt_instret_ena, cmt_mret/;"	p	module:exu_csr
cmt_epc	core/ifu_exu_csr.v	/^    input [`E203_PC_SIZE-1:0] cmt_epc;$/;"	p	module:exu_csr
cmt_epc_ena	core/ifu_exu_csr.v	/^    input cmt_badaddr_ena, cmt_epc_ena, cmt_cause_ena, cmt_status_ena, cmt_instret_ena, cmt_mret/;"	p	module:exu_csr
cmt_instret_ena	core/ifu_exu_csr.v	/^    input cmt_badaddr_ena, cmt_epc_ena, cmt_cause_ena, cmt_status_ena, cmt_instret_ena, cmt_mret/;"	p	module:exu_csr
cmt_mret_ena	core/ifu_exu_csr.v	/^    input cmt_badaddr_ena, cmt_epc_ena, cmt_cause_ena, cmt_status_ena, cmt_instret_ena, cmt_mret/;"	p	module:exu_csr
cmt_status_ena	core/ifu_exu_csr.v	/^    input cmt_badaddr_ena, cmt_epc_ena, cmt_cause_ena, cmt_status_ena, cmt_instret_ena, cmt_mret/;"	p	module:exu_csr
core_cgstop	core/ifu_exu_csr.v	/^    output eai_xs_off, csr_access_ilgl, tm_stop, core_cgstop, tcm_cgstop, itcm_nohold, mdv_nob2b/;"	p	module:exu_csr
core_mhartid	core/ifu_exu_csr.v	/^    input [`E203_HART_ID_W-1:0] core_mhartid;$/;"	p	module:exu_csr
csr_access_ilgl	core/ifu_exu_csr.v	/^    output eai_xs_off, csr_access_ilgl, tm_stop, core_cgstop, tcm_cgstop, itcm_nohold, mdv_nob2b/;"	p	module:exu_csr
csr_dpc_r	core/ifu_exu_csr.v	/^    output [`E203_PC_SIZE-1:0] csr_dpc_r;$/;"	p	module:exu_csr
csr_ena	core/ifu_exu_csr.v	/^    input nonflush_cmt_ena, csr_ena, csr_wr_en, csr_rd_en;$/;"	p	module:exu_csr
csr_epc_r	core/ifu_exu_csr.v	/^    output [`E203_PC_SIZE-1:0] csr_epc_r;$/;"	p	module:exu_csr
csr_idx	core/ifu_exu_csr.v	/^    input [12-1:0] csr_idx;$/;"	p	module:exu_csr
csr_info_bus	core/ifu_exu_decode.v	/^  wire [`E203_DECINFO_CSR_WIDTH-1:0] csr_info_bus;$/;"	n	module:e203_exu_decode
csr_mtvec_r	core/ifu_exu_csr.v	/^    output [`E203_XLEN-1:0] csr_mtvec_r;$/;"	p	module:exu_csr
csr_op	core/ifu_exu_decode.v	/^  wire csr_op = rv32_csr;$/;"	n	module:e203_exu_decode
csr_rd_en	core/ifu_exu_csr.v	/^    input nonflush_cmt_ena, csr_ena, csr_wr_en, csr_rd_en;$/;"	p	module:exu_csr
csr_wr_en	core/ifu_exu_csr.v	/^    input nonflush_cmt_ena, csr_ena, csr_wr_en, csr_rd_en;$/;"	p	module:exu_csr
dbg_mode	core/ifu_exu_csr.v	/^    input dbg_mode, dbg_stopcycle;$/;"	p	module:exu_csr
dbg_mode	core/ifu_exu_decode.v	/^  input  dbg_mode,$/;"	p	module:e203_exu_decode
dbg_stopcycle	core/ifu_exu_csr.v	/^    input dbg_mode, dbg_stopcycle;$/;"	p	module:exu_csr
dcsr_r	core/ifu_exu_csr.v	/^    input [`E203_XLEN-1:0] dcsr_r;$/;"	p	module:exu_csr
dec2ifu_div	core/ifu_ifetch.v	/^    input dec2ifu_div,$/;"	p	module:ifu_ifetch
dec2ifu_divu	core/ifu_ifetch.v	/^    input dec2ifu_divu,$/;"	p	module:ifu_ifetch
dec2ifu_mulhsu	core/ifu_ifetch.v	/^    input dec2ifu_mulhsu,$/;"	p	module:ifu_ifetch
dec2ifu_rden	core/ifu_ifetch.v	/^    input dec2ifu_rden,$/;"	p	module:ifu_ifetch
dec2ifu_rdidx	core/ifu_ifetch.v	/^    input [`E203_RFIDX_WIDTH-1:0] dec2ifu_rdidx,$/;"	p	module:ifu_ifetch
dec2ifu_rem	core/ifu_ifetch.v	/^    input dec2ifu_rem,$/;"	p	module:ifu_ifetch
dec2ifu_remu	core/ifu_ifetch.v	/^    input dec2ifu_remu,$/;"	p	module:ifu_ifetch
dec2ifu_rs1en	core/ifu_ifetch.v	/^    input dec2ifu_rs1en,$/;"	p	module:ifu_ifetch
dec_bjp	core/ifu_exu_decode.v	/^  output dec_bjp,$/;"	p	module:e203_exu_decode
dec_bjp_imm	core/ifu_exu_decode.v	/^  output [`E203_XLEN-1:0] dec_bjp_imm $/;"	p	module:e203_exu_decode
dec_bjp_imm	core/ifu_litebpu.v	/^    input   [`E203_XLEN-1 : 0] dec_bjp_imm,$/;"	p	module:ifu_litebpu
dec_buserr	core/ifu_exu_decode.v	/^  output dec_buserr,$/;"	p	module:e203_exu_decode
dec_bxx	core/ifu_exu_decode.v	/^  output dec_bxx,$/;"	p	module:e203_exu_decode
dec_bxx	core/ifu_litebpu.v	/^    input   dec_bxx,$/;"	p	module:ifu_litebpu
dec_div	core/ifu_exu_decode.v	/^  output dec_div   ,$/;"	p	module:e203_exu_decode
dec_divu	core/ifu_exu_decode.v	/^  output dec_divu  ,$/;"	p	module:e203_exu_decode
dec_i_valid	core/ifu_litebpu.v	/^    input   dec_i_valid,$/;"	p	module:ifu_litebpu
dec_ilegl	core/ifu_exu_decode.v	/^  output dec_ilegl,$/;"	p	module:e203_exu_decode
dec_imm	core/ifu_exu_decode.v	/^  output [`E203_XLEN-1:0] dec_imm,$/;"	p	module:e203_exu_decode
dec_info	core/ifu_exu_decode.v	/^  output [`E203_DECINFO_WIDTH-1:0] dec_info,  $/;"	p	module:e203_exu_decode
dec_jal	core/ifu_exu_decode.v	/^  output dec_jal,$/;"	p	module:e203_exu_decode
dec_jal	core/ifu_litebpu.v	/^    input   dec_jal,$/;"	p	module:ifu_litebpu
dec_jalr	core/ifu_exu_decode.v	/^  output dec_jalr,$/;"	p	module:e203_exu_decode
dec_jalr	core/ifu_litebpu.v	/^    input   dec_jalr,$/;"	p	module:ifu_litebpu
dec_jalr_rs1idx	core/ifu_exu_decode.v	/^  output [`E203_RFIDX_WIDTH-1:0] dec_jalr_rs1idx,$/;"	p	module:e203_exu_decode
dec_jalr_rs1idx	core/ifu_litebpu.v	/^    input   [`E203_RFIDX_WIDTH-1:0] dec_jalr_rs1idx,$/;"	p	module:ifu_litebpu
dec_jalr_rs1x0	core/ifu_litebpu.v	/^wire dec_jalr_rs1x0 = (dec_jalr_rs1idx == `E203_RFIDX_WIDTH'd0);$/;"	n	module:ifu_litebpu
dec_jalr_rs1x1	core/ifu_litebpu.v	/^wire dec_jalr_rs1x1 = (dec_jalr_rs1idx == `E203_RFIDX_WIDTH'd1);$/;"	n	module:ifu_litebpu
dec_jalr_rs1xn	core/ifu_litebpu.v	/^wire dec_jalr_rs1xn = (~dec_jalr_rs1x0) & (~dec_jalr_rs1x1);$/;"	n	module:ifu_litebpu
dec_misalgn	core/ifu_exu_decode.v	/^  output dec_misalgn,$/;"	p	module:e203_exu_decode
dec_mul	core/ifu_exu_decode.v	/^  output dec_mul   ,$/;"	p	module:e203_exu_decode
dec_mulhsu	core/ifu_exu_decode.v	/^  output dec_mulhsu,$/;"	p	module:e203_exu_decode
dec_pc	core/ifu_exu_decode.v	/^  output [`E203_PC_SIZE-1:0] dec_pc,$/;"	p	module:e203_exu_decode
dec_rdidx	core/ifu_exu_decode.v	/^  output [`E203_RFIDX_WIDTH-1:0] dec_rdidx,$/;"	p	module:e203_exu_decode
dec_rdwen	core/ifu_exu_decode.v	/^  output dec_rdwen,$/;"	p	module:e203_exu_decode
dec_rem	core/ifu_exu_decode.v	/^  output dec_rem   ,$/;"	p	module:e203_exu_decode
dec_remu	core/ifu_exu_decode.v	/^  output dec_remu  ,$/;"	p	module:e203_exu_decode
dec_rs1en	core/ifu_exu_decode.v	/^  output dec_rs1en,$/;"	p	module:e203_exu_decode
dec_rs1idx	core/ifu_exu_decode.v	/^  output [`E203_RFIDX_WIDTH-1:0] dec_rs1idx,$/;"	p	module:e203_exu_decode
dec_rs1x0	core/ifu_exu_decode.v	/^  output dec_rs1x0,$/;"	p	module:e203_exu_decode
dec_rs2en	core/ifu_exu_decode.v	/^  output dec_rs2en,$/;"	p	module:e203_exu_decode
dec_rs2idx	core/ifu_exu_decode.v	/^  output [`E203_RFIDX_WIDTH-1:0] dec_rs2idx,$/;"	p	module:e203_exu_decode
dec_rs2x0	core/ifu_exu_decode.v	/^  output dec_rs2x0,$/;"	p	module:e203_exu_decode
dec_rv32	core/ifu_exu_decode.v	/^  output dec_rv32,$/;"	p	module:e203_exu_decode
disp_alu_longp_prdt	core/exu_dispatch.v	/^wire disp_alu_longp_prdt = (disp_i_info_grp == `E203_DECINFO_GRP_AGU);$/;"	n	module:exu_disp
disp_alu_longp_real	core/exu_dispatch.v	/^wire disp_alu_longp_real = disp_o_alu_longpipe;$/;"	n	module:exu_disp
disp_csr	core/exu_dispatch.v	/^wire disp_csr = (disp_i_info_grp == `E203_DECINFO_GRP_CSR);$/;"	n	module:exu_disp
disp_fence_fencei	core/exu_dispatch.v	/^wire disp_fence_fencei = (disp_i_info_grp == `E203_DECINFO_GRP_BJP) & (disp_i_info[`E203_DECINFO/;"	n	module:exu_disp
disp_i_buserr	core/exu_dispatch.v	/^    input disp_i_buserr,$/;"	p	module:exu_disp
disp_i_ilegl	core/exu_dispatch.v	/^    input disp_i_ilegl,$/;"	p	module:exu_disp
disp_i_imm	core/exu_dispatch.v	/^    input [`E203_XLEN-1:0] disp_i_imm,$/;"	p	module:exu_disp
disp_i_info	core/exu_dispatch.v	/^    input [`E203_DECINFO_WIDTH-1:0] disp_i_info,$/;"	p	module:exu_disp
disp_i_info_grp	core/exu_dispatch.v	/^wire [`E203_DECINFO_GRP_WIDTH-1:0] disp_i_info_grp = disp_i_info[`E203_DECINFO_GRP];$/;"	n	module:exu_disp
disp_i_misalgn	core/exu_dispatch.v	/^    input disp_i_misalgn,$/;"	p	module:exu_disp
disp_i_pc	core/exu_dispatch.v	/^    input [`E203_PC_SIZE-1:0] disp_i_pc,$/;"	p	module:exu_disp
disp_i_rdidx	core/exu_dispatch.v	/^    input [`E203_RFIDX_WIDTH-1:0] disp_i_rdidx,$/;"	p	module:exu_disp
disp_i_rdwen	core/exu_dispatch.v	/^    input disp_i_rdwen,$/;"	p	module:exu_disp
disp_i_ready	core/exu_dispatch.v	/^    input disp_i_ready, \/\/handshake ready$/;"	p	module:exu_disp
disp_i_ready_pos	core/exu_dispatch.v	/^wire disp_i_ready_pos = disp_o_alu_ready;$/;"	n	module:exu_disp
disp_i_rs1	core/exu_dispatch.v	/^    input [`E203_XLEN-1:0] disp_i_rs1,$/;"	p	module:exu_disp
disp_i_rs1en	core/exu_dispatch.v	/^    input disp_i_rs1en,$/;"	p	module:exu_disp
disp_i_rs1idx	core/exu_dispatch.v	/^    input [`E203_RFIDX_WIDTH-1:0] disp_i_rs1idx,$/;"	p	module:exu_disp
disp_i_rs1x0	core/exu_dispatch.v	/^    input disp_i_rs1x0,$/;"	p	module:exu_disp
disp_i_rs2	core/exu_dispatch.v	/^    input [`E203_XLEN-1:0] disp_i_rs2,$/;"	p	module:exu_disp
disp_i_rs2en	core/exu_dispatch.v	/^    input disp_i_rs2en,$/;"	p	module:exu_disp
disp_i_rs2idx	core/exu_dispatch.v	/^    input [`E203_RFIDX_WIDTH-1:0] disp_i_rs2idx,$/;"	p	module:exu_disp
disp_i_rs2x0	core/exu_dispatch.v	/^    input disp_i_rs2x0, $/;"	p	module:exu_disp
disp_i_valid	core/exu_dispatch.v	/^    input disp_i_valid, \/\/handshake valid$/;"	p	module:exu_disp
disp_i_valid_pos	core/exu_dispatch.v	/^wire disp_i_valid_pos;$/;"	n	module:exu_disp
disp_o_alu_buserr	core/exu_dispatch.v	/^    output disp_o_alu_buserr,$/;"	p	module:exu_disp
disp_o_alu_ilegl	core/exu_dispatch.v	/^    output disp_o_alu_ilegl,$/;"	p	module:exu_disp
disp_o_alu_imm	core/exu_dispatch.v	/^    output [`E203_XLEN-1:0] disp_o_alu_imm,$/;"	p	module:exu_disp
disp_o_alu_info	core/exu_dispatch.v	/^    output [`E203_DECINFO_WIDTH-1:0] disp_o_alu_info,$/;"	p	module:exu_disp
disp_o_alu_itag	core/exu_dispatch.v	/^    output [`E203_ITAG_WIDTH-1:0] disp_o_alu_itag,$/;"	p	module:exu_disp
disp_o_alu_longpipe	core/exu_dispatch.v	/^    input disp_o_alu_longpipe,$/;"	p	module:exu_disp
disp_o_alu_misalgn	core/exu_dispatch.v	/^    output disp_o_alu_misalgn,$/;"	p	module:exu_disp
disp_o_alu_pc	core/exu_dispatch.v	/^    output [`E203_PC_SIZE-1:0] disp_o_alu_pc,$/;"	p	module:exu_disp
disp_o_alu_rdidx	core/exu_dispatch.v	/^    output [`E203_RFIDX_WIDTH-1:0] disp_o_alu_rdidx,$/;"	p	module:exu_disp
disp_o_alu_rdwen	core/exu_dispatch.v	/^    output disp_o_alu_rdwen,$/;"	p	module:exu_disp
disp_o_alu_ready	core/exu_dispatch.v	/^    input disp_o_alu_ready,$/;"	p	module:exu_disp
disp_o_alu_rs1	core/exu_dispatch.v	/^    output [`E203_XLEN-1:0] disp_o_alu_rs1,$/;"	p	module:exu_disp
disp_o_alu_rs2	core/exu_dispatch.v	/^    output [`E203_XLEN-1:0] disp_o_alu_rs2,$/;"	p	module:exu_disp
disp_o_alu_valid	core/exu_dispatch.v	/^    output disp_o_alu_valid,$/;"	p	module:exu_disp
disp_oift_ready	core/exu_dispatch.v	/^    input disp_oift_ready,$/;"	p	module:exu_disp
disp_oitf_ena	core/exu_dispatch.v	/^    output disp_oitf_ena,$/;"	p	module:exu_disp
disp_oitf_pc	core/exu_dispatch.v	/^    output [`E203_PC_SIZE-1:0] disp_oitf_pc$/;"	p	module:exu_disp
disp_oitf_ptr	core/exu_dispatch.v	/^    input [`E203_ITAG_WIDTH-1:0] disp_oitf_ptr,$/;"	p	module:exu_disp
disp_oitf_rdfpu	core/exu_dispatch.v	/^    output disp_oitf_rdfpu,$/;"	p	module:exu_disp
disp_oitf_rdidx	core/exu_dispatch.v	/^    output [`E203_RFIDX_WIDTH-1:0] disp_oitf_rdidx,$/;"	p	module:exu_disp
disp_oitf_rdwen	core/exu_dispatch.v	/^    output disp_oitf_rdwen,$/;"	p	module:exu_disp
disp_oitf_rs1en	core/exu_dispatch.v	/^    output disp_oitf_rs1en,$/;"	p	module:exu_disp
disp_oitf_rs1fpu	core/exu_dispatch.v	/^    output disp_oitf_rs1fpu,$/;"	p	module:exu_disp
disp_oitf_rs1idx	core/exu_dispatch.v	/^    output [`E203_RFIDX_WIDTH-1:0] disp_oitf_rs1idx,$/;"	p	module:exu_disp
disp_oitf_rs2en	core/exu_dispatch.v	/^    output disp_oitf_rs2en,$/;"	p	module:exu_disp
disp_oitf_rs2fpu	core/exu_dispatch.v	/^    output disp_oitf_rs2fpu,$/;"	p	module:exu_disp
disp_oitf_rs2idx	core/exu_dispatch.v	/^    output [`E203_RFIDX_WIDTH-1:0] disp_oitf_rs2idx,$/;"	p	module:exu_disp
disp_oitf_rs3en	core/exu_dispatch.v	/^    output disp_oitf_rs3en,$/;"	p	module:exu_disp
disp_oitf_rs3fpu	core/exu_dispatch.v	/^    output disp_oitf_rs3fpu,$/;"	p	module:exu_disp
disp_oitf_rs3idx	core/exu_dispatch.v	/^    output [`E203_RFIDX_WIDTH-1:0] disp_oitf_rs3idx,$/;"	p	module:exu_disp
dly_flus_r	core/ifu_ifetch.v	/^wire dly_flus_r;$/;"	n	module:ifu_ifetch
dly_flush_clr	core/ifu_ifetch.v	/^wire dly_flush_clr;$/;"	n	module:ifu_ifetch
dly_flush_dfflr	core/ifu_ifetch.v	/^sirv_gnrl_dfflr #(1) dly_flush_dfflr (dly_flush_ena, dly_flush_nxt, dly_flush_r, clk, rst_n);$/;"	i	module:ifu_ifetch
dly_flush_ena	core/ifu_ifetch.v	/^wire dly_flush_ena;$/;"	n	module:ifu_ifetch
dly_flush_nxt	core/ifu_ifetch.v	/^wire dly_flush_nxt;$/;"	n	module:ifu_ifetch
dly_flush_set	core/ifu_ifetch.v	/^wire dly_flush_set;$/;"	n	module:ifu_ifetch
dly_pipe_flush_req	core/ifu_ifetch.v	/^wire dly_pipe_flush_req = dly_flush_r;$/;"	n	module:ifu_ifetch
dnxt	general/sirv_gnrl_dffs.v	/^    input [DW-1:0] dnxt,$/;"	p	module:sirv_gnrl_dffrs
dnxt	general/sirv_gnrl_dffs.v	/^input   [DW-1:0] dnxt;$/;"	p	module:sirv_gnrl_dfflr
dpc_r	core/ifu_exu_csr.v	/^    input [`E203_PC_SIZE-1:0] dpc_r;$/;"	p	module:exu_csr
dscratch_r	core/ifu_exu_csr.v	/^    input [`E203_XLEN-1:0] dscratch_r;$/;"	p	module:exu_csr
e203_exu_decode	core/ifu_exu_decode.v	/^module e203_exu_decode($/;"	m
eai_xs_off	core/ifu_exu_csr.v	/^    output eai_xs_off, csr_access_ilgl, tm_stop, core_cgstop, tcm_cgstop, itcm_nohold, mdv_nob2b/;"	p	module:exu_csr
ecall_ebreak	core/ifu_exu_decode.v	/^  wire ecall_ebreak = rv32_ecall | rv32_ebreak | rv16_ebreak;$/;"	n	module:e203_exu_decode
ext_irq_r	core/ifu_exu_csr.v	/^    input ext_irq_r, sft_irq_r, tmr_irq_r;$/;"	p	module:exu_csr
exu_csr	core/ifu_exu_csr.v	/^module exu_csr(clk, rst_n, clk_aon,$/;"	m
exu_disp	core/exu_dispatch.v	/^module exu_disp($/;"	m
exu_regfile	core/ifu_exu_regfile.v	/^module exu_regfile (clk, rst_n, test_mode,$/;"	m
h_mode	core/ifu_exu_csr.v	/^    output u_mode, s_mode, h_mode, m_mode;$/;"	p	module:exu_csr
halt_ack_clr	core/ifu_ifetch.v	/^wire halt_ack_clr;$/;"	n	module:ifu_ifetch
halt_ack_dfflr	core/ifu_ifetch.v	/^sirv_gnrl_dfflr #(1) halt_ack_dfflr (halt_ack_ena,halt_ack_nxt,halt_ack_r,clk,rst_n);$/;"	i	module:ifu_ifetch
halt_ack_ena	core/ifu_ifetch.v	/^wire halt_ack_ena;$/;"	n	module:ifu_ifetch
halt_ack_nxt	core/ifu_ifetch.v	/^wire halt_ack_nxt;$/;"	n	module:ifu_ifetch
halt_ack_r	core/ifu_ifetch.v	/^wire halt_ack_r;$/;"	n	module:ifu_ifetch
halt_ack_set	core/ifu_ifetch.v	/^wire halt_ack_set;$/;"	n	module:ifu_ifetch
i	core/ifu_exu_regfile.v	/^genvar i;$/;"	r	module:exu_regfile
i_buserr	core/ifu_exu_decode.v	/^  input  i_buserr,               \/\/ The fetch bus error$/;"	p	module:e203_exu_decode
i_dat	general/sirv_gnrl_xchecker.v	/^input [DW-1:0] i_dat;$/;"	p	module:sirv_gnrl_xchecker
i_instr	core/ifu_exu_decode.v	/^  input  [`E203_INSTR_SIZE-1:0] i_instr,$/;"	p	module:e203_exu_decode
i_misalgn	core/ifu_exu_decode.v	/^  input  i_misalgn,              \/\/ The fetch misalign$/;"	p	module:e203_exu_decode
i_muldiv_b2b	core/ifu_exu_decode.v	/^  input  i_muldiv_b2b,           \/\/ The back2back case for mul\/div$/;"	p	module:e203_exu_decode
i_pc	core/ifu_exu_decode.v	/^  input  [`E203_PC_SIZE-1:0] i_pc,$/;"	p	module:e203_exu_decode
i_prdt_taken	core/ifu_exu_decode.v	/^  input  i_prdt_taken, $/;"	p	module:e203_exu_decode
ifu_halt_ack	core/ifu_ifetch.v	/^    output ifu_halt_ack,$/;"	p	module:ifu_ifetch
ifu_halt_req	core/ifu_ifetch.v	/^    input ifu_halt_req,$/;"	p	module:ifu_ifetch
ifu_ifetch	core/ifu_ifetch.v	/^module ifu_ifetch ($/;"	m
ifu_ir_i_ready	core/ifu_ifetch.v	/^wire ifu_ir_i_ready;$/;"	n	module:ifu_ifetch
ifu_ir_o_hsked	core/ifu_ifetch.v	/^wire ifu_ir_o_hsked = (ifu_o_valid & ifu_o_ready);$/;"	n	module:ifu_ifetch
ifu_litebpu	core/ifu_litebpu.v	/^module ifu_litebpu  ($/;"	m
ifu_no_outs	core/ifu_ifetch.v	/^wire ifu_no_outs;$/;"	n	module:ifu_ifetch
ifu_o_buserr	core/ifu_ifetch.v	/^    output ifu_o_buserr, \/\/the fetch bus error$/;"	p	module:ifu_ifetch
ifu_o_ir	core/ifu_ifetch.v	/^    output [`E203_INSTR_SIZE-1:0] ifu_o_ir, \/\/the inst reg$/;"	p	module:ifu_ifetch
ifu_o_misalgn	core/ifu_ifetch.v	/^    output ifu_o_misalgn, \/\/the fetch misalign$/;"	p	module:ifu_ifetch
ifu_o_muldiv_b2b	core/ifu_ifetch.v	/^    output ifu_o_muldiv_b2b, \/\/the mul\/div back2back case$/;"	p	module:ifu_ifetch
ifu_o_pc	core/ifu_ifetch.v	/^    output [`E203_PC_SIZE-1:0] ifu_o_pc, \/\/the pc reg$/;"	p	module:ifu_ifetch
ifu_o_pc_vld	core/ifu_ifetch.v	/^    output ifu_o_pc_vld,$/;"	p	module:ifu_ifetch
ifu_o_prdt_taken	core/ifu_ifetch.v	/^    output ifu_o_prdt_taken, \/\/the Bxx is predicted as taken$/;"	p	module:ifu_ifetch
ifu_o_ready	core/ifu_ifetch.v	/^    input ifu_o_ready,$/;"	p	module:ifu_ifetch
ifu_o_rs1idx	core/ifu_ifetch.v	/^    output [`E203_RFIDX_WIDTH-1:0] ifu_o_rs1idx,$/;"	p	module:ifu_ifetch
ifu_o_rs2idx	core/ifu_ifetch.v	/^    output [`E203_RFIDX_WIDTH-1:0] ifu_o_rs2idx,$/;"	p	module:ifu_ifetch
ifu_o_valid	core/ifu_ifetch.v	/^    output ifu_o_valid, \/\/handshake signals with EXU stage$/;"	p	module:ifu_ifetch
ifu_req_hsked	core/ifu_ifetch.v	/^wire ifu_req_hsked = (ifu_req_valid & ifu_req_ready);$/;"	n	module:ifu_ifetch
ifu_req_last_pc	core/ifu_ifetch.v	/^    output [`E203_PC_SIZE-1:0] ifu_req_last_pc, \/\/the last accessed pc address$/;"	p	module:ifu_ifetch
ifu_req_pc	core/ifu_ifetch.v	/^    output [`E203_PC_SIZE-1:0] ifu_req_pc,  \/\/fetch pc$/;"	p	module:ifu_ifetch
ifu_req_ready	core/ifu_ifetch.v	/^    input ifu_req_ready,   \/\/handshake ready$/;"	p	module:ifu_ifetch
ifu_req_seq	core/ifu_ifetch.v	/^    output ifu_req_seq, \/\/this request is a sequential ins fetch$/;"	p	module:ifu_ifetch
ifu_req_seq_rv32	core/ifu_ifetch.v	/^    output ifu_req_seq_rv32, \/\/increment 32bit ins$/;"	p	module:ifu_ifetch
ifu_req_valid	core/ifu_ifetch.v	/^    output ifu_req_valid,   \/\/handshake valid$/;"	p	module:ifu_ifetch
ifu_reset_req	core/ifu_ifetch.v	/^wire ifu_reset_req = reset_req_r;$/;"	n	module:ifu_ifetch
ifu_rsp_err	core/ifu_ifetch.v	/^    input ifu_rsp_err, \/\/response error$/;"	p	module:ifu_ifetch
ifu_rsp_hsked	core/ifu_ifetch.v	/^wire ifu_rsp_hsked = (ifu_rsp_valid & ifu_rsp_ready);$/;"	n	module:ifu_ifetch
ifu_rsp_instr	core/ifu_ifetch.v	/^    input [`E203_INSTR_SIZE-1:0] ifu_rsp_instr, \/\/response inst$/;"	p	module:ifu_ifetch
ifu_rsp_need_replay	core/ifu_ifetch.v	/^wire ifu_rsp_need_replay;$/;"	n	module:ifu_ifetch
ifu_rsp_ready	core/ifu_ifetch.v	/^    output ifu_rsp_ready, \/\/response ready$/;"	p	module:ifu_ifetch
ifu_rsp_valid	core/ifu_ifetch.v	/^    input ifu_rsp_valid, \/\/response valid$/;"	p	module:ifu_ifetch
inspect_pc	core/ifu_ifetch.v	/^    output [`E203_PC_SIZE-1:0] inspect_pc,$/;"	p	module:ifu_ifetch
ir_empty	core/ifu_litebpu.v	/^    input   ir_empty,$/;"	p	module:ifu_litebpu
ir_pc_vld_clr	core/ifu_ifetch.v	/^wire ir_pc_vld_clr;$/;"	n	module:ifu_ifetch
ir_pc_vld_dfflr	core/ifu_ifetch.v	/^sirv_gnrl_dfflr #(1) ir_pc_vld_dfflr (ir_pc_vld_ena,ir_pc_vld_nxt,ir_pc_vld_r,clk,rst_n);$/;"	i	module:ifu_ifetch
ir_pc_vld_ena	core/ifu_ifetch.v	/^wire ir_pc_vld_ena;$/;"	n	module:ifu_ifetch
ir_pc_vld_nxt	core/ifu_ifetch.v	/^wire ir_pc_vld_nxt;$/;"	n	module:ifu_ifetch
ir_pc_vld_r	core/ifu_ifetch.v	/^wire ir_pc_vld_r;$/;"	n	module:ifu_ifetch
ir_pc_vld_set	core/ifu_ifetch.v	/^wire ir_pc_vld_set;$/;"	n	module:ifu_ifetch
ir_rs1en	core/ifu_litebpu.v	/^    input   ir_rs1en,$/;"	p	module:ifu_litebpu
ir_valid_clr	core/ifu_ifetch.v	/^wire ir_valid_clr;$/;"	n	module:ifu_ifetch
ir_valid_clr	core/ifu_litebpu.v	/^    input   ir_valid_clr,$/;"	p	module:ifu_litebpu
ir_valid_dfflr	core/ifu_ifetch.v	/^sirv_gnrl_dfflr #(1) ir_valid_dfflr (ir_valid_ena,ir_valid_nxt,ir_valid_r,clk,rst_n);$/;"	i	module:ifu_ifetch
ir_valid_ena	core/ifu_ifetch.v	/^wire ir_valid_ena;$/;"	n	module:ifu_ifetch
ir_valid_nxt	core/ifu_ifetch.v	/^wire ir_valid_nxt;$/;"	n	module:ifu_ifetch
ir_valid_r	core/ifu_ifetch.v	/^wire ir_valid_r;$/;"	n	module:ifu_ifetch
ir_valid_set	core/ifu_ifetch.v	/^wire ir_valid_set;$/;"	n	module:ifu_ifetch
itcm_nohold	core/ifu_exu_csr.v	/^    output eai_xs_off, csr_access_ilgl, tm_stop, core_cgstop, tcm_cgstop, itcm_nohold, mdv_nob2b/;"	p	module:exu_csr
jalr_rs1idx_cam_irrdidx	core/ifu_litebpu.v	/^    input   jalr_rs1idx_cam_irrdidx,$/;"	p	module:ifu_litebpu
jalr_rs1x1_dep	core/ifu_litebpu.v	/^wire jalr_rs1x1_dep = dec_i_valid & dec_jalr & dec_jalr_rs1x1 & ((~otif_empty) | jalr_rs1idx_cam/;"	n	module:ifu_litebpu
jalr_rs1xn_dep	core/ifu_litebpu.v	/^wire jalr_rs1xn_dep = dec_i_valid & dec_jalr & dec_jalr_rs1xn & ((~otif_empty) | (~ir_empty));$/;"	n	module:ifu_litebpu
jalr_rs1xn_dep_ir_clr	core/ifu_litebpu.v	/^wire jalr_rs1xn_dep_ir_clr = (jalr_rs1xn_dep & otif_empty & (~ir_empty)) & (ir_valid_clr | (~ir_/;"	n	module:ifu_litebpu
lden	general/sirv_gnrl_dffs.v	/^input lden;$/;"	p	module:sirv_gnrl_dfflr
legl_ops	core/ifu_exu_decode.v	/^  wire legl_ops = $/;"	n	module:e203_exu_decode
lsu_info_size	core/ifu_exu_decode.v	/^  wire [1:0] lsu_info_size  = rv32 ? rv32_func3[1:0] : 2'b10;$/;"	n	module:e203_exu_decode
lsu_info_usign	core/ifu_exu_decode.v	/^  wire       lsu_info_usign = rv32? rv32_func3[2] : 1'b0;$/;"	n	module:e203_exu_decode
m_mode	core/ifu_exu_csr.v	/^    output u_mode, s_mode, h_mode, m_mode;$/;"	p	module:exu_csr
mdv_nob2b	core/ifu_exu_csr.v	/^    output eai_xs_off, csr_access_ilgl, tm_stop, core_cgstop, tcm_cgstop, itcm_nohold, mdv_nob2b/;"	p	module:exu_csr
meie_r	core/ifu_exu_csr.v	/^    output status_mie_r, mtie_r, msie_r, meie_r, wr_dcsr_ena, wr_dpc_ena, wr_dscratch_ena;$/;"	p	module:exu_csr
msie_r	core/ifu_exu_csr.v	/^    output status_mie_r, mtie_r, msie_r, meie_r, wr_dcsr_ena, wr_dpc_ena, wr_dscratch_ena;$/;"	p	module:exu_csr
mtie_r	core/ifu_exu_csr.v	/^    output status_mie_r, mtie_r, msie_r, meie_r, wr_dcsr_ena, wr_dpc_ena, wr_dscratch_ena;$/;"	p	module:exu_csr
muldiv_info_bus	core/ifu_exu_decode.v	/^  wire [`E203_DECINFO_MULDIV_WIDTH-1:0] muldiv_info_bus;$/;"	n	module:e203_exu_decode
muldiv_op	core/ifu_exu_decode.v	/^  wire muldiv_op = 1'b0;$/;"	n	module:e203_exu_decode
muldiv_op	core/ifu_exu_decode.v	/^  wire muldiv_op = rv32_op & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
need_imm	core/ifu_exu_decode.v	/^  wire need_imm;$/;"	n	module:e203_exu_decode
nonflush_cmt_ena	core/ifu_exu_csr.v	/^    input nonflush_cmt_ena, csr_ena, csr_wr_en, csr_rd_en;$/;"	p	module:exu_csr
oitf_empty	core/exu_dispatch.v	/^    input oitf_empty,$/;"	p	module:exu_disp
oitfrd_match_disprd	core/exu_dispatch.v	/^    input oitfrd_match_disprd,$/;"	p	module:exu_disp
oitfrd_match_disprs1	core/exu_dispatch.v	/^    input oitfrd_match_disprs1,$/;"	p	module:exu_disp
oitfrd_match_disprs2	core/exu_dispatch.v	/^    input oitfrd_match_disprs2,$/;"	p	module:exu_disp
oitfrd_match_disprs3	core/exu_dispatch.v	/^    input oitfrd_match_disprs3,$/;"	p	module:exu_disp
opcode	core/ifu_exu_decode.v	/^  wire [6:0]  opcode = rv32_instr[6:0];$/;"	n	module:e203_exu_decode
opcode_1_0_00	core/ifu_exu_decode.v	/^  wire opcode_1_0_00  = (opcode[1:0] == 2'b00);$/;"	n	module:e203_exu_decode
opcode_1_0_01	core/ifu_exu_decode.v	/^  wire opcode_1_0_01  = (opcode[1:0] == 2'b01);$/;"	n	module:e203_exu_decode
opcode_1_0_10	core/ifu_exu_decode.v	/^  wire opcode_1_0_10  = (opcode[1:0] == 2'b10);$/;"	n	module:e203_exu_decode
opcode_1_0_11	core/ifu_exu_decode.v	/^  wire opcode_1_0_11  = (opcode[1:0] == 2'b11);$/;"	n	module:e203_exu_decode
opcode_4_2_000	core/ifu_exu_decode.v	/^  wire opcode_4_2_000 = (opcode[4:2] == 3'b000);$/;"	n	module:e203_exu_decode
opcode_4_2_001	core/ifu_exu_decode.v	/^  wire opcode_4_2_001 = (opcode[4:2] == 3'b001);$/;"	n	module:e203_exu_decode
opcode_4_2_010	core/ifu_exu_decode.v	/^  wire opcode_4_2_010 = (opcode[4:2] == 3'b010);$/;"	n	module:e203_exu_decode
opcode_4_2_011	core/ifu_exu_decode.v	/^  wire opcode_4_2_011 = (opcode[4:2] == 3'b011);$/;"	n	module:e203_exu_decode
opcode_4_2_100	core/ifu_exu_decode.v	/^  wire opcode_4_2_100 = (opcode[4:2] == 3'b100);$/;"	n	module:e203_exu_decode
opcode_4_2_101	core/ifu_exu_decode.v	/^  wire opcode_4_2_101 = (opcode[4:2] == 3'b101);$/;"	n	module:e203_exu_decode
opcode_4_2_110	core/ifu_exu_decode.v	/^  wire opcode_4_2_110 = (opcode[4:2] == 3'b110);$/;"	n	module:e203_exu_decode
opcode_4_2_111	core/ifu_exu_decode.v	/^  wire opcode_4_2_111 = (opcode[4:2] == 3'b111);$/;"	n	module:e203_exu_decode
opcode_6_5_00	core/ifu_exu_decode.v	/^  wire opcode_6_5_00  = (opcode[6:5] == 2'b00);$/;"	n	module:e203_exu_decode
opcode_6_5_01	core/ifu_exu_decode.v	/^  wire opcode_6_5_01  = (opcode[6:5] == 2'b01);$/;"	n	module:e203_exu_decode
opcode_6_5_10	core/ifu_exu_decode.v	/^  wire opcode_6_5_10  = (opcode[6:5] == 2'b10);$/;"	n	module:e203_exu_decode
opcode_6_5_11	core/ifu_exu_decode.v	/^  wire opcode_6_5_11  = (opcode[6:5] == 2'b11);$/;"	n	module:e203_exu_decode
otif_empty	core/ifu_ifetch.v	/^    input otif_empty,$/;"	p	module:ifu_ifetch
otif_empty	core/ifu_litebpu.v	/^    input   otif_empty,$/;"	p	module:ifu_litebpu
pc	core/ifu_litebpu.v	/^    input   [`E203_PC_SIZE-1 : 0] pc,$/;"	p	module:ifu_litebpu
pc_newpend_r	core/ifu_ifetch.v	/^wire pc_newpend_r;$/;"	n	module:ifu_ifetch
pc_rtvec	core/ifu_ifetch.v	/^    input [`E203_PC_SIZE-1:0] pc_rtvec,$/;"	p	module:ifu_ifetch
pipe_flush_ack	core/ifu_ifetch.v	/^    output pipe_flush_ack,$/;"	p	module:ifu_ifetch
pipe_flush_add_op1	core/ifu_ifetch.v	/^    input [`E203_PC_SIZE-1:0] pipe_flush_add_op1,$/;"	p	module:ifu_ifetch
pipe_flush_add_op2	core/ifu_ifetch.v	/^    input [`E203_PC_SIZE-1:0] pipe_flush_add_op2,$/;"	p	module:ifu_ifetch
pipe_flush_hsked	core/ifu_ifetch.v	/^wire pipe_flush_hsked = pipe_flush_req & pipe_flush_ack;$/;"	n	module:ifu_ifetch
pipe_flush_pc	core/ifu_ifetch.v	/^    input [`E203_PC_SIZE-1:0] pipe_flush_pc,$/;"	p	module:ifu_ifetch
pipe_flush_req	core/ifu_ifetch.v	/^    input pipe_flush_req,$/;"	p	module:ifu_ifetch
pipe_flush_req_real	core/ifu_ifetch.v	/^wire pipe_flush_req_real = pipe_flush_req | dly_pipe_flush_req;$/;"	n	module:ifu_ifetch
prdt_pc_add_op1	core/ifu_litebpu.v	/^    output  [`E203_PC_SIZE-1:0] prdt_pc_add_op1,$/;"	p	module:ifu_litebpu
prdt_pc_add_op2	core/ifu_litebpu.v	/^    output  [`E203_PC_SIZE-1:0] prdt_pc_add_op2,$/;"	p	module:ifu_litebpu
prdt_taken	core/ifu_litebpu.v	/^    output  prdt_taken,$/;"	p	module:ifu_litebpu
priv_mode	core/ifu_exu_csr.v	/^    wire [1:0] priv_mode = u_mode ? 2'b00:$/;"	n	module:exu_csr
qout	general/sirv_gnrl_dffs.v	/^    output [DW-1:0] qout,$/;"	p	module:sirv_gnrl_dffrs
qout	general/sirv_gnrl_dffs.v	/^output  [DW-1:0] qout;$/;"	p	module:sirv_gnrl_dfflr
qout_r	general/sirv_gnrl_dffs.v	/^reg [DW-1:0] qout_r;$/;"	r	module:sirv_gnrl_dfflr
qout_r	general/sirv_gnrl_dffs.v	/^reg [DW-1:0] qout_r;$/;"	r	module:sirv_gnrl_dffrs
rd2ifu_rs1	core/ifu_ifetch.v	/^    input [`E203_XLEN-1:0] rd2ifu_rs1,$/;"	p	module:ifu_ifetch
rd_mstatus	core/ifu_exu_csr.v	/^    wire rd_mstatus = sel_mstatus & csr_rd_en;$/;"	n	module:exu_csr
rd_ustatus	core/ifu_exu_csr.v	/^    wire rd_ustatus = sel_ustatus & csr_rd_en;$/;"	n	module:exu_csr
read_csr_dat	core/ifu_exu_csr.v	/^    output [`E203_XLEN-1:0] read_csr_dat;$/;"	p	module:exu_csr
read_csr_ena	core/ifu_exu_csr.v	/^    wire read_csr_ena = csr_ena & csr_rd_en & (~csr_access_ilgl);$/;"	n	module:exu_csr
read_src1_dat	core/ifu_exu_regfile.v	/^output [`E203_XLEN-1:0] read_src1_dat;$/;"	p	module:exu_regfile
read_src1_idx	core/ifu_exu_regfile.v	/^input [`E203_RFIDX_WIDTH-1:0] read_src1_idx, read_src2_idx;$/;"	p	module:exu_regfile
read_src2_dat	core/ifu_exu_regfile.v	/^output [`E203_XLEN-1:0] read_src2_dat;$/;"	p	module:exu_regfile
read_src2_idx	core/ifu_exu_regfile.v	/^input [`E203_RFIDX_WIDTH-1:0] read_src1_idx, read_src2_idx;$/;"	p	module:exu_regfile
regfile	core/ifu_exu_regfile.v	/^        begin:regfile$/;"	b	module:exu_regfile
reset_flag_dffrs	core/ifu_ifetch.v	/^sirv_gnrl_dffrs #(1) reset_flag_dffrs(1'b0,reset_flag_r,clk,rst_n);$/;"	i	module:ifu_ifetch
reset_flag_r	core/ifu_ifetch.v	/^wire reset_flag_r;$/;"	n	module:ifu_ifetch
reset_req_clr	core/ifu_ifetch.v	/^wire reset_req_clr = reset_req_r & ifu_req_hsked;$/;"	n	module:ifu_ifetch
reset_req_dfflr	core/ifu_ifetch.v	/^sirv_gnrl_dfflr #(1) reset_req_dfflr(reset_req_ena,reset_req_nxt,reset_req_r,clk,rst_n);$/;"	i	module:ifu_ifetch
reset_req_ena	core/ifu_ifetch.v	/^wire reset_req_ena = reset_req_set | reset_req_clr;$/;"	n	module:ifu_ifetch
reset_req_nxt	core/ifu_ifetch.v	/^wire reset_req_nxt = reset_req_set | (~reset_req_clr);$/;"	n	module:ifu_ifetch
reset_req_r	core/ifu_ifetch.v	/^wire reset_req_r;$/;"	n	module:ifu_ifetch
reset_req_set	core/ifu_ifetch.v	/^wire reset_req_set = (~reset_req_r) & reset_flag_r;$/;"	n	module:ifu_ifetch
rf0	core/ifu_exu_regfile.v	/^            if(i==0) begin:rf0$/;"	b	block:exu_regfile.regfile
rf2bpu_rs1	core/ifu_litebpu.v	/^    input   [`E203_XLEN-1:0] rf2bpu_rs1,$/;"	p	module:ifu_litebpu
rf2bpu_x1	core/ifu_litebpu.v	/^    input   [`E203_XLEN-1:0] rf2bpu_x1,$/;"	p	module:ifu_litebpu
rf2ifu_x1	core/ifu_ifetch.v	/^    input [`E203_XLEN-1:0] rf2ifu_x1,$/;"	p	module:ifu_ifetch
rf_dfflr	core/ifu_exu_regfile.v	/^                sirv_gnrl_dfflr #(`E203_XLEN) rf_dfflr (rf_wen[i],wbck_dest_dat,rf_r[i],clk,rst_/;"	i	block:exu_regfile.regfile.rfno0
rf_r	core/ifu_exu_regfile.v	/^wire [`E203_XLEN-1:0] rf_r [`E203_RFREG_NUM-1:0];$/;"	n	module:exu_regfile
rf_wen	core/ifu_exu_regfile.v	/^wire [`E203_RFREG_NUM-1:0] rf_wen;$/;"	n	module:exu_regfile
rfno0	core/ifu_exu_regfile.v	/^            else begin:rfno0$/;"	b	block:exu_regfile.regfile
rs1xn_rdrf_clr	core/ifu_litebpu.v	/^wire rs1xn_rdrf_clr = rs1xn_rdrf_r;$/;"	n	module:ifu_litebpu
rs1xn_rdrf_dfflrs	core/ifu_litebpu.v	/^sirv_gnrl_dfflr #(1) rs1xn_rdrf_dfflrs(rs1xn_rdrf_ena,rs1xn_rdrf_nxt,rs1xn_rdrf_r,clk,rst_n);$/;"	i	module:ifu_litebpu
rs1xn_rdrf_ena	core/ifu_litebpu.v	/^wire rs1xn_rdrf_ena = rs1xn_rdrf_set | rs1xn_rdrf_clr;$/;"	n	module:ifu_litebpu
rs1xn_rdrf_nxt	core/ifu_litebpu.v	/^wire rs1xn_rdrf_nxt = rs1xn_rdrf_set | (~rs1xn_rdrf_clr);$/;"	n	module:ifu_litebpu
rs1xn_rdrf_r	core/ifu_litebpu.v	/^wire rs1xn_rdrf_r;$/;"	n	module:ifu_litebpu
rs1xn_rdrf_set	core/ifu_litebpu.v	/^wire rs1xn_rdrf_set = (~rs1xn_rdrf_r) & dec_i_valid & dec_jalr & dec_jalr_rs1xn & ((~jalr_rs1xn_/;"	n	module:ifu_litebpu
rst_n	core/exu_dispatch.v	/^    input clk, rst_n,$/;"	p	module:exu_disp
rst_n	core/ifu_exu_csr.v	/^    input clk, rst_n, clk_aon;$/;"	p	module:exu_csr
rst_n	core/ifu_exu_regfile.v	/^input clk, rst_n;$/;"	p	module:exu_regfile
rst_n	core/ifu_ifetch.v	/^    input rst_n$/;"	p	module:ifu_ifetch
rst_n	core/ifu_litebpu.v	/^    input   rst_n    $/;"	p	module:ifu_litebpu
rst_n	general/sirv_gnrl_dffs.v	/^    input rst_n$/;"	p	module:sirv_gnrl_dffrs
rst_n	general/sirv_gnrl_dffs.v	/^input clk,rst_n;$/;"	p	module:sirv_gnrl_dfflr
rv16_add	core/ifu_exu_decode.v	/^  wire rv16_add          = rv16_jalr_mv_add \/\/ $/;"	n	module:e203_exu_decode
rv16_addi	core/ifu_exu_decode.v	/^  wire rv16_addi         = opcode_1_0_01 & rv16_func3_000;\/\/$/;"	n	module:e203_exu_decode
rv16_addi16sp	core/ifu_exu_decode.v	/^  wire rv16_addi16sp     = rv16_lui_addi16sp & rv32_rd_x2;\/\/$/;"	n	module:e203_exu_decode
rv16_addi16sp_ilgl	core/ifu_exu_decode.v	/^  wire rv16_addi16sp_ilgl = rv16_addi16sp & rv16_instr_12_is0 & rv16_instr_6_2_is0s; \/\/(RES, n/;"	n	module:e203_exu_decode
rv16_addi4spn	core/ifu_exu_decode.v	/^  wire rv16_addi4spn     = opcode_1_0_00 & rv16_func3_000;\/\/$/;"	n	module:e203_exu_decode
rv16_addi4spn_ilgl	core/ifu_exu_decode.v	/^  wire rv16_addi4spn_ilgl = rv16_addi4spn & (rv16_instr_12_is0 & rv16_rd_x0 & opcode_6_5_00);\/\//;"	n	module:e203_exu_decode
rv16_all0s_ilgl	core/ifu_exu_decode.v	/^  wire rv16_all0s_ilgl  = rv16_func3_000 \/\/rv16_func3  = rv32_instr[15:13];$/;"	n	module:e203_exu_decode
rv16_all1s_ilgl	core/ifu_exu_decode.v	/^  wire rv16_all1s_ilgl  = rv16_func3_111$/;"	n	module:e203_exu_decode
rv16_and	core/ifu_exu_decode.v	/^  wire rv16_and          = rv16_subxororand & (rv16_instr[6:5] == 2'b11);\/\/$/;"	n	module:e203_exu_decode
rv16_andi	core/ifu_exu_decode.v	/^  wire rv16_andi         = rv16_miscalu  & (rv16_instr[11:10] == 2'b10);$/;"	n	module:e203_exu_decode
rv16_beqz	core/ifu_exu_decode.v	/^  wire rv16_beqz         = opcode_1_0_01 & rv16_func3_110;\/\/$/;"	n	module:e203_exu_decode
rv16_bnez	core/ifu_exu_decode.v	/^  wire rv16_bnez         = opcode_1_0_01 & rv16_func3_111;\/\/$/;"	n	module:e203_exu_decode
rv16_bxx_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_bxx_imm = rv16_cb_imm;$/;"	n	module:e203_exu_decode
rv16_cb_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cb_imm ={$/;"	n	module:e203_exu_decode
rv16_cb_rdd	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cb_rdd  = rv16_rss1[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_cb_rss1	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cb_rss1 = rv16_rss1[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_cb_rss2	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cb_rss2 = `E203_RFIDX_WIDTH'd0;$/;"	n	module:e203_exu_decode
rv16_ci16sp_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_ci16sp_imm ={$/;"	n	module:e203_exu_decode
rv16_ci_rd	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_ci_rd  = rv16_rd[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_ci_rs1	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_ci_rs1 = (rv16_lwsp | rv16_flwsp | rv16_fldsp) ? `E203_RFIDX/;"	n	module:e203_exu_decode
rv16_ci_rs2	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_ci_rs2 = `E203_RFIDX_WIDTH'd0;$/;"	n	module:e203_exu_decode
rv16_cili_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cili_imm ={$/;"	n	module:e203_exu_decode
rv16_cilui_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cilui_imm ={$/;"	n	module:e203_exu_decode
rv16_cis_d_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cis_d_imm ={$/;"	n	module:e203_exu_decode
rv16_cis_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cis_imm ={$/;"	n	module:e203_exu_decode
rv16_ciw_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_ciw_imm ={$/;"	n	module:e203_exu_decode
rv16_ciw_rdd	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_ciw_rdd  = rv16_rdd[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_ciw_rss1	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_ciw_rss1  = `E203_RFIDX_WIDTH'd2;$/;"	n	module:e203_exu_decode
rv16_ciw_rss2	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_ciw_rss2  = `E203_RFIDX_WIDTH'd0;$/;"	n	module:e203_exu_decode
rv16_cj_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cj_imm ={$/;"	n	module:e203_exu_decode
rv16_cj_rdd	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cj_rdd  = rv16_j ? `E203_RFIDX_WIDTH'd0 : `E203_RFIDX_WIDTH'/;"	n	module:e203_exu_decode
rv16_cj_rss1	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cj_rss1 = `E203_RFIDX_WIDTH'd0;$/;"	n	module:e203_exu_decode
rv16_cj_rss2	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cj_rss2 = `E203_RFIDX_WIDTH'd0;$/;"	n	module:e203_exu_decode
rv16_cl_d_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cl_d_imm ={$/;"	n	module:e203_exu_decode
rv16_cl_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cl_imm ={$/;"	n	module:e203_exu_decode
rv16_cl_rdd	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cl_rdd  = rv16_rdd[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_cl_rss1	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cl_rss1 = rv16_rss1[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_cl_rss2	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cl_rss2 = `E203_RFIDX_WIDTH'd0;$/;"	n	module:e203_exu_decode
rv16_cr_rd	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cr_rd  = (rv16_jalr | rv16_jr)? $/;"	n	module:e203_exu_decode
rv16_cr_rs1	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cr_rs1 = rv16_mv ? `E203_RFIDX_WIDTH'd0 : rv16_rs1[`E203_RFI/;"	n	module:e203_exu_decode
rv16_cr_rs2	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cr_rs2 = rv16_rs2[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_cs_d_imm	core/ifu_exu_decode.v	/^   wire [31:0]  rv16_cs_d_imm ={$/;"	n	module:e203_exu_decode
rv16_cs_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_cs_imm ={$/;"	n	module:e203_exu_decode
rv16_cs_rdd	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cs_rdd  = rv16_rss1[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_cs_rss1	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cs_rss1 = rv16_rss1[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_cs_rss2	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_cs_rss2 = rv16_rss2[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_css_d_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_css_d_imm ={$/;"	n	module:e203_exu_decode
rv16_css_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_css_imm ={$/;"	n	module:e203_exu_decode
rv16_css_rd	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_css_rd  = `E203_RFIDX_WIDTH'd0;$/;"	n	module:e203_exu_decode
rv16_css_rs1	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_css_rs1 = `E203_RFIDX_WIDTH'd2;$/;"	n	module:e203_exu_decode
rv16_css_rs2	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_css_rs2 = rv16_rs2[`E203_RFIDX_WIDTH-1:0];$/;"	n	module:e203_exu_decode
rv16_ebreak	core/ifu_exu_decode.v	/^  wire rv16_ebreak       = rv16_jalr_mv_add \/\/$/;"	n	module:e203_exu_decode
rv16_fld	core/ifu_exu_decode.v	/^  wire rv16_fld          = 1'b0;$/;"	n	module:e203_exu_decode
rv16_fldsp	core/ifu_exu_decode.v	/^  wire rv16_fldsp        = 1'b0;$/;"	n	module:e203_exu_decode
rv16_flw	core/ifu_exu_decode.v	/^  wire rv16_flw          = 1'b0;$/;"	n	module:e203_exu_decode
rv16_flwsp	core/ifu_exu_decode.v	/^  wire rv16_flwsp        = 1'b0;$/;"	n	module:e203_exu_decode
rv16_format_cb	core/ifu_exu_decode.v	/^  wire rv16_format_cb  = rv16_beqz | rv16_bnez | rv16_srli | rv16_srai | rv16_andi; $/;"	n	module:e203_exu_decode
rv16_format_ci	core/ifu_exu_decode.v	/^  wire rv16_format_ci  = rv16_lwsp | rv16_flwsp | rv16_fldsp | rv16_li | rv16_lui_addi16sp | rv1/;"	n	module:e203_exu_decode
rv16_format_ciw	core/ifu_exu_decode.v	/^  wire rv16_format_ciw = rv16_addi4spn; $/;"	n	module:e203_exu_decode
rv16_format_cj	core/ifu_exu_decode.v	/^  wire rv16_format_cj  = rv16_j | rv16_jal; $/;"	n	module:e203_exu_decode
rv16_format_cl	core/ifu_exu_decode.v	/^  wire rv16_format_cl  = rv16_lw | rv16_flw | rv16_fld; $/;"	n	module:e203_exu_decode
rv16_format_cr	core/ifu_exu_decode.v	/^  wire rv16_format_cr  = rv16_jalr_mv_add;$/;"	n	module:e203_exu_decode
rv16_format_cs	core/ifu_exu_decode.v	/^  wire rv16_format_cs  = rv16_sw | rv16_fsw | rv16_fsd | rv16_subxororand; $/;"	n	module:e203_exu_decode
rv16_format_css	core/ifu_exu_decode.v	/^  wire rv16_format_css = rv16_swsp | rv16_fswsp | rv16_fsdsp; $/;"	n	module:e203_exu_decode
rv16_fsd	core/ifu_exu_decode.v	/^  wire rv16_fsd          = 1'b0;$/;"	n	module:e203_exu_decode
rv16_fsdsp	core/ifu_exu_decode.v	/^  wire rv16_fsdsp        = 1'b0;$/;"	n	module:e203_exu_decode
rv16_fsw	core/ifu_exu_decode.v	/^  wire rv16_fsw          = 1'b0;$/;"	n	module:e203_exu_decode
rv16_fswsp	core/ifu_exu_decode.v	/^  wire rv16_fswsp        = 1'b0;$/;"	n	module:e203_exu_decode
rv16_func3	core/ifu_exu_decode.v	/^  wire [2:0]  rv16_func3  = rv32_instr[15:13];$/;"	n	module:e203_exu_decode
rv16_func3_000	core/ifu_exu_decode.v	/^  wire rv16_func3_000 = (rv16_func3 == 3'b000);$/;"	n	module:e203_exu_decode
rv16_func3_001	core/ifu_exu_decode.v	/^  wire rv16_func3_001 = (rv16_func3 == 3'b001);$/;"	n	module:e203_exu_decode
rv16_func3_010	core/ifu_exu_decode.v	/^  wire rv16_func3_010 = (rv16_func3 == 3'b010);$/;"	n	module:e203_exu_decode
rv16_func3_011	core/ifu_exu_decode.v	/^  wire rv16_func3_011 = (rv16_func3 == 3'b011);$/;"	n	module:e203_exu_decode
rv16_func3_100	core/ifu_exu_decode.v	/^  wire rv16_func3_100 = (rv16_func3 == 3'b100);$/;"	n	module:e203_exu_decode
rv16_func3_101	core/ifu_exu_decode.v	/^  wire rv16_func3_101 = (rv16_func3 == 3'b101);$/;"	n	module:e203_exu_decode
rv16_func3_110	core/ifu_exu_decode.v	/^  wire rv16_func3_110 = (rv16_func3 == 3'b110);$/;"	n	module:e203_exu_decode
rv16_func3_111	core/ifu_exu_decode.v	/^  wire rv16_func3_111 = (rv16_func3 == 3'b111);$/;"	n	module:e203_exu_decode
rv16_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_imm = $/;"	n	module:e203_exu_decode
rv16_imm_sel_cb	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_cb = rv16_beqz | rv16_bnez;$/;"	n	module:e203_exu_decode
rv16_imm_sel_ci16sp	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_ci16sp = rv16_addi16sp;$/;"	n	module:e203_exu_decode
rv16_imm_sel_cili	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_cili = rv16_li | rv16_addi | rv16_slli$/;"	n	module:e203_exu_decode
rv16_imm_sel_cilui	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_cilui = rv16_lui;$/;"	n	module:e203_exu_decode
rv16_imm_sel_cis	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_cis = rv16_lwsp;$/;"	n	module:e203_exu_decode
rv16_imm_sel_ciw	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_ciw = rv16_addi4spn;$/;"	n	module:e203_exu_decode
rv16_imm_sel_cj	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_cj = rv16_j | rv16_jal;$/;"	n	module:e203_exu_decode
rv16_imm_sel_cl	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_cl = rv16_lw;$/;"	n	module:e203_exu_decode
rv16_imm_sel_cs	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_cs = rv16_sw;$/;"	n	module:e203_exu_decode
rv16_imm_sel_css	core/ifu_exu_decode.v	/^  wire rv16_imm_sel_css = rv16_swsp;$/;"	n	module:e203_exu_decode
rv16_instr	core/ifu_exu_decode.v	/^  wire [16-1:0] rv16_instr = i_instr[15:0];$/;"	n	module:e203_exu_decode
rv16_instr_12_is0	core/ifu_exu_decode.v	/^  wire rv16_instr_12_is0   = (rv16_instr[12] == 1'b0);$/;"	n	module:e203_exu_decode
rv16_instr_6_2_is0s	core/ifu_exu_decode.v	/^  wire rv16_instr_6_2_is0s = (rv16_instr[6:2] == 5'b0);$/;"	n	module:e203_exu_decode
rv16_j	core/ifu_exu_decode.v	/^  wire rv16_j            = opcode_1_0_01 & rv16_func3_101;\/\/$/;"	n	module:e203_exu_decode
rv16_jal	core/ifu_exu_decode.v	/^  wire rv16_jal          = opcode_1_0_01 & rv16_func3_001;\/\/$/;"	n	module:e203_exu_decode
rv16_jalr	core/ifu_exu_decode.v	/^  wire rv16_jalr         = rv16_jalr_mv_add \/\/$/;"	n	module:e203_exu_decode
rv16_jalr_mv_add	core/ifu_exu_decode.v	/^  wire rv16_jalr_mv_add  = opcode_1_0_10 & rv16_func3_100;\/\/--$/;"	n	module:e203_exu_decode
rv16_jjal_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_jjal_imm = rv16_cj_imm;$/;"	n	module:e203_exu_decode
rv16_jr	core/ifu_exu_decode.v	/^  wire rv16_jr           = rv16_jalr_mv_add \/\/$/;"	n	module:e203_exu_decode
rv16_jrjalr_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv16_jrjalr_imm = 32'b0;$/;"	n	module:e203_exu_decode
rv16_li	core/ifu_exu_decode.v	/^  wire rv16_li           = opcode_1_0_01 & rv16_func3_010;\/\/$/;"	n	module:e203_exu_decode
rv16_li_ilgl	core/ifu_exu_decode.v	/^  wire rv16_li_ilgl = rv16_li & (rv16_rd_x0);$/;"	n	module:e203_exu_decode
rv16_li_lui_ilgl	core/ifu_exu_decode.v	/^  wire rv16_li_lui_ilgl = rv16_li_ilgl | rv16_lui_ilgl;$/;"	n	module:e203_exu_decode
rv16_lui	core/ifu_exu_decode.v	/^  wire rv16_lui          = rv16_lui_addi16sp & (~rv32_rd_x0) & (~rv32_rd_x2);\/\/$/;"	n	module:e203_exu_decode
rv16_lui_addi16sp	core/ifu_exu_decode.v	/^  wire rv16_lui_addi16sp = opcode_1_0_01 & rv16_func3_011;\/\/--$/;"	n	module:e203_exu_decode
rv16_lui_ilgl	core/ifu_exu_decode.v	/^  wire rv16_lui_ilgl = rv16_lui & (rv16_rd_x0 | rv16_rd_x2 | (rv16_instr_6_2_is0s & rv16_instr_1/;"	n	module:e203_exu_decode
rv16_lw	core/ifu_exu_decode.v	/^  wire rv16_lw           = opcode_1_0_00 & rv16_func3_010;\/\/$/;"	n	module:e203_exu_decode
rv16_lwsp	core/ifu_exu_decode.v	/^  wire rv16_lwsp         = opcode_1_0_10 & rv16_func3_010;\/\/$/;"	n	module:e203_exu_decode
rv16_lwsp_ilgl	core/ifu_exu_decode.v	/^  wire rv16_lwsp_ilgl    = rv16_lwsp & rv16_rd_x0;\/\/(RES, rd=0)$/;"	n	module:e203_exu_decode
rv16_miscalu	core/ifu_exu_decode.v	/^  wire rv16_miscalu      = opcode_1_0_01 & rv16_func3_100;\/\/--$/;"	n	module:e203_exu_decode
rv16_mv	core/ifu_exu_decode.v	/^  wire rv16_mv           = rv16_jalr_mv_add \/\/$/;"	n	module:e203_exu_decode
rv16_need_cb_rdd	core/ifu_exu_decode.v	/^  wire rv16_need_cb_rdd   = rv16_format_cb & (~(rv16_beqz | rv16_bnez));$/;"	n	module:e203_exu_decode
rv16_need_cb_rss1	core/ifu_exu_decode.v	/^  wire rv16_need_cb_rss1  = rv16_format_cb & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_cb_rss2	core/ifu_exu_decode.v	/^  wire rv16_need_cb_rss2  = rv16_format_cb & (rv16_beqz | rv16_bnez);$/;"	n	module:e203_exu_decode
rv16_need_ci_rd	core/ifu_exu_decode.v	/^  wire rv16_need_ci_rd    = rv16_format_ci & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_ci_rs1	core/ifu_exu_decode.v	/^  wire rv16_need_ci_rs1   = rv16_format_ci & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_ci_rs2	core/ifu_exu_decode.v	/^  wire rv16_need_ci_rs2   = rv16_format_ci & 1'b0;$/;"	n	module:e203_exu_decode
rv16_need_ciw_rdd	core/ifu_exu_decode.v	/^  wire rv16_need_ciw_rdd  = rv16_format_ciw & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_ciw_rss1	core/ifu_exu_decode.v	/^  wire rv16_need_ciw_rss1 = rv16_format_ciw & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_ciw_rss2	core/ifu_exu_decode.v	/^  wire rv16_need_ciw_rss2 = rv16_format_ciw & 1'b0;$/;"	n	module:e203_exu_decode
rv16_need_cj_rdd	core/ifu_exu_decode.v	/^  wire rv16_need_cj_rdd   = rv16_format_cj & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_cj_rss1	core/ifu_exu_decode.v	/^  wire rv16_need_cj_rss1  = rv16_format_cj & 1'b0;$/;"	n	module:e203_exu_decode
rv16_need_cj_rss2	core/ifu_exu_decode.v	/^  wire rv16_need_cj_rss2  = rv16_format_cj & 1'b0;$/;"	n	module:e203_exu_decode
rv16_need_cl_rdd	core/ifu_exu_decode.v	/^  wire rv16_need_cl_rdd   = rv16_format_cl & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_cl_rss1	core/ifu_exu_decode.v	/^  wire rv16_need_cl_rss1  = rv16_format_cl & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_cl_rss2	core/ifu_exu_decode.v	/^  wire rv16_need_cl_rss2  = rv16_format_cl & 1'b0;$/;"	n	module:e203_exu_decode
rv16_need_cr_rd	core/ifu_exu_decode.v	/^  wire rv16_need_cr_rd    = rv16_format_cr & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_cr_rs1	core/ifu_exu_decode.v	/^  wire rv16_need_cr_rs1   = rv16_format_cr & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_cr_rs2	core/ifu_exu_decode.v	/^  wire rv16_need_cr_rs2   = rv16_format_cr & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_cs_rdd	core/ifu_exu_decode.v	/^  wire rv16_need_cs_rdd   = rv16_format_cs & rv16_subxororand;$/;"	n	module:e203_exu_decode
rv16_need_cs_rss1	core/ifu_exu_decode.v	/^  wire rv16_need_cs_rss1  = rv16_format_cs & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_cs_rss2	core/ifu_exu_decode.v	/^  wire rv16_need_cs_rss2  = rv16_format_cs & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_css_rd	core/ifu_exu_decode.v	/^  wire rv16_need_css_rd   = rv16_format_css & 1'b0;$/;"	n	module:e203_exu_decode
rv16_need_css_rs1	core/ifu_exu_decode.v	/^  wire rv16_need_css_rs1  = rv16_format_css & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_css_rs2	core/ifu_exu_decode.v	/^  wire rv16_need_css_rs2  = rv16_format_css & 1'b1;$/;"	n	module:e203_exu_decode
rv16_need_imm	core/ifu_exu_decode.v	/^  wire rv16_need_imm = $/;"	n	module:e203_exu_decode
rv16_need_rd	core/ifu_exu_decode.v	/^  wire rv16_need_rd  = rv16_need_cr_rd  | rv16_need_ci_rd  | rv16_need_css_rd;$/;"	n	module:e203_exu_decode
rv16_need_rdd	core/ifu_exu_decode.v	/^  wire rv16_need_rdd  = rv16_need_ciw_rdd |rv16_need_cl_rdd |rv16_need_cs_rdd |rv16_need_cb_rdd /;"	n	module:e203_exu_decode
rv16_need_rs1	core/ifu_exu_decode.v	/^  wire rv16_need_rs1 = rv16_need_cr_rs1 | rv16_need_ci_rs1 | rv16_need_css_rs1;$/;"	n	module:e203_exu_decode
rv16_need_rs2	core/ifu_exu_decode.v	/^  wire rv16_need_rs2 = rv16_need_cr_rs2 | rv16_need_ci_rs2 | rv16_need_css_rs2;$/;"	n	module:e203_exu_decode
rv16_need_rss1	core/ifu_exu_decode.v	/^  wire rv16_need_rss1 = rv16_need_ciw_rss1|rv16_need_cl_rss1|rv16_need_cs_rss1|rv16_need_cb_rss1/;"	n	module:e203_exu_decode
rv16_need_rss2	core/ifu_exu_decode.v	/^  wire rv16_need_rss2 = rv16_need_ciw_rss2|rv16_need_cl_rss2|rv16_need_cs_rss2|rv16_need_cb_rss2/;"	n	module:e203_exu_decode
rv16_nop	core/ifu_exu_decode.v	/^  wire rv16_nop          = rv16_addi  $/;"	n	module:e203_exu_decode
rv16_or	core/ifu_exu_decode.v	/^  wire rv16_or           = rv16_subxororand & (rv16_instr[6:5] == 2'b10);\/\/$/;"	n	module:e203_exu_decode
rv16_rd	core/ifu_exu_decode.v	/^  wire [4:0]  rv16_rd     = rv32_rd;$/;"	n	module:e203_exu_decode
rv16_rd_x0	core/ifu_exu_decode.v	/^  wire rv16_rd_x0  = (rv16_rd  == 5'b00000);$/;"	n	module:e203_exu_decode
rv16_rd_x2	core/ifu_exu_decode.v	/^  wire rv16_rd_x2  = (rv16_rd  == 5'b00010);$/;"	n	module:e203_exu_decode
rv16_rdd	core/ifu_exu_decode.v	/^  wire [4:0]  rv16_rdd    = {2'b01,rv32_instr[4:2]};$/;"	n	module:e203_exu_decode
rv16_rden	core/ifu_exu_decode.v	/^  wire rv16_rden  = (rv16_need_rd  | rv16_need_rdd );$/;"	n	module:e203_exu_decode
rv16_rdidx	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_rdidx ;$/;"	n	module:e203_exu_decode
rv16_rs1	core/ifu_exu_decode.v	/^  wire [4:0]  rv16_rs1    = rv16_rd; $/;"	n	module:e203_exu_decode
rv16_rs1_x0	core/ifu_exu_decode.v	/^  wire rv16_rs1_x0 = (rv16_rs1 == 5'b00000);$/;"	n	module:e203_exu_decode
rv16_rs1en	core/ifu_exu_decode.v	/^  wire rv16_rs1en = (rv16_need_rs1 | rv16_need_rss1);$/;"	n	module:e203_exu_decode
rv16_rs1idx	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_rs1idx;$/;"	n	module:e203_exu_decode
rv16_rs2	core/ifu_exu_decode.v	/^  wire [4:0]  rv16_rs2    = rv32_instr[6:2];$/;"	n	module:e203_exu_decode
rv16_rs2_x0	core/ifu_exu_decode.v	/^  wire rv16_rs2_x0 = (rv16_rs2 == 5'b00000);$/;"	n	module:e203_exu_decode
rv16_rs2en	core/ifu_exu_decode.v	/^  wire rv16_rs2en = (rv16_need_rs2 | rv16_need_rss2);$/;"	n	module:e203_exu_decode
rv16_rs2idx	core/ifu_exu_decode.v	/^  wire [`E203_RFIDX_WIDTH-1:0] rv16_rs2idx;$/;"	n	module:e203_exu_decode
rv16_rss1	core/ifu_exu_decode.v	/^  wire [4:0]  rv16_rss1   = {2'b01,rv32_instr[9:7]};$/;"	n	module:e203_exu_decode
rv16_rss2	core/ifu_exu_decode.v	/^  wire [4:0]  rv16_rss2   = rv16_rdd;$/;"	n	module:e203_exu_decode
rv16_slli	core/ifu_exu_decode.v	/^  wire rv16_slli         = opcode_1_0_10 & rv16_func3_000;\/\/$/;"	n	module:e203_exu_decode
rv16_srai	core/ifu_exu_decode.v	/^  wire rv16_srai         = rv16_miscalu  & (rv16_instr[11:10] == 2'b01);$/;"	n	module:e203_exu_decode
rv16_srli	core/ifu_exu_decode.v	/^  wire rv16_srli         = rv16_miscalu  & (rv16_instr[11:10] == 2'b00);$/;"	n	module:e203_exu_decode
rv16_sub	core/ifu_exu_decode.v	/^  wire rv16_sub          = rv16_subxororand & (rv16_instr[6:5] == 2'b00);\/\/$/;"	n	module:e203_exu_decode
rv16_subxororand	core/ifu_exu_decode.v	/^  wire rv16_subxororand  = rv16_miscalu  & (rv16_instr[12:10] == 3'b011);\/\/$/;"	n	module:e203_exu_decode
rv16_sw	core/ifu_exu_decode.v	/^  wire rv16_sw           = opcode_1_0_00 & rv16_func3_110;\/\/$/;"	n	module:e203_exu_decode
rv16_swsp	core/ifu_exu_decode.v	/^  wire rv16_swsp         = opcode_1_0_10 & rv16_func3_110;\/\/$/;"	n	module:e203_exu_decode
rv16_sxxi_shamt_ilgl	core/ifu_exu_decode.v	/^  wire rv16_sxxi_shamt_ilgl =  (rv16_slli | rv16_srli | rv16_srai) & (~rv16_sxxi_shamt_legl);$/;"	n	module:e203_exu_decode
rv16_sxxi_shamt_legl	core/ifu_exu_decode.v	/^  wire rv16_sxxi_shamt_legl = $/;"	n	module:e203_exu_decode
rv16_xor	core/ifu_exu_decode.v	/^  wire rv16_xor          = rv16_subxororand & (rv16_instr[6:5] == 2'b01);\/\/$/;"	n	module:e203_exu_decode
rv32	core/ifu_exu_decode.v	/^  wire rv32 = (~(i_instr[4:2] == 3'b111)) & opcode_1_0_11;$/;"	n	module:e203_exu_decode
rv32_add	core/ifu_exu_decode.v	/^  wire rv32_add      = rv32_op     & rv32_func3_000 & rv32_func7_0000000;$/;"	n	module:e203_exu_decode
rv32_addi	core/ifu_exu_decode.v	/^  wire rv32_addi     = rv32_op_imm & rv32_func3_000;$/;"	n	module:e203_exu_decode
rv32_all0s_ilgl	core/ifu_exu_decode.v	/^  wire rv32_all0s_ilgl  = rv32_func7_0000000 $/;"	n	module:e203_exu_decode
rv32_all1s_ilgl	core/ifu_exu_decode.v	/^  wire rv32_all1s_ilgl  = rv32_func7_1111111 $/;"	n	module:e203_exu_decode
rv32_amo	core/ifu_exu_decode.v	/^  wire rv32_amo      = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amo	core/ifu_exu_decode.v	/^  wire rv32_amo      = opcode_6_5_01 & opcode_4_2_011 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_amoadd_w	core/ifu_exu_decode.v	/^  wire rv32_amoadd_w  = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amoadd_w	core/ifu_exu_decode.v	/^  wire rv32_amoadd_w  = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b00000);$/;"	n	module:e203_exu_decode
rv32_amoand_w	core/ifu_exu_decode.v	/^  wire rv32_amoand_w  = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amoand_w	core/ifu_exu_decode.v	/^  wire rv32_amoand_w  = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b01100);$/;"	n	module:e203_exu_decode
rv32_amomax_w	core/ifu_exu_decode.v	/^  wire rv32_amomax_w  = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amomax_w	core/ifu_exu_decode.v	/^  wire rv32_amomax_w  = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b10100);$/;"	n	module:e203_exu_decode
rv32_amomaxu_w	core/ifu_exu_decode.v	/^  wire rv32_amomaxu_w = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amomaxu_w	core/ifu_exu_decode.v	/^  wire rv32_amomaxu_w = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b11100);$/;"	n	module:e203_exu_decode
rv32_amomin_w	core/ifu_exu_decode.v	/^  wire rv32_amomin_w  = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amomin_w	core/ifu_exu_decode.v	/^  wire rv32_amomin_w  = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b10000);$/;"	n	module:e203_exu_decode
rv32_amominu_w	core/ifu_exu_decode.v	/^  wire rv32_amominu_w = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amominu_w	core/ifu_exu_decode.v	/^  wire rv32_amominu_w = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b11000);$/;"	n	module:e203_exu_decode
rv32_amoor_w	core/ifu_exu_decode.v	/^  wire rv32_amoor_w   = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amoor_w	core/ifu_exu_decode.v	/^  wire rv32_amoor_w   = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b01000);$/;"	n	module:e203_exu_decode
rv32_amoswap_w	core/ifu_exu_decode.v	/^  wire rv32_amoswap_w = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amoswap_w	core/ifu_exu_decode.v	/^  wire rv32_amoswap_w = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b00001);$/;"	n	module:e203_exu_decode
rv32_amoxor_w	core/ifu_exu_decode.v	/^  wire rv32_amoxor_w  = 1'b0;$/;"	n	module:e203_exu_decode
rv32_amoxor_w	core/ifu_exu_decode.v	/^  wire rv32_amoxor_w  = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b00100);$/;"	n	module:e203_exu_decode
rv32_and	core/ifu_exu_decode.v	/^  wire rv32_and      = rv32_op     & rv32_func3_111 & rv32_func7_0000000;$/;"	n	module:e203_exu_decode
rv32_andi	core/ifu_exu_decode.v	/^  wire rv32_andi     = rv32_op_imm & rv32_func3_111;$/;"	n	module:e203_exu_decode
rv32_auipc	core/ifu_exu_decode.v	/^  wire rv32_auipc    = opcode_6_5_00 & opcode_4_2_101 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_b_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_b_imm = {$/;"	n	module:e203_exu_decode
rv32_beq	core/ifu_exu_decode.v	/^  wire rv32_beq      = rv32_branch & rv32_func3_000;$/;"	n	module:e203_exu_decode
rv32_bgt	core/ifu_exu_decode.v	/^  wire rv32_bgt      = rv32_branch & rv32_func3_101;$/;"	n	module:e203_exu_decode
rv32_bgtu	core/ifu_exu_decode.v	/^  wire rv32_bgtu     = rv32_branch & rv32_func3_111;$/;"	n	module:e203_exu_decode
rv32_blt	core/ifu_exu_decode.v	/^  wire rv32_blt      = rv32_branch & rv32_func3_100;$/;"	n	module:e203_exu_decode
rv32_bltu	core/ifu_exu_decode.v	/^  wire rv32_bltu     = rv32_branch & rv32_func3_110;$/;"	n	module:e203_exu_decode
rv32_bne	core/ifu_exu_decode.v	/^  wire rv32_bne      = rv32_branch & rv32_func3_001;$/;"	n	module:e203_exu_decode
rv32_branch	core/ifu_exu_decode.v	/^  wire rv32_branch   = opcode_6_5_11 & opcode_4_2_000 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_bxx_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_bxx_imm = rv32_b_imm;$/;"	n	module:e203_exu_decode
rv32_csr	core/ifu_exu_decode.v	/^  wire rv32_csr          = rv32_system & (~rv32_func3_000);$/;"	n	module:e203_exu_decode
rv32_csrrc	core/ifu_exu_decode.v	/^  wire rv32_csrrc    = rv32_system & rv32_func3_011; $/;"	n	module:e203_exu_decode
rv32_csrrci	core/ifu_exu_decode.v	/^  wire rv32_csrrci   = rv32_system & rv32_func3_111; $/;"	n	module:e203_exu_decode
rv32_csrrs	core/ifu_exu_decode.v	/^  wire rv32_csrrs    = rv32_system & rv32_func3_010; $/;"	n	module:e203_exu_decode
rv32_csrrsi	core/ifu_exu_decode.v	/^  wire rv32_csrrsi   = rv32_system & rv32_func3_110; $/;"	n	module:e203_exu_decode
rv32_csrrw	core/ifu_exu_decode.v	/^  wire rv32_csrrw    = rv32_system & rv32_func3_001; $/;"	n	module:e203_exu_decode
rv32_csrrwi	core/ifu_exu_decode.v	/^  wire rv32_csrrwi   = rv32_system & rv32_func3_101; $/;"	n	module:e203_exu_decode
rv32_custom0	core/ifu_exu_decode.v	/^  wire rv32_custom0  = opcode_6_5_00 & opcode_4_2_010 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_custom1	core/ifu_exu_decode.v	/^  wire rv32_custom1  = opcode_6_5_01 & opcode_4_2_010 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_custom2	core/ifu_exu_decode.v	/^  wire rv32_custom2  = opcode_6_5_10 & opcode_4_2_110 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_custom3	core/ifu_exu_decode.v	/^  wire rv32_custom3  = opcode_6_5_11 & opcode_4_2_110 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_div	core/ifu_exu_decode.v	/^  wire rv32_div      = rv32_op     & rv32_func3_100 & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
rv32_divu	core/ifu_exu_decode.v	/^  wire rv32_divu     = rv32_op     & rv32_func3_101 & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
rv32_dret	core/ifu_exu_decode.v	/^  wire rv32_dret     = rv32_system & rv32_func3_000 & (rv32_instr[31:20] == 12'b0111_1011_0010);$/;"	n	module:e203_exu_decode
rv32_dret_ilgl	core/ifu_exu_decode.v	/^  wire rv32_dret_ilgl = rv32_dret & (~dbg_mode);$/;"	n	module:e203_exu_decode
rv32_ebreak	core/ifu_exu_decode.v	/^  wire rv32_ebreak   = rv32_system & rv32_func3_000 & (rv32_instr[31:20] == 12'b0000_0000_0001);$/;"	n	module:e203_exu_decode
rv32_ecall	core/ifu_exu_decode.v	/^  wire rv32_ecall    = rv32_system & rv32_func3_000 & (rv32_instr[31:20] == 12'b0000_0000_0000);$/;"	n	module:e203_exu_decode
rv32_ecall_ebreak_ret_wfi	core/ifu_exu_decode.v	/^  wire rv32_ecall_ebreak_ret_wfi = rv32_system & rv32_func3_000;$/;"	n	module:e203_exu_decode
rv32_fence	core/ifu_exu_decode.v	/^  wire rv32_fence  ;$/;"	n	module:e203_exu_decode
rv32_fence_fencei	core/ifu_exu_decode.v	/^  wire rv32_fence_fencei;$/;"	n	module:e203_exu_decode
rv32_fence_i	core/ifu_exu_decode.v	/^  wire rv32_fence_i;$/;"	n	module:e203_exu_decode
rv32_func3	core/ifu_exu_decode.v	/^  wire [2:0]  rv32_func3  = rv32_instr[14:12];$/;"	n	module:e203_exu_decode
rv32_func3_000	core/ifu_exu_decode.v	/^  wire rv32_func3_000 = (rv32_func3 == 3'b000);$/;"	n	module:e203_exu_decode
rv32_func3_001	core/ifu_exu_decode.v	/^  wire rv32_func3_001 = (rv32_func3 == 3'b001);$/;"	n	module:e203_exu_decode
rv32_func3_010	core/ifu_exu_decode.v	/^  wire rv32_func3_010 = (rv32_func3 == 3'b010);$/;"	n	module:e203_exu_decode
rv32_func3_011	core/ifu_exu_decode.v	/^  wire rv32_func3_011 = (rv32_func3 == 3'b011);$/;"	n	module:e203_exu_decode
rv32_func3_100	core/ifu_exu_decode.v	/^  wire rv32_func3_100 = (rv32_func3 == 3'b100);$/;"	n	module:e203_exu_decode
rv32_func3_101	core/ifu_exu_decode.v	/^  wire rv32_func3_101 = (rv32_func3 == 3'b101);$/;"	n	module:e203_exu_decode
rv32_func3_110	core/ifu_exu_decode.v	/^  wire rv32_func3_110 = (rv32_func3 == 3'b110);$/;"	n	module:e203_exu_decode
rv32_func3_111	core/ifu_exu_decode.v	/^  wire rv32_func3_111 = (rv32_func3 == 3'b111);$/;"	n	module:e203_exu_decode
rv32_func7	core/ifu_exu_decode.v	/^  wire [6:0]  rv32_func7  = rv32_instr[31:25];$/;"	n	module:e203_exu_decode
rv32_func7_0000000	core/ifu_exu_decode.v	/^  wire rv32_func7_0000000 = (rv32_func7 == 7'b0000000);$/;"	n	module:e203_exu_decode
rv32_func7_0000001	core/ifu_exu_decode.v	/^  wire rv32_func7_0000001 = (rv32_func7 == 7'b0000001);$/;"	n	module:e203_exu_decode
rv32_func7_0000100	core/ifu_exu_decode.v	/^  wire rv32_func7_0000100 = (rv32_func7 == 7'b0000100); $/;"	n	module:e203_exu_decode
rv32_func7_0000101	core/ifu_exu_decode.v	/^  wire rv32_func7_0000101 = (rv32_func7 == 7'b0000101);$/;"	n	module:e203_exu_decode
rv32_func7_0001000	core/ifu_exu_decode.v	/^  wire rv32_func7_0001000 = (rv32_func7 == 7'b0001000); $/;"	n	module:e203_exu_decode
rv32_func7_0001001	core/ifu_exu_decode.v	/^  wire rv32_func7_0001001 = (rv32_func7 == 7'b0001001);$/;"	n	module:e203_exu_decode
rv32_func7_0001100	core/ifu_exu_decode.v	/^  wire rv32_func7_0001100 = (rv32_func7 == 7'b0001100); $/;"	n	module:e203_exu_decode
rv32_func7_0001101	core/ifu_exu_decode.v	/^  wire rv32_func7_0001101 = (rv32_func7 == 7'b0001101);$/;"	n	module:e203_exu_decode
rv32_func7_0010000	core/ifu_exu_decode.v	/^  wire rv32_func7_0010000 = (rv32_func7 == 7'b0010000); $/;"	n	module:e203_exu_decode
rv32_func7_0010001	core/ifu_exu_decode.v	/^  wire rv32_func7_0010001 = (rv32_func7 == 7'b0010001);$/;"	n	module:e203_exu_decode
rv32_func7_0010100	core/ifu_exu_decode.v	/^  wire rv32_func7_0010100 = (rv32_func7 == 7'b0010100); $/;"	n	module:e203_exu_decode
rv32_func7_0010101	core/ifu_exu_decode.v	/^  wire rv32_func7_0010101 = (rv32_func7 == 7'b0010101);$/;"	n	module:e203_exu_decode
rv32_func7_0100000	core/ifu_exu_decode.v	/^  wire rv32_func7_0100000 = (rv32_func7 == 7'b0100000);$/;"	n	module:e203_exu_decode
rv32_func7_0100001	core/ifu_exu_decode.v	/^  wire rv32_func7_0100001 = (rv32_func7 == 7'b0100001);$/;"	n	module:e203_exu_decode
rv32_func7_0101100	core/ifu_exu_decode.v	/^  wire rv32_func7_0101100 = (rv32_func7 == 7'b0101100); $/;"	n	module:e203_exu_decode
rv32_func7_0101101	core/ifu_exu_decode.v	/^  wire rv32_func7_0101101 = (rv32_func7 == 7'b0101101);$/;"	n	module:e203_exu_decode
rv32_func7_1010000	core/ifu_exu_decode.v	/^  wire rv32_func7_1010000 = (rv32_func7 == 7'b1010000); $/;"	n	module:e203_exu_decode
rv32_func7_1010001	core/ifu_exu_decode.v	/^  wire rv32_func7_1010001 = (rv32_func7 == 7'b1010001);  $/;"	n	module:e203_exu_decode
rv32_func7_1100000	core/ifu_exu_decode.v	/^  wire rv32_func7_1100000 = (rv32_func7 == 7'b1100000); $/;"	n	module:e203_exu_decode
rv32_func7_1100001	core/ifu_exu_decode.v	/^  wire rv32_func7_1100001 = (rv32_func7 == 7'b1100001);  $/;"	n	module:e203_exu_decode
rv32_func7_1101000	core/ifu_exu_decode.v	/^  wire rv32_func7_1101000 = (rv32_func7 == 7'b1101000); $/;"	n	module:e203_exu_decode
rv32_func7_1101001	core/ifu_exu_decode.v	/^  wire rv32_func7_1101001 = (rv32_func7 == 7'b1101001);  $/;"	n	module:e203_exu_decode
rv32_func7_1110000	core/ifu_exu_decode.v	/^  wire rv32_func7_1110000 = (rv32_func7 == 7'b1110000); $/;"	n	module:e203_exu_decode
rv32_func7_1110001	core/ifu_exu_decode.v	/^  wire rv32_func7_1110001 = (rv32_func7 == 7'b1110001);  $/;"	n	module:e203_exu_decode
rv32_func7_1111000	core/ifu_exu_decode.v	/^  wire rv32_func7_1111000 = (rv32_func7 == 7'b1111000); $/;"	n	module:e203_exu_decode
rv32_func7_1111111	core/ifu_exu_decode.v	/^  wire rv32_func7_1111111 = (rv32_func7 == 7'b1111111);$/;"	n	module:e203_exu_decode
rv32_i_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_i_imm = { $/;"	n	module:e203_exu_decode
rv32_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_imm = $/;"	n	module:e203_exu_decode
rv32_imm_sel_b	core/ifu_exu_decode.v	/^  wire rv32_imm_sel_b = rv32_branch;$/;"	n	module:e203_exu_decode
rv32_imm_sel_bxx	core/ifu_exu_decode.v	/^  wire rv32_imm_sel_bxx = rv32_branch;$/;"	n	module:e203_exu_decode
rv32_imm_sel_i	core/ifu_exu_decode.v	/^  wire rv32_imm_sel_i = rv32_op_imm | rv32_jalr | rv32_load;$/;"	n	module:e203_exu_decode
rv32_imm_sel_j	core/ifu_exu_decode.v	/^  wire rv32_imm_sel_j = rv32_jal;$/;"	n	module:e203_exu_decode
rv32_imm_sel_jal	core/ifu_exu_decode.v	/^  wire rv32_imm_sel_jal = rv32_jal;$/;"	n	module:e203_exu_decode
rv32_imm_sel_jalr	core/ifu_exu_decode.v	/^  wire rv32_imm_sel_jalr = rv32_jalr;$/;"	n	module:e203_exu_decode
rv32_imm_sel_s	core/ifu_exu_decode.v	/^  wire rv32_imm_sel_s = rv32_store;$/;"	n	module:e203_exu_decode
rv32_imm_sel_u	core/ifu_exu_decode.v	/^  wire rv32_imm_sel_u = rv32_lui | rv32_auipc;$/;"	n	module:e203_exu_decode
rv32_instr	core/ifu_exu_decode.v	/^  wire [32-1:0] rv32_instr = i_instr;$/;"	n	module:e203_exu_decode
rv32_j_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_j_imm = {$/;"	n	module:e203_exu_decode
rv32_jal	core/ifu_exu_decode.v	/^  wire rv32_jal      = opcode_6_5_11 & opcode_4_2_011 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_jal_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_jal_imm = rv32_j_imm;$/;"	n	module:e203_exu_decode
rv32_jalr	core/ifu_exu_decode.v	/^  wire rv32_jalr     = opcode_6_5_11 & opcode_4_2_001 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_jalr_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_jalr_imm = rv32_i_imm;$/;"	n	module:e203_exu_decode
rv32_lb	core/ifu_exu_decode.v	/^  wire rv32_lb       = rv32_load   & rv32_func3_000;$/;"	n	module:e203_exu_decode
rv32_lbu	core/ifu_exu_decode.v	/^  wire rv32_lbu      = rv32_load   & rv32_func3_100;$/;"	n	module:e203_exu_decode
rv32_lh	core/ifu_exu_decode.v	/^  wire rv32_lh       = rv32_load   & rv32_func3_001;$/;"	n	module:e203_exu_decode
rv32_lhu	core/ifu_exu_decode.v	/^  wire rv32_lhu      = rv32_load   & rv32_func3_101;$/;"	n	module:e203_exu_decode
rv32_load	core/ifu_exu_decode.v	/^  wire rv32_load     = opcode_6_5_00 & opcode_4_2_000 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_load_fp	core/ifu_exu_decode.v	/^  wire rv32_load_fp  = opcode_6_5_00 & opcode_4_2_001 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_load_fp_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_load_fp_imm  = rv32_i_imm;$/;"	n	module:e203_exu_decode
rv32_lr_w	core/ifu_exu_decode.v	/^  wire rv32_lr_w      = 1'b0;$/;"	n	module:e203_exu_decode
rv32_lr_w	core/ifu_exu_decode.v	/^  wire rv32_lr_w      = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b00010);$/;"	n	module:e203_exu_decode
rv32_lui	core/ifu_exu_decode.v	/^  wire rv32_lui      = opcode_6_5_01 & opcode_4_2_101 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_lw	core/ifu_exu_decode.v	/^  wire rv32_lw       = rv32_load   & rv32_func3_010;$/;"	n	module:e203_exu_decode
rv32_madd	core/ifu_exu_decode.v	/^  wire rv32_madd     = opcode_6_5_10 & opcode_4_2_000 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_miscmem	core/ifu_exu_decode.v	/^  wire rv32_miscmem  = opcode_6_5_00 & opcode_4_2_011 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_mret	core/ifu_exu_decode.v	/^  wire rv32_mret     = rv32_system & rv32_func3_000 & (rv32_instr[31:20] == 12'b0011_0000_0010);$/;"	n	module:e203_exu_decode
rv32_msub	core/ifu_exu_decode.v	/^  wire rv32_msub     = opcode_6_5_10 & opcode_4_2_001 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_mul	core/ifu_exu_decode.v	/^  wire rv32_mul      = rv32_op     & rv32_func3_000 & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
rv32_mulh	core/ifu_exu_decode.v	/^  wire rv32_mulh     = rv32_op     & rv32_func3_001 & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
rv32_mulhsu	core/ifu_exu_decode.v	/^  wire rv32_mulhsu   = rv32_op     & rv32_func3_010 & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
rv32_mulhu	core/ifu_exu_decode.v	/^  wire rv32_mulhu    = rv32_op     & rv32_func3_011 & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
rv32_need_imm	core/ifu_exu_decode.v	/^  wire  rv32_need_imm = $/;"	n	module:e203_exu_decode
rv32_need_rd	core/ifu_exu_decode.v	/^  wire rv32_need_rd = $/;"	n	module:e203_exu_decode
rv32_need_rs1	core/ifu_exu_decode.v	/^  wire rv32_need_rs1 =$/;"	n	module:e203_exu_decode
rv32_need_rs2	core/ifu_exu_decode.v	/^  wire rv32_need_rs2 = (~rv32_rs2_x0) & ($/;"	n	module:e203_exu_decode
rv32_nmadd	core/ifu_exu_decode.v	/^  wire rv32_nmadd    = opcode_6_5_10 & opcode_4_2_011 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_nmsub	core/ifu_exu_decode.v	/^  wire rv32_nmsub    = opcode_6_5_10 & opcode_4_2_010 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_nop	core/ifu_exu_decode.v	/^  wire rv32_nop      = rv32_addi & rv32_rs1_x0 & rv32_rd_x0 & (~(|rv32_instr[31:20]));$/;"	n	module:e203_exu_decode
rv32_op	core/ifu_exu_decode.v	/^  wire rv32_op       = opcode_6_5_01 & opcode_4_2_100 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_op_32	core/ifu_exu_decode.v	/^  wire rv32_op_32    = opcode_6_5_01 & opcode_4_2_110 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_op_fp	core/ifu_exu_decode.v	/^  wire rv32_op_fp    = opcode_6_5_10 & opcode_4_2_100 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_op_imm	core/ifu_exu_decode.v	/^  wire rv32_op_imm   = opcode_6_5_00 & opcode_4_2_100 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_op_imm_32	core/ifu_exu_decode.v	/^  wire rv32_op_imm_32= opcode_6_5_00 & opcode_4_2_110 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_or	core/ifu_exu_decode.v	/^  wire rv32_or       = rv32_op     & rv32_func3_110 & rv32_func7_0000000;$/;"	n	module:e203_exu_decode
rv32_ori	core/ifu_exu_decode.v	/^  wire rv32_ori      = rv32_op_imm & rv32_func3_110;$/;"	n	module:e203_exu_decode
rv32_rd	core/ifu_exu_decode.v	/^  wire [4:0]  rv32_rd     = rv32_instr[11:7];$/;"	n	module:e203_exu_decode
rv32_rd_x0	core/ifu_exu_decode.v	/^  wire rv32_rd_x0  = (rv32_rd  == 5'b00000);$/;"	n	module:e203_exu_decode
rv32_rd_x2	core/ifu_exu_decode.v	/^  wire rv32_rd_x2  = (rv32_rd  == 5'b00010);$/;"	n	module:e203_exu_decode
rv32_rd_x31	core/ifu_exu_decode.v	/^  wire rv32_rd_x31  = (rv32_rd  == 5'b11111);$/;"	n	module:e203_exu_decode
rv32_rem	core/ifu_exu_decode.v	/^  wire rv32_rem      = rv32_op     & rv32_func3_110 & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
rv32_remu	core/ifu_exu_decode.v	/^  wire rv32_remu     = rv32_op     & rv32_func3_111 & rv32_func7_0000001;$/;"	n	module:e203_exu_decode
rv32_resved0	core/ifu_exu_decode.v	/^  wire rv32_resved0  = opcode_6_5_11 & opcode_4_2_010 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_resved1	core/ifu_exu_decode.v	/^  wire rv32_resved1  = opcode_6_5_10 & opcode_4_2_101 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_resved2	core/ifu_exu_decode.v	/^  wire rv32_resved2  = opcode_6_5_11 & opcode_4_2_101 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_rs1	core/ifu_exu_decode.v	/^  wire [4:0]  rv32_rs1    = rv32_instr[19:15];$/;"	n	module:e203_exu_decode
rv32_rs1_x0	core/ifu_exu_decode.v	/^  wire rv32_rs1_x0 = (rv32_rs1 == 5'b00000);$/;"	n	module:e203_exu_decode
rv32_rs1_x31	core/ifu_exu_decode.v	/^  wire rv32_rs1_x31 = (rv32_rs1 == 5'b11111);$/;"	n	module:e203_exu_decode
rv32_rs2	core/ifu_exu_decode.v	/^  wire [4:0]  rv32_rs2    = rv32_instr[24:20];$/;"	n	module:e203_exu_decode
rv32_rs2_x0	core/ifu_exu_decode.v	/^  wire rv32_rs2_x0 = (rv32_rs2 == 5'b00000);$/;"	n	module:e203_exu_decode
rv32_rs2_x1	core/ifu_exu_decode.v	/^  wire rv32_rs2_x1 = (rv32_rs2 == 5'b00001);$/;"	n	module:e203_exu_decode
rv32_rs2_x31	core/ifu_exu_decode.v	/^  wire rv32_rs2_x31 = (rv32_rs2 == 5'b11111);$/;"	n	module:e203_exu_decode
rv32_s_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_s_imm = {$/;"	n	module:e203_exu_decode
rv32_sb	core/ifu_exu_decode.v	/^  wire rv32_sb       = rv32_store  & rv32_func3_000;$/;"	n	module:e203_exu_decode
rv32_sc_w	core/ifu_exu_decode.v	/^  wire rv32_sc_w      = 1'b0;$/;"	n	module:e203_exu_decode
rv32_sc_w	core/ifu_exu_decode.v	/^  wire rv32_sc_w      = rv32_amo & rv32_func3_010 & (rv32_func7[6:2] == 5'b00011);$/;"	n	module:e203_exu_decode
rv32_sh	core/ifu_exu_decode.v	/^  wire rv32_sh       = rv32_store  & rv32_func3_001;$/;"	n	module:e203_exu_decode
rv32_sll	core/ifu_exu_decode.v	/^  wire rv32_sll      = rv32_op     & rv32_func3_001 & rv32_func7_0000000;$/;"	n	module:e203_exu_decode
rv32_slli	core/ifu_exu_decode.v	/^  wire rv32_slli     = rv32_op_imm & rv32_func3_001 & (rv32_instr[31:26] == 6'b000000);$/;"	n	module:e203_exu_decode
rv32_slt	core/ifu_exu_decode.v	/^  wire rv32_slt      = rv32_op     & rv32_func3_010 & rv32_func7_0000000;$/;"	n	module:e203_exu_decode
rv32_slti	core/ifu_exu_decode.v	/^  wire rv32_slti     = rv32_op_imm & rv32_func3_010;$/;"	n	module:e203_exu_decode
rv32_sltiu	core/ifu_exu_decode.v	/^  wire rv32_sltiu    = rv32_op_imm & rv32_func3_011;$/;"	n	module:e203_exu_decode
rv32_sltu	core/ifu_exu_decode.v	/^  wire rv32_sltu     = rv32_op     & rv32_func3_011 & rv32_func7_0000000;$/;"	n	module:e203_exu_decode
rv32_sra	core/ifu_exu_decode.v	/^  wire rv32_sra      = rv32_op     & rv32_func3_101 & rv32_func7_0100000;$/;"	n	module:e203_exu_decode
rv32_srai	core/ifu_exu_decode.v	/^  wire rv32_srai     = rv32_op_imm & rv32_func3_101 & (rv32_instr[31:26] == 6'b010000);$/;"	n	module:e203_exu_decode
rv32_srl	core/ifu_exu_decode.v	/^  wire rv32_srl      = rv32_op     & rv32_func3_101 & rv32_func7_0000000;$/;"	n	module:e203_exu_decode
rv32_srli	core/ifu_exu_decode.v	/^  wire rv32_srli     = rv32_op_imm & rv32_func3_101 & (rv32_instr[31:26] == 6'b000000);$/;"	n	module:e203_exu_decode
rv32_store	core/ifu_exu_decode.v	/^  wire rv32_store    = opcode_6_5_01 & opcode_4_2_000 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_store_fp	core/ifu_exu_decode.v	/^  wire rv32_store_fp = opcode_6_5_01 & opcode_4_2_001 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_store_fp_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_store_fp_imm = rv32_s_imm;$/;"	n	module:e203_exu_decode
rv32_sub	core/ifu_exu_decode.v	/^  wire rv32_sub      = rv32_op     & rv32_func3_000 & rv32_func7_0100000;$/;"	n	module:e203_exu_decode
rv32_sw	core/ifu_exu_decode.v	/^  wire rv32_sw       = rv32_store  & rv32_func3_010;$/;"	n	module:e203_exu_decode
rv32_sxxi_shamt_ilgl	core/ifu_exu_decode.v	/^  wire rv32_sxxi_shamt_ilgl =  (rv32_slli | rv32_srli | rv32_srai) & (~rv32_sxxi_shamt_legl);$/;"	n	module:e203_exu_decode
rv32_sxxi_shamt_legl	core/ifu_exu_decode.v	/^  wire rv32_sxxi_shamt_legl = (rv32_instr[25] == 1'b0); \/\/shamt[5] must be zero for RV32I$/;"	n	module:e203_exu_decode
rv32_system	core/ifu_exu_decode.v	/^  wire rv32_system   = opcode_6_5_11 & opcode_4_2_100 & opcode_1_0_11; $/;"	n	module:e203_exu_decode
rv32_u_imm	core/ifu_exu_decode.v	/^  wire [31:0]  rv32_u_imm = {rv32_instr[31:12],12'b0};$/;"	n	module:e203_exu_decode
rv32_wfi	core/ifu_exu_decode.v	/^  wire rv32_wfi      = rv32_system & rv32_func3_000 & (rv32_instr[31:20] == 12'b0001_0000_0101);$/;"	n	module:e203_exu_decode
rv32_xor	core/ifu_exu_decode.v	/^  wire rv32_xor      = rv32_op     & rv32_func3_100 & rv32_func7_0000000;$/;"	n	module:e203_exu_decode
rv32_xori	core/ifu_exu_decode.v	/^  wire rv32_xori     = rv32_op_imm & rv32_func3_100;$/;"	n	module:e203_exu_decode
rv_all0s1s_ilgl	core/ifu_exu_decode.v	/^  wire rv_all0s1s_ilgl = rv32 ?  (rv32_all0s_ilgl | rv32_all1s_ilgl)$/;"	n	module:e203_exu_decode
rv_index_ilgl	core/ifu_exu_decode.v	/^  wire rv_index_ilgl;$/;"	n	module:e203_exu_decode
s_mode	core/ifu_exu_csr.v	/^    output u_mode, s_mode, h_mode, m_mode;$/;"	p	module:exu_csr
sel_mstatus	core/ifu_exu_csr.v	/^    wire sel_mstatus = (csr_idx == 12'h300);$/;"	n	module:exu_csr
sel_ustatus	core/ifu_exu_csr.v	/^    wire sel_ustatus = (csr_idx == 12'h000);$/;"	n	module:exu_csr
sft_irq_r	core/ifu_exu_csr.v	/^    input ext_irq_r, sft_irq_r, tmr_irq_r;$/;"	p	module:exu_csr
sirv_gnrl_buffs	general/sirv_gnrl_buffs.v	/^module sirv_gnrl_buffs ($/;"	m
sirv_gnrl_dfflr	general/sirv_gnrl_dffs.v	/^module sirv_gnrl_dfflr # ($/;"	m
sirv_gnrl_dffrs	general/sirv_gnrl_dffs.v	/^module sirv_gnrl_dffrs #($/;"	m
sirv_gnrl_xchecker	general/sirv_gnrl_xchecker.v	/^module sirv_gnrl_xchecker # (parameter DW = 32)$/;"	m
status_mie_r	core/ifu_exu_csr.v	/^    output status_mie_r, mtie_r, msie_r, meie_r, wr_dcsr_ena, wr_dpc_ena, wr_dscratch_ena;$/;"	p	module:exu_csr
status_mpie_ena	core/ifu_exu_csr.v	/^    wire status_mpie_ena = (wr_mstatus & wbck_csr_ena) | cmt_mret_ena | cmt_status_ena;$/;"	n	module:exu_csr
status_mpie_r	core/ifu_exu_csr.v	/^    wire status_mpie_r;$/;"	n	module:exu_csr
tcm_cgstop	core/ifu_exu_csr.v	/^    output eai_xs_off, csr_access_ilgl, tm_stop, core_cgstop, tcm_cgstop, itcm_nohold, mdv_nob2b/;"	p	module:exu_csr
test_mode	core/ifu_exu_regfile.v	/^input test_mode;$/;"	p	module:exu_regfile
tm_stop	core/ifu_exu_csr.v	/^    output eai_xs_off, csr_access_ilgl, tm_stop, core_cgstop, tcm_cgstop, itcm_nohold, mdv_nob2b/;"	p	module:exu_csr
tmr_irq_r	core/ifu_exu_csr.v	/^    input ext_irq_r, sft_irq_r, tmr_irq_r;$/;"	p	module:exu_csr
u_mode	core/ifu_exu_csr.v	/^    output u_mode, s_mode, h_mode, m_mode;$/;"	p	module:exu_csr
u_sirv_gnrl_xchecker	general/sirv_gnrl_dffs.v	/^u_sirv_gnrl_xchecker($/;"	i	module:sirv_gnrl_dfflr
wbck_csr_dat	core/ifu_exu_csr.v	/^    input [`E203_XLEN-1:0] wbck_csr_dat;$/;"	p	module:exu_csr
wbck_csr_ena	core/ifu_exu_csr.v	/^    wire wbck_csr_ena = csr_ena & csr_wr_en & (~csr_access_ilgl);$/;"	n	module:exu_csr
wbck_dest_dat	core/ifu_exu_regfile.v	/^input [`E203_XLEN-1:0] wbck_dest_dat;$/;"	p	module:exu_regfile
wbck_dest_idx	core/ifu_exu_regfile.v	/^input [`E203_RFIDX_WIDTH-1:0] wbck_dest_idx;$/;"	p	module:exu_regfile
wbck_dest_wen	core/ifu_exu_regfile.v	/^input wbck_dest_wen;$/;"	p	module:exu_regfile
wfi_Halt_exu_ack	core/exu_dispatch.v	/^    input wfi_Halt_exu_ack,$/;"	p	module:exu_disp
wfi_halt_exu_req	core/exu_dispatch.v	/^    input wfi_halt_exu_req,$/;"	p	module:exu_disp
wr_csr_nxt	core/ifu_exu_csr.v	/^    output [`E203_XLEN-1:0] wr_csr_nxt;$/;"	p	module:exu_csr
wr_dcsr_ena	core/ifu_exu_csr.v	/^    output status_mie_r, mtie_r, msie_r, meie_r, wr_dcsr_ena, wr_dpc_ena, wr_dscratch_ena;$/;"	p	module:exu_csr
wr_dpc_ena	core/ifu_exu_csr.v	/^    output status_mie_r, mtie_r, msie_r, meie_r, wr_dcsr_ena, wr_dpc_ena, wr_dscratch_ena;$/;"	p	module:exu_csr
wr_dscratch_ena	core/ifu_exu_csr.v	/^    output status_mie_r, mtie_r, msie_r, meie_r, wr_dcsr_ena, wr_dpc_ena, wr_dscratch_ena;$/;"	p	module:exu_csr
wr_mstatus	core/ifu_exu_csr.v	/^    wire wr_mstatus = sel_mstatus & csr_wr_en;$/;"	n	module:exu_csr
wr_ustatus	core/ifu_exu_csr.v	/^    wire wr_ustatus = sel_ustatus & csr_wr_en;$/;"	n	module:exu_csr
x1_r	core/ifu_exu_regfile.v	/^output [`E203_XLEN-1:0] x1_r;$/;"	p	module:exu_regfile
