# ğŸ–¥ï¸ Digital Design Repository

This repository contains multiple digital design implementations in **Verilog HDL**, including a custom 19-bit CPU architecture, SHA-256, and an I2C translator, with code and documentation.

## ğŸ“‚ Structure

```
Task 1 (19-bit architecture)/
 â”œâ”€ code/        # ALU, datapath, regfile, memory, testbench, etc.
 â””â”€ doc/         # Handwritten and PDF documentation

Task-2 (SHA-256)/
 â”œâ”€ code/        # SHA-256 module and testbench
 â””â”€ doc/         # Handwritten and PDF documentation

Task-4 (I2C translator)/
 â”œâ”€ code/        # Master, Slave, Translator, testbench
 â””â”€ doc/         # PDF documentation
```

---

**Contact** : Yash Siddhapura <br> 
ğŸ“ Phone: +91-7284985820 <br>
âœ‰ï¸ Email: siddhapurayash09@gmail.com <br>
ğŸ“ College: LD College of Engineering <br>
ğŸ”— LinkedIn: https://www.linkedin.com/in/siddhapurayash/ <br>
