Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Fri Sep 22 13:35:28 2017
| Host             : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file srio_example_test_power_routed.rpt -pb srio_example_test_power_summary_routed.pb -rpx srio_example_test_power_routed.rpx
| Design           : srio_example_test
| Device           : xc7k325tffg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.616  |
| Dynamic (W)              | 0.444  |
| Device Static (W)        | 0.171  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 83.8   |
| Junction Temperature (C) | 26.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        8 |       --- |             --- |
| Slice Logic              |     0.007 |    20861 |       --- |             --- |
|   LUT as Logic           |     0.006 |     7318 |    203800 |            3.59 |
|   Register               |    <0.001 |    10559 |    407600 |            2.59 |
|   LUT as Shift Register  |    <0.001 |      446 |     64000 |            0.70 |
|   CARRY4                 |    <0.001 |      197 |     50950 |            0.39 |
|   LUT as Distributed RAM |    <0.001 |       96 |     64000 |            0.15 |
|   F7/F8 Muxes            |    <0.001 |      108 |    203800 |            0.05 |
|   Others                 |     0.000 |      719 |       --- |             --- |
| Signals                  |     0.009 |    15387 |       --- |             --- |
| Block RAM                |     0.009 |     32.5 |       445 |            7.30 |
| MMCM                     |     0.125 |        1 |        10 |           10.00 |
| GTX                      |     0.270 |        1 |         8 |           12.50 |
| Static Power             |     0.171 |          |           |                 |
| Total                    |     0.616 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.145 |       0.073 |      0.071 |
| Vccaux    |       1.800 |     0.097 |       0.069 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.127 |       0.122 |      0.004 |
| MGTAVtt   |       1.200 |     0.109 |       0.104 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                            | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| clkfbout                                                                | srio_ip/inst/srio_clk_inst/clkfbout               |             6.4 |
| clkout0                                                                 | srio_ip/inst/srio_clk_inst/clkout0                |             6.4 |
| clkout1                                                                 | srio_ip/inst/srio_clk_inst/clkout1                |            25.6 |
| clkout2                                                                 | srio_ip/inst/srio_clk_inst/clkout2                |            12.8 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clkp                                                                | sys_clkp                                          |             6.4 |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------+-----------+
| Name                                                                                 | Power (W) |
+--------------------------------------------------------------------------------------+-----------+
| srio_example_test                                                                    |     0.444 |
|   dbg_hub                                                                            |     0.002 |
|     inst                                                                             |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                           |     0.001 |
|         U_ICON_INTERFACE                                                             |     0.001 |
|           U_CMD1                                                                     |    <0.001 |
|           U_CMD2                                                                     |    <0.001 |
|           U_CMD3                                                                     |    <0.001 |
|           U_CMD4                                                                     |    <0.001 |
|           U_CMD5                                                                     |    <0.001 |
|           U_CMD6_RD                                                                  |    <0.001 |
|             U_RD_FIFO                                                                |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst                                  |    <0.001 |
|                 inst_fifo_gen                                                        |    <0.001 |
|                   gconvfifo.rf                                                       |    <0.001 |
|                     grf.rf                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                         gr1.gr1_int.rfwft                                            |    <0.001 |
|                         gras.rsts                                                    |    <0.001 |
|                         rpntr                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                         gwas.wsts                                                    |    <0.001 |
|                         wpntr                                                        |    <0.001 |
|                       gntv_or_sync_fifo.mem                                          |    <0.001 |
|                         gdm.dm_gen.dm                                                |    <0.001 |
|                           RAM_reg_0_15_0_5                                           |    <0.001 |
|                           RAM_reg_0_15_12_15                                         |    <0.001 |
|                           RAM_reg_0_15_6_11                                          |    <0.001 |
|                       rstblk                                                         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           U_CMD6_WR                                                                  |    <0.001 |
|             U_WR_FIFO                                                                |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst                                  |    <0.001 |
|                 inst_fifo_gen                                                        |    <0.001 |
|                   gconvfifo.rf                                                       |    <0.001 |
|                     grf.rf                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                         gras.rsts                                                    |    <0.001 |
|                         rpntr                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                         gwas.wsts                                                    |    <0.001 |
|                         wpntr                                                        |    <0.001 |
|                       gntv_or_sync_fifo.mem                                          |    <0.001 |
|                         gdm.dm_gen.dm                                                |    <0.001 |
|                           RAM_reg_0_15_0_5                                           |    <0.001 |
|                           RAM_reg_0_15_12_15                                         |    <0.001 |
|                           RAM_reg_0_15_6_11                                          |    <0.001 |
|                       rstblk                                                         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|           U_CMD7_CTL                                                                 |    <0.001 |
|           U_CMD7_STAT                                                                |    <0.001 |
|           U_STATIC_STATUS                                                            |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                    |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                               |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                        |    <0.001 |
|           U_RD_ABORT_FLAG                                                            |    <0.001 |
|           U_RD_REQ_FLAG                                                              |    <0.001 |
|           U_TIMER                                                                    |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                           |    <0.001 |
|       CORE_XSDB.U_ICON                                                               |    <0.001 |
|         U_CMD                                                                        |    <0.001 |
|         U_STAT                                                                       |    <0.001 |
|         U_SYNC                                                                       |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                  |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                |    <0.001 |
|   srio_ip                                                                            |     0.430 |
|     inst                                                                             |     0.430 |
|       k7_v7_gtxe2_common_inst                                                        |    <0.001 |
|       srio_clk_inst                                                                  |     0.126 |
|       srio_gen2_0_block_inst                                                         |     0.303 |
|         cfg_fabric_inst                                                              |    <0.001 |
|         srio_gen2_v4_0_5_unifiedtop_inst                                             |     0.030 |
|           buf_core_inst                                                              |     0.009 |
|             buf_top_inst                                                             |     0.009 |
|               buf_cfg_top_inst                                                       |    <0.001 |
|                 buf_cfg_axi_inst                                                     |    <0.001 |
|                 buf_cfg_reg_inst                                                     |    <0.001 |
|               buf_rx_inst                                                            |     0.005 |
|                 async_passage_gen.buf_rx_async_passage_inst                          |    <0.001 |
|                 buf_rx_bram_bank_inst                                                |     0.004 |
|                   blk_mem_inst                                                       |     0.004 |
|                     inst_blk_mem_gen                                                 |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen                           |     0.004 |
|                         valid.cstr                                                   |     0.004 |
|                           ramloop[0].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|                           ramloop[1].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|                           ramloop[2].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|                           ramloop[3].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|               buf_tx_inst                                                            |     0.003 |
|                 buf_tx_bram_bank_inst                                                |     0.001 |
|                   blk_mem_inst                                                       |     0.001 |
|                     inst_blk_mem_gen                                                 |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                           |     0.001 |
|                         valid.cstr                                                   |     0.001 |
|                           ramloop[0].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|                           ramloop[1].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|                           ramloop[2].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|                           ramloop[3].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|                 buf_tx_sync_unit_inst                                                |     0.001 |
|                   real_sync_unit.dist_ram_afifo_inst                                 |    <0.001 |
|                     inst_fifo_gen                                                    |    <0.001 |
|                       gconvfifo.rf                                                   |    <0.001 |
|                         grf.rf                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                             gr1.gr1_int.rfwft                                        |    <0.001 |
|                             gras.rsts                                                |    <0.001 |
|                             rpntr                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                             gwas.wsts                                                |    <0.001 |
|                             wpntr                                                    |    <0.001 |
|                           gntv_or_sync_fifo.mem                                      |    <0.001 |
|                             gdm.dm_gen.dm                                            |    <0.001 |
|                               RAM_reg_0_15_0_5                                       |    <0.001 |
|                               RAM_reg_0_15_12_17                                     |    <0.001 |
|                               RAM_reg_0_15_18_23                                     |    <0.001 |
|                               RAM_reg_0_15_24_29                                     |    <0.001 |
|                               RAM_reg_0_15_30_35                                     |    <0.001 |
|                               RAM_reg_0_15_36_41                                     |    <0.001 |
|                               RAM_reg_0_15_42_47                                     |    <0.001 |
|                               RAM_reg_0_15_48_53                                     |    <0.001 |
|                               RAM_reg_0_15_54_59                                     |    <0.001 |
|                               RAM_reg_0_15_60_65                                     |    <0.001 |
|                               RAM_reg_0_15_66_71                                     |    <0.001 |
|                               RAM_reg_0_15_6_11                                      |    <0.001 |
|                           rstblk                                                     |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                   srl16_fifo_inst                                                    |    <0.001 |
|                     inst_fifo_gen                                                    |    <0.001 |
|                       gconvfifo.rf                                                   |    <0.001 |
|                         grf.rf                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                             gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                             gras.rsts                                                |    <0.001 |
|                             rpntr                                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                             gwas.wsts                                                |    <0.001 |
|                             wpntr                                                    |    <0.001 |
|                           rstblk                                                     |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                             ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 four_queue_write_gen.req0_queue_reg_0_31_0_4                         |    <0.001 |
|                 four_queue_write_gen.req1_queue_reg_0_31_0_4                         |    <0.001 |
|                 queue_lookup_reg_0_31_0_0                                            |    <0.001 |
|                 queue_lookup_reg_0_31_1_1                                            |    <0.001 |
|                 req2_queue_reg_0_31_0_4                                              |    <0.001 |
|                 resp_queue_prio_reg_0_31_0_0                                         |    <0.001 |
|                 resp_queue_prio_reg_0_31_1_1                                         |    <0.001 |
|                 resp_queue_reg_0_31_0_4                                              |    <0.001 |
|                 tag_lookup_reg_0_31_0_4                                              |    <0.001 |
|           log_core_inst                                                              |     0.009 |
|             log_top_inst                                                             |     0.009 |
|               arb_rx_inst                                                            |     0.005 |
|                 arb_rx_pipe_inst                                                     |     0.003 |
|               arb_tx_inst                                                            |    <0.001 |
|                 priority_arbitration_gen[1].prio_tx_arbiter.arb_tx_mux_inst          |    <0.001 |
|                 user_if_gen[3].arb_tx_user_if_port_inst                              |    <0.001 |
|                 user_if_gen[6].arb_tx_user_if_port_inst                              |    <0.001 |
|                 user_if_gen[7].arb_tx_user_if_port_inst                              |    <0.001 |
|               hello_decoder_inst                                                     |    <0.001 |
|               hello_encoder_inst                                                     |     0.002 |
|               log_cfg_top_inst                                                       |    <0.001 |
|                 log_cfg_axi_inst                                                     |    <0.001 |
|                 log_cfg_reg_inst                                                     |    <0.001 |
|               maint_block_enabled_gen.log_maint_inst                                 |    <0.001 |
|           phy_core_inst                                                              |     0.012 |
|             phy_top_inst                                                             |     0.012 |
|               ollm_rx_top_inst                                                       |     0.002 |
|                 ollm_rx_cs_decode_inst                                               |    <0.001 |
|                 ollm_rx_datapath_inst                                                |     0.001 |
|                 ollm_rx_err_detect_inst                                              |    <0.001 |
|                   ollm_rx_crc16_32_inst                                              |     0.000 |
|                   ollm_rx_crc16_48_inst                                              |     0.000 |
|               ollm_tx_top_inst                                                       |     0.003 |
|                 ollm_tx_buf_inst                                                     |    <0.001 |
|                   ollm_tx_crc16_16_inst                                              |    <0.001 |
|                   ollm_tx_crc16_32_inst                                              |    <0.001 |
|                   ollm_tx_crc16_48_inst                                              |    <0.001 |
|                   ollm_tx_crc16_64_inst                                              |    <0.001 |
|                 ollm_tx_cs_gen_inst                                                  |    <0.001 |
|                 ollm_tx_data_mux_inst                                                |    <0.001 |
|                 ollm_tx_oplm_inst                                                    |    <0.001 |
|                 ollm_tx_pkt_assembly_inst                                            |    <0.001 |
|                 ollm_tx_pkt_stack_inst                                               |    <0.001 |
|               oplm_top_inst                                                          |     0.006 |
|                 oplm_gtregisters_inst                                                |    <0.001 |
|                 oplm_init_inst                                                       |    <0.001 |
|                 oplm_rx_inst                                                         |     0.002 |
|                 oplm_tx_inst                                                         |     0.002 |
|               phy_cfg_top_inst                                                       |    <0.001 |
|                 phy_cfg_axi_inst                                                     |    <0.001 |
|                 phy_cfg_reg_inst                                                     |    <0.001 |
|         srio_gt_wrapper_inst                                                         |     0.273 |
|           inst                                                                       |     0.273 |
|             gt_rxresetfsm_i                                                          |     0.001 |
|               sync_RXRESETDONE                                                       |    <0.001 |
|               sync_cplllock                                                          |    <0.001 |
|               sync_data_valid                                                        |    <0.001 |
|               sync_mmcm_lock_reclocked                                               |    <0.001 |
|               sync_run_phase_alignment_int                                           |    <0.001 |
|               sync_rx_fsm_reset_done_int                                             |    <0.001 |
|               sync_time_out_wait_bypass                                              |    <0.001 |
|             gt_txresetfsm_i                                                          |     0.001 |
|               sync_TXRESETDONE                                                       |    <0.001 |
|               sync_cplllock                                                          |    <0.001 |
|               sync_mmcm_lock_reclocked                                               |    <0.001 |
|               sync_run_phase_alignment_int                                           |    <0.001 |
|               sync_time_out_wait_bypass                                              |    <0.001 |
|               sync_tx_fsm_reset_done_int                                             |    <0.001 |
|             srio_gen2_0_i                                                            |     0.271 |
|               gt0_srio_gen2_0_i                                                      |     0.271 |
|       srio_rst_inst                                                                  |    <0.001 |
|   srio_rx                                                                            |     0.013 |
|     fifo_rx_ip                                                                       |    <0.001 |
|       U0                                                                             |    <0.001 |
|         inst_fifo_gen                                                                |    <0.001 |
|           gconvfifo.rf                                                               |    <0.001 |
|             grf.rf                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                 grss.rsts                                                            |    <0.001 |
|                   c1                                                                 |    <0.001 |
|                   c2                                                                 |    <0.001 |
|                 rpntr                                                                |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                 gwss.wsts                                                            |    <0.001 |
|                   c0                                                                 |    <0.001 |
|                   c1                                                                 |    <0.001 |
|                 wpntr                                                                |    <0.001 |
|               gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                             |    <0.001 |
|                   inst_blk_mem_gen                                                   |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                       valid.cstr                                                     |    <0.001 |
|                         ramloop[0].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                            |    <0.001 |
|                         ramloop[1].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                            |    <0.001 |
|                         ramloop[2].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                            |    <0.001 |
|                         ramloop[3].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                            |    <0.001 |
|                         ramloop[4].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                            |    <0.001 |
|                         ramloop[5].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                            |    <0.001 |
|                         ramloop[6].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                            |    <0.001 |
|                         ramloop[7].ram.r                                             |    <0.001 |
|                           prim_noinit.ram                                            |    <0.001 |
|     ila_ip                                                                           |     0.012 |
|       inst                                                                           |     0.012 |
|         ila_core_inst                                                                |     0.012 |
|           ila_trace_memory_inst                                                      |     0.005 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.005 |
|               inst_blk_mem_gen                                                       |     0.005 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                 |     0.005 |
|                   valid.cstr                                                         |     0.005 |
|                     ramloop[0].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[10].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[11].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[12].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[13].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[14].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[15].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[16].ram.r                                                |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[1].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[2].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[3].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[4].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[5].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[6].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[7].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[8].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|                     ramloop[9].ram.r                                                 |    <0.001 |
|                       prim_noinit.ram                                                |    <0.001 |
|           u_ila_cap_ctrl                                                             |    <0.001 |
|             U_CDONE                                                                  |    <0.001 |
|             U_NS0                                                                    |    <0.001 |
|             U_NS1                                                                    |    <0.001 |
|             u_cap_addrgen                                                            |    <0.001 |
|               U_CMPRESET                                                             |    <0.001 |
|               u_cap_sample_counter                                                   |    <0.001 |
|                 U_SCE                                                                |    <0.001 |
|                 U_SCMPCE                                                             |    <0.001 |
|                 U_SCRST                                                              |    <0.001 |
|                 u_scnt_cmp                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                     DUT                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                         u_srlA                                                       |    <0.001 |
|                         u_srlB                                                       |    <0.001 |
|                         u_srlC                                                       |    <0.001 |
|                         u_srlD                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                         u_srlA                                                       |    <0.001 |
|                         u_srlB                                                       |    <0.001 |
|                         u_srlC                                                       |    <0.001 |
|                         u_srlD                                                       |    <0.001 |
|               u_cap_window_counter                                                   |    <0.001 |
|                 U_WCE                                                                |    <0.001 |
|                 U_WHCMPCE                                                            |    <0.001 |
|                 U_WLCMPCE                                                            |    <0.001 |
|                 u_wcnt_hcmp                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                     DUT                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                         u_srlA                                                       |    <0.001 |
|                         u_srlB                                                       |    <0.001 |
|                         u_srlC                                                       |    <0.001 |
|                         u_srlD                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                         u_srlA                                                       |    <0.001 |
|                         u_srlB                                                       |    <0.001 |
|                         u_srlC                                                       |    <0.001 |
|                         u_srlD                                                       |    <0.001 |
|                 u_wcnt_lcmp                                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                     DUT                                                              |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                         u_srlA                                                       |    <0.001 |
|                         u_srlB                                                       |    <0.001 |
|                         u_srlC                                                       |    <0.001 |
|                         u_srlD                                                       |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                         u_srlA                                                       |    <0.001 |
|                         u_srlB                                                       |    <0.001 |
|                         u_srlC                                                       |    <0.001 |
|                         u_srlD                                                       |    <0.001 |
|           u_ila_regs                                                                 |     0.003 |
|             MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                                    |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                     |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                     |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|             U_XSDB_SLAVE                                                             |    <0.001 |
|             reg_15                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_16                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_17                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_18                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_19                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_1a                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_6                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_7                                                                    |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_8                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|             reg_80                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_81                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_82                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_83                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_84                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_85                                                                   |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_887                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|             reg_88d                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|             reg_890                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|             reg_9                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|             reg_srl_fff                                                              |    <0.001 |
|             reg_stream_ffd                                                           |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|             reg_stream_ffe                                                           |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           u_ila_reset_ctrl                                                           |    <0.001 |
|             arm_detection_inst                                                       |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|             halt_detection_inst                                                      |    <0.001 |
|           u_trig                                                                     |     0.002 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             U_TM                                                                     |     0.002 |
|               N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|           xsdb_memory_read_inst                                                      |    <0.001 |
|   vio_ip                                                                             |    <0.001 |
|     inst                                                                             |    <0.001 |
|       DECODER_INST                                                                   |    <0.001 |
|       PROBE_IN_INST                                                                  |    <0.001 |
|       U_XSDB_SLAVE                                                                   |    <0.001 |
+--------------------------------------------------------------------------------------+-----------+


