[2025-09-18 06:36:41] START suite=qualcomm_srv trace=srv436_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv436_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2574775 heartbeat IPC: 3.884 cumulative IPC: 3.884 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4994643 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4994643 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4994644 heartbeat IPC: 4.132 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13231610 heartbeat IPC: 1.214 cumulative IPC: 1.214 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21476174 heartbeat IPC: 1.213 cumulative IPC: 1.213 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 29673865 heartbeat IPC: 1.22 cumulative IPC: 1.216 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 37871644 heartbeat IPC: 1.22 cumulative IPC: 1.217 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 46063080 heartbeat IPC: 1.221 cumulative IPC: 1.217 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 54248332 heartbeat IPC: 1.222 cumulative IPC: 1.218 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv436_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000025 cycles: 62466389 heartbeat IPC: 1.217 cumulative IPC: 1.218 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 70723122 heartbeat IPC: 1.211 cumulative IPC: 1.217 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000029 cycles: 79005511 heartbeat IPC: 1.207 cumulative IPC: 1.216 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 82294396 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 23 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 82294396 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv436_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.215 instructions: 100000001 cycles: 82294396
CPU 0 Branch Prediction Accuracy: 92.74% MPKI: 12.89 Average ROB Occupancy at Mispredict: 30.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08545
BRANCH_INDIRECT: 0.3695
BRANCH_CONDITIONAL: 11.07
BRANCH_DIRECT_CALL: 0.4206
BRANCH_INDIRECT_CALL: 0.5443
BRANCH_RETURN: 0.4056


====Backend Stall Breakdown====
ROB_STALL: 14381
LQ_STALL: 0
SQ_STALL: 44535


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: 9
NON_REPLAY_LOAD: 4.331525

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 9
NON_REPLAY_LOAD: 14372

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 3318

cpu0->cpu0_STLB TOTAL        ACCESS:    2121230 HIT:    2120573 MISS:        657 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121230 HIT:    2120573 MISS:        657 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 132.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9640971 HIT:    8798508 MISS:     842463 MSHR_MERGE:      37833
cpu0->cpu0_L2C LOAD         ACCESS:    7738574 HIT:    7060355 MISS:     678219 MSHR_MERGE:        418
cpu0->cpu0_L2C RFO          ACCESS:     585259 HIT:     509037 MISS:      76222 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     164591 HIT:     111686 MISS:      52905 MSHR_MERGE:      37415
cpu0->cpu0_L2C WRITE        ACCESS:    1151361 HIT:    1117032 MISS:      34329 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1186 HIT:        398 MISS:        788 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     116193 ISSUED:     108001 USEFUL:       1383 USELESS:       5174
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 29.94 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15839407 HIT:    7713355 MISS:    8126052 MSHR_MERGE:    2016894
cpu0->cpu0_L1I LOAD         ACCESS:   15839407 HIT:    7713355 MISS:    8126052 MSHR_MERGE:    2016894
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30935214 HIT:   26963765 MISS:    3971449 MSHR_MERGE:    1698897
cpu0->cpu0_L1D LOAD         ACCESS:   16734500 HIT:   14609049 MISS:    2125451 MSHR_MERGE:     496035
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     335733 HIT:     240282 MISS:      95451 MSHR_MERGE:      38762
cpu0->cpu0_L1D WRITE        ACCESS:   13863664 HIT:   12114327 MISS:    1749337 MSHR_MERGE:    1164076
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1317 HIT:        107 MISS:       1210 MSHR_MERGE:         24
cpu0->cpu0_L1D PREFETCH REQUESTED:     532526 ISSUED:     335733 USEFUL:      11239 USELESS:      37543
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.31 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12982961 HIT:   10696816 MISS:    2286145 MSHR_MERGE:    1154549
cpu0->cpu0_ITLB LOAD         ACCESS:   12982961 HIT:   10696816 MISS:    2286145 MSHR_MERGE:    1154549
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.015 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29084411 HIT:   27759681 MISS:    1324730 MSHR_MERGE:     335096
cpu0->cpu0_DTLB LOAD         ACCESS:   29084411 HIT:   27759681 MISS:    1324730 MSHR_MERGE:     335096
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.092 cycles
cpu0->LLC TOTAL        ACCESS:     926654 HIT:     915487 MISS:      11167 MSHR_MERGE:        267
cpu0->LLC LOAD         ACCESS:     677801 HIT:     669615 MISS:       8186 MSHR_MERGE:         40
cpu0->LLC RFO          ACCESS:      76222 HIT:      76211 MISS:         11 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      15490 HIT:      12725 MISS:       2765 MSHR_MERGE:        227
cpu0->LLC WRITE        ACCESS:     156353 HIT:     156344 MISS:          9 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        788 HIT:        592 MISS:        196 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:      10873
  AVG DBUS CONGESTED CYCLE: 2.985
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         15
  FULL:          0
Channel 0 REFRESHES ISSUED:       6858

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537571       534035        68846          603
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           39           64           13
  STLB miss resolved @ L2C                0           46          181          264           23
  STLB miss resolved @ LLC                0           27          216          415           48
  STLB miss resolved @ MEM                0            0           57          113          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199017        55088      1565734       114506           13
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            4            0
  STLB miss resolved @ L2C                0            1            0            1            0
  STLB miss resolved @ LLC                0            3            0           20            0
  STLB miss resolved @ MEM                0            0            0           10            6
[2025-09-18 06:49:05] END   suite=qualcomm_srv trace=srv436_ap (rc=0)
