Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/tahmeed/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab uvm_tb_top -s uvm_tb_top -timescale 1ns/1ps -debug typical 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 45 for port 'data_i' [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux.sv:88]
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 45 for port 'data_o' [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux.sv:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.$unit_cf_math_pkg_sv_3773881969
Compiling package work.axi_pkg
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package work.tb_pkg
Compiling package work.base_pkg
Compiling package work.apb_pkg
Compiling module work.tb_intf_default
Compiling module work.axi_intf_default
Compiling module work.uart_intf_default
Compiling module work.stream_register(T=r_resp_cmd_t_a...
Compiling module work.axi_atop_filter(AxiIdWidth=32'b0...
Compiling module work.spill_register_flushable(T=aw_ch...
Compiling module work.spill_register(T=aw_chan_t_axi_b...
Compiling module work.spill_register_flushable(T=logic...
Compiling module work.spill_register(T=logic[0:0],Bypa...
Compiling module work.spill_register_flushable(T=w_cha...
Compiling module work.spill_register(T=w_chan_t_axi_bu...
Compiling module work.spill_register_flushable(T=ar_ch...
Compiling module work.spill_register(T=ar_chan_t_axi_b...
Compiling module work.spill_register_flushable(T=b_cha...
Compiling module work.spill_register(T=b_chan_t_axi_bu...
Compiling module work.spill_register_flushable(T=r_cha...
Compiling module work.spill_register(T=r_chan_t_axi_bu...
Compiling module work.delta_counter(WIDTH=32'b01)
Compiling module work.axi_demux_id_counters(AxiIdBits=...
Compiling module work.counter(WIDTH=32'b01)
Compiling module work.lzc_default
Compiling module work.rr_arb_tree(NumIn=32'b010,DataTy...
Compiling module work.axi_demux_simple(AxiIdWidth=32'b...
Compiling module work.axi_demux(AxiIdWidth=32'b01000,a...
Compiling module work.fifo_v3(FALL_THROUGH=1'b1,DEPTH=...
Compiling module work.fifo_v3(DEPTH=32'b010,dtype=id_t...
Compiling module work.fifo_v3(DEPTH=32'b01,dtype=r_dat...
Compiling module work.delta_counter(WIDTH=32'b01000)
Compiling module work.counter(WIDTH=32'b01000)
Compiling module work.axi_err_slv(AxiIdWidth=32'b01000...
Compiling module work.delta_counter(WIDTH=32'b01001)
Compiling module work.counter(WIDTH=32'b01001)
Compiling module work.onehot_to_bin(ONEHOT_WIDTH=32'b0...
Compiling module work.id_queue(ID_WIDTH=8,CAPACITY=2,d...
Compiling module work.axi_burst_splitter_counters(MaxT...
Compiling module work.axi_burst_splitter_ax_chan(chan_...
Compiling module work.id_queue(ID_WIDTH=8,CAPACITY=2,d...
Compiling module work.axi_burst_splitter_counters(MaxT...
Compiling module work.axi_burst_splitter_ax_chan(chan_...
Compiling module work.axi_burst_splitter(MaxReadTxns=3...
Compiling module work.fifo_v3(DEPTH=32'b010,dtype=id_t...
Compiling module work.axi_to_axi_lite_id_reflect(AxiId...
Compiling module work.axi_to_axi_lite(AxiAddrWidth=32'...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.axi_fifo(Depth=32'b0100,aw_chan_...
Compiling module work.axi_to_simple_if(req_t=tb_uvm_ax...
Compiling module work.uart_reg_if
Compiling module work.clk_div(DIV_WIDTH=32)
Compiling module work.gray_to_bin(DATA_WIDTH=9)
Compiling module work.bin_to_gray(DATA_WIDTH=9)
Compiling module work.register(ELEM_WIDTH=9)
Compiling module work.register_dual_flop(ELEM_WIDTH=9,...
Compiling module work.decoder(NUM_WIRE=256)
Compiling module work.demux(NUM_ELEM=256,ELEM_WIDTH=1)
Compiling module work.register(ELEM_WIDTH=8)
Compiling module work.mux(NUM_ELEM=256)
Compiling module work.mem(DEPTH=256)
Compiling module work.cdc_fifo(FIFO_SIZE=8)
Compiling module work.uart_tx
Compiling module work.dff
Compiling module work.edge_detector(POSEDGE=1'b0)
Compiling module work.uart_rx
Compiling module work.uart_top(req_t=tb_uvm_axi_req_t,...
Compiling module work.uvm_tb_top
Built simulation snapshot uvm_tb_top
