#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x161c3f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15f84d0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x161d6f0 .functor NOT 1, L_0x16431a0, C4<0>, C4<0>, C4<0>;
L_0x16056f0 .functor XOR 1, L_0x1642d80, L_0x1642e20, C4<0>, C4<0>;
L_0x16043f0 .functor XOR 1, L_0x16056f0, L_0x1643020, C4<0>, C4<0>;
v0x1640fd0_0 .net "L", 0 0, v0x15ff270_0;  1 drivers
v0x1641090_0 .net "Q_dut", 0 0, L_0x1642bc0;  1 drivers
v0x1641150_0 .net "Q_ref", 0 0, v0x161da00_0;  1 drivers
L_0x7fa7e21ff210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1641220_0 .net *"_ivl_10", 1 0, L_0x7fa7e21ff210;  1 drivers
v0x16412c0_0 .net *"_ivl_14", 0 0, L_0x1642c60;  1 drivers
v0x16413f0_0 .net *"_ivl_16", 0 0, L_0x1642d80;  1 drivers
v0x16414d0_0 .net *"_ivl_18", 0 0, L_0x1642e20;  1 drivers
v0x16415b0_0 .net *"_ivl_20", 0 0, L_0x16056f0;  1 drivers
v0x1641690_0 .net *"_ivl_22", 0 0, L_0x1643020;  1 drivers
v0x1641770_0 .net *"_ivl_24", 0 0, L_0x16043f0;  1 drivers
L_0x7fa7e21ff1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1641850_0 .net *"_ivl_5", 1 0, L_0x7fa7e21ff1c8;  1 drivers
v0x1641930_0 .var "clk", 0 0;
v0x16419d0_0 .net "q_in", 0 0, v0x163dcb0_0;  1 drivers
v0x1641a70_0 .net "r_in", 0 0, v0x163dd80_0;  1 drivers
v0x1641b60_0 .var/2u "stats1", 159 0;
v0x1641c40_0 .var/2u "strobe", 0 0;
v0x1641d00_0 .net "tb_match", 0 0, L_0x16431a0;  1 drivers
v0x1641ed0_0 .net "tb_mismatch", 0 0, L_0x161d6f0;  1 drivers
L_0x1642990 .concat [ 1 2 0 0], v0x163dcb0_0, L_0x7fa7e21ff1c8;
L_0x1642a80 .concat [ 1 2 0 0], v0x163dd80_0, L_0x7fa7e21ff210;
L_0x1642bc0 .part L_0x16425b0, 0, 1;
L_0x1642c60 .concat [ 1 0 0 0], v0x161da00_0;
L_0x1642d80 .concat [ 1 0 0 0], v0x161da00_0;
L_0x1642e20 .concat [ 1 0 0 0], L_0x1642bc0;
L_0x1643020 .concat [ 1 0 0 0], v0x161da00_0;
L_0x16431a0 .cmp/eeq 1, L_0x1642c60, L_0x16043f0;
S_0x15fd940 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x15f84d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x161d960_0 .net "L", 0 0, v0x15ff270_0;  alias, 1 drivers
v0x161da00_0 .var "Q", 0 0;
v0x1605800_0 .net "clk", 0 0, v0x1641930_0;  1 drivers
v0x1604500_0 .net "q_in", 0 0, v0x163dcb0_0;  alias, 1 drivers
v0x16005b0_0 .net "r_in", 0 0, v0x163dd80_0;  alias, 1 drivers
E_0x15e37d0 .event posedge, v0x1605800_0;
S_0x163d9d0 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x15f84d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x15ff270_0 .var "L", 0 0;
v0x163dc10_0 .net "clk", 0 0, v0x1641930_0;  alias, 1 drivers
v0x163dcb0_0 .var "q_in", 0 0;
v0x163dd80_0 .var "r_in", 0 0;
E_0x15e10d0/0 .event negedge, v0x1605800_0;
E_0x15e10d0/1 .event posedge, v0x1605800_0;
E_0x15e10d0 .event/or E_0x15e10d0/0, E_0x15e10d0/1;
S_0x163de80 .scope module, "top_module1" "top_module" 3 88, 4 29 0, S_0x15f84d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 3 "q_in";
    .port_info 3 /INPUT 3 "r_in";
    .port_info 4 /OUTPUT 3 "Q";
v0x16401d0_0 .net "L", 0 0, v0x15ff270_0;  alias, 1 drivers
v0x1640290_0 .net "Q", 2 0, L_0x16425b0;  1 drivers
L_0x7fa7e21ff0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1640350_0 .net *"_ivl_12", 1 0, L_0x7fa7e21ff0a8;  1 drivers
L_0x7fa7e21ff0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1640420_0 .net *"_ivl_17", 1 0, L_0x7fa7e21ff0f0;  1 drivers
L_0x7fa7e21ff138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1640500_0 .net *"_ivl_24", 1 0, L_0x7fa7e21ff138;  1 drivers
L_0x7fa7e21ff180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1640630_0 .net *"_ivl_31", 1 0, L_0x7fa7e21ff180;  1 drivers
L_0x7fa7e21ff018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1640710_0 .net *"_ivl_5", 1 0, L_0x7fa7e21ff018;  1 drivers
v0x16407f0_0 .net "clk", 0 0, v0x1641930_0;  alias, 1 drivers
v0x1640890_0 .net "q1", 2 0, L_0x1642080;  1 drivers
RS_0x7fa7e22489a8 .resolv tri, L_0x16421f0, L_0x1642370;
v0x16409e0_0 .net8 "q2", 2 0, RS_0x7fa7e22489a8;  2 drivers
v0x1640aa0_0 .net "q3", 2 0, L_0x1642850;  1 drivers
v0x1640b90_0 .net "q_in", 2 0, L_0x1642990;  1 drivers
v0x1640c50_0 .net "r_in", 2 0, L_0x1642a80;  1 drivers
L_0x1641fb0 .part L_0x1642a80, 0, 1;
L_0x1642080 .concat [ 1 2 0 0], v0x163e4a0_0, L_0x7fa7e21ff018;
L_0x16421f0 .concat [ 1 2 0 0], v0x163fa00_0, L_0x7fa7e21ff0a8;
L_0x1642370 .concat [ 1 2 0 0], v0x1640080_0, L_0x7fa7e21ff0f0;
L_0x1642510 .part RS_0x7fa7e22489a8, 0, 1;
L_0x16425b0 .concat [ 1 2 0 0], v0x163eb20_0, L_0x7fa7e21ff138;
L_0x16427b0 .part RS_0x7fa7e22489a8, 0, 1;
L_0x1642850 .concat [ 1 2 0 0], v0x163f110_0, L_0x7fa7e21ff180;
S_0x163e140 .scope module, "ff1" "flipflop" 4 41, 4 1 0, S_0x163de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x163e3e0_0 .net "D", 0 0, L_0x1641fb0;  1 drivers
v0x163e4a0_0 .var "Q", 0 0;
v0x163e560_0 .net "clk", 0 0, v0x1641930_0;  alias, 1 drivers
v0x163e680_0 .net "reset", 0 0, v0x15ff270_0;  alias, 1 drivers
S_0x163e7d0 .scope module, "ff2" "flipflop" 4 62, 4 1 0, S_0x163de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x163ea60_0 .net "D", 0 0, L_0x1642510;  1 drivers
v0x163eb20_0 .var "Q", 0 0;
v0x163ebe0_0 .net "clk", 0 0, v0x1641930_0;  alias, 1 drivers
v0x163ec80_0 .net "reset", 0 0, v0x15ff270_0;  alias, 1 drivers
S_0x163edb0 .scope module, "ff3" "flipflop" 4 69, 4 1 0, S_0x163de80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x163f050_0 .net "D", 0 0, L_0x16427b0;  1 drivers
v0x163f110_0 .var "Q", 0 0;
v0x163f1d0_0 .net "clk", 0 0, v0x1641930_0;  alias, 1 drivers
v0x163f330_0 .net "reset", 0 0, v0x15ff270_0;  alias, 1 drivers
S_0x163f4f0 .scope module, "mux1" "mux_2to1" 4 48, 4 15 0, S_0x163de80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "Y";
v0x163f750_0 .net "A", 2 0, L_0x16425b0;  alias, 1 drivers
L_0x7fa7e21ff060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x163f850_0 .net "B", 2 0, L_0x7fa7e21ff060;  1 drivers
v0x163f930_0 .net "S", 0 0, v0x15ff270_0;  alias, 1 drivers
v0x163fa00_0 .var "Y", 0 0;
E_0x15e1250 .event anyedge, v0x161d960_0, v0x163f850_0, v0x163f750_0;
S_0x163fb50 .scope module, "mux2" "mux_2to1" 4 55, 4 15 0, S_0x163de80;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "A";
    .port_info 1 /INPUT 3 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "Y";
v0x163fe00_0 .net "A", 2 0, L_0x1642850;  alias, 1 drivers
v0x163ff00_0 .net "B", 2 0, L_0x1642080;  alias, 1 drivers
v0x163ffe0_0 .net "S", 0 0, v0x15ff270_0;  alias, 1 drivers
v0x1640080_0 .var "Y", 0 0;
E_0x15f49f0 .event anyedge, v0x161d960_0, v0x163ff00_0, v0x163fe00_0;
S_0x1640e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x15f84d0;
 .timescale -12 -12;
E_0x1621ae0 .event anyedge, v0x1641c40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1641c40_0;
    %nor/r;
    %assign/vec4 v0x1641c40_0, 0;
    %wait E_0x1621ae0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x163d9d0;
T_1 ;
    %wait E_0x15e10d0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x163dcb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x163dd80_0, 0;
    %assign/vec4 v0x15ff270_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x163d9d0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15e37d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x15fd940;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x161da00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x15fd940;
T_4 ;
    %wait E_0x15e37d0;
    %load/vec4 v0x161d960_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x16005b0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x1604500_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x161da00_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x163e140;
T_5 ;
    %wait E_0x15e37d0;
    %load/vec4 v0x163e680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x163e4a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x163e3e0_0;
    %assign/vec4 v0x163e4a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x163f4f0;
T_6 ;
    %wait E_0x15e1250;
    %load/vec4 v0x163f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x163f850_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x163fa00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x163f750_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x163fa00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x163fb50;
T_7 ;
    %wait E_0x15f49f0;
    %load/vec4 v0x163ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x163ff00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x1640080_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x163fe00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x1640080_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x163e7d0;
T_8 ;
    %wait E_0x15e37d0;
    %load/vec4 v0x163ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x163eb20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x163ea60_0;
    %assign/vec4 v0x163eb20_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x163edb0;
T_9 ;
    %wait E_0x15e37d0;
    %load/vec4 v0x163f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x163f110_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x163f050_0;
    %assign/vec4 v0x163f110_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15f84d0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1641930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1641c40_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x15f84d0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1641930_0;
    %inv;
    %store/vec4 v0x1641930_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x15f84d0;
T_12 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x163dc10_0, v0x1641ed0_0, v0x1641930_0, v0x1640fd0_0, v0x16419d0_0, v0x1641a70_0, v0x1641150_0, v0x1641090_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x15f84d0;
T_13 ;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_13.1 ;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x15f84d0;
T_14 ;
    %wait E_0x15e10d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1641b60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1641b60_0, 4, 32;
    %load/vec4 v0x1641d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1641b60_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1641b60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1641b60_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1641150_0;
    %load/vec4 v0x1641150_0;
    %load/vec4 v0x1641090_0;
    %xor;
    %load/vec4 v0x1641150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1641b60_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x1641b60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1641b60_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/mt2015_muxdff/iter1/response0/top_module.sv";
