{
  "Top": "beamformer_top",
  "RtlTop": "beamformer_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "beamformer_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>*",
      "srcSize": "96",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "in_stream_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "in_stream_1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>*",
      "srcSize": "96",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "out_stream_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "out_stream_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "weight_stream": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "weight_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/samarth\/Desktop\/6g_ai_ran\/beamforming",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "beamformer_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "5134",
    "Latency": "5133"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "beamformer_top",
    "Version": "1.0",
    "DisplayName": "Beamformer_top",
    "Revision": "2114500775",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_beamformer_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/beamformer.h",
      "..\/..\/beamformer.cpp"
    ],
    "TestBench": ["..\/..\/beamformer_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/beamformer_top_beamformer_top_Pipeline_subcarrier_loop.vhd",
      "impl\/vhdl\/beamformer_top_beamformer_top_Pipeline_weight_load.vhd",
      "impl\/vhdl\/beamformer_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/beamformer_top_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/beamformer_top_regslice_both.vhd",
      "impl\/vhdl\/beamformer_top_weights_re_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/beamformer_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/beamformer_top_beamformer_top_Pipeline_subcarrier_loop.v",
      "impl\/verilog\/beamformer_top_beamformer_top_Pipeline_weight_load.v",
      "impl\/verilog\/beamformer_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/beamformer_top_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/beamformer_top_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/beamformer_top_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/beamformer_top_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/beamformer_top_regslice_both.v",
      "impl\/verilog\/beamformer_top_weights_re_RAM_AUTO_1R1W.v",
      "impl\/verilog\/beamformer_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/beamformer_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_stream_0:in_stream_1:out_stream_0:out_stream_1:weight_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_stream_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "in_stream_0_",
      "ports": [
        "in_stream_0_TDATA",
        "in_stream_0_TKEEP",
        "in_stream_0_TLAST",
        "in_stream_0_TREADY",
        "in_stream_0_TSTRB",
        "in_stream_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "in_stream_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "in_stream_1_",
      "ports": [
        "in_stream_1_TDATA",
        "in_stream_1_TKEEP",
        "in_stream_1_TLAST",
        "in_stream_1_TREADY",
        "in_stream_1_TSTRB",
        "in_stream_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "out_stream_0_",
      "ports": [
        "out_stream_0_TDATA",
        "out_stream_0_TKEEP",
        "out_stream_0_TLAST",
        "out_stream_0_TREADY",
        "out_stream_0_TSTRB",
        "out_stream_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    },
    "out_stream_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "out_stream_1_",
      "ports": [
        "out_stream_1_TDATA",
        "out_stream_1_TKEEP",
        "out_stream_1_TLAST",
        "out_stream_1_TREADY",
        "out_stream_1_TSTRB",
        "out_stream_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    },
    "weight_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "weight_stream_",
      "ports": [
        "weight_stream_TDATA",
        "weight_stream_TKEEP",
        "weight_stream_TLAST",
        "weight_stream_TREADY",
        "weight_stream_TSTRB",
        "weight_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "weight_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_0_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_0_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_0_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_0_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_1_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_1_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_1_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "out_stream_0_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_0_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_0_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_0_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_0_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_0_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_1_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_1_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_1_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_1_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_1_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_1_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "weight_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "weight_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "weight_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "weight_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "weight_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "weight_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "beamformer_top",
      "BindInstances": "weights_re_U weights_re_1_U weights_re_2_U weights_re_3_U weights_im_U weights_im_1_U weights_im_2_U weights_im_3_U",
      "Instances": [
        {
          "ModuleName": "beamformer_top_Pipeline_weight_load",
          "InstanceName": "grp_beamformer_top_Pipeline_weight_load_fu_116",
          "BindInstances": "icmp_ln121_fu_210_p2 idx_2_fu_216_p2 icmp_ln128_fu_244_p2"
        },
        {
          "ModuleName": "beamformer_top_Pipeline_subcarrier_loop",
          "InstanceName": "grp_beamformer_top_Pipeline_subcarrier_loop_fu_136",
          "BindInstances": "icmp_ln137_fu_298_p2 add_ln137_fu_304_p2 mul_16s_16s_32_1_1_U13 icmp_ln74_fu_730_p2 add_ln74_fu_735_p2 select_ln74_fu_740_p3 ref_tmp_i_i321_i_0_fu_747_p3 mul_16s_16s_32_1_1_U14 icmp_ln74_1_fu_761_p2 add_ln74_1_fu_766_p2 select_ln74_1_fu_771_p3 ref_tmp_i_i214_i_0_fu_778_p3 mul_16s_16s_32_1_1_U15 icmp_ln75_fu_792_p2 add_ln75_fu_797_p2 select_ln75_fu_802_p3 ref_tmp_i_i84_i_0_fu_809_p3 mul_16s_16s_32_1_1_U16 icmp_ln75_1_fu_823_p2 add_ln75_1_fu_828_p2 select_ln75_1_fu_833_p3 ref_tmp_i_i_i_0_fu_840_p3 mul_16s_16s_32_1_1_U17 icmp_ln74_2_fu_854_p2 add_ln74_2_fu_859_p2 select_ln74_2_fu_864_p3 ref_tmp_i_i321_i_0_1558_fu_871_p3 mul_16s_16s_32_1_1_U18 icmp_ln74_3_fu_885_p2 add_ln74_3_fu_890_p2 select_ln74_3_fu_895_p3 ref_tmp_i_i214_i_0_1579_fu_902_p3 add_ln74_5_fu_909_p2 mul_16s_16s_32_1_1_U19 icmp_ln75_2_fu_922_p2 add_ln75_2_fu_927_p2 select_ln75_2_fu_932_p3 ref_tmp_i_i84_i_0_1601_fu_939_p3 mul_16s_16s_32_1_1_U20 icmp_ln75_3_fu_953_p2 add_ln75_3_fu_958_p2 select_ln75_3_fu_963_p3 ref_tmp_i_i_i_0_1622_fu_970_p3 sub_ln75_fu_977_p2 mul_16s_16s_32_1_1_U21 icmp_ln74_4_fu_990_p2 add_ln74_7_fu_995_p2 select_ln74_4_fu_1000_p3 ref_tmp_i_i321_i_0_1_fu_1007_p3 mul_16s_16s_32_1_1_U22 icmp_ln74_5_fu_1021_p2 add_ln74_8_fu_1026_p2 select_ln74_5_fu_1031_p3 ref_tmp_i_i214_i_0_1_fu_1038_p3 mul_16s_16s_32_1_1_U23 icmp_ln75_4_fu_1052_p2 add_ln75_5_fu_1057_p2 select_ln75_4_fu_1062_p3 ref_tmp_i_i84_i_0_1_fu_1069_p3 mul_16s_16s_32_1_1_U24 icmp_ln75_5_fu_1083_p2 add_ln75_6_fu_1088_p2 select_ln75_5_fu_1093_p3 ref_tmp_i_i_i_0_1_fu_1100_p3 mul_16s_16s_32_1_1_U25 icmp_ln74_6_fu_1114_p2 add_ln74_9_fu_1119_p2 select_ln74_6_fu_1124_p3 ref_tmp_i_i321_i_0_1_1_fu_1131_p3 mul_16s_16s_32_1_1_U26 icmp_ln74_7_fu_1145_p2 add_ln74_10_fu_1150_p2 select_ln74_7_fu_1155_p3 ref_tmp_i_i214_i_0_1_1_fu_1162_p3 add_ln74_12_fu_1169_p2 mul_16s_16s_32_1_1_U27 icmp_ln75_6_fu_1182_p2 add_ln75_7_fu_1187_p2 select_ln75_6_fu_1192_p3 ref_tmp_i_i84_i_0_1_1_fu_1199_p3 mul_16s_16s_32_1_1_U28 icmp_ln75_7_fu_1213_p2 add_ln75_8_fu_1218_p2 select_ln75_7_fu_1223_p3 ref_tmp_i_i_i_0_1_1_fu_1230_p3 sub_ln75_2_fu_1237_p2"
        }
      ]
    },
    "Info": {
      "beamformer_top_Pipeline_weight_load": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "beamformer_top_Pipeline_subcarrier_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "beamformer_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "beamformer_top_Pipeline_weight_load": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.674"
        },
        "Loops": [{
            "Name": "weight_load",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "beamformer_top_Pipeline_subcarrier_loop": {
        "Latency": {
          "LatencyBest": "1029",
          "LatencyAvg": "1029",
          "LatencyWorst": "1029",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.380"
        },
        "Loops": [{
            "Name": "subcarrier_loop",
            "TripCount": "1024",
            "Latency": "1027",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1553",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1695",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "beamformer_top": {
        "Latency": {
          "LatencyBest": "5133",
          "LatencyAvg": "5133",
          "LatencyWorst": "5133",
          "PipelineII": "5134",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.380"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "16",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1622",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2168",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-28 17:35:24 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
