# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Sinalizador_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Hermes/PN2/Aula 8 e 9/Tudo/BCD_7seg/BCD_7seg/BCD_7seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Bcd_7seg
# -- Compiling architecture with_select_bcd7seg of Bcd_7seg
# vcom -93 -work work {D:/Hermes/PN2/Aula 8 e 9/Tudo/Comparador/Comparador/comparador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparador
# -- Compiling architecture rtl of comparador
# vcom -93 -work work {D:/Hermes/PN2/Aula 8 e 9/Tudo/Datapath/Datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Datapath
# -- Compiling architecture RTL of Datapath
# vcom -93 -work work {D:/Hermes/PN2/Aula 8 e 9/Tudo/Reg_MA/mean_4_clocks/mean_4_clocks.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mean_4_clocks
# -- Compiling architecture arch of mean_4_clocks
# vcom -93 -work work {D:/Hermes/PN2/Aula 8 e 9/Tudo/RegW/RegW/RegW.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegW
# -- Compiling architecture RTL of RegW
# vcom -93 -work work {D:/Hermes/PN2/Aula 8 e 9/Tudo/Controladora/Controladora.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controladora
# -- Compiling architecture arch of Controladora
# vcom -93 -work work {D:/Hermes/PN2/Aula 8 e 9/Tudo/Sinalizador/Sinalizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sinalizador
# -- Compiling architecture FSM of Sinalizador
# 
# vcom -93 -work work {D:/Hermes/PN2/Aula 8 e 9/Tudo/Sinalizador/tb_sinalizador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sinalizador
# -- Compiling architecture arch of tb_sinalizador
# ** Warning: [4] D:/Hermes/PN2/Aula 8 e 9/Tudo/Sinalizador/tb_sinalizador.vhd(44): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_sinalizador
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_sinalizador 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sinalizador(arch)
# Loading work.sinalizador(fsm)
# Loading work.controladora(arch)
# Loading work.datapath(rtl)
# Loading work.mean_4_clocks(arch)
# Loading work.regw(rtl)
# Loading work.comparador(rtl)
# Loading work.bcd_7seg(with_select_bcd7seg)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_sinalizador/instance_datapath/instancia_comparador
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_sinalizador/instance_datapath/instancia_comparador
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_sinalizador/instancia_sinalizador/instance_datapath/instancia_comparador
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_sinalizador/instance_datapath/instancia_comparador
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_sinalizador/instance_datapath/instancia_comparador
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /tb_sinalizador/instancia_sinalizador/instance_datapath/instancia_comparador
