* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Apr 6 2019 11:52:14

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : pid_alt.drone_altitude_i_0
T_2_14_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g0_1
T_1_15_wire_logic_cluster/lc_0/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g2_1
T_2_14_wire_logic_cluster/lc_1/in_0

End 

Net : pid_alt.O_18
T_0_12_wire_mult/mult/O_18
T_1_9_sp4_v_t_45
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_4/in_3

End 

Net : drone_altitude_0
T_2_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_1/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_45
T_0_12_sp4_h_l_15
T_0_12_lc_trk_g3_2
T_0_12_wire_mult/lc_0/in_3

End 

Net : pid_alt.error_15
T_1_16_wire_logic_cluster/lc_7/out
T_1_14_sp4_v_t_43
T_1_10_sp4_v_t_43
T_0_12_lc_trk_g0_6
T_0_12_wire_mult/mult/A_15

End 

Net : pid_alt.error_cry_14
T_1_16_wire_logic_cluster/lc_6/cout
T_1_16_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.O_16
T_0_12_wire_mult/mult/O_16
T_1_9_sp4_v_t_41
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_17
T_0_12_wire_mult/lc_1/out
T_1_8_sp4_v_t_38
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_0/in_3

End 

Net : drone_altitude_1
T_2_15_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g2_0
T_2_15_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.error_axbZ0Z_1
T_2_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_0
T_2_24_wire_logic_cluster/lc_7/out
T_2_24_lc_trk_g2_7
T_2_24_wire_logic_cluster/lc_4/in_3

T_2_24_wire_logic_cluster/lc_7/out
T_2_24_sp4_h_l_3
T_5_24_sp4_v_t_45
T_5_28_lc_trk_g0_0
T_5_28_wire_logic_cluster/lc_1/in_1

T_2_24_wire_logic_cluster/lc_7/out
T_2_24_sp4_h_l_3
T_5_24_sp4_v_t_45
T_5_28_sp4_v_t_41
T_5_29_lc_trk_g3_1
T_5_29_wire_logic_cluster/lc_7/in_3

T_2_24_wire_logic_cluster/lc_7/out
T_2_24_sp4_h_l_3
T_6_24_sp4_h_l_6
T_5_24_sp4_v_t_43
T_4_26_lc_trk_g1_6
T_4_26_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_7/out
T_2_24_sp4_h_l_3
T_5_20_sp4_v_t_38
T_4_22_lc_trk_g0_3
T_4_22_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_7/out
T_2_24_lc_trk_g2_7
T_2_24_wire_logic_cluster/lc_7/in_0

T_2_24_wire_logic_cluster/lc_7/out
T_2_24_lc_trk_g2_7
T_2_24_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.PPM_STATE_58_d
T_2_24_wire_logic_cluster/lc_4/out
T_2_24_lc_trk_g3_4
T_2_24_input_2_3
T_2_24_wire_logic_cluster/lc_3/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_24_lc_trk_g3_4
T_2_24_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_25_lc_trk_g1_4
T_2_25_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_25_lc_trk_g1_4
T_2_25_wire_logic_cluster/lc_5/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_4_26_lc_trk_g3_6
T_4_26_wire_logic_cluster/lc_4/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_lc_trk_g0_0
T_2_26_wire_logic_cluster/lc_4/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_1_25_lc_trk_g0_4
T_1_25_wire_logic_cluster/lc_3/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_6_22_sp4_v_t_37
T_5_25_lc_trk_g2_5
T_5_25_wire_logic_cluster/lc_2/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_1_26_lc_trk_g1_0
T_1_26_wire_logic_cluster/lc_3/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_28_lc_trk_g3_3
T_2_28_wire_logic_cluster/lc_3/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_27_lc_trk_g3_6
T_2_27_wire_logic_cluster/lc_2/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_4_26_lc_trk_g3_6
T_4_26_input_2_3
T_4_26_wire_logic_cluster/lc_3/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_6_22_sp4_v_t_37
T_5_25_lc_trk_g2_5
T_5_25_input_2_1
T_5_25_wire_logic_cluster/lc_1/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_1_27_lc_trk_g2_6
T_1_27_wire_logic_cluster/lc_3/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_5_26_lc_trk_g3_3
T_5_26_wire_logic_cluster/lc_7/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_1_25_lc_trk_g0_4
T_1_25_input_2_4
T_1_25_wire_logic_cluster/lc_4/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_6_22_sp4_v_t_37
T_5_25_lc_trk_g2_5
T_5_25_input_2_5
T_5_25_wire_logic_cluster/lc_5/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_28_lc_trk_g3_3
T_2_28_wire_logic_cluster/lc_1/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_1_27_lc_trk_g2_6
T_1_27_input_2_4
T_1_27_wire_logic_cluster/lc_4/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_1_27_lc_trk_g2_6
T_1_27_wire_logic_cluster/lc_5/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_24_lc_trk_g3_4
T_2_24_wire_logic_cluster/lc_1/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_1_27_lc_trk_g2_6
T_1_27_input_2_6
T_1_27_wire_logic_cluster/lc_6/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_29_lc_trk_g1_6
T_2_29_wire_logic_cluster/lc_2/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_29_lc_trk_g1_6
T_2_29_wire_logic_cluster/lc_6/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_1_26_lc_trk_g1_0
T_1_26_wire_logic_cluster/lc_0/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_1_27_lc_trk_g2_6
T_1_27_wire_logic_cluster/lc_7/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_7_27_sp4_h_l_2
T_7_27_lc_trk_g0_7
T_7_27_wire_logic_cluster/lc_2/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_29_lc_trk_g1_6
T_2_29_input_2_1
T_2_29_wire_logic_cluster/lc_1/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_5_26_lc_trk_g3_3
T_5_26_input_2_2
T_5_26_wire_logic_cluster/lc_2/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_29_lc_trk_g1_6
T_2_29_input_2_5
T_2_29_wire_logic_cluster/lc_5/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_4_27_lc_trk_g3_3
T_4_27_wire_logic_cluster/lc_2/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_1_23_lc_trk_g3_4
T_1_23_wire_logic_cluster/lc_6/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_28_lc_trk_g3_3
T_2_28_wire_logic_cluster/lc_2/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_5_26_lc_trk_g3_3
T_5_26_wire_logic_cluster/lc_5/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_1_23_lc_trk_g3_4
T_1_23_wire_logic_cluster/lc_4/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_5_26_lc_trk_g3_3
T_5_26_wire_logic_cluster/lc_1/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_1_23_lc_trk_g3_4
T_1_23_input_2_7
T_1_23_wire_logic_cluster/lc_7/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_28_lc_trk_g3_3
T_2_28_wire_logic_cluster/lc_7/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_4_27_lc_trk_g3_3
T_4_27_wire_logic_cluster/lc_7/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_4_27_lc_trk_g3_3
T_4_27_wire_logic_cluster/lc_5/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_3_27_lc_trk_g0_6
T_3_27_wire_logic_cluster/lc_7/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_3_27_lc_trk_g0_6
T_3_27_wire_logic_cluster/lc_3/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_4_27_lc_trk_g3_3
T_4_27_wire_logic_cluster/lc_3/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_16_sp12_v_t_23
T_3_28_sp12_h_l_0
T_8_28_lc_trk_g1_4
T_8_28_wire_logic_cluster/lc_4/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_1_26_lc_trk_g1_0
T_1_26_wire_logic_cluster/lc_4/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_1_30_lc_trk_g1_3
T_1_30_wire_logic_cluster/lc_2/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_3_30_sp4_h_l_9
T_7_30_sp4_h_l_0
T_8_30_lc_trk_g2_0
T_8_30_wire_logic_cluster/lc_2/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_3_30_sp4_h_l_9
T_7_30_sp4_h_l_0
T_8_30_lc_trk_g2_0
T_8_30_wire_logic_cluster/lc_3/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_3_30_sp4_h_l_9
T_7_30_sp4_h_l_0
T_8_30_lc_trk_g2_0
T_8_30_wire_logic_cluster/lc_1/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_3_26_sp4_h_l_6
T_6_22_sp4_v_t_43
T_5_23_lc_trk_g3_3
T_5_23_wire_logic_cluster/lc_0/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_27_lc_trk_g3_6
T_2_27_wire_logic_cluster/lc_0/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_7_27_sp4_h_l_2
T_7_27_lc_trk_g0_7
T_7_27_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_3_27_lc_trk_g0_6
T_3_27_wire_logic_cluster/lc_5/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_1_26_lc_trk_g1_0
T_1_26_wire_logic_cluster/lc_5/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_1_26_lc_trk_g1_0
T_1_26_wire_logic_cluster/lc_7/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_20_sp4_v_t_45
T_1_22_lc_trk_g0_3
T_1_22_wire_logic_cluster/lc_7/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_20_sp4_v_t_45
T_1_22_lc_trk_g0_3
T_1_22_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_1_26_lc_trk_g1_0
T_1_26_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_25_lc_trk_g1_4
T_2_25_wire_logic_cluster/lc_3/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_25_lc_trk_g1_4
T_2_25_wire_logic_cluster/lc_2/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_1_23_lc_trk_g3_4
T_1_23_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_lc_trk_g0_0
T_2_26_wire_logic_cluster/lc_0/in_0

T_2_24_wire_logic_cluster/lc_4/out
T_2_16_sp12_v_t_23
T_2_26_lc_trk_g3_4
T_2_26_input_2_7
T_2_26_wire_logic_cluster/lc_7/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_27_lc_trk_g3_6
T_2_27_wire_logic_cluster/lc_4/in_1

T_2_24_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_37
T_2_26_sp4_v_t_38
T_2_28_lc_trk_g3_3
T_2_28_input_2_0
T_2_28_wire_logic_cluster/lc_0/in_2

T_2_24_wire_logic_cluster/lc_4/out
T_2_23_sp4_v_t_40
T_3_27_sp4_h_l_11
T_4_27_lc_trk_g3_3
T_4_27_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.init_pulses_2_sqmuxa_0
T_2_24_wire_logic_cluster/lc_3/out
T_1_24_lc_trk_g3_3
T_1_24_wire_logic_cluster/lc_5/in_1

T_2_24_wire_logic_cluster/lc_3/out
T_3_24_lc_trk_g1_3
T_3_24_input_2_0
T_3_24_wire_logic_cluster/lc_0/in_2

T_2_24_wire_logic_cluster/lc_3/out
T_2_23_lc_trk_g0_3
T_2_23_wire_logic_cluster/lc_2/in_3

T_2_24_wire_logic_cluster/lc_3/out
T_3_24_lc_trk_g1_3
T_3_24_wire_logic_cluster/lc_7/in_3

T_2_24_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g3_3
T_3_23_input_2_2
T_3_23_wire_logic_cluster/lc_2/in_2

T_2_24_wire_logic_cluster/lc_3/out
T_3_23_lc_trk_g3_3
T_3_23_input_2_6
T_3_23_wire_logic_cluster/lc_6/in_2

T_2_24_wire_logic_cluster/lc_3/out
T_3_21_sp4_v_t_47
T_3_22_lc_trk_g3_7
T_3_22_wire_logic_cluster/lc_3/in_3

T_2_24_wire_logic_cluster/lc_3/out
T_2_24_sp4_h_l_11
T_4_24_lc_trk_g2_6
T_4_24_wire_logic_cluster/lc_5/in_3

T_2_24_wire_logic_cluster/lc_3/out
T_2_24_lc_trk_g1_3
T_2_24_wire_logic_cluster/lc_1/in_3

T_2_24_wire_logic_cluster/lc_3/out
T_2_24_sp4_h_l_11
T_4_24_lc_trk_g2_6
T_4_24_wire_logic_cluster/lc_1/in_3

T_2_24_wire_logic_cluster/lc_3/out
T_2_24_sp4_h_l_11
T_4_24_lc_trk_g2_6
T_4_24_wire_logic_cluster/lc_2/in_0

T_2_24_wire_logic_cluster/lc_3/out
T_1_24_lc_trk_g3_3
T_1_24_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_17
T_3_27_wire_logic_cluster/lc_1/cout
T_3_27_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.throttle_RNIEDI96Z0Z_6
T_1_24_wire_logic_cluster/lc_4/out
T_0_24_sp4_h_l_0
T_3_24_sp4_v_t_40
T_3_25_lc_trk_g2_0
T_3_25_input_2_6
T_3_25_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_6
T_1_24_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g0_5
T_1_24_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_10_18
T_3_27_wire_logic_cluster/lc_2/out
T_4_27_lc_trk_g1_2
T_4_27_wire_logic_cluster/lc_4/in_3

End 

Net : drone_altitude_2
T_2_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_axbZ0Z_2
T_2_15_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g2_5
T_1_15_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_16
T_3_27_wire_logic_cluster/lc_0/cout
T_3_27_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_10_17
T_3_27_wire_logic_cluster/lc_1/out
T_2_28_lc_trk_g1_1
T_2_28_input_2_6
T_2_28_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.PPM_STATEZ0Z_1
T_2_24_wire_logic_cluster/lc_6/out
T_2_24_lc_trk_g3_6
T_2_24_wire_logic_cluster/lc_4/in_1

T_2_24_wire_logic_cluster/lc_6/out
T_1_24_sp12_h_l_0
T_5_24_lc_trk_g1_3
T_5_24_wire_logic_cluster/lc_1/in_3

T_2_24_wire_logic_cluster/lc_6/out
T_2_21_sp4_v_t_36
T_3_21_sp4_h_l_6
T_4_21_lc_trk_g3_6
T_4_21_wire_logic_cluster/lc_2/in_3

T_2_24_wire_logic_cluster/lc_6/out
T_2_24_lc_trk_g3_6
T_2_24_input_2_7
T_2_24_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_axbZ0Z_3
T_2_15_wire_logic_cluster/lc_7/out
T_1_15_lc_trk_g3_7
T_1_15_wire_logic_cluster/lc_3/in_1

End 

Net : drone_altitude_3
T_2_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g2_6
T_2_15_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_2
T_1_26_wire_logic_cluster/lc_7/out
T_2_25_lc_trk_g3_7
T_2_25_wire_logic_cluster/lc_1/in_3

T_1_26_wire_logic_cluster/lc_7/out
T_1_26_lc_trk_g1_7
T_1_26_wire_logic_cluster/lc_1/in_3

T_1_26_wire_logic_cluster/lc_7/out
T_2_25_lc_trk_g3_7
T_2_25_wire_logic_cluster/lc_4/in_0

T_1_26_wire_logic_cluster/lc_7/out
T_1_26_lc_trk_g1_7
T_1_26_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.init_pulses_1_sqmuxa_0
T_2_24_wire_logic_cluster/lc_0/out
T_1_24_lc_trk_g2_0
T_1_24_wire_logic_cluster/lc_5/in_3

T_2_24_wire_logic_cluster/lc_0/out
T_2_23_lc_trk_g0_0
T_2_23_input_2_2
T_2_23_wire_logic_cluster/lc_2/in_2

T_2_24_wire_logic_cluster/lc_0/out
T_3_24_lc_trk_g1_0
T_3_24_input_2_7
T_3_24_wire_logic_cluster/lc_7/in_2

T_2_24_wire_logic_cluster/lc_0/out
T_3_24_lc_trk_g1_0
T_3_24_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g3_0
T_3_23_wire_logic_cluster/lc_2/in_3

T_2_24_wire_logic_cluster/lc_0/out
T_3_21_sp4_v_t_41
T_3_22_lc_trk_g2_1
T_3_22_input_2_3
T_3_22_wire_logic_cluster/lc_3/in_2

T_2_24_wire_logic_cluster/lc_0/out
T_2_24_sp4_h_l_5
T_4_24_lc_trk_g2_0
T_4_24_wire_logic_cluster/lc_5/in_1

T_2_24_wire_logic_cluster/lc_0/out
T_2_24_sp4_h_l_5
T_4_24_lc_trk_g2_0
T_4_24_wire_logic_cluster/lc_1/in_1

T_2_24_wire_logic_cluster/lc_0/out
T_3_23_lc_trk_g3_0
T_3_23_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_0/out
T_2_24_sp4_h_l_5
T_4_24_lc_trk_g2_0
T_4_24_input_2_2
T_4_24_wire_logic_cluster/lc_2/in_2

T_2_24_wire_logic_cluster/lc_0/out
T_1_24_lc_trk_g2_0
T_1_24_input_2_0
T_1_24_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.N_226
T_2_25_wire_logic_cluster/lc_1/out
T_2_24_lc_trk_g1_1
T_2_24_input_2_0
T_2_24_wire_logic_cluster/lc_0/in_2

T_2_25_wire_logic_cluster/lc_1/out
T_2_24_lc_trk_g1_1
T_2_24_wire_logic_cluster/lc_3/in_3

T_2_25_wire_logic_cluster/lc_1/out
T_1_26_lc_trk_g0_1
T_1_26_wire_logic_cluster/lc_2/in_1

T_2_25_wire_logic_cluster/lc_1/out
T_2_24_lc_trk_g1_1
T_2_24_wire_logic_cluster/lc_5/in_3

T_2_25_wire_logic_cluster/lc_1/out
T_3_22_sp4_v_t_43
T_4_26_sp4_h_l_0
T_4_26_lc_trk_g0_5
T_4_26_wire_logic_cluster/lc_0/in_1

T_2_25_wire_logic_cluster/lc_1/out
T_3_22_sp4_v_t_43
T_4_26_sp4_h_l_0
T_3_26_sp4_v_t_37
T_3_27_lc_trk_g3_5
T_3_27_input_2_4
T_3_27_wire_logic_cluster/lc_4/in_2

End 

Net : drone_altitude_i_7
T_1_19_wire_logic_cluster/lc_7/out
T_1_14_sp12_v_t_22
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_7
T_1_20_wire_logic_cluster/lc_0/out
T_1_19_lc_trk_g0_0
T_1_19_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.error_cry_13
T_1_16_wire_logic_cluster/lc_5/cout
T_1_16_wire_logic_cluster/lc_6/in_3

Net : pid_alt.error_14
T_1_16_wire_logic_cluster/lc_6/out
T_1_15_sp4_v_t_44
T_1_11_sp4_v_t_40
T_0_12_lc_trk_g3_0
T_0_12_wire_mult/lc_6/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_3
T_1_26_wire_logic_cluster/lc_6/out
T_2_25_lc_trk_g2_6
T_2_25_wire_logic_cluster/lc_1/in_1

T_1_26_wire_logic_cluster/lc_6/out
T_2_25_lc_trk_g2_6
T_2_25_input_2_4
T_2_25_wire_logic_cluster/lc_4/in_2

T_1_26_wire_logic_cluster/lc_6/out
T_1_26_lc_trk_g2_6
T_1_26_input_2_6
T_1_26_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_3_27_0_
T_3_27_wire_logic_cluster/carry_in_mux/cout
T_3_27_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_10_16
T_3_27_wire_logic_cluster/lc_0/out
T_3_28_lc_trk_g1_0
T_3_28_wire_logic_cluster/lc_2/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_4
T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_3/in_3

End 

Net : drone_altitude_i_4
T_2_14_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g0_3
T_1_15_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_1_4
T_3_24_wire_logic_cluster/lc_0/out
T_2_25_lc_trk_g1_0
T_2_25_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.aileron_esr_RNIV9IN5Z0Z_4
T_2_25_wire_logic_cluster/lc_7/out
T_3_25_lc_trk_g1_7
T_3_25_input_2_4
T_3_25_wire_logic_cluster/lc_4/in_2

End 

Net : drone_altitude_i_5
T_2_14_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g1_5
T_1_15_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_5
T_2_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.throttle_RNIJII96Z0Z_7
T_2_23_wire_logic_cluster/lc_1/out
T_3_21_sp4_v_t_46
T_3_25_lc_trk_g0_3
T_3_25_input_2_7
T_3_25_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_7
T_2_23_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g2_2
T_2_23_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_5
T_3_24_wire_logic_cluster/lc_7/out
T_3_24_lc_trk_g2_7
T_3_24_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.aileron_esr_RNI4FIN5Z0Z_5
T_3_24_wire_logic_cluster/lc_6/out
T_3_25_lc_trk_g1_6
T_3_25_input_2_5
T_3_25_wire_logic_cluster/lc_5/in_2

End 

Net : pid_alt.error_cry_12
T_1_16_wire_logic_cluster/lc_4/cout
T_1_16_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_13
T_1_16_wire_logic_cluster/lc_5/out
T_1_12_sp4_v_t_47
T_0_12_sp4_h_l_28
T_0_12_lc_trk_g3_1
T_0_12_wire_mult/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0Z0Z_1
T_2_25_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_45
T_2_27_lc_trk_g1_0
T_2_27_wire_logic_cluster/lc_4/in_3

T_2_25_wire_logic_cluster/lc_0/out
T_2_26_lc_trk_g1_0
T_2_26_wire_logic_cluster/lc_0/in_3

T_2_25_wire_logic_cluster/lc_0/out
T_1_25_lc_trk_g2_0
T_1_25_wire_logic_cluster/lc_1/in_3

T_2_25_wire_logic_cluster/lc_0/out
T_2_26_lc_trk_g1_0
T_2_26_wire_logic_cluster/lc_2/in_3

T_2_25_wire_logic_cluster/lc_0/out
T_2_26_lc_trk_g1_0
T_2_26_wire_logic_cluster/lc_7/in_0

T_2_25_wire_logic_cluster/lc_0/out
T_3_23_sp4_v_t_44
T_4_27_sp4_h_l_3
T_4_27_lc_trk_g1_6
T_4_27_wire_logic_cluster/lc_0/in_3

T_2_25_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_45
T_2_27_sp4_v_t_46
T_2_28_lc_trk_g3_6
T_2_28_wire_logic_cluster/lc_0/in_3

T_2_25_wire_logic_cluster/lc_0/out
T_3_23_sp4_v_t_44
T_4_27_sp4_h_l_3
T_4_27_lc_trk_g1_6
T_4_27_wire_logic_cluster/lc_3/in_0

T_2_25_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_45
T_2_27_lc_trk_g1_0
T_2_27_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.init_pulses_RNIAVNR2Z0Z_0
T_2_27_wire_logic_cluster/lc_4/out
T_1_28_lc_trk_g1_4
T_1_28_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_17
T_1_30_wire_logic_cluster/lc_1/cout
T_1_30_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_18
T_1_30_wire_logic_cluster/lc_2/out
T_1_27_sp4_v_t_44
T_2_27_sp4_h_l_9
T_4_27_lc_trk_g3_4
T_4_27_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_3
T_1_26_wire_logic_cluster/lc_5/out
T_1_26_lc_trk_g1_5
T_1_26_wire_logic_cluster/lc_1/in_1

T_1_26_wire_logic_cluster/lc_5/out
T_2_24_sp4_v_t_38
T_3_24_sp4_h_l_3
T_5_24_lc_trk_g3_6
T_5_24_wire_logic_cluster/lc_6/in_3

T_1_26_wire_logic_cluster/lc_5/out
T_1_22_sp4_v_t_47
T_1_23_lc_trk_g2_7
T_1_23_wire_logic_cluster/lc_2/in_3

T_1_26_wire_logic_cluster/lc_5/out
T_2_24_sp4_v_t_38
T_3_24_sp4_h_l_3
T_5_24_lc_trk_g3_6
T_5_24_wire_logic_cluster/lc_7/in_0

T_1_26_wire_logic_cluster/lc_5/out
T_1_22_sp4_v_t_47
T_1_23_lc_trk_g2_7
T_1_23_wire_logic_cluster/lc_5/in_0

T_1_26_wire_logic_cluster/lc_5/out
T_1_26_lc_trk_g1_5
T_1_26_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_d_12
T_1_26_wire_logic_cluster/lc_1/out
T_2_25_lc_trk_g2_1
T_2_25_wire_logic_cluster/lc_0/in_1

T_1_26_wire_logic_cluster/lc_1/out
T_1_25_lc_trk_g1_1
T_1_25_wire_logic_cluster/lc_3/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_4/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_lc_trk_g0_1
T_2_26_wire_logic_cluster/lc_4/in_1

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_5_22_sp4_v_t_45
T_5_25_lc_trk_g1_5
T_5_25_wire_logic_cluster/lc_2/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_6_26_sp4_h_l_5
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_7/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_4_26_lc_trk_g3_7
T_4_26_wire_logic_cluster/lc_3/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_5_22_sp4_v_t_45
T_5_25_lc_trk_g1_5
T_5_25_wire_logic_cluster/lc_1/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_1_25_lc_trk_g1_1
T_1_25_wire_logic_cluster/lc_4/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g2_1
T_2_27_wire_logic_cluster/lc_2/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_5_22_sp4_v_t_45
T_5_25_lc_trk_g1_5
T_5_25_wire_logic_cluster/lc_5/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_1_27_lc_trk_g1_1
T_1_27_wire_logic_cluster/lc_3/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_1_22_sp4_v_t_42
T_1_23_lc_trk_g3_2
T_1_23_wire_logic_cluster/lc_6/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_46
T_2_28_sp4_v_t_39
T_2_29_lc_trk_g3_7
T_2_29_wire_logic_cluster/lc_2/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_1_27_lc_trk_g1_1
T_1_27_wire_logic_cluster/lc_4/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_1_27_lc_trk_g1_1
T_1_27_wire_logic_cluster/lc_5/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_46
T_2_28_sp4_v_t_39
T_2_29_lc_trk_g3_7
T_2_29_wire_logic_cluster/lc_6/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_6_26_sp4_h_l_5
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_2/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_46
T_2_28_sp4_v_t_39
T_2_29_lc_trk_g3_7
T_2_29_wire_logic_cluster/lc_1/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_5_26_sp4_v_t_42
T_4_27_lc_trk_g3_2
T_4_27_wire_logic_cluster/lc_2/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_1_22_sp4_v_t_42
T_1_23_lc_trk_g3_2
T_1_23_wire_logic_cluster/lc_4/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_1_26_lc_trk_g2_1
T_1_26_wire_logic_cluster/lc_0/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_46
T_2_28_sp4_v_t_39
T_2_29_lc_trk_g3_7
T_2_29_wire_logic_cluster/lc_5/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_1_22_sp4_v_t_42
T_1_23_lc_trk_g3_2
T_1_23_wire_logic_cluster/lc_7/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_1_27_lc_trk_g1_1
T_1_27_wire_logic_cluster/lc_6/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_1_27_lc_trk_g1_1
T_1_27_wire_logic_cluster/lc_7/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_6_26_sp4_h_l_5
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_5/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_6_26_sp4_h_l_5
T_5_26_lc_trk_g1_5
T_5_26_wire_logic_cluster/lc_1/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_5_26_sp4_v_t_42
T_4_27_lc_trk_g3_2
T_4_27_wire_logic_cluster/lc_7/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_5_26_sp4_v_t_42
T_4_27_lc_trk_g3_2
T_4_27_wire_logic_cluster/lc_5/in_0

T_1_26_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_46
T_2_28_lc_trk_g1_3
T_2_28_wire_logic_cluster/lc_7/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_1_23_sp4_v_t_42
T_2_27_sp4_h_l_7
T_3_27_lc_trk_g3_7
T_3_27_wire_logic_cluster/lc_7/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_1_23_sp4_v_t_42
T_2_27_sp4_h_l_7
T_3_27_lc_trk_g3_7
T_3_27_wire_logic_cluster/lc_3/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_26_sp4_h_l_2
T_5_26_sp4_v_t_42
T_4_27_lc_trk_g3_2
T_4_27_input_2_3
T_4_27_wire_logic_cluster/lc_3/in_2

T_1_26_wire_logic_cluster/lc_1/out
T_1_23_sp4_v_t_42
T_2_27_sp4_h_l_7
T_6_27_sp4_h_l_7
T_7_27_lc_trk_g3_7
T_7_27_wire_logic_cluster/lc_5/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_46
T_2_28_sp4_v_t_39
T_1_30_lc_trk_g0_2
T_1_30_input_2_2
T_1_30_wire_logic_cluster/lc_2/in_2

T_1_26_wire_logic_cluster/lc_1/out
T_1_23_sp4_v_t_42
T_2_27_sp4_h_l_7
T_3_27_lc_trk_g3_7
T_3_27_wire_logic_cluster/lc_5/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_1_15_sp12_v_t_22
T_1_22_lc_trk_g2_2
T_1_22_wire_logic_cluster/lc_7/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_2_25_lc_trk_g2_1
T_2_25_wire_logic_cluster/lc_2/in_3

T_1_26_wire_logic_cluster/lc_1/out
T_1_23_sp4_v_t_42
T_2_27_sp4_h_l_7
T_4_27_lc_trk_g2_2
T_4_27_input_2_0
T_4_27_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_13
T_3_26_wire_logic_cluster/lc_5/cout
T_3_26_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_10_14
T_3_26_wire_logic_cluster/lc_6/out
T_3_26_sp4_h_l_1
T_5_26_lc_trk_g3_4
T_5_26_wire_logic_cluster/lc_0/in_3

End 

Net : drone_altitude_i_6
T_2_14_wire_logic_cluster/lc_7/out
T_1_15_lc_trk_g0_7
T_1_15_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_6
T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_8
T_3_23_wire_logic_cluster/lc_2/out
T_3_23_lc_trk_g2_2
T_3_23_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_1_30_0_
T_1_30_wire_logic_cluster/carry_in_mux/cout
T_1_30_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.throttle_RNIONI96Z0Z_8
T_3_23_wire_logic_cluster/lc_1/out
T_3_20_sp12_v_t_22
T_3_26_lc_trk_g3_5
T_3_26_input_2_0
T_3_26_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_11_16
T_1_30_wire_logic_cluster/lc_0/out
T_1_28_sp4_v_t_45
T_2_28_sp4_h_l_8
T_3_28_lc_trk_g3_0
T_3_28_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNI35QO1Z0Z_0
T_1_26_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_37
T_2_28_lc_trk_g1_5
T_2_28_wire_logic_cluster/lc_3/in_3

T_1_26_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_37
T_2_28_lc_trk_g1_5
T_2_28_wire_logic_cluster/lc_1/in_1

T_1_26_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_37
T_2_28_lc_trk_g1_5
T_2_28_input_2_2
T_2_28_wire_logic_cluster/lc_2/in_2

T_1_26_wire_logic_cluster/lc_2/out
T_1_26_lc_trk_g3_2
T_1_26_wire_logic_cluster/lc_4/in_1

T_1_26_wire_logic_cluster/lc_2/out
T_2_27_lc_trk_g2_2
T_2_27_wire_logic_cluster/lc_0/in_0

T_1_26_wire_logic_cluster/lc_2/out
T_1_26_sp4_h_l_9
T_2_26_lc_trk_g3_1
T_2_26_input_2_0
T_2_26_wire_logic_cluster/lc_0/in_2

T_1_26_wire_logic_cluster/lc_2/out
T_1_26_sp4_h_l_9
T_2_26_lc_trk_g3_1
T_2_26_wire_logic_cluster/lc_7/in_1

T_1_26_wire_logic_cluster/lc_2/out
T_2_27_lc_trk_g2_2
T_2_27_input_2_4
T_2_27_wire_logic_cluster/lc_4/in_2

T_1_26_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_37
T_2_28_lc_trk_g1_5
T_2_28_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_d_4
T_2_25_wire_logic_cluster/lc_4/out
T_1_26_lc_trk_g1_4
T_1_26_wire_logic_cluster/lc_2/in_3

T_2_25_wire_logic_cluster/lc_4/out
T_2_24_lc_trk_g0_4
T_2_24_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.PPM_STATE_RNI2APU1_1Z0Z_1
T_2_28_wire_logic_cluster/lc_3/out
T_1_28_lc_trk_g2_3
T_1_28_wire_logic_cluster/lc_2/in_1

End 

Net : pid_alt.error_12
T_1_16_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_45
T_0_12_sp4_h_l_32
T_0_12_lc_trk_g2_5
T_0_12_wire_mult/mult/A_12

End 

Net : pid_alt.error_cry_11
T_1_16_wire_logic_cluster/lc_3/cout
T_1_16_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_1
T_2_25_wire_logic_cluster/lc_3/out
T_2_25_lc_trk_g0_3
T_2_25_wire_logic_cluster/lc_4/in_1

T_2_25_wire_logic_cluster/lc_3/out
T_2_22_sp4_v_t_46
T_2_24_lc_trk_g3_3
T_2_24_wire_logic_cluster/lc_0/in_0

T_2_25_wire_logic_cluster/lc_3/out
T_2_25_lc_trk_g0_3
T_2_25_input_2_3
T_2_25_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_14
T_3_26_wire_logic_cluster/lc_6/cout
T_3_26_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_10_15
T_3_26_wire_logic_cluster/lc_7/out
T_4_27_lc_trk_g3_7
T_4_27_wire_logic_cluster/lc_1/in_3

End 

Net : pid_alt.O_15
T_0_11_wire_mult/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_0
T_2_24_wire_logic_cluster/lc_5/out
T_2_23_sp4_v_t_42
T_2_27_lc_trk_g1_7
T_2_27_wire_logic_cluster/lc_5/in_3

T_2_24_wire_logic_cluster/lc_5/out
T_2_23_sp4_v_t_42
T_2_26_lc_trk_g1_2
T_2_26_wire_logic_cluster/lc_2/in_1

T_2_24_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g0_5
T_1_25_input_2_1
T_1_25_wire_logic_cluster/lc_1/in_2

T_2_24_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_3/in_3

T_2_24_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g3_5
T_1_24_wire_logic_cluster/lc_2/in_0

T_2_24_wire_logic_cluster/lc_5/out
T_2_25_lc_trk_g0_5
T_2_25_wire_logic_cluster/lc_6/in_3

T_2_24_wire_logic_cluster/lc_5/out
T_2_24_lc_trk_g2_5
T_2_24_wire_logic_cluster/lc_2/in_3

T_2_24_wire_logic_cluster/lc_5/out
T_2_23_lc_trk_g0_5
T_2_23_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_5/out
T_3_24_lc_trk_g1_5
T_3_24_wire_logic_cluster/lc_5/in_3

T_2_24_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g2_5
T_3_23_wire_logic_cluster/lc_5/in_0

T_2_24_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g2_5
T_3_23_wire_logic_cluster/lc_0/in_3

T_2_24_wire_logic_cluster/lc_5/out
T_1_24_sp4_h_l_2
T_5_24_sp4_h_l_5
T_4_24_lc_trk_g0_5
T_4_24_input_2_3
T_4_24_wire_logic_cluster/lc_3/in_2

T_2_24_wire_logic_cluster/lc_5/out
T_1_24_sp4_h_l_2
T_4_24_sp4_v_t_39
T_4_25_lc_trk_g3_7
T_4_25_input_2_4
T_4_25_wire_logic_cluster/lc_4/in_2

T_2_24_wire_logic_cluster/lc_5/out
T_3_20_sp4_v_t_46
T_3_22_lc_trk_g2_3
T_3_22_input_2_1
T_3_22_wire_logic_cluster/lc_1/in_2

T_2_24_wire_logic_cluster/lc_5/out
T_3_23_lc_trk_g2_5
T_3_23_wire_logic_cluster/lc_3/in_0

T_2_24_wire_logic_cluster/lc_5/out
T_2_23_sp4_v_t_42
T_2_27_lc_trk_g1_7
T_2_27_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.throttle_RNIN3352Z0Z_0
T_2_27_wire_logic_cluster/lc_5/out
T_3_23_sp4_v_t_46
T_3_25_lc_trk_g2_3
T_3_25_wire_logic_cluster/lc_0/in_1

End 

Net : pid_alt.error_7
T_1_15_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_38
T_0_12_sp4_h_l_33
T_0_12_lc_trk_g2_4
T_0_12_wire_mult/mult/A_7

End 

Net : pid_alt.error_cry_6
T_1_15_wire_logic_cluster/lc_6/cout
T_1_15_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.CHOOSE_CHANNEL_fastZ0Z_0
T_2_25_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g3_2
T_2_25_wire_logic_cluster/lc_4/in_3

T_2_25_wire_logic_cluster/lc_2/out
T_2_24_lc_trk_g1_2
T_2_24_wire_logic_cluster/lc_0/in_1

T_2_25_wire_logic_cluster/lc_2/out
T_2_25_lc_trk_g0_2
T_2_25_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.init_pulses_RNIC1OR2Z0Z_2
T_2_26_wire_logic_cluster/lc_0/out
T_2_24_sp4_v_t_45
T_1_28_lc_trk_g2_0
T_1_28_input_2_2
T_1_28_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_12
T_3_22_wire_logic_cluster/lc_3/out
T_3_22_lc_trk_g0_3
T_3_22_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.elevator_RNIFQRT5Z0Z_12
T_3_22_wire_logic_cluster/lc_2/out
T_3_20_sp12_v_t_23
T_3_26_lc_trk_g2_4
T_3_26_input_2_4
T_3_26_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_16
T_1_30_wire_logic_cluster/lc_0/cout
T_1_30_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_17
T_1_30_wire_logic_cluster/lc_1/out
T_2_27_sp4_v_t_43
T_2_28_lc_trk_g2_3
T_2_28_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.throttle_RNI5V123Z0Z_2
T_2_26_wire_logic_cluster/lc_3/out
T_3_25_lc_trk_g3_3
T_3_25_input_2_2
T_3_25_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_2_cascade_
T_2_26_wire_logic_cluster/lc_2/ltout
T_2_26_wire_logic_cluster/lc_3/in_2

End 

Net : pid_alt.error_cry_10
T_1_16_wire_logic_cluster/lc_2/cout
T_1_16_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_11
T_1_16_wire_logic_cluster/lc_3/out
T_1_12_sp4_v_t_43
T_0_12_sp4_h_l_30
T_0_12_lc_trk_g3_3
T_0_12_wire_mult/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_8
T_3_26_wire_logic_cluster/lc_0/cout
T_3_26_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_10_9
T_3_26_wire_logic_cluster/lc_1/out
T_3_23_sp4_v_t_42
T_3_27_sp4_v_t_38
T_2_29_lc_trk_g0_3
T_2_29_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_11
T_4_24_wire_logic_cluster/lc_5/out
T_4_24_lc_trk_g2_5
T_4_24_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.elevator_RNIALRT5Z0Z_11
T_4_24_wire_logic_cluster/lc_4/out
T_4_23_sp4_v_t_40
T_3_26_lc_trk_g3_0
T_3_26_input_2_3
T_3_26_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_12
T_3_26_wire_logic_cluster/lc_4/cout
T_3_26_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_10_13
T_3_26_wire_logic_cluster/lc_5/out
T_4_27_lc_trk_g2_5
T_4_27_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_6
T_1_15_wire_logic_cluster/lc_6/out
T_1_12_sp4_v_t_36
T_0_12_sp4_h_l_25
T_0_12_lc_trk_g3_4
T_0_12_wire_mult/lc_6/in_3

End 

Net : pid_alt.error_cry_5
T_1_15_wire_logic_cluster/lc_5/cout
T_1_15_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un2_throttle_iv_1_9
T_3_23_wire_logic_cluster/lc_6/out
T_3_23_lc_trk_g3_6
T_3_23_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.throttle_RNITSI96Z0Z_9
T_3_23_wire_logic_cluster/lc_4/out
T_3_22_sp4_v_t_40
T_3_26_lc_trk_g0_5
T_3_26_input_2_1
T_3_26_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_9
T_1_16_wire_logic_cluster/lc_1/out
T_1_14_sp4_v_t_47
T_1_10_sp4_v_t_36
T_0_12_lc_trk_g1_1
T_0_12_wire_mult/lc_1/in_1

End 

Net : pid_alt.error_cry_8
T_1_16_wire_logic_cluster/lc_0/cout
T_1_16_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.init_pulses_3_sqmuxa_0
T_2_25_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g2_5
T_1_24_input_2_3
T_1_24_wire_logic_cluster/lc_3/in_2

T_2_25_wire_logic_cluster/lc_5/out
T_3_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_3_23_lc_trk_g0_3
T_3_23_wire_logic_cluster/lc_0/in_1

T_2_25_wire_logic_cluster/lc_5/out
T_3_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_3_23_lc_trk_g0_3
T_3_23_input_2_5
T_3_23_wire_logic_cluster/lc_5/in_2

T_2_25_wire_logic_cluster/lc_5/out
T_2_21_sp4_v_t_47
T_2_23_lc_trk_g3_2
T_2_23_wire_logic_cluster/lc_0/in_1

T_2_25_wire_logic_cluster/lc_5/out
T_1_24_lc_trk_g2_5
T_1_24_wire_logic_cluster/lc_2/in_1

T_2_25_wire_logic_cluster/lc_5/out
T_3_23_sp4_v_t_38
T_4_23_sp4_h_l_3
T_3_23_lc_trk_g0_3
T_3_23_input_2_3
T_3_23_wire_logic_cluster/lc_3/in_2

T_2_25_wire_logic_cluster/lc_5/out
T_3_24_lc_trk_g2_5
T_3_24_input_2_5
T_3_24_wire_logic_cluster/lc_5/in_2

T_2_25_wire_logic_cluster/lc_5/out
T_3_23_sp4_v_t_38
T_3_19_sp4_v_t_43
T_3_22_lc_trk_g1_3
T_3_22_wire_logic_cluster/lc_1/in_3

T_2_25_wire_logic_cluster/lc_5/out
T_2_24_sp4_v_t_42
T_3_24_sp4_h_l_7
T_4_24_lc_trk_g3_7
T_4_24_wire_logic_cluster/lc_3/in_3

T_2_25_wire_logic_cluster/lc_5/out
T_3_25_sp4_h_l_10
T_4_25_lc_trk_g3_2
T_4_25_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_6_cascade_
T_1_24_wire_logic_cluster/lc_3/ltout
T_1_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_3_cascade_
T_1_25_wire_logic_cluster/lc_1/ltout
T_1_25_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.throttle_RNI82223Z0Z_3
T_1_25_wire_logic_cluster/lc_2/out
T_1_25_sp4_h_l_9
T_3_25_lc_trk_g3_4
T_3_25_input_2_3
T_3_25_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_8_cascade_
T_3_23_wire_logic_cluster/lc_0/ltout
T_3_23_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.error_10
T_1_16_wire_logic_cluster/lc_2/out
T_1_12_sp4_v_t_41
T_0_12_sp4_h_l_34
T_0_12_lc_trk_g2_7
T_0_12_wire_mult/lc_2/in_1

End 

Net : pid_alt.error_cry_9
T_1_16_wire_logic_cluster/lc_1/cout
T_1_16_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_3_cry_14
T_1_29_wire_logic_cluster/lc_6/cout
T_1_29_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_11_15
T_1_29_wire_logic_cluster/lc_7/out
T_1_27_sp4_v_t_43
T_2_27_sp4_h_l_11
T_4_27_lc_trk_g3_6
T_4_27_input_2_1
T_4_27_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.aileron_esr_RNITH3L6Z0Z_14
T_4_24_wire_logic_cluster/lc_0/out
T_4_22_sp4_v_t_45
T_3_26_lc_trk_g2_0
T_3_26_input_2_6
T_3_26_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_14
T_3_23_wire_logic_cluster/lc_5/out
T_4_24_lc_trk_g3_5
T_4_24_input_2_0
T_4_24_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_11
T_3_26_wire_logic_cluster/lc_3/cout
T_3_26_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_10_12
T_3_26_wire_logic_cluster/lc_4/out
T_4_26_lc_trk_g0_4
T_4_26_wire_logic_cluster/lc_7/in_3

End 

Net : pid_alt.error_cry_3
T_1_15_wire_logic_cluster/lc_3/cout
T_1_15_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_4
T_1_15_wire_logic_cluster/lc_4/out
T_1_14_sp4_v_t_40
T_1_10_sp4_v_t_40
T_0_12_lc_trk_g0_5
T_0_12_wire_mult/lc_4/in_3

End 

Net : drone_altitude_i_8
T_2_17_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g3_6
T_1_16_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_8
T_1_18_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g2_3
T_2_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_cry_4
T_1_15_wire_logic_cluster/lc_4/cout
T_1_15_wire_logic_cluster/lc_5/in_3

Net : pid_alt.error_5
T_1_15_wire_logic_cluster/lc_5/out
T_1_11_sp4_v_t_47
T_0_12_lc_trk_g3_7
T_0_12_wire_mult/lc_5/in_3

End 

Net : pid_alt.O_14
T_0_11_wire_mult/lc_6/out
T_1_11_lc_trk_g0_6
T_1_11_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_1_10
T_4_24_wire_logic_cluster/lc_1/out
T_4_25_lc_trk_g1_1
T_4_25_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_7_cascade_
T_2_23_wire_logic_cluster/lc_0/ltout
T_2_23_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.elevator_RNI5GRT5Z0Z_10
T_4_25_wire_logic_cluster/lc_5/out
T_3_26_lc_trk_g1_5
T_3_26_input_2_2
T_3_26_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_1
T_4_26_wire_logic_cluster/lc_4/out
T_4_24_sp4_v_t_37
T_1_28_sp4_h_l_0
T_1_28_lc_trk_g1_5
T_1_28_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_2
T_2_26_wire_logic_cluster/lc_4/out
T_2_26_lc_trk_g0_4
T_2_26_wire_logic_cluster/lc_3/in_3

T_2_26_wire_logic_cluster/lc_4/out
T_3_22_sp4_v_t_44
T_3_25_lc_trk_g1_4
T_3_25_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_3_26_0_
T_3_26_wire_logic_cluster/carry_in_mux/cout
T_3_26_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_10_8
T_3_26_wire_logic_cluster/lc_0/out
T_3_24_sp4_v_t_45
T_3_28_sp4_v_t_46
T_2_29_lc_trk_g3_6
T_2_29_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_13
T_1_29_wire_logic_cluster/lc_5/cout
T_1_29_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_11_14
T_1_29_wire_logic_cluster/lc_6/out
T_2_26_sp4_v_t_37
T_3_26_sp4_h_l_0
T_5_26_lc_trk_g2_5
T_5_26_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_0_repZ0Z1
T_1_22_wire_logic_cluster/lc_7/out
T_2_20_sp4_v_t_42
T_2_24_lc_trk_g1_7
T_2_24_wire_logic_cluster/lc_3/in_1

T_1_22_wire_logic_cluster/lc_7/out
T_2_20_sp4_v_t_42
T_2_24_lc_trk_g1_7
T_2_24_wire_logic_cluster/lc_5/in_1

T_1_22_wire_logic_cluster/lc_7/out
T_2_20_sp4_v_t_42
T_3_24_sp4_h_l_1
T_5_24_lc_trk_g3_4
T_5_24_wire_logic_cluster/lc_6/in_1

T_1_22_wire_logic_cluster/lc_7/out
T_1_23_lc_trk_g0_7
T_1_23_wire_logic_cluster/lc_2/in_1

T_1_22_wire_logic_cluster/lc_7/out
T_2_20_sp4_v_t_42
T_3_24_sp4_h_l_1
T_5_24_lc_trk_g3_4
T_5_24_input_2_7
T_5_24_wire_logic_cluster/lc_7/in_2

T_1_22_wire_logic_cluster/lc_7/out
T_1_22_sp4_h_l_3
T_4_22_sp4_v_t_38
T_4_26_lc_trk_g1_3
T_4_26_wire_logic_cluster/lc_0/in_0

T_1_22_wire_logic_cluster/lc_7/out
T_1_22_sp4_h_l_3
T_1_22_lc_trk_g0_6
T_1_22_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.PPM_STATE_RNI2APU1_0Z0Z_1
T_2_28_wire_logic_cluster/lc_1/out
T_1_28_lc_trk_g3_1
T_1_28_input_2_6
T_1_28_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.elevator_RNIKVRT5Z0Z_13
T_1_24_wire_logic_cluster/lc_1/out
T_1_24_sp4_h_l_7
T_4_24_sp4_v_t_42
T_3_26_lc_trk_g0_7
T_3_26_input_2_5
T_3_26_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_0_13
T_1_24_wire_logic_cluster/lc_2/out
T_1_24_lc_trk_g2_2
T_1_24_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.throttle_RNIALN65Z0Z_1
T_2_24_wire_logic_cluster/lc_2/out
T_3_25_lc_trk_g3_2
T_3_25_input_2_1
T_3_25_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un2_throttle_iv_1_1_cascade_
T_2_24_wire_logic_cluster/lc_1/ltout
T_2_24_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_10
T_3_26_wire_logic_cluster/lc_2/cout
T_3_26_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_10_11
T_3_26_wire_logic_cluster/lc_3/out
T_4_26_lc_trk_g0_3
T_4_26_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.drone_altitude_9
T_2_18_wire_logic_cluster/lc_4/out
T_2_17_lc_trk_g0_4
T_2_17_wire_logic_cluster/lc_7/in_3

End 

Net : drone_altitude_i_9
T_2_17_wire_logic_cluster/lc_7/out
T_1_16_lc_trk_g3_7
T_1_16_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_12
T_1_29_wire_logic_cluster/lc_4/cout
T_1_29_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_11_13
T_1_29_wire_logic_cluster/lc_5/out
T_2_27_sp4_v_t_38
T_3_27_sp4_h_l_3
T_4_27_lc_trk_g2_3
T_4_27_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_3
T_1_25_wire_logic_cluster/lc_3/out
T_1_25_lc_trk_g0_3
T_1_25_wire_logic_cluster/lc_2/in_3

T_1_25_wire_logic_cluster/lc_3/out
T_1_25_sp4_h_l_11
T_3_25_lc_trk_g2_6
T_3_25_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.init_pulses_RNIG5OR2Z0Z_6
T_2_26_wire_logic_cluster/lc_7/out
T_2_25_sp4_v_t_46
T_1_28_lc_trk_g3_6
T_1_28_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_1_14
T_4_24_wire_logic_cluster/lc_2/out
T_4_24_lc_trk_g3_2
T_4_24_wire_logic_cluster/lc_0/in_3

End 

Net : pid_alt.O_13
T_0_11_wire_mult/mult/O_13
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNI35QO1Z0Z_0_cascade_
T_1_26_wire_logic_cluster/lc_2/ltout
T_1_26_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.PPM_STATE_RNI2APU1_2Z0Z_1
T_1_26_wire_logic_cluster/lc_3/out
T_1_25_sp4_v_t_38
T_1_28_lc_trk_g0_6
T_1_28_input_2_0
T_1_28_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_9
T_3_26_wire_logic_cluster/lc_1/cout
T_3_26_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_10_10
T_3_26_wire_logic_cluster/lc_2/out
T_4_26_lc_trk_g0_2
T_4_26_wire_logic_cluster/lc_5/in_3

End 

Net : drone_altitude_i_10
T_1_17_wire_logic_cluster/lc_0/out
T_1_16_lc_trk_g1_0
T_1_16_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_10
T_1_17_wire_logic_cluster/lc_1/out
T_1_17_lc_trk_g2_1
T_1_17_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_5
T_5_25_wire_logic_cluster/lc_2/out
T_5_24_sp4_v_t_36
T_2_28_sp4_h_l_1
T_1_28_lc_trk_g1_1
T_1_28_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_12
T_1_29_wire_logic_cluster/lc_4/out
T_2_29_sp4_h_l_8
T_5_25_sp4_v_t_45
T_4_26_lc_trk_g3_5
T_4_26_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_11
T_1_29_wire_logic_cluster/lc_3/cout
T_1_29_wire_logic_cluster/lc_4/in_3

Net : pid_alt.error_8
T_1_16_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_36
T_0_12_sp4_h_l_12
T_0_12_lc_trk_g2_1
T_0_12_wire_mult/mult/A_8

End 

Net : bfn_1_16_0_
T_1_16_wire_logic_cluster/carry_in_mux/cout
T_1_16_wire_logic_cluster/lc_0/in_3

Net : pid_alt.O_12
T_0_11_wire_mult/lc_4/out
T_1_10_lc_trk_g2_4
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_1_repZ0Z1
T_1_23_wire_logic_cluster/lc_0/out
T_2_24_lc_trk_g3_0
T_2_24_wire_logic_cluster/lc_3/in_0

T_1_23_wire_logic_cluster/lc_0/out
T_2_24_lc_trk_g3_0
T_2_24_wire_logic_cluster/lc_5/in_0

T_1_23_wire_logic_cluster/lc_0/out
T_1_23_sp4_h_l_5
T_1_23_lc_trk_g0_0
T_1_23_wire_logic_cluster/lc_2/in_0

T_1_23_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_41
T_3_24_sp4_h_l_4
T_3_24_lc_trk_g1_1
T_3_24_wire_logic_cluster/lc_3/in_3

T_1_23_wire_logic_cluster/lc_0/out
T_1_23_sp4_h_l_5
T_4_23_sp4_v_t_47
T_4_26_lc_trk_g1_7
T_4_26_input_2_0
T_4_26_wire_logic_cluster/lc_0/in_2

T_1_23_wire_logic_cluster/lc_0/out
T_1_23_sp4_h_l_5
T_4_23_sp4_v_t_47
T_5_27_sp4_h_l_10
T_5_27_lc_trk_g0_7
T_5_27_wire_logic_cluster/lc_2/in_3

T_1_23_wire_logic_cluster/lc_0/out
T_1_23_sp4_h_l_5
T_1_23_lc_trk_g0_0
T_1_23_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un2_throttle_iv_0_9_cascade_
T_3_23_wire_logic_cluster/lc_3/ltout
T_3_23_wire_logic_cluster/lc_4/in_2

End 

Net : pid_alt.O_10
T_0_11_wire_mult/lc_2/out
T_1_8_sp4_v_t_45
T_1_9_lc_trk_g3_5
T_1_9_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un2_throttle_iv_0_5_cascade_
T_3_24_wire_logic_cluster/lc_5/ltout
T_3_24_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.error_cry_2
T_1_15_wire_logic_cluster/lc_2/cout
T_1_15_wire_logic_cluster/lc_3/in_3

Net : pid_alt.error_3
T_1_15_wire_logic_cluster/lc_3/out
T_1_12_sp4_v_t_46
T_0_12_sp4_h_l_29
T_0_12_lc_trk_g2_0
T_0_12_wire_mult/lc_3/in_3

End 

Net : drone_altitude_i_11
T_1_17_wire_logic_cluster/lc_2/out
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.drone_altitude_11
T_1_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g0_3
T_1_17_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_11
T_1_29_wire_logic_cluster/lc_3/out
T_2_26_sp4_v_t_47
T_3_26_sp4_h_l_3
T_4_26_lc_trk_g3_3
T_4_26_input_2_6
T_4_26_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_10
T_1_29_wire_logic_cluster/lc_2/cout
T_1_29_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un2_throttle_iv_0_4_cascade_
T_2_25_wire_logic_cluster/lc_6/ltout
T_2_25_wire_logic_cluster/lc_7/in_2

End 

Net : pid_alt.error_axbZ0Z_14
T_1_18_wire_logic_cluster/lc_0/out
T_1_15_sp4_v_t_40
T_1_16_lc_trk_g3_0
T_1_16_wire_logic_cluster/lc_6/in_1

End 

Net : drone_altitude_14
T_2_18_wire_logic_cluster/lc_1/out
T_1_18_lc_trk_g2_1
T_1_18_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.PPM_STATE_58_d_cascade_
T_2_24_wire_logic_cluster/lc_4/ltout
T_2_24_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_7
T_3_25_wire_logic_cluster/lc_7/out
T_3_25_sp4_h_l_3
T_5_25_lc_trk_g3_6
T_5_25_input_2_7
T_5_25_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_6
T_3_25_wire_logic_cluster/lc_6/cout
T_3_25_wire_logic_cluster/lc_7/in_3

Net : pid_alt.O_11
T_0_11_wire_mult/lc_3/out
T_1_10_lc_trk_g2_3
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : pid_alt.error_axbZ0Z_12
T_1_17_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g1_4
T_1_16_wire_logic_cluster/lc_4/in_1

End 

Net : drone_altitude_12
T_1_17_wire_logic_cluster/lc_5/out
T_1_17_lc_trk_g2_5
T_1_17_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_d_12_cascade_
T_1_26_wire_logic_cluster/lc_1/ltout
T_1_26_wire_logic_cluster/lc_2/in_2

End 

Net : pid_alt.error_2
T_1_15_wire_logic_cluster/lc_2/out
T_1_12_sp4_v_t_44
T_0_12_sp4_h_l_27
T_0_12_lc_trk_g3_6
T_0_12_wire_mult/mult/A_2

End 

Net : pid_alt.error_cry_1
T_1_15_wire_logic_cluster/lc_1/cout
T_1_15_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un2_throttle_iv_0_12_cascade_
T_3_22_wire_logic_cluster/lc_1/ltout
T_3_22_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_9
T_1_29_wire_logic_cluster/lc_1/cout
T_1_29_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_11_10
T_1_29_wire_logic_cluster/lc_2/out
T_2_26_sp4_v_t_45
T_3_26_sp4_h_l_8
T_4_26_lc_trk_g2_0
T_4_26_wire_logic_cluster/lc_5/in_1

End 

Net : pid_alt.O_9
T_0_11_wire_mult/lc_1/out
T_1_11_lc_trk_g0_1
T_1_11_wire_logic_cluster/lc_6/in_1

End 

Net : alt_command_2
T_2_16_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_36
T_1_15_lc_trk_g1_1
T_1_15_input_2_6
T_1_15_wire_logic_cluster/lc_6/in_2

T_2_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.counter24_0_I_21_c_RNOZ0
T_8_29_wire_logic_cluster/lc_0/out
T_5_29_sp12_h_l_0
T_4_29_lc_trk_g0_0
T_4_29_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_7
T_8_27_wire_logic_cluster/lc_3/out
T_8_26_sp4_v_t_38
T_8_29_lc_trk_g0_6
T_8_29_input_2_0
T_8_29_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.counter24_0_N_2
T_4_30_wire_logic_cluster/lc_1/cout
T_4_30_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0
T_2_27_wire_logic_cluster/lc_2/out
T_3_23_sp4_v_t_40
T_3_25_lc_trk_g3_5
T_3_25_input_2_0
T_3_25_wire_logic_cluster/lc_0/in_2

T_2_27_wire_logic_cluster/lc_2/out
T_2_27_lc_trk_g3_2
T_2_27_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.counter24_0_N_2_THRU_CO
T_4_30_wire_logic_cluster/lc_2/out
T_5_29_lc_trk_g2_2
T_5_29_wire_logic_cluster/lc_7/in_1

T_4_30_wire_logic_cluster/lc_2/out
T_4_20_sp12_v_t_23
T_4_26_lc_trk_g2_4
T_4_26_wire_logic_cluster/lc_1/in_3

T_4_30_wire_logic_cluster/lc_2/out
T_4_20_sp12_v_t_23
T_4_22_lc_trk_g3_4
T_4_22_wire_logic_cluster/lc_6/in_1

T_4_30_wire_logic_cluster/lc_2/out
T_4_30_sp4_h_l_9
T_3_26_sp4_v_t_39
T_3_22_sp4_v_t_39
T_2_24_lc_trk_g0_2
T_2_24_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNIGCOZ0Z83
T_5_29_wire_logic_cluster/lc_7/out
T_5_29_sp4_h_l_3
T_9_29_sp4_h_l_3
T_12_29_sp4_v_t_45
T_12_31_lc_trk_g1_0
T_12_31_wire_gbuf/in

End 

Net : ppm_encoder_1.N_168_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_30_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_30_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_30_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_29_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_29_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_29_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_29_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_29_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_29_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_29_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_29_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_28_wire_logic_cluster/lc_5/s_r

End 

Net : drone_altitude_13
T_1_17_wire_logic_cluster/lc_7/out
T_1_17_lc_trk_g2_7
T_1_17_wire_logic_cluster/lc_6/in_3

End 

Net : pid_alt.error_axbZ0Z_13
T_1_17_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g0_6
T_1_16_wire_logic_cluster/lc_5/in_1

End 

Net : alt_command_0
T_2_16_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g3_5
T_1_15_input_2_4
T_1_15_wire_logic_cluster/lc_4/in_2

T_2_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_5/in_3

End 

Net : pid_alt.error_1
T_1_15_wire_logic_cluster/lc_1/out
T_1_12_sp4_v_t_42
T_0_12_sp4_h_l_31
T_0_12_lc_trk_g2_2
T_0_12_wire_mult/mult/A_1

End 

Net : pid_alt.error_cry_0
T_1_15_wire_logic_cluster/lc_0/cout
T_1_15_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un2_throttle_iv_0_11_cascade_
T_4_24_wire_logic_cluster/lc_3/ltout
T_4_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.counterZ0Z_1
T_7_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_10
T_5_28_lc_trk_g0_2
T_5_28_wire_logic_cluster/lc_6/in_0

T_7_28_wire_logic_cluster/lc_1/out
T_7_24_sp4_v_t_39
T_4_24_sp4_h_l_2
T_5_24_lc_trk_g2_2
T_5_24_wire_logic_cluster/lc_1/in_1

T_7_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_10
T_5_28_lc_trk_g0_2
T_5_28_wire_logic_cluster/lc_1/in_3

T_7_28_wire_logic_cluster/lc_1/out
T_7_28_lc_trk_g3_1
T_7_28_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counter24_0_I_1_c_RNOZ0
T_5_28_wire_logic_cluster/lc_6/out
T_4_29_lc_trk_g1_6
T_4_29_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counter24_0_I_27_c_RNOZ0
T_3_29_wire_logic_cluster/lc_0/out
T_3_29_sp4_h_l_5
T_4_29_lc_trk_g2_5
T_4_29_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.counterZ0Z_9
T_7_29_wire_logic_cluster/lc_1/out
T_3_29_sp12_h_l_1
T_3_29_lc_trk_g0_2
T_3_29_wire_logic_cluster/lc_0/in_0

T_7_29_wire_logic_cluster/lc_1/out
T_3_29_sp12_h_l_1
T_5_29_lc_trk_g0_6
T_5_29_wire_logic_cluster/lc_5/in_1

T_7_29_wire_logic_cluster/lc_1/out
T_7_29_lc_trk_g3_1
T_7_29_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_1
T_4_26_wire_logic_cluster/lc_3/out
T_4_23_sp4_v_t_46
T_3_25_lc_trk_g0_0
T_3_25_wire_logic_cluster/lc_1/in_1

T_4_26_wire_logic_cluster/lc_3/out
T_4_26_sp4_h_l_11
T_3_22_sp4_v_t_41
T_2_24_lc_trk_g1_4
T_2_24_wire_logic_cluster/lc_2/in_1

End 

Net : alt_command_1
T_2_16_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g3_2
T_1_15_input_2_5
T_1_15_wire_logic_cluster/lc_5/in_2

T_2_16_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g3_2
T_2_16_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_5
T_5_25_wire_logic_cluster/lc_1/out
T_1_25_sp12_h_l_1
T_3_25_lc_trk_g0_6
T_3_25_wire_logic_cluster/lc_5/in_1

T_5_25_wire_logic_cluster/lc_1/out
T_1_25_sp12_h_l_1
T_5_25_sp4_h_l_4
T_4_21_sp4_v_t_41
T_3_24_lc_trk_g3_1
T_3_24_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.counter24_0_I_9_c_RNOZ0
T_5_28_wire_logic_cluster/lc_2/out
T_4_29_lc_trk_g0_2
T_4_29_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counterZ0Z_3
T_7_28_wire_logic_cluster/lc_3/out
T_5_28_sp4_h_l_3
T_5_28_lc_trk_g1_6
T_5_28_wire_logic_cluster/lc_2/in_1

T_7_28_wire_logic_cluster/lc_3/out
T_7_24_sp4_v_t_43
T_4_24_sp4_h_l_0
T_5_24_lc_trk_g3_0
T_5_24_input_2_1
T_5_24_wire_logic_cluster/lc_1/in_2

T_7_28_wire_logic_cluster/lc_3/out
T_5_28_sp4_h_l_3
T_5_28_lc_trk_g1_6
T_5_28_input_2_1
T_5_28_wire_logic_cluster/lc_1/in_2

T_7_28_wire_logic_cluster/lc_3/out
T_7_28_lc_trk_g1_3
T_7_28_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_0_10_cascade_
T_4_25_wire_logic_cluster/lc_4/ltout
T_4_25_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_4
T_1_27_wire_logic_cluster/lc_3/out
T_1_28_lc_trk_g0_3
T_1_28_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_6
T_8_29_wire_logic_cluster/lc_1/out
T_8_29_lc_trk_g3_1
T_8_29_wire_logic_cluster/lc_0/in_0

End 

Net : pid_alt.O_8
T_0_11_wire_mult/lc_0/out
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.counterZ0Z_0
T_7_28_wire_logic_cluster/lc_0/out
T_6_28_sp4_h_l_8
T_5_28_lc_trk_g1_0
T_5_28_wire_logic_cluster/lc_6/in_3

T_7_28_wire_logic_cluster/lc_0/out
T_6_28_sp4_h_l_8
T_5_28_sp4_v_t_39
T_5_29_lc_trk_g3_7
T_5_29_wire_logic_cluster/lc_5/in_3

T_7_28_wire_logic_cluster/lc_0/out
T_7_28_lc_trk_g3_0
T_7_28_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counterZ0Z_7
T_7_28_wire_logic_cluster/lc_7/out
T_8_29_lc_trk_g2_7
T_8_29_wire_logic_cluster/lc_0/in_1

T_7_28_wire_logic_cluster/lc_7/out
T_8_28_lc_trk_g0_7
T_8_28_input_2_1
T_8_28_wire_logic_cluster/lc_1/in_2

T_7_28_wire_logic_cluster/lc_7/out
T_7_28_lc_trk_g3_7
T_7_28_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.counterZ0Z_8
T_7_29_wire_logic_cluster/lc_0/out
T_4_29_sp12_h_l_0
T_3_29_lc_trk_g1_0
T_3_29_wire_logic_cluster/lc_0/in_3

T_7_29_wire_logic_cluster/lc_0/out
T_8_28_lc_trk_g2_0
T_8_28_wire_logic_cluster/lc_2/in_0

T_7_29_wire_logic_cluster/lc_0/out
T_7_29_lc_trk_g3_0
T_7_29_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_4
T_5_26_wire_logic_cluster/lc_7/out
T_5_25_sp4_v_t_46
T_2_25_sp4_h_l_5
T_3_25_lc_trk_g2_5
T_3_25_wire_logic_cluster/lc_4/in_1

T_5_26_wire_logic_cluster/lc_7/out
T_5_25_sp4_v_t_46
T_2_25_sp4_h_l_5
T_2_25_lc_trk_g0_0
T_2_25_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_d_4_cascade_
T_2_25_wire_logic_cluster/lc_4/ltout
T_2_25_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_1
T_4_26_wire_logic_cluster/lc_1/out
T_5_24_sp4_v_t_46
T_2_28_sp4_h_l_11
T_1_24_sp4_v_t_41
T_1_25_lc_trk_g3_1
T_1_25_wire_logic_cluster/lc_0/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_26_sp4_h_l_7
T_3_26_sp4_v_t_36
T_2_29_lc_trk_g2_4
T_2_29_wire_logic_cluster/lc_0/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_26_sp4_h_l_7
T_3_26_sp4_v_t_36
T_2_29_lc_trk_g2_4
T_2_29_wire_logic_cluster/lc_4/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_0_26_sp12_h_l_1
T_2_26_lc_trk_g1_6
T_2_26_wire_logic_cluster/lc_1/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_24_sp4_v_t_47
T_1_28_sp4_h_l_10
T_2_28_lc_trk_g3_2
T_2_28_wire_logic_cluster/lc_6/in_1

T_4_26_wire_logic_cluster/lc_1/out
T_4_23_sp4_v_t_42
T_1_27_sp4_h_l_0
T_2_27_lc_trk_g2_0
T_2_27_wire_logic_cluster/lc_1/in_3

T_4_26_wire_logic_cluster/lc_1/out
T_4_24_sp4_v_t_47
T_3_28_lc_trk_g2_2
T_3_28_wire_logic_cluster/lc_2/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_26_lc_trk_g0_1
T_4_26_wire_logic_cluster/lc_5/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_26_lc_trk_g1_1
T_4_26_wire_logic_cluster/lc_6/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_26_lc_trk_g0_1
T_4_26_wire_logic_cluster/lc_7/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_27_lc_trk_g1_1
T_4_27_wire_logic_cluster/lc_6/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g1_1
T_5_26_wire_logic_cluster/lc_0/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_27_lc_trk_g0_1
T_4_27_wire_logic_cluster/lc_1/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_4_27_lc_trk_g1_1
T_4_27_wire_logic_cluster/lc_4/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_5_26_lc_trk_g1_1
T_5_26_wire_logic_cluster/lc_6/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g3_1
T_5_25_wire_logic_cluster/lc_0/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g3_1
T_5_25_wire_logic_cluster/lc_4/in_0

T_4_26_wire_logic_cluster/lc_1/out
T_5_25_lc_trk_g3_1
T_5_25_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.counterZ0Z_5
T_7_28_wire_logic_cluster/lc_5/out
T_5_28_sp4_h_l_7
T_4_28_lc_trk_g0_7
T_4_28_wire_logic_cluster/lc_0/in_1

T_7_28_wire_logic_cluster/lc_5/out
T_8_28_lc_trk_g1_5
T_8_28_wire_logic_cluster/lc_1/in_1

T_7_28_wire_logic_cluster/lc_5/out
T_7_28_lc_trk_g1_5
T_7_28_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.counter24_0_I_15_c_RNOZ0
T_4_28_wire_logic_cluster/lc_0/out
T_4_29_lc_trk_g1_0
T_4_29_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.init_pulses_1_sqmuxa_0_cascade_
T_2_24_wire_logic_cluster/lc_0/ltout
T_2_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_0
T_5_28_wire_logic_cluster/lc_5/out
T_5_28_lc_trk_g2_5
T_5_28_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.counterZ0Z_2
T_7_28_wire_logic_cluster/lc_2/out
T_5_28_sp4_h_l_1
T_5_28_lc_trk_g1_4
T_5_28_wire_logic_cluster/lc_2/in_3

T_7_28_wire_logic_cluster/lc_2/out
T_7_24_sp4_v_t_41
T_4_24_sp4_h_l_10
T_5_24_lc_trk_g3_2
T_5_24_wire_logic_cluster/lc_1/in_0

T_7_28_wire_logic_cluster/lc_2/out
T_5_28_sp4_h_l_1
T_5_28_lc_trk_g1_4
T_5_28_wire_logic_cluster/lc_1/in_0

T_7_28_wire_logic_cluster/lc_2/out
T_7_28_lc_trk_g1_2
T_7_28_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_1
T_5_28_wire_logic_cluster/lc_7/out
T_5_28_lc_trk_g1_7
T_5_28_input_2_6
T_5_28_wire_logic_cluster/lc_6/in_2

End 

Net : alt_command_3
T_2_16_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g3_0
T_1_15_input_2_7
T_1_15_wire_logic_cluster/lc_7/in_2

T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g2_0
T_2_16_input_2_0
T_2_16_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_10_6
T_3_25_wire_logic_cluster/lc_6/out
T_3_25_sp4_h_l_1
T_5_25_lc_trk_g3_4
T_5_25_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_5
T_3_25_wire_logic_cluster/lc_5/cout
T_3_25_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_3
T_1_25_wire_logic_cluster/lc_4/out
T_1_24_sp4_v_t_40
T_1_28_lc_trk_g0_5
T_1_28_input_2_3
T_1_28_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.counterZ0Z_6
T_7_28_wire_logic_cluster/lc_6/out
T_8_29_lc_trk_g3_6
T_8_29_wire_logic_cluster/lc_0/in_3

T_7_28_wire_logic_cluster/lc_6/out
T_8_28_lc_trk_g1_6
T_8_28_wire_logic_cluster/lc_1/in_0

T_7_28_wire_logic_cluster/lc_6/out
T_7_28_lc_trk_g1_6
T_7_28_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un2_throttle_iv_1_13_cascade_
T_1_24_wire_logic_cluster/lc_0/ltout
T_1_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.init_pulses_RNI5ATG1Z0Z_15
T_4_27_wire_logic_cluster/lc_0/out
T_4_27_sp4_h_l_5
T_3_23_sp4_v_t_47
T_3_26_lc_trk_g1_7
T_3_26_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_6
T_1_28_wire_logic_cluster/lc_6/out
T_1_25_sp4_v_t_36
T_2_25_sp4_h_l_6
T_6_25_sp4_h_l_6
T_5_25_lc_trk_g1_6
T_5_25_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_5
T_1_28_wire_logic_cluster/lc_5/cout
T_1_28_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.pulses2countZ0Z_2
T_5_28_wire_logic_cluster/lc_3/out
T_5_28_lc_trk_g1_3
T_5_28_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_6
T_1_28_wire_logic_cluster/lc_6/cout
T_1_28_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_init_pulses_11_7
T_1_28_wire_logic_cluster/lc_7/out
T_2_25_sp4_v_t_39
T_3_25_sp4_h_l_2
T_5_25_lc_trk_g2_7
T_5_25_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.init_pulses_RNIUPKO2Z0Z_13
T_2_28_wire_logic_cluster/lc_0/out
T_1_29_lc_trk_g1_0
T_1_29_input_2_5
T_1_29_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_6
T_5_25_wire_logic_cluster/lc_5/out
T_4_25_sp4_h_l_2
T_3_25_lc_trk_g1_2
T_3_25_wire_logic_cluster/lc_6/in_1

T_5_25_wire_logic_cluster/lc_5/out
T_5_24_sp4_v_t_42
T_2_24_sp4_h_l_1
T_1_24_lc_trk_g0_1
T_1_24_wire_logic_cluster/lc_4/in_1

End 

Net : alt_command_4
T_3_16_wire_logic_cluster/lc_0/out
T_2_16_sp4_h_l_8
T_1_16_lc_trk_g0_0
T_1_16_input_2_0
T_1_16_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_3
T_5_28_wire_logic_cluster/lc_4/out
T_5_28_lc_trk_g0_4
T_5_28_input_2_2
T_5_28_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.counterZ0Z_4
T_7_28_wire_logic_cluster/lc_4/out
T_5_28_sp4_h_l_5
T_4_28_lc_trk_g0_5
T_4_28_wire_logic_cluster/lc_0/in_3

T_7_28_wire_logic_cluster/lc_4/out
T_8_28_lc_trk_g0_4
T_8_28_wire_logic_cluster/lc_1/in_3

T_7_28_wire_logic_cluster/lc_4/out
T_7_28_lc_trk_g3_4
T_7_28_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.counterZ0Z_11
T_7_29_wire_logic_cluster/lc_3/out
T_1_29_sp12_h_l_1
T_5_29_lc_trk_g1_2
T_5_29_wire_logic_cluster/lc_0/in_1

T_7_29_wire_logic_cluster/lc_3/out
T_1_29_sp12_h_l_1
T_5_29_lc_trk_g1_2
T_5_29_input_2_5
T_5_29_wire_logic_cluster/lc_5/in_2

T_7_29_wire_logic_cluster/lc_3/out
T_7_29_lc_trk_g1_3
T_7_29_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.counter24_0_I_33_c_RNOZ0
T_5_29_wire_logic_cluster/lc_0/out
T_4_29_lc_trk_g2_0
T_4_29_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_4
T_3_25_wire_logic_cluster/lc_4/cout
T_3_25_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_10_5
T_3_25_wire_logic_cluster/lc_5/out
T_4_25_sp4_h_l_10
T_5_25_lc_trk_g3_2
T_5_25_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.PPM_STATE_RNI2APU1Z0Z_1
T_2_28_wire_logic_cluster/lc_2/out
T_1_29_lc_trk_g0_2
T_1_29_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.init_pulses_3_sqmuxa_0_cascade_
T_2_25_wire_logic_cluster/lc_5/ltout
T_2_25_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_8
T_1_29_wire_logic_cluster/lc_0/cout
T_1_29_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_9
T_1_29_wire_logic_cluster/lc_1/out
T_2_29_lc_trk_g0_1
T_2_29_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_4
T_4_28_wire_logic_cluster/lc_1/out
T_4_28_lc_trk_g3_1
T_4_28_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.pulses2countZ0Z_8
T_3_29_wire_logic_cluster/lc_1/out
T_3_29_lc_trk_g2_1
T_3_29_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_9
T_3_29_wire_logic_cluster/lc_5/out
T_3_29_lc_trk_g1_5
T_3_29_input_2_0
T_3_29_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_7
T_1_27_wire_logic_cluster/lc_4/out
T_1_28_lc_trk_g0_4
T_1_28_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_7
T_1_27_wire_logic_cluster/lc_5/out
T_1_25_sp4_v_t_39
T_2_25_sp4_h_l_2
T_3_25_lc_trk_g2_2
T_3_25_wire_logic_cluster/lc_7/in_1

T_1_27_wire_logic_cluster/lc_5/out
T_2_25_sp4_v_t_38
T_2_21_sp4_v_t_38
T_2_23_lc_trk_g3_3
T_2_23_wire_logic_cluster/lc_1/in_1

End 

Net : alt_command_5
T_3_16_wire_logic_cluster/lc_1/out
T_2_16_sp4_h_l_10
T_1_16_lc_trk_g1_2
T_1_16_input_2_1
T_1_16_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2countZ0Z_5
T_4_28_wire_logic_cluster/lc_2/out
T_4_28_lc_trk_g0_2
T_4_28_input_2_0
T_4_28_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_1_29_0_
T_1_29_wire_logic_cluster/carry_in_mux/cout
T_1_29_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_init_pulses_10_4
T_3_25_wire_logic_cluster/lc_4/out
T_2_25_sp4_h_l_0
T_5_25_sp4_v_t_40
T_5_26_lc_trk_g3_0
T_5_26_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_8
T_1_29_wire_logic_cluster/lc_0/out
T_2_29_lc_trk_g1_0
T_2_29_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.counter24_0_I_45_c_RNOZ0
T_8_29_wire_logic_cluster/lc_6/out
T_0_29_sp12_h_l_3
T_4_29_lc_trk_g0_4
T_4_29_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_14
T_8_29_wire_logic_cluster/lc_5/out
T_8_29_lc_trk_g1_5
T_8_29_wire_logic_cluster/lc_6/in_0

End 

Net : alt_command_6
T_3_16_wire_logic_cluster/lc_2/out
T_1_16_sp4_h_l_1
T_1_16_lc_trk_g0_4
T_1_16_input_2_2
T_1_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.counterZ0Z_15
T_7_29_wire_logic_cluster/lc_7/out
T_8_29_lc_trk_g0_7
T_8_29_wire_logic_cluster/lc_6/in_1

T_7_29_wire_logic_cluster/lc_7/out
T_8_30_lc_trk_g2_7
T_8_30_wire_logic_cluster/lc_6/in_3

T_7_29_wire_logic_cluster/lc_7/out
T_7_29_lc_trk_g3_7
T_7_29_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_15
T_8_30_wire_logic_cluster/lc_3/out
T_8_29_lc_trk_g1_3
T_8_29_input_2_6
T_8_29_wire_logic_cluster/lc_6/in_2

T_8_30_wire_logic_cluster/lc_3/out
T_8_30_lc_trk_g1_3
T_8_30_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_11_5
T_1_28_wire_logic_cluster/lc_5/out
T_2_28_sp4_h_l_10
T_5_24_sp4_v_t_41
T_5_25_lc_trk_g2_1
T_5_25_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_4
T_1_28_wire_logic_cluster/lc_4/cout
T_1_28_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_11_4
T_1_28_wire_logic_cluster/lc_4/out
T_2_26_sp4_v_t_36
T_0_26_sp4_h_l_18
T_3_26_sp4_h_l_10
T_5_26_lc_trk_g2_7
T_5_26_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_3
T_1_28_wire_logic_cluster/lc_3/cout
T_1_28_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_0_cry_3
T_3_25_wire_logic_cluster/lc_3/cout
T_3_25_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.counter24_0_I_39_c_RNOZ0
T_5_29_wire_logic_cluster/lc_2/out
T_4_29_lc_trk_g3_2
T_4_29_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.counterZ0Z_13
T_7_29_wire_logic_cluster/lc_5/out
T_6_29_sp4_h_l_2
T_5_29_lc_trk_g0_2
T_5_29_wire_logic_cluster/lc_2/in_0

T_7_29_wire_logic_cluster/lc_5/out
T_8_28_lc_trk_g3_5
T_8_28_wire_logic_cluster/lc_5/in_3

T_7_29_wire_logic_cluster/lc_5/out
T_7_29_lc_trk_g1_5
T_7_29_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_13
T_8_29_wire_logic_cluster/lc_3/out
T_6_29_sp4_h_l_3
T_5_29_lc_trk_g1_3
T_5_29_input_2_2
T_5_29_wire_logic_cluster/lc_2/in_2

End 

Net : alt_command_7
T_3_16_wire_logic_cluster/lc_3/out
T_1_16_sp4_h_l_3
T_1_16_lc_trk_g1_6
T_1_16_input_2_3
T_1_16_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.counterZ0Z_10
T_7_29_wire_logic_cluster/lc_2/out
T_5_29_sp4_h_l_1
T_5_29_lc_trk_g1_4
T_5_29_wire_logic_cluster/lc_0/in_3

T_7_29_wire_logic_cluster/lc_2/out
T_5_29_sp4_h_l_1
T_5_29_lc_trk_g1_4
T_5_29_wire_logic_cluster/lc_5/in_0

T_7_29_wire_logic_cluster/lc_2/out
T_7_29_lc_trk_g1_2
T_7_29_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_3
T_1_25_wire_logic_cluster/lc_0/out
T_1_25_lc_trk_g1_0
T_1_25_wire_logic_cluster/lc_3/in_0

T_1_25_wire_logic_cluster/lc_0/out
T_1_25_lc_trk_g1_0
T_1_25_wire_logic_cluster/lc_4/in_3

T_1_25_wire_logic_cluster/lc_0/out
T_1_25_lc_trk_g1_0
T_1_25_wire_logic_cluster/lc_1/in_0

T_1_25_wire_logic_cluster/lc_0/out
T_2_23_sp4_v_t_44
T_3_27_sp4_h_l_9
T_5_27_lc_trk_g2_4
T_5_27_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.counterZ0Z_14
T_7_29_wire_logic_cluster/lc_6/out
T_8_29_lc_trk_g1_6
T_8_29_wire_logic_cluster/lc_6/in_3

T_7_29_wire_logic_cluster/lc_6/out
T_8_28_lc_trk_g2_6
T_8_28_wire_logic_cluster/lc_5/in_1

T_7_29_wire_logic_cluster/lc_6/out
T_7_29_lc_trk_g1_6
T_7_29_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_12
T_1_23_wire_logic_cluster/lc_6/out
T_1_22_sp4_v_t_44
T_1_26_sp4_v_t_37
T_1_29_lc_trk_g0_5
T_1_29_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_10
T_1_27_wire_logic_cluster/lc_6/out
T_1_26_sp4_v_t_44
T_1_29_lc_trk_g1_4
T_1_29_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_10
T_4_28_wire_logic_cluster/lc_3/out
T_5_29_lc_trk_g3_3
T_5_29_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_8
T_2_29_wire_logic_cluster/lc_2/out
T_1_29_lc_trk_g3_2
T_1_29_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_11
T_4_28_wire_logic_cluster/lc_5/out
T_5_29_lc_trk_g3_5
T_5_29_input_2_0
T_5_29_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.counterZ0Z_12
T_7_29_wire_logic_cluster/lc_4/out
T_6_29_sp4_h_l_0
T_5_29_lc_trk_g1_0
T_5_29_wire_logic_cluster/lc_2/in_3

T_7_29_wire_logic_cluster/lc_4/out
T_8_28_lc_trk_g3_4
T_8_28_wire_logic_cluster/lc_2/in_1

T_7_29_wire_logic_cluster/lc_4/out
T_7_29_lc_trk_g3_4
T_7_29_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_6
T_1_24_wire_logic_cluster/lc_7/out
T_1_24_lc_trk_g2_7
T_1_24_wire_logic_cluster/lc_5/in_0

T_1_24_wire_logic_cluster/lc_7/out
T_1_19_sp12_v_t_22
T_1_21_lc_trk_g2_5
T_1_21_wire_logic_cluster/lc_6/in_3

T_1_24_wire_logic_cluster/lc_7/out
T_1_24_lc_trk_g2_7
T_1_24_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.aileronZ0Z_6
T_1_24_wire_logic_cluster/lc_6/out
T_1_24_lc_trk_g3_6
T_1_24_input_2_5
T_1_24_wire_logic_cluster/lc_5/in_2

T_1_24_wire_logic_cluster/lc_6/out
T_1_18_sp12_v_t_23
T_1_21_lc_trk_g3_3
T_1_21_wire_logic_cluster/lc_7/in_3

T_1_24_wire_logic_cluster/lc_6/out
T_1_24_lc_trk_g2_6
T_1_24_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_2
T_2_26_wire_logic_cluster/lc_1/out
T_2_26_lc_trk_g2_1
T_2_26_wire_logic_cluster/lc_4/in_3

T_2_26_wire_logic_cluster/lc_1/out
T_2_26_lc_trk_g2_1
T_2_26_wire_logic_cluster/lc_0/in_1

T_2_26_wire_logic_cluster/lc_1/out
T_2_26_lc_trk_g1_1
T_2_26_input_2_2
T_2_26_wire_logic_cluster/lc_2/in_2

T_2_26_wire_logic_cluster/lc_1/out
T_1_26_sp4_h_l_10
T_4_22_sp4_v_t_41
T_4_25_lc_trk_g0_1
T_4_25_input_2_1
T_4_25_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_8
T_7_21_wire_logic_cluster/lc_6/out
T_7_19_sp4_v_t_41
T_4_23_sp4_h_l_4
T_3_23_lc_trk_g0_4
T_3_23_wire_logic_cluster/lc_2/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_36
T_4_22_sp4_h_l_1
T_0_22_sp4_h_l_4
T_1_22_lc_trk_g3_4
T_1_22_wire_logic_cluster/lc_0/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g0_6
T_7_21_input_2_6
T_7_21_wire_logic_cluster/lc_6/in_2

End 

Net : pid_alt.O_7
T_0_10_wire_mult/mult/O_7
T_1_9_lc_trk_g2_7
T_1_9_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_9
T_2_29_wire_logic_cluster/lc_6/out
T_1_29_lc_trk_g2_6
T_1_29_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_16
T_8_30_wire_logic_cluster/lc_1/out
T_4_30_sp12_h_l_1
T_5_30_lc_trk_g1_5
T_5_30_wire_logic_cluster/lc_6/in_0

T_8_30_wire_logic_cluster/lc_1/out
T_8_30_lc_trk_g3_1
T_8_30_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.counter24_0_I_51_c_RNOZ0
T_5_30_wire_logic_cluster/lc_6/out
T_4_30_lc_trk_g3_6
T_4_30_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_12
T_4_28_wire_logic_cluster/lc_6/out
T_5_29_lc_trk_g3_6
T_5_29_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_11
T_1_26_wire_logic_cluster/lc_0/out
T_1_22_sp12_v_t_23
T_1_29_lc_trk_g3_3
T_1_29_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_2
T_3_25_wire_logic_cluster/lc_2/cout
T_3_25_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_10_3
T_3_25_wire_logic_cluster/lc_3/out
T_1_25_sp4_h_l_3
T_1_25_lc_trk_g1_6
T_1_25_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.N_139_0
T_4_22_wire_logic_cluster/lc_6/out
T_4_21_lc_trk_g1_6
T_4_21_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_10
T_1_27_wire_logic_cluster/lc_7/out
T_1_27_sp4_h_l_3
T_4_23_sp4_v_t_44
T_3_26_lc_trk_g3_4
T_3_26_wire_logic_cluster/lc_2/in_1

T_1_27_wire_logic_cluster/lc_7/out
T_1_27_sp4_h_l_3
T_4_23_sp4_v_t_44
T_4_25_lc_trk_g2_1
T_4_25_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_590_i
T_7_27_wire_logic_cluster/lc_2/out
T_7_28_lc_trk_g0_2
T_7_28_input_2_0
T_7_28_wire_logic_cluster/lc_0/in_2

T_7_27_wire_logic_cluster/lc_2/out
T_7_26_sp4_v_t_36
T_7_28_lc_trk_g2_1
T_7_28_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_8
T_2_29_wire_logic_cluster/lc_1/out
T_3_25_sp4_v_t_38
T_3_26_lc_trk_g3_6
T_3_26_wire_logic_cluster/lc_0/in_1

T_2_29_wire_logic_cluster/lc_1/out
T_3_25_sp4_v_t_38
T_3_21_sp4_v_t_43
T_3_23_lc_trk_g2_6
T_3_23_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_17
T_7_30_wire_logic_cluster/lc_1/cout
T_7_30_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_1
T_4_26_wire_logic_cluster/lc_2/out
T_4_26_lc_trk_g3_2
T_4_26_wire_logic_cluster/lc_4/in_3

T_4_26_wire_logic_cluster/lc_2/out
T_4_26_lc_trk_g3_2
T_4_26_wire_logic_cluster/lc_3/in_0

T_4_26_wire_logic_cluster/lc_2/out
T_5_23_sp4_v_t_45
T_4_25_lc_trk_g0_3
T_4_25_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.counter24_0_I_57_c_RNOZ0
T_5_30_wire_logic_cluster/lc_1/out
T_4_30_lc_trk_g3_1
T_4_30_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2countZ0Z_18
T_5_23_wire_logic_cluster/lc_0/out
T_5_19_sp12_v_t_23
T_5_30_lc_trk_g3_3
T_5_30_wire_logic_cluster/lc_1/in_1

T_5_23_wire_logic_cluster/lc_0/out
T_5_23_lc_trk_g1_0
T_5_23_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_14
T_5_26_wire_logic_cluster/lc_2/out
T_5_25_sp4_v_t_36
T_2_29_sp4_h_l_6
T_1_29_lc_trk_g1_6
T_1_29_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_2
T_1_28_wire_logic_cluster/lc_2/cout
T_1_28_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_init_pulses_11_3
T_1_28_wire_logic_cluster/lc_3/out
T_1_24_sp4_v_t_43
T_1_25_lc_trk_g2_3
T_1_25_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_4
T_3_24_wire_logic_cluster/lc_2/out
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_0/in_0

T_3_24_wire_logic_cluster/lc_2/out
T_3_24_lc_trk_g0_2
T_3_24_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_8
T_4_21_wire_logic_cluster/lc_7/out
T_4_19_sp4_v_t_43
T_3_23_lc_trk_g1_6
T_3_23_wire_logic_cluster/lc_2/in_1

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_sp4_h_l_3
T_3_21_sp4_v_t_44
T_3_25_sp4_v_t_40
T_3_29_sp4_v_t_36
T_2_30_lc_trk_g2_4
T_2_30_wire_logic_cluster/lc_1/in_3

T_4_21_wire_logic_cluster/lc_7/out
T_4_21_sp4_h_l_3
T_4_21_lc_trk_g0_6
T_4_21_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_4
T_3_24_wire_logic_cluster/lc_1/out
T_3_24_lc_trk_g2_1
T_3_24_wire_logic_cluster/lc_0/in_1

T_3_24_wire_logic_cluster/lc_1/out
T_3_21_sp12_v_t_22
T_3_30_lc_trk_g2_6
T_3_30_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_9
T_2_29_wire_logic_cluster/lc_5/out
T_3_25_sp4_v_t_46
T_3_26_lc_trk_g2_6
T_3_26_wire_logic_cluster/lc_1/in_1

T_2_29_wire_logic_cluster/lc_5/out
T_3_25_sp4_v_t_46
T_3_21_sp4_v_t_39
T_3_23_lc_trk_g3_2
T_3_23_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_16
T_7_30_wire_logic_cluster/lc_0/cout
T_7_30_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_3_axb_15
T_4_27_wire_logic_cluster/lc_2/out
T_2_27_sp4_h_l_1
T_1_27_sp4_v_t_36
T_1_29_lc_trk_g3_1
T_1_29_wire_logic_cluster/lc_7/in_1

End 

Net : pid_alt.O_6
T_0_10_wire_mult/lc_6/out
T_1_9_lc_trk_g2_6
T_1_9_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.pulses2countZ0Z_17
T_8_30_wire_logic_cluster/lc_2/out
T_6_30_sp4_h_l_1
T_5_30_lc_trk_g1_1
T_5_30_input_2_6
T_5_30_wire_logic_cluster/lc_6/in_2

T_8_30_wire_logic_cluster/lc_2/out
T_8_30_lc_trk_g2_2
T_8_30_input_2_2
T_8_30_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.counterZ0Z_17
T_7_30_wire_logic_cluster/lc_1/out
T_6_30_sp4_h_l_10
T_5_30_lc_trk_g1_2
T_5_30_wire_logic_cluster/lc_6/in_1

T_7_30_wire_logic_cluster/lc_1/out
T_8_30_lc_trk_g1_1
T_8_30_wire_logic_cluster/lc_6/in_0

T_7_30_wire_logic_cluster/lc_1/out
T_7_30_lc_trk_g3_1
T_7_30_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_11
T_1_23_wire_logic_cluster/lc_4/out
T_2_22_sp4_v_t_41
T_3_26_sp4_h_l_4
T_3_26_lc_trk_g1_1
T_3_26_wire_logic_cluster/lc_3/in_1

T_1_23_wire_logic_cluster/lc_4/out
T_2_23_sp4_h_l_8
T_5_23_sp4_v_t_36
T_4_24_lc_trk_g2_4
T_4_24_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_9
T_7_21_wire_logic_cluster/lc_2/out
T_5_21_sp4_h_l_1
T_4_21_sp4_v_t_42
T_3_23_lc_trk_g1_7
T_3_23_wire_logic_cluster/lc_6/in_0

T_7_21_wire_logic_cluster/lc_2/out
T_5_21_sp4_h_l_1
T_4_21_sp4_v_t_42
T_4_22_lc_trk_g2_2
T_4_22_wire_logic_cluster/lc_1/in_3

T_7_21_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g2_2
T_7_21_input_2_2
T_7_21_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_7
T_2_22_wire_logic_cluster/lc_4/out
T_2_23_lc_trk_g0_4
T_2_23_wire_logic_cluster/lc_2/in_0

T_2_22_wire_logic_cluster/lc_4/out
T_2_23_lc_trk_g0_4
T_2_23_wire_logic_cluster/lc_3/in_3

T_2_22_wire_logic_cluster/lc_4/out
T_2_22_lc_trk_g1_4
T_2_22_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_1
T_1_28_wire_logic_cluster/lc_1/cout
T_1_28_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_11_2
T_1_28_wire_logic_cluster/lc_2/out
T_2_25_sp4_v_t_45
T_2_26_lc_trk_g3_5
T_2_26_wire_logic_cluster/lc_1/in_1

End 

Net : pid_alt.O_5
T_0_10_wire_mult/mult/O_5
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_5/in_3

End 

Net : Commands_frame_decoder.WDT8lt14_0
T_4_20_wire_logic_cluster/lc_4/out
T_5_19_lc_trk_g3_4
T_5_19_wire_logic_cluster/lc_4/in_3

T_4_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_44
T_5_17_lc_trk_g3_4
T_5_17_wire_logic_cluster/lc_2/in_3

T_4_20_wire_logic_cluster/lc_4/out
T_5_20_sp4_h_l_8
T_8_16_sp4_v_t_39
T_8_17_lc_trk_g3_7
T_8_17_wire_logic_cluster/lc_7/in_3

End 

Net : Commands_frame_decoder.WDT_RNI2VDI1Z0Z_10
T_4_20_wire_logic_cluster/lc_0/out
T_4_20_lc_trk_g1_0
T_4_20_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_14
T_4_19_wire_logic_cluster/lc_6/cout
T_4_19_wire_logic_cluster/lc_7/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_12
T_4_19_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_0/in_0

T_4_19_wire_logic_cluster/lc_4/out
T_4_20_lc_trk_g0_4
T_4_20_wire_logic_cluster/lc_3/in_3

T_4_19_wire_logic_cluster/lc_4/out
T_4_19_lc_trk_g3_4
T_4_19_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.state_0_sqmuxa
T_5_19_wire_logic_cluster/lc_4/out
T_4_18_lc_trk_g2_4
T_4_18_input_2_0
T_4_18_wire_logic_cluster/lc_0/in_2

T_5_19_wire_logic_cluster/lc_4/out
T_5_17_sp4_v_t_37
T_4_18_lc_trk_g2_5
T_4_18_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_5
T_4_23_wire_logic_cluster/lc_1/out
T_3_24_lc_trk_g0_1
T_3_24_wire_logic_cluster/lc_7/in_0

T_4_23_wire_logic_cluster/lc_1/out
T_5_21_sp4_v_t_46
T_5_25_sp4_v_t_39
T_5_27_lc_trk_g3_2
T_5_27_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.aileronZ0Z_9
T_7_21_wire_logic_cluster/lc_4/out
T_7_19_sp4_v_t_37
T_4_23_sp4_h_l_0
T_3_23_lc_trk_g1_0
T_3_23_wire_logic_cluster/lc_6/in_1

T_7_21_wire_logic_cluster/lc_4/out
T_6_21_sp4_h_l_0
T_5_21_sp4_v_t_37
T_4_22_lc_trk_g2_5
T_4_22_wire_logic_cluster/lc_2/in_3

T_7_21_wire_logic_cluster/lc_4/out
T_7_21_lc_trk_g0_4
T_7_21_input_2_4
T_7_21_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.aileronZ0Z_7
T_2_23_wire_logic_cluster/lc_5/out
T_2_23_lc_trk_g2_5
T_2_23_wire_logic_cluster/lc_2/in_1

T_2_23_wire_logic_cluster/lc_5/out
T_2_23_sp12_h_l_1
T_7_23_lc_trk_g1_5
T_7_23_wire_logic_cluster/lc_5/in_3

T_2_23_wire_logic_cluster/lc_5/out
T_2_23_lc_trk_g2_5
T_2_23_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.counterZ0Z_18
T_7_30_wire_logic_cluster/lc_2/out
T_5_30_sp4_h_l_1
T_5_30_lc_trk_g0_4
T_5_30_wire_logic_cluster/lc_1/in_3

T_7_30_wire_logic_cluster/lc_2/out
T_8_30_lc_trk_g0_2
T_8_30_input_2_6
T_8_30_wire_logic_cluster/lc_6/in_2

T_7_30_wire_logic_cluster/lc_2/out
T_7_30_lc_trk_g3_2
T_7_30_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_cry_0
T_1_28_wire_logic_cluster/lc_0/cout
T_1_28_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_11_1
T_1_28_wire_logic_cluster/lc_1/out
T_1_26_sp4_v_t_47
T_2_26_sp4_h_l_10
T_4_26_lc_trk_g2_7
T_4_26_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_5
T_4_23_wire_logic_cluster/lc_0/out
T_3_24_lc_trk_g0_0
T_3_24_wire_logic_cluster/lc_7/in_1

T_4_23_wire_logic_cluster/lc_0/out
T_3_23_sp4_h_l_8
T_6_23_sp4_v_t_36
T_5_27_lc_trk_g1_1
T_5_27_wire_logic_cluster/lc_3/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_13
T_4_19_wire_logic_cluster/lc_5/out
T_4_20_lc_trk_g1_5
T_4_20_input_2_0
T_4_20_wire_logic_cluster/lc_0/in_2

T_4_19_wire_logic_cluster/lc_5/out
T_4_19_lc_trk_g1_5
T_4_19_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_11
T_4_19_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g0_3
T_4_20_wire_logic_cluster/lc_0/in_1

T_4_19_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g0_3
T_4_20_wire_logic_cluster/lc_3/in_0

T_4_19_wire_logic_cluster/lc_3/out
T_4_19_lc_trk_g1_3
T_4_19_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_0
T_3_25_wire_logic_cluster/lc_0/cout
T_3_25_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_init_pulses_10_1
T_3_25_wire_logic_cluster/lc_1/out
T_4_26_lc_trk_g3_1
T_4_26_wire_logic_cluster/lc_2/in_0

End 

Net : bfn_7_30_0_
T_7_30_wire_logic_cluster/carry_in_mux/cout
T_7_30_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.rudderZ0Z_6
T_5_23_wire_logic_cluster/lc_2/out
T_5_20_sp4_v_t_44
T_2_24_sp4_h_l_9
T_1_24_lc_trk_g1_1
T_1_24_wire_logic_cluster/lc_3/in_1

T_5_23_wire_logic_cluster/lc_2/out
T_5_22_sp4_v_t_36
T_6_26_sp4_h_l_7
T_7_26_lc_trk_g2_7
T_7_26_input_2_7
T_7_26_wire_logic_cluster/lc_7/in_2

T_5_23_wire_logic_cluster/lc_2/out
T_5_23_lc_trk_g3_2
T_5_23_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_6
T_1_19_wire_logic_cluster/lc_2/out
T_1_17_sp12_v_t_23
T_1_24_lc_trk_g2_3
T_1_24_wire_logic_cluster/lc_3/in_0

T_1_19_wire_logic_cluster/lc_2/out
T_1_17_sp12_v_t_23
T_1_21_lc_trk_g3_0
T_1_21_wire_logic_cluster/lc_6/in_1

T_1_19_wire_logic_cluster/lc_2/out
T_1_19_lc_trk_g0_2
T_1_19_input_2_2
T_1_19_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_12
T_1_23_wire_logic_cluster/lc_7/out
T_1_22_sp4_v_t_46
T_2_26_sp4_h_l_5
T_3_26_lc_trk_g2_5
T_3_26_wire_logic_cluster/lc_4/in_1

T_1_23_wire_logic_cluster/lc_7/out
T_1_22_sp4_v_t_46
T_2_22_sp4_h_l_4
T_3_22_lc_trk_g2_4
T_3_22_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.counterZ0Z_16
T_7_30_wire_logic_cluster/lc_0/out
T_6_30_sp4_h_l_8
T_5_30_lc_trk_g1_0
T_5_30_wire_logic_cluster/lc_6/in_3

T_7_30_wire_logic_cluster/lc_0/out
T_8_30_lc_trk_g1_0
T_8_30_wire_logic_cluster/lc_6/in_1

T_7_30_wire_logic_cluster/lc_0/out
T_7_30_lc_trk_g3_0
T_7_30_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_13
T_4_19_wire_logic_cluster/lc_5/cout
T_4_19_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_4
T_5_26_wire_logic_cluster/lc_6/out
T_3_26_sp4_h_l_9
T_2_26_sp4_v_t_44
T_1_27_lc_trk_g3_4
T_1_27_wire_logic_cluster/lc_3/in_0

T_5_26_wire_logic_cluster/lc_6/out
T_5_26_lc_trk_g1_6
T_5_26_wire_logic_cluster/lc_7/in_0

T_5_26_wire_logic_cluster/lc_6/out
T_3_26_sp4_h_l_9
T_2_26_sp4_v_t_44
T_1_27_lc_trk_g3_4
T_1_27_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_cry_1
T_3_25_wire_logic_cluster/lc_1/cout
T_3_25_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_init_pulses_10_2
T_3_25_wire_logic_cluster/lc_2/out
T_2_26_lc_trk_g0_2
T_2_26_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_8
T_4_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_3/in_0

T_4_19_wire_logic_cluster/lc_0/out
T_4_19_lc_trk_g3_0
T_4_19_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.WDT_RNII19A1Z0Z_4
T_3_19_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g2_3
T_4_20_wire_logic_cluster/lc_4/in_3

End 

Net : pid_alt.O_4
T_0_10_wire_mult/lc_4/out
T_1_11_lc_trk_g3_4
T_1_11_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.N_144_17
T_8_28_wire_logic_cluster/lc_2/out
T_6_28_sp4_h_l_1
T_5_28_sp4_v_t_42
T_5_29_lc_trk_g3_2
T_5_29_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.N_237_cascade_
T_5_29_wire_logic_cluster/lc_6/ltout
T_5_29_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_17_3_0
T_8_28_wire_logic_cluster/lc_5/out
T_8_28_lc_trk_g2_5
T_8_28_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.elevatorZ0Z_12
T_8_22_wire_logic_cluster/lc_1/out
T_4_22_sp12_h_l_1
T_3_22_lc_trk_g0_1
T_3_22_wire_logic_cluster/lc_3/in_0

T_8_22_wire_logic_cluster/lc_1/out
T_4_22_sp12_h_l_1
T_3_22_lc_trk_g0_1
T_3_22_wire_logic_cluster/lc_4/in_1

T_8_22_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g3_1
T_8_22_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_10
T_4_19_wire_logic_cluster/lc_2/out
T_4_20_lc_trk_g1_2
T_4_20_wire_logic_cluster/lc_0/in_3

T_4_19_wire_logic_cluster/lc_2/out
T_4_19_lc_trk_g1_2
T_4_19_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_5
T_4_18_wire_logic_cluster/lc_5/out
T_3_19_lc_trk_g1_5
T_3_19_wire_logic_cluster/lc_3/in_1

T_4_18_wire_logic_cluster/lc_5/out
T_4_18_lc_trk_g3_5
T_4_18_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_9
T_4_19_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g2_1
T_3_19_input_2_3
T_3_19_wire_logic_cluster/lc_3/in_2

T_4_19_wire_logic_cluster/lc_1/out
T_4_19_lc_trk_g3_1
T_4_19_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_0
T_2_27_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g3_1
T_2_27_wire_logic_cluster/lc_4/in_0

T_2_27_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g3_1
T_2_27_wire_logic_cluster/lc_2/in_0

T_2_27_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g3_1
T_2_27_wire_logic_cluster/lc_7/in_3

T_2_27_wire_logic_cluster/lc_1/out
T_2_27_lc_trk_g3_1
T_2_27_input_2_0
T_2_27_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_13
T_2_21_wire_logic_cluster/lc_5/out
T_3_21_sp4_h_l_10
T_2_21_sp4_v_t_41
T_1_24_lc_trk_g3_1
T_1_24_input_2_2
T_1_24_wire_logic_cluster/lc_2/in_2

T_2_21_wire_logic_cluster/lc_5/out
T_1_21_sp4_h_l_2
T_5_21_sp4_h_l_2
T_8_21_sp4_v_t_39
T_7_24_lc_trk_g2_7
T_7_24_wire_logic_cluster/lc_0/in_1

T_2_21_wire_logic_cluster/lc_5/out
T_2_21_lc_trk_g2_5
T_2_21_input_2_5
T_2_21_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_13
T_7_22_wire_logic_cluster/lc_4/out
T_7_20_sp4_v_t_37
T_4_24_sp4_h_l_5
T_0_24_sp4_h_l_1
T_1_24_lc_trk_g2_1
T_1_24_wire_logic_cluster/lc_2/in_3

T_7_22_wire_logic_cluster/lc_4/out
T_7_20_sp4_v_t_37
T_7_24_sp4_v_t_45
T_7_27_lc_trk_g0_5
T_7_27_wire_logic_cluster/lc_0/in_3

T_7_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_8
T_7_22_lc_trk_g0_0
T_7_22_input_2_4
T_7_22_wire_logic_cluster/lc_4/in_2

End 

Net : drone_altitude_15
T_1_18_wire_logic_cluster/lc_2/out
T_2_15_sp4_v_t_45
T_1_16_lc_trk_g3_5
T_1_16_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_11
T_9_24_wire_logic_cluster/lc_0/out
T_9_24_sp4_h_l_5
T_5_24_sp4_h_l_8
T_4_24_lc_trk_g1_0
T_4_24_wire_logic_cluster/lc_5/in_0

T_9_24_wire_logic_cluster/lc_0/out
T_9_24_sp4_h_l_5
T_5_24_sp4_h_l_8
T_5_24_lc_trk_g0_5
T_5_24_wire_logic_cluster/lc_2/in_3

T_9_24_wire_logic_cluster/lc_0/out
T_9_24_sp4_h_l_5
T_9_24_lc_trk_g1_0
T_9_24_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_12
T_4_19_wire_logic_cluster/lc_4/cout
T_4_19_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_6
T_5_25_wire_logic_cluster/lc_4/out
T_4_25_sp4_h_l_0
T_3_25_sp4_v_t_43
T_2_26_lc_trk_g3_3
T_2_26_wire_logic_cluster/lc_7/in_3

T_5_25_wire_logic_cluster/lc_4/out
T_5_25_lc_trk_g1_4
T_5_25_wire_logic_cluster/lc_5/in_0

T_5_25_wire_logic_cluster/lc_4/out
T_4_25_sp4_h_l_0
T_7_25_sp4_v_t_37
T_7_26_lc_trk_g3_5
T_7_26_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_4
T_2_21_wire_logic_cluster/lc_7/out
T_2_19_sp4_v_t_43
T_2_23_sp4_v_t_39
T_2_25_lc_trk_g2_2
T_2_25_wire_logic_cluster/lc_6/in_0

T_2_21_wire_logic_cluster/lc_7/out
T_3_18_sp4_v_t_39
T_3_22_sp4_v_t_47
T_3_24_lc_trk_g3_2
T_3_24_wire_logic_cluster/lc_3/in_0

T_2_21_wire_logic_cluster/lc_7/out
T_2_21_lc_trk_g2_7
T_2_21_input_2_7
T_2_21_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_18
T_4_27_wire_logic_cluster/lc_3/out
T_3_27_lc_trk_g2_3
T_3_27_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_4
T_4_18_wire_logic_cluster/lc_4/out
T_3_19_lc_trk_g0_4
T_3_19_wire_logic_cluster/lc_3/in_3

T_4_18_wire_logic_cluster/lc_4/out
T_4_18_lc_trk_g3_4
T_4_18_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_5
T_5_25_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g1_0
T_5_25_wire_logic_cluster/lc_2/in_1

T_5_25_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g1_0
T_5_25_wire_logic_cluster/lc_1/in_0

T_5_25_wire_logic_cluster/lc_0/out
T_5_25_lc_trk_g1_0
T_5_25_input_2_3
T_5_25_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_16
T_5_26_wire_logic_cluster/lc_5/out
T_3_26_sp4_h_l_7
T_2_26_sp4_v_t_42
T_1_30_lc_trk_g1_7
T_1_30_input_2_0
T_1_30_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_1
T_2_21_wire_logic_cluster/lc_1/out
T_2_18_sp12_v_t_22
T_2_24_lc_trk_g3_5
T_2_24_wire_logic_cluster/lc_2/in_0

T_2_21_wire_logic_cluster/lc_1/out
T_2_18_sp12_v_t_22
T_3_30_sp12_h_l_1
T_3_30_lc_trk_g1_2
T_3_30_wire_logic_cluster/lc_4/in_3

T_2_21_wire_logic_cluster/lc_1/out
T_2_21_lc_trk_g0_1
T_2_21_input_2_1
T_2_21_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.elevatorZ0Z_14
T_9_20_wire_logic_cluster/lc_0/out
T_9_20_sp4_h_l_5
T_8_20_sp4_v_t_46
T_5_24_sp4_h_l_4
T_4_24_lc_trk_g1_4
T_4_24_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_9_20_sp4_h_l_5
T_8_20_sp4_v_t_46
T_7_23_lc_trk_g3_6
T_7_23_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.elevatorZ0Z_10
T_8_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_44
T_5_24_sp4_h_l_2
T_4_24_lc_trk_g1_2
T_4_24_wire_logic_cluster/lc_1/in_0

T_8_21_wire_logic_cluster/lc_6/out
T_8_20_sp4_v_t_44
T_8_24_sp4_v_t_40
T_8_25_lc_trk_g3_0
T_8_25_wire_logic_cluster/lc_2/in_3

T_8_21_wire_logic_cluster/lc_6/out
T_8_21_lc_trk_g3_6
T_8_21_wire_logic_cluster/lc_6/in_3

End 

Net : Commands_frame_decoder.un1_WDT_cry_11
T_4_19_wire_logic_cluster/lc_3/cout
T_4_19_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.aileronZ0Z_10
T_7_21_wire_logic_cluster/lc_3/out
T_8_20_sp4_v_t_39
T_5_24_sp4_h_l_7
T_4_24_lc_trk_g0_7
T_4_24_input_2_1
T_4_24_wire_logic_cluster/lc_1/in_2

T_7_21_wire_logic_cluster/lc_3/out
T_8_20_sp4_v_t_39
T_8_24_sp4_v_t_47
T_7_25_lc_trk_g3_7
T_7_25_wire_logic_cluster/lc_1/in_3

T_7_21_wire_logic_cluster/lc_3/out
T_7_21_lc_trk_g1_3
T_7_21_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_14
T_7_29_wire_logic_cluster/lc_6/cout
T_7_29_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.throttleZ0Z_5
T_2_22_wire_logic_cluster/lc_0/out
T_3_19_sp4_v_t_41
T_3_23_sp4_v_t_37
T_3_24_lc_trk_g3_5
T_3_24_wire_logic_cluster/lc_5/in_1

T_2_22_wire_logic_cluster/lc_0/out
T_3_19_sp4_v_t_41
T_3_23_sp4_v_t_37
T_4_27_sp4_h_l_0
T_5_27_lc_trk_g2_0
T_5_27_wire_logic_cluster/lc_2/in_0

T_2_22_wire_logic_cluster/lc_0/out
T_2_22_lc_trk_g1_0
T_2_22_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_0
T_2_27_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_wire_logic_cluster/lc_5/in_1

T_2_27_wire_logic_cluster/lc_6/out
T_1_27_sp12_h_l_0
T_5_27_lc_trk_g1_3
T_5_27_wire_logic_cluster/lc_5/in_3

T_2_27_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_wire_logic_cluster/lc_3/in_1

T_2_27_wire_logic_cluster/lc_6/out
T_2_27_lc_trk_g2_6
T_2_27_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.throttleZ0Z_3
T_1_25_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_1/in_1

T_1_25_wire_logic_cluster/lc_5/out
T_2_25_sp4_h_l_10
T_5_25_sp4_v_t_38
T_5_27_lc_trk_g2_3
T_5_27_wire_logic_cluster/lc_0/in_3

T_1_25_wire_logic_cluster/lc_5/out
T_1_25_lc_trk_g3_5
T_1_25_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_7
T_5_23_wire_logic_cluster/lc_1/out
T_1_23_sp12_h_l_1
T_2_23_lc_trk_g1_5
T_2_23_wire_logic_cluster/lc_0/in_0

T_5_23_wire_logic_cluster/lc_1/out
T_5_23_sp4_h_l_7
T_8_23_sp4_v_t_37
T_7_27_lc_trk_g1_0
T_7_27_input_2_7
T_7_27_wire_logic_cluster/lc_7/in_2

T_5_23_wire_logic_cluster/lc_1/out
T_5_23_lc_trk_g0_1
T_5_23_input_2_1
T_5_23_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_10
T_4_19_wire_logic_cluster/lc_2/cout
T_4_19_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.aileronZ0Z_14
T_8_20_wire_logic_cluster/lc_0/out
T_7_20_sp4_h_l_8
T_6_20_sp4_v_t_45
T_3_24_sp4_h_l_8
T_4_24_lc_trk_g3_0
T_4_24_wire_logic_cluster/lc_2/in_3

T_8_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_5
T_7_20_sp4_v_t_40
T_7_23_lc_trk_g1_0
T_7_23_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.rudderZ0Z_14
T_7_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_0
T_4_20_sp4_h_l_0
T_3_20_sp4_v_t_43
T_3_23_lc_trk_g1_3
T_3_23_wire_logic_cluster/lc_5/in_3

T_7_20_wire_logic_cluster/lc_0/out
T_7_16_sp12_v_t_23
T_7_26_lc_trk_g3_4
T_7_26_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_7
T_5_25_wire_logic_cluster/lc_7/out
T_5_23_sp4_v_t_43
T_2_27_sp4_h_l_6
T_1_27_lc_trk_g1_6
T_1_27_wire_logic_cluster/lc_5/in_0

T_5_25_wire_logic_cluster/lc_7/out
T_5_23_sp4_v_t_43
T_2_27_sp4_h_l_6
T_1_27_lc_trk_g1_6
T_1_27_wire_logic_cluster/lc_4/in_3

T_5_25_wire_logic_cluster/lc_7/out
T_5_23_sp4_v_t_43
T_6_27_sp4_h_l_6
T_7_27_lc_trk_g2_6
T_7_27_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_13
T_7_29_wire_logic_cluster/lc_5/cout
T_7_29_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.rudderZ0Z_4
T_1_27_wire_logic_cluster/lc_1/out
T_2_24_sp4_v_t_43
T_2_25_lc_trk_g2_3
T_2_25_wire_logic_cluster/lc_6/in_1

T_1_27_wire_logic_cluster/lc_1/out
T_1_27_lc_trk_g2_1
T_1_27_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_2
T_2_26_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g1_5
T_2_26_wire_logic_cluster/lc_2/in_0

T_2_26_wire_logic_cluster/lc_5/out
T_3_27_lc_trk_g2_5
T_3_27_wire_logic_cluster/lc_6/in_3

T_2_26_wire_logic_cluster/lc_5/out
T_2_26_lc_trk_g1_5
T_2_26_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_0_14
T_5_26_wire_logic_cluster/lc_1/out
T_4_26_sp4_h_l_10
T_3_26_lc_trk_g1_2
T_3_26_wire_logic_cluster/lc_6/in_1

T_5_26_wire_logic_cluster/lc_1/out
T_5_22_sp4_v_t_39
T_4_24_lc_trk_g0_2
T_4_24_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_9
T_4_19_wire_logic_cluster/lc_1/cout
T_4_19_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.rudderZ0Z_8
T_7_21_wire_logic_cluster/lc_5/out
T_7_19_sp4_v_t_39
T_4_23_sp4_h_l_2
T_3_23_lc_trk_g0_2
T_3_23_input_2_0
T_3_23_wire_logic_cluster/lc_0/in_2

T_7_21_wire_logic_cluster/lc_5/out
T_7_19_sp4_v_t_39
T_4_23_sp4_h_l_2
T_3_23_sp4_v_t_45
T_3_27_sp4_v_t_45
T_2_29_lc_trk_g2_0
T_2_29_wire_logic_cluster/lc_3/in_3

T_7_21_wire_logic_cluster/lc_5/out
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_12
T_7_29_wire_logic_cluster/lc_4/cout
T_7_29_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.aileronZ0Z_12
T_3_22_wire_logic_cluster/lc_6/out
T_3_22_lc_trk_g0_6
T_3_22_wire_logic_cluster/lc_3/in_1

T_3_22_wire_logic_cluster/lc_6/out
T_3_22_lc_trk_g0_6
T_3_22_wire_logic_cluster/lc_5/in_3

T_3_22_wire_logic_cluster/lc_6/out
T_3_22_lc_trk_g0_6
T_3_22_wire_logic_cluster/lc_6/in_0

End 

Net : Commands_frame_decoder.WDTZ0Z_6
T_4_18_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_45
T_4_20_lc_trk_g3_5
T_4_20_wire_logic_cluster/lc_3/in_1

T_4_18_wire_logic_cluster/lc_6/out
T_4_18_lc_trk_g1_6
T_4_18_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_13
T_4_27_wire_logic_cluster/lc_7/out
T_3_26_lc_trk_g3_7
T_3_26_wire_logic_cluster/lc_5/in_1

T_4_27_wire_logic_cluster/lc_7/out
T_4_24_sp4_v_t_38
T_1_24_sp4_h_l_9
T_1_24_lc_trk_g1_4
T_1_24_wire_logic_cluster/lc_1/in_0

End 

Net : Commands_frame_decoder.WDT8lto13_1_cascade_
T_4_20_wire_logic_cluster/lc_3/ltout
T_4_20_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_1_0
T_5_24_wire_logic_cluster/lc_1/out
T_5_21_sp12_v_t_22
T_5_29_lc_trk_g2_1
T_5_29_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_3_axb_17
T_2_28_wire_logic_cluster/lc_7/out
T_2_26_sp4_v_t_43
T_1_30_lc_trk_g1_6
T_1_30_input_2_1
T_1_30_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_fast_RNI7O1NZ0Z_2
T_4_27_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_39
T_3_26_lc_trk_g2_7
T_3_26_input_2_7
T_3_26_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_7
T_2_22_wire_logic_cluster/lc_2/out
T_2_19_sp4_v_t_44
T_2_23_lc_trk_g1_1
T_2_23_input_2_0
T_2_23_wire_logic_cluster/lc_0/in_2

T_2_22_wire_logic_cluster/lc_2/out
T_2_23_lc_trk_g1_2
T_2_23_wire_logic_cluster/lc_3/in_0

T_2_22_wire_logic_cluster/lc_2/out
T_2_22_lc_trk_g3_2
T_2_22_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_1_cascade_
T_4_26_wire_logic_cluster/lc_1/ltout
T_4_26_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_8
T_4_19_wire_logic_cluster/lc_0/cout
T_4_19_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.aileronZ0Z_11
T_5_23_wire_logic_cluster/lc_3/out
T_4_24_lc_trk_g0_3
T_4_24_input_2_5
T_4_24_wire_logic_cluster/lc_5/in_2

T_5_23_wire_logic_cluster/lc_3/out
T_5_24_lc_trk_g0_3
T_5_24_wire_logic_cluster/lc_3/in_0

T_5_23_wire_logic_cluster/lc_3/out
T_5_23_lc_trk_g0_3
T_5_23_input_2_3
T_5_23_wire_logic_cluster/lc_3/in_2

End 

Net : dron_frame_decoder_1.WDT10lt14_0_cascade_
T_2_13_wire_logic_cluster/lc_4/ltout
T_2_13_wire_logic_cluster/lc_5/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_8
T_1_14_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g2_0
T_2_13_wire_logic_cluster/lc_2/in_0

T_1_14_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.WDT_RNIM3K1Z0Z_4
T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g3_2
T_2_13_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.WDT10_0_i
T_2_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g3_5
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g2_5
T_1_13_wire_logic_cluster/lc_0/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_14
T_1_14_wire_logic_cluster/lc_6/cout
T_1_14_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_11
T_7_29_wire_logic_cluster/lc_3/cout
T_7_29_wire_logic_cluster/lc_4/in_3

Net : dron_frame_decoder_1.WDTZ0Z_5
T_1_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g0_5
T_2_13_wire_logic_cluster/lc_2/in_1

T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_9
T_1_14_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g3_1
T_2_13_input_2_2
T_2_13_wire_logic_cluster/lc_2/in_2

T_1_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_14
T_2_20_wire_logic_cluster/lc_6/out
T_3_19_sp4_v_t_45
T_3_23_lc_trk_g0_0
T_3_23_wire_logic_cluster/lc_5/in_1

T_2_20_wire_logic_cluster/lc_6/out
T_3_19_sp4_v_t_45
T_4_23_sp4_h_l_8
T_8_23_sp4_h_l_4
T_7_23_lc_trk_g0_4
T_7_23_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_4_19_0_
T_4_19_wire_logic_cluster/carry_in_mux/cout
T_4_19_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_12
T_4_26_wire_logic_cluster/lc_7/out
T_4_23_sp4_v_t_38
T_1_23_sp4_h_l_3
T_1_23_lc_trk_g0_6
T_1_23_wire_logic_cluster/lc_6/in_0

T_4_26_wire_logic_cluster/lc_7/out
T_4_23_sp4_v_t_38
T_1_23_sp4_h_l_3
T_1_23_lc_trk_g0_6
T_1_23_wire_logic_cluster/lc_7/in_3

T_4_26_wire_logic_cluster/lc_7/out
T_4_24_sp4_v_t_43
T_5_24_sp4_h_l_11
T_7_24_lc_trk_g3_6
T_7_24_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_10
T_4_26_wire_logic_cluster/lc_5/out
T_3_26_sp4_h_l_2
T_2_26_sp4_v_t_39
T_1_27_lc_trk_g2_7
T_1_27_wire_logic_cluster/lc_6/in_3

T_4_26_wire_logic_cluster/lc_5/out
T_3_26_sp4_h_l_2
T_2_26_sp4_v_t_39
T_1_27_lc_trk_g2_7
T_1_27_wire_logic_cluster/lc_7/in_0

T_4_26_wire_logic_cluster/lc_5/out
T_4_25_lc_trk_g1_5
T_4_25_input_2_2
T_4_25_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.WDT10lto13_1
T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g2_1
T_2_13_wire_logic_cluster/lc_4/in_3

End 

Net : dron_frame_decoder_1.WDTZ0Z_12
T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_1/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_3/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_4/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_6
T_1_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_1/in_3

T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g1_6
T_1_13_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_13
T_1_14_wire_logic_cluster/lc_5/cout
T_1_14_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_counter_13_cry_10
T_7_29_wire_logic_cluster/lc_2/cout
T_7_29_wire_logic_cluster/lc_3/in_3

Net : dron_frame_decoder_1.WDTZ0Z_11
T_1_14_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g3_3
T_2_13_wire_logic_cluster/lc_1/in_1

T_1_14_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g3_3
T_2_13_wire_logic_cluster/lc_3/in_3

T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g1_3
T_1_14_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.elevatorZ0Z_13
T_9_22_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_47
T_6_24_sp4_h_l_3
T_2_24_sp4_h_l_6
T_1_24_lc_trk_g1_6
T_1_24_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_1/out
T_9_20_sp4_v_t_47
T_6_24_sp4_h_l_3
T_7_24_lc_trk_g2_3
T_7_24_wire_logic_cluster/lc_0/in_3

T_9_22_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g2_1
T_9_22_input_2_1
T_9_22_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_5
T_4_23_wire_logic_cluster/lc_2/out
T_3_24_lc_trk_g1_2
T_3_24_wire_logic_cluster/lc_5/in_0

T_4_23_wire_logic_cluster/lc_2/out
T_5_22_sp4_v_t_37
T_5_25_lc_trk_g0_5
T_5_25_wire_logic_cluster/lc_3/in_0

End 

Net : dron_frame_decoder_1.WDTZ0Z_4
T_1_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_2/in_3

T_1_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_17_4_0_cascade_
T_8_28_wire_logic_cluster/lc_1/ltout
T_8_28_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_12
T_1_14_wire_logic_cluster/lc_4/cout
T_1_14_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_11
T_4_26_wire_logic_cluster/lc_6/out
T_2_26_sp4_h_l_9
T_1_26_lc_trk_g1_1
T_1_26_wire_logic_cluster/lc_0/in_0

T_4_26_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_36
T_1_23_sp4_h_l_1
T_1_23_lc_trk_g0_4
T_1_23_wire_logic_cluster/lc_4/in_0

T_4_26_wire_logic_cluster/lc_6/out
T_4_23_sp4_v_t_36
T_4_24_lc_trk_g3_4
T_4_24_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_counter_13_cry_9
T_7_29_wire_logic_cluster/lc_1/cout
T_7_29_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.WDTZ0Z_7
T_4_18_wire_logic_cluster/lc_7/out
T_4_17_sp4_v_t_46
T_4_20_lc_trk_g0_6
T_4_20_wire_logic_cluster/lc_4/in_0

T_4_18_wire_logic_cluster/lc_7/out
T_4_18_lc_trk_g3_7
T_4_18_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.rudderZ0Z_9
T_7_22_wire_logic_cluster/lc_0/out
T_7_19_sp4_v_t_40
T_4_23_sp4_h_l_5
T_3_23_lc_trk_g1_5
T_3_23_wire_logic_cluster/lc_3/in_3

T_7_22_wire_logic_cluster/lc_0/out
T_7_19_sp4_v_t_40
T_7_23_sp4_v_t_45
T_4_27_sp4_h_l_1
T_3_27_sp4_v_t_36
T_2_29_lc_trk_g1_1
T_2_29_wire_logic_cluster/lc_7/in_3

T_7_22_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g2_0
T_7_22_input_2_0
T_7_22_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder_1.throttleZ0Z_8
T_2_22_wire_logic_cluster/lc_1/out
T_3_23_lc_trk_g3_1
T_3_23_wire_logic_cluster/lc_0/in_0

T_2_22_wire_logic_cluster/lc_1/out
T_1_22_lc_trk_g2_1
T_1_22_wire_logic_cluster/lc_0/in_1

T_2_22_wire_logic_cluster/lc_1/out
T_2_22_lc_trk_g0_1
T_2_22_input_2_1
T_2_22_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_12
T_7_22_wire_logic_cluster/lc_3/out
T_1_22_sp12_h_l_1
T_3_22_lc_trk_g1_6
T_3_22_wire_logic_cluster/lc_1/in_0

T_7_22_wire_logic_cluster/lc_3/out
T_7_21_sp4_v_t_38
T_7_24_lc_trk_g1_6
T_7_24_wire_logic_cluster/lc_4/in_3

T_7_22_wire_logic_cluster/lc_3/out
T_7_22_lc_trk_g1_3
T_7_22_wire_logic_cluster/lc_3/in_3

End 

Net : Commands_frame_decoder.N_316
T_5_17_wire_logic_cluster/lc_2/out
T_0_17_sp12_h_l_0
T_12_17_sp12_h_l_0
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_6/in_0

T_5_17_wire_logic_cluster/lc_2/out
T_0_17_sp12_h_l_0
T_12_17_sp12_h_l_0
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_3/in_3

T_5_17_wire_logic_cluster/lc_2/out
T_0_17_sp12_h_l_0
T_9_17_lc_trk_g0_4
T_9_17_wire_logic_cluster/lc_6/in_0

T_5_17_wire_logic_cluster/lc_2/out
T_5_14_sp4_v_t_44
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_4/in_0

T_5_17_wire_logic_cluster/lc_2/out
T_0_17_sp12_h_l_0
T_9_17_lc_trk_g0_4
T_9_17_wire_logic_cluster/lc_7/in_3

T_5_17_wire_logic_cluster/lc_2/out
T_0_17_sp12_h_l_0
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_6/in_3

T_5_17_wire_logic_cluster/lc_2/out
T_0_17_sp12_h_l_0
T_9_17_lc_trk_g0_4
T_9_17_wire_logic_cluster/lc_5/in_3

T_5_17_wire_logic_cluster/lc_2/out
T_5_14_sp4_v_t_44
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_1/in_3

T_5_17_wire_logic_cluster/lc_2/out
T_5_14_sp4_v_t_44
T_5_15_lc_trk_g2_4
T_5_15_wire_logic_cluster/lc_7/in_3

T_5_17_wire_logic_cluster/lc_2/out
T_5_13_sp4_v_t_41
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_3/in_3

T_5_17_wire_logic_cluster/lc_2/out
T_5_13_sp4_v_t_41
T_5_14_lc_trk_g3_1
T_5_14_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.aileronZ0Z_13
T_7_22_wire_logic_cluster/lc_7/out
T_7_20_sp4_v_t_43
T_4_24_sp4_h_l_6
T_0_24_sp4_h_l_2
T_1_24_lc_trk_g3_2
T_1_24_wire_logic_cluster/lc_0/in_3

T_7_22_wire_logic_cluster/lc_7/out
T_7_20_sp4_v_t_43
T_7_24_lc_trk_g0_6
T_7_24_wire_logic_cluster/lc_1/in_3

T_7_22_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g1_7
T_7_22_wire_logic_cluster/lc_7/in_3

End 

Net : alt_kp_4
T_5_14_wire_logic_cluster/lc_2/out
T_5_14_sp4_h_l_9
T_1_14_sp4_h_l_9
T_0_10_sp4_v_t_44
T_0_11_lc_trk_g3_4
T_0_11_wire_mult/lc_4/in_3

T_5_14_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g0_2
T_5_14_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.rudderZ0Z_11
T_7_22_wire_logic_cluster/lc_2/out
T_5_22_sp4_h_l_1
T_4_22_sp4_v_t_36
T_4_24_lc_trk_g3_1
T_4_24_wire_logic_cluster/lc_3/in_1

T_7_22_wire_logic_cluster/lc_2/out
T_5_22_sp4_h_l_1
T_4_22_sp4_v_t_36
T_4_24_lc_trk_g3_1
T_4_24_wire_logic_cluster/lc_7/in_3

T_7_22_wire_logic_cluster/lc_2/out
T_7_22_lc_trk_g0_2
T_7_22_input_2_2
T_7_22_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_11
T_1_14_wire_logic_cluster/lc_3/cout
T_1_14_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_2_0_4_0
T_8_30_wire_logic_cluster/lc_6/out
T_8_29_sp4_v_t_44
T_5_29_sp4_h_l_9
T_5_29_lc_trk_g0_4
T_5_29_wire_logic_cluster/lc_6/in_0

T_8_30_wire_logic_cluster/lc_6/out
T_8_27_sp4_v_t_36
T_8_28_lc_trk_g2_4
T_8_28_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.throttleZ0Z_9
T_3_21_wire_logic_cluster/lc_3/out
T_3_20_sp4_v_t_38
T_3_23_lc_trk_g0_6
T_3_23_wire_logic_cluster/lc_3/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_4_22_lc_trk_g3_3
T_4_22_wire_logic_cluster/lc_1/in_1

T_3_21_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g1_3
T_3_21_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_8
T_7_29_wire_logic_cluster/lc_0/cout
T_7_29_wire_logic_cluster/lc_1/in_3

Net : alt_kp_1
T_2_10_wire_logic_cluster/lc_5/out
T_1_10_sp4_h_l_2
T_0_10_sp4_v_t_45
T_0_11_lc_trk_g3_5
T_0_11_wire_mult/mult/B_1

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_6
T_4_18_wire_logic_cluster/lc_6/cout
T_4_18_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.N_237
T_5_29_wire_logic_cluster/lc_6/out
T_5_28_sp4_v_t_44
T_5_24_sp4_v_t_37
T_2_24_sp4_h_l_0
T_2_24_lc_trk_g1_5
T_2_24_wire_logic_cluster/lc_6/in_0

T_5_29_wire_logic_cluster/lc_6/out
T_5_28_sp4_v_t_44
T_5_24_sp4_v_t_37
T_2_24_sp4_h_l_0
T_2_24_lc_trk_g1_5
T_2_24_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_10
T_1_14_wire_logic_cluster/lc_2/cout
T_1_14_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.throttleZ0Z_10
T_2_21_wire_logic_cluster/lc_4/out
T_1_21_sp4_h_l_0
T_4_21_sp4_v_t_37
T_4_25_lc_trk_g0_0
T_4_25_wire_logic_cluster/lc_4/in_0

T_2_21_wire_logic_cluster/lc_4/out
T_1_21_sp4_h_l_0
T_5_21_sp4_h_l_3
T_8_21_sp4_v_t_38
T_8_25_lc_trk_g0_3
T_8_25_wire_logic_cluster/lc_2/in_1

T_2_21_wire_logic_cluster/lc_4/out
T_2_21_lc_trk_g2_4
T_2_21_input_2_4
T_2_21_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.rudderZ0Z_10
T_7_21_wire_logic_cluster/lc_0/out
T_6_21_sp4_h_l_8
T_5_21_sp4_v_t_39
T_4_25_lc_trk_g1_2
T_4_25_wire_logic_cluster/lc_4/in_1

T_7_21_wire_logic_cluster/lc_0/out
T_6_21_sp4_h_l_8
T_5_21_sp4_v_t_39
T_4_25_lc_trk_g1_2
T_4_25_wire_logic_cluster/lc_2/in_3

T_7_21_wire_logic_cluster/lc_0/out
T_7_21_lc_trk_g2_0
T_7_21_input_2_0
T_7_21_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_7_29_0_
T_7_29_wire_logic_cluster/carry_in_mux/cout
T_7_29_wire_logic_cluster/lc_0/in_3

Net : alt_kp_5
T_3_10_wire_logic_cluster/lc_3/out
T_3_7_sp4_v_t_46
T_0_11_sp4_h_l_4
T_0_11_lc_trk_g1_1
T_0_11_wire_mult/lc_5/in_3

T_3_10_wire_logic_cluster/lc_3/out
T_3_10_lc_trk_g0_3
T_3_10_input_2_3
T_3_10_wire_logic_cluster/lc_3/in_2

End 

Net : alt_kp_3
T_2_10_wire_logic_cluster/lc_7/out
T_2_7_sp4_v_t_38
T_0_11_sp4_h_l_14
T_0_11_lc_trk_g3_3
T_0_11_wire_mult/lc_3/in_3

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_16
T_3_27_wire_logic_cluster/lc_7/out
T_3_27_lc_trk_g2_7
T_3_27_wire_logic_cluster/lc_0/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_5
T_4_18_wire_logic_cluster/lc_5/cout
T_4_18_wire_logic_cluster/lc_6/in_3

Net : alt_kp_2
T_2_10_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_44
T_0_11_sp4_h_l_15
T_0_11_lc_trk_g3_2
T_0_11_wire_mult/lc_2/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_9
T_1_14_wire_logic_cluster/lc_1/cout
T_1_14_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.throttleZ0Z_11
T_3_21_wire_logic_cluster/lc_5/out
T_4_20_sp4_v_t_43
T_4_24_lc_trk_g1_6
T_4_24_wire_logic_cluster/lc_3/in_0

T_3_21_wire_logic_cluster/lc_5/out
T_4_20_sp4_v_t_43
T_5_24_sp4_h_l_0
T_5_24_lc_trk_g1_5
T_5_24_wire_logic_cluster/lc_2/in_0

T_3_21_wire_logic_cluster/lc_5/out
T_3_21_lc_trk_g1_5
T_3_21_wire_logic_cluster/lc_5/in_3

End 

Net : alt_kp_7
T_3_10_wire_logic_cluster/lc_1/out
T_3_7_sp4_v_t_42
T_0_11_sp4_h_l_0
T_0_11_lc_trk_g1_5
T_0_11_wire_mult/mult/B_7

T_3_10_wire_logic_cluster/lc_1/out
T_3_10_lc_trk_g0_1
T_3_10_input_2_1
T_3_10_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_8
T_2_29_wire_logic_cluster/lc_0/out
T_2_29_lc_trk_g3_0
T_2_29_wire_logic_cluster/lc_2/in_3

T_2_29_wire_logic_cluster/lc_0/out
T_2_29_lc_trk_g3_0
T_2_29_wire_logic_cluster/lc_1/in_0

T_2_29_wire_logic_cluster/lc_0/out
T_2_29_lc_trk_g3_0
T_2_29_wire_logic_cluster/lc_3/in_0

End 

Net : pc_frame_decoder_dv_0
T_12_3_wire_logic_cluster/lc_3/out
T_12_0_span4_vert_30
T_12_0_lc_trk_g1_6
T_12_0_wire_gbuf/in

End 

Net : pc_frame_decoder_dv_0_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_13_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_16_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_14_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_14_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_16_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_16_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_11_17_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_15_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_15_wire_logic_cluster/lc_1/cen

End 

Net : reset_system
T_5_10_wire_logic_cluster/lc_1/out
T_6_6_sp4_v_t_38
T_6_2_sp4_v_t_46
T_6_0_span4_vert_15
T_6_0_lc_trk_g0_7
T_6_0_wire_gbuf/in

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_19_sp12_v_t_22
T_5_29_lc_trk_g2_5
T_5_29_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_14_sp4_v_t_38
T_4_17_lc_trk_g2_6
T_4_17_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_4_10_sp4_v_t_36
T_4_14_sp4_v_t_44
T_3_17_lc_trk_g3_4
T_3_17_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_14_sp4_v_t_38
T_4_15_lc_trk_g2_6
T_4_15_wire_logic_cluster/lc_1/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_6_19_sp12_h_l_1
T_11_19_lc_trk_g1_5
T_11_19_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_14_sp4_v_t_38
T_6_18_sp4_h_l_9
T_7_18_lc_trk_g2_1
T_7_18_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_18_lc_trk_g2_2
T_5_18_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_4_10_sp4_v_t_36
T_4_14_sp4_v_t_44
T_5_18_sp4_h_l_3
T_8_18_sp4_v_t_45
T_8_22_sp4_v_t_45
T_8_26_sp4_v_t_46
T_7_27_lc_trk_g3_6
T_7_27_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_19_sp12_v_t_22
T_5_22_sp4_v_t_42
T_2_26_sp4_h_l_0
T_1_26_lc_trk_g0_0
T_1_26_wire_logic_cluster/lc_7/in_1

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_14_sp4_v_t_38
T_6_18_sp4_h_l_9
T_7_18_lc_trk_g2_1
T_7_18_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_14_sp4_v_t_38
T_6_18_sp4_h_l_9
T_7_18_lc_trk_g2_1
T_7_18_wire_logic_cluster/lc_1/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_14_sp4_v_t_38
T_6_18_sp4_h_l_9
T_7_18_lc_trk_g2_1
T_7_18_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_8_10_sp4_v_t_42
T_8_14_sp4_v_t_42
T_8_17_lc_trk_g0_2
T_8_17_wire_logic_cluster/lc_6/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_8_10_sp4_v_t_42
T_8_14_sp4_v_t_42
T_7_17_lc_trk_g3_2
T_7_17_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_8_10_sp4_v_t_42
T_8_14_sp4_v_t_42
T_7_17_lc_trk_g3_2
T_7_17_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_8_10_sp4_v_t_42
T_8_14_sp4_v_t_42
T_8_17_lc_trk_g0_2
T_8_17_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_8_10_sp4_v_t_42
T_8_14_sp4_v_t_42
T_8_17_lc_trk_g0_2
T_8_17_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_7
T_8_10_sp4_v_t_42
T_8_14_sp4_v_t_42
T_8_18_lc_trk_g1_7
T_8_18_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_18_lc_trk_g2_2
T_5_18_wire_logic_cluster/lc_0/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_17_lc_trk_g3_5
T_5_17_wire_logic_cluster/lc_1/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp12_v_t_22
T_5_18_lc_trk_g2_2
T_5_18_wire_logic_cluster/lc_7/in_3

End 

Net : reset_system_g
T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_3_glb2local_0
T_12_3_lc_trk_g0_4
T_12_3_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_25_glb2local_0
T_4_25_lc_trk_g0_4
T_4_25_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_glb2local_2
T_5_13_lc_trk_g0_6
T_5_13_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_13_glb2local_1
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_18_glb2local_3
T_7_18_lc_trk_g0_7
T_7_18_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_18_glb2local_0
T_5_18_lc_trk_g0_4
T_5_18_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_28_glb2local_1
T_8_28_lc_trk_g0_5
T_8_28_wire_logic_cluster/lc_4/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_17_glb2local_1
T_8_17_lc_trk_g0_5
T_8_17_wire_logic_cluster/lc_4/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_glb2local_0
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_7/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_glb2local_3
T_3_17_lc_trk_g0_7
T_3_17_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_11_glb2local_1
T_10_11_lc_trk_g0_5
T_10_11_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_glb2local_2
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_14_glb2local_2
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_17_glb2local_0
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_5/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_glb2local_1
T_5_15_lc_trk_g0_5
T_5_15_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_16_glb2local_1
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_glb2local_1
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_glb2local_1
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_glb2local_1
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_glb2local_3
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_0/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_16_glb2local_1
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_6/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_glb2local_3
T_7_15_lc_trk_g0_7
T_7_15_wire_logic_cluster/lc_3/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_glb2local_1
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_1/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_glb2local_1
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_glb2local_1
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_7/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_27_glb2local_3
T_3_27_lc_trk_g0_7
T_3_27_wire_logic_cluster/lc_5/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_26_glb2local_2
T_1_26_lc_trk_g0_6
T_1_26_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_glb2local_0
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_glb2local_0
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_2/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_glb2local_0
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_0/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_glb2local_0
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_4/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_glb2local_0
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_6/in_0

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_glb2local_0
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_3/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_glb2local_0
T_1_10_lc_trk_g0_4
T_1_10_wire_logic_cluster/lc_1/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_glb2local_0
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_5/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_glb2local_0
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_1/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_glb2local_0
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_7/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_glb2local_2
T_1_12_lc_trk_g0_6
T_1_12_wire_logic_cluster/lc_5/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_glb2local_3
T_1_22_lc_trk_g0_7
T_1_22_wire_logic_cluster/lc_6/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_23_glb2local_1
T_1_23_lc_trk_g0_5
T_1_23_wire_logic_cluster/lc_0/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_26_glb2local_2
T_1_26_lc_trk_g0_6
T_1_26_wire_logic_cluster/lc_5/in_1

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_22_glb2local_3
T_1_22_lc_trk_g0_7
T_1_22_input_2_7
T_1_22_wire_logic_cluster/lc_7/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_glb2local_0
T_2_25_lc_trk_g0_4
T_2_25_input_2_2
T_2_25_wire_logic_cluster/lc_2/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_glb2local_0
T_7_15_lc_trk_g0_4
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_glb2local_2
T_3_10_lc_trk_g0_6
T_3_10_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_10_glb2local_2
T_3_10_lc_trk_g0_6
T_3_10_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_glb2local_1
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_2/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_glb2local_0
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_1/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_25_glb2local_0
T_2_25_lc_trk_g0_4
T_2_25_wire_logic_cluster/lc_3/in_3

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_12_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_13_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_14_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_15_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_19_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_20_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_21_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_22_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_23_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_24_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_25_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_26_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_27_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_28_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_30_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_30_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_30_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_29_wire_logic_cluster/lc_5/s_r

End 

Net : alt_kp_0
T_2_10_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_42
T_0_11_sp4_h_l_13
T_0_11_lc_trk_g3_0
T_0_11_wire_mult/lc_0/in_3

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_init_pulses_0_axb_17
T_3_27_wire_logic_cluster/lc_3/out
T_3_27_lc_trk_g1_3
T_3_27_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_4
T_4_18_wire_logic_cluster/lc_4/cout
T_4_18_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_init_pulses_4_sqmuxa_0
T_1_26_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_36
T_3_28_sp4_h_l_7
T_6_24_sp4_v_t_36
T_5_25_lc_trk_g2_4
T_5_25_wire_logic_cluster/lc_7/in_1

T_1_26_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_36
T_3_28_sp4_h_l_7
T_6_24_sp4_v_t_36
T_5_25_lc_trk_g2_4
T_5_25_input_2_0
T_5_25_wire_logic_cluster/lc_0/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_36
T_3_28_sp4_h_l_7
T_6_24_sp4_v_t_36
T_5_25_lc_trk_g2_4
T_5_25_input_2_4
T_5_25_wire_logic_cluster/lc_4/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_36
T_3_28_sp4_h_l_7
T_2_28_sp4_v_t_42
T_2_29_lc_trk_g2_2
T_2_29_input_2_0
T_2_29_wire_logic_cluster/lc_0/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_36
T_3_28_sp4_h_l_7
T_2_28_sp4_v_t_42
T_2_29_lc_trk_g2_2
T_2_29_input_2_4
T_2_29_wire_logic_cluster/lc_4/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_36
T_3_28_sp4_h_l_7
T_2_28_lc_trk_g1_7
T_2_28_wire_logic_cluster/lc_6/in_0

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_5_26_sp4_v_t_36
T_4_27_lc_trk_g2_4
T_4_27_wire_logic_cluster/lc_1/in_1

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_5_26_sp4_v_t_36
T_4_27_lc_trk_g2_4
T_4_27_input_2_6
T_4_27_wire_logic_cluster/lc_6/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_5_26_sp4_v_t_36
T_4_27_lc_trk_g2_4
T_4_27_input_2_4
T_4_27_wire_logic_cluster/lc_4/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_6_26_sp4_h_l_11
T_5_26_lc_trk_g1_3
T_5_26_input_2_0
T_5_26_wire_logic_cluster/lc_0/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_6_26_sp4_h_l_11
T_5_26_lc_trk_g1_3
T_5_26_input_2_6
T_5_26_wire_logic_cluster/lc_6/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_36
T_3_28_sp4_h_l_7
T_3_28_lc_trk_g0_2
T_3_28_input_2_2
T_3_28_wire_logic_cluster/lc_2/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_4_26_lc_trk_g2_5
T_4_26_wire_logic_cluster/lc_6/in_1

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_4_26_lc_trk_g2_5
T_4_26_wire_logic_cluster/lc_2/in_1

T_1_26_wire_logic_cluster/lc_4/out
T_2_24_sp4_v_t_36
T_1_25_lc_trk_g2_4
T_1_25_input_2_0
T_1_25_wire_logic_cluster/lc_0/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_4_26_lc_trk_g2_5
T_4_26_input_2_5
T_4_26_wire_logic_cluster/lc_5/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_sp4_h_l_8
T_4_26_lc_trk_g2_5
T_4_26_input_2_7
T_4_26_wire_logic_cluster/lc_7/in_2

T_1_26_wire_logic_cluster/lc_4/out
T_2_27_lc_trk_g2_4
T_2_27_wire_logic_cluster/lc_1/in_1

T_1_26_wire_logic_cluster/lc_4/out
T_2_26_lc_trk_g1_4
T_2_26_input_2_1
T_2_26_wire_logic_cluster/lc_1/in_2

End 

Net : dron_frame_decoder_1.un1_WDT_cry_8
T_1_14_wire_logic_cluster/lc_0/cout
T_1_14_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_9
T_2_29_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g3_4
T_2_29_wire_logic_cluster/lc_6/in_3

T_2_29_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g3_4
T_2_29_wire_logic_cluster/lc_5/in_0

T_2_29_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g3_4
T_2_29_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_2
T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_5_23_sp4_v_t_41
T_2_23_sp4_h_l_10
T_1_23_lc_trk_g0_2
T_1_23_input_2_2
T_1_23_wire_logic_cluster/lc_2/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_4_24_sp4_h_l_1
T_4_24_lc_trk_g0_4
T_4_24_wire_logic_cluster/lc_7/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_7_21_sp12_v_t_23
T_7_24_lc_trk_g3_3
T_7_24_wire_logic_cluster/lc_4/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_5_23_sp4_v_t_41
T_2_23_sp4_h_l_10
T_1_23_lc_trk_g0_2
T_1_23_wire_logic_cluster/lc_5/in_3

T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_2_27_sp4_h_l_4
T_5_23_sp4_v_t_47
T_5_25_lc_trk_g2_2
T_5_25_wire_logic_cluster/lc_3/in_3

T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_5_23_sp4_v_t_41
T_4_25_lc_trk_g1_4
T_4_25_wire_logic_cluster/lc_1/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_5_23_sp4_v_t_41
T_4_25_lc_trk_g1_4
T_4_25_wire_logic_cluster/lc_0/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_2_27_sp4_h_l_4
T_1_27_lc_trk_g0_4
T_1_27_wire_logic_cluster/lc_0/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_5_23_sp4_v_t_41
T_4_25_lc_trk_g1_4
T_4_25_wire_logic_cluster/lc_2/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_2_27_sp4_h_l_4
T_2_27_lc_trk_g1_1
T_2_27_wire_logic_cluster/lc_7/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_7_27_lc_trk_g1_6
T_7_27_input_2_5
T_7_27_wire_logic_cluster/lc_5/in_2

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_4_28_sp4_h_l_6
T_3_28_sp4_v_t_43
T_2_29_lc_trk_g3_3
T_2_29_wire_logic_cluster/lc_3/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_36
T_4_28_sp4_h_l_6
T_3_28_sp4_v_t_43
T_2_29_lc_trk_g3_3
T_2_29_wire_logic_cluster/lc_7/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_7_26_lc_trk_g0_6
T_7_26_wire_logic_cluster/lc_2/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_7_27_lc_trk_g0_6
T_7_27_wire_logic_cluster/lc_0/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_7_26_lc_trk_g1_6
T_7_26_wire_logic_cluster/lc_7/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_6_27_sp4_h_l_4
T_5_27_lc_trk_g0_4
T_5_27_wire_logic_cluster/lc_7/in_1

T_7_27_wire_logic_cluster/lc_6/out
T_7_27_lc_trk_g1_6
T_7_27_wire_logic_cluster/lc_7/in_0

T_7_27_wire_logic_cluster/lc_6/out
T_7_27_lc_trk_g0_6
T_7_27_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_158_d
T_1_23_wire_logic_cluster/lc_2/out
T_1_21_sp12_v_t_23
T_1_26_lc_trk_g3_7
T_1_26_wire_logic_cluster/lc_4/in_0

T_1_23_wire_logic_cluster/lc_2/out
T_0_23_sp12_h_l_8
T_5_23_sp4_h_l_11
T_8_23_sp4_v_t_41
T_8_27_sp4_v_t_37
T_8_30_lc_trk_g0_5
T_8_30_input_2_3
T_8_30_wire_logic_cluster/lc_3/in_2

T_1_23_wire_logic_cluster/lc_2/out
T_0_23_sp12_h_l_8
T_5_23_sp4_h_l_11
T_8_23_sp4_v_t_41
T_8_27_sp4_v_t_37
T_8_30_lc_trk_g0_5
T_8_30_input_2_1
T_8_30_wire_logic_cluster/lc_1/in_2

T_1_23_wire_logic_cluster/lc_2/out
T_0_23_sp12_h_l_8
T_5_23_sp4_h_l_11
T_8_23_sp4_v_t_41
T_8_27_sp4_v_t_37
T_8_30_lc_trk_g0_5
T_8_30_wire_logic_cluster/lc_2/in_3

T_1_23_wire_logic_cluster/lc_2/out
T_0_23_sp12_h_l_8
T_5_23_lc_trk_g1_4
T_5_23_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.throttleZ0Z_12
T_3_21_wire_logic_cluster/lc_7/out
T_3_22_lc_trk_g1_7
T_3_22_wire_logic_cluster/lc_1/in_1

T_3_21_wire_logic_cluster/lc_7/out
T_3_22_lc_trk_g1_7
T_3_22_wire_logic_cluster/lc_4/in_0

T_3_21_wire_logic_cluster/lc_7/out
T_3_21_lc_trk_g1_7
T_3_21_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.init_pulsesZ0Z_13
T_4_27_wire_logic_cluster/lc_6/out
T_4_24_sp4_v_t_36
T_1_28_sp4_h_l_1
T_2_28_lc_trk_g2_1
T_2_28_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_6/out
T_4_27_lc_trk_g0_6
T_4_27_wire_logic_cluster/lc_7/in_1

T_4_27_wire_logic_cluster/lc_6/out
T_3_27_sp12_h_l_0
T_7_27_lc_trk_g0_3
T_7_27_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.init_pulsesZ0Z_16
T_3_28_wire_logic_cluster/lc_2/out
T_3_28_sp4_h_l_9
T_6_24_sp4_v_t_44
T_5_26_lc_trk_g2_1
T_5_26_wire_logic_cluster/lc_5/in_0

T_3_28_wire_logic_cluster/lc_2/out
T_3_27_lc_trk_g1_2
T_3_27_wire_logic_cluster/lc_7/in_0

T_3_28_wire_logic_cluster/lc_2/out
T_3_18_sp12_v_t_23
T_4_30_sp12_h_l_0
T_8_30_lc_trk_g0_3
T_8_30_wire_logic_cluster/lc_1/in_0

End 

Net : Commands_frame_decoder.un1_WDT_cry_3
T_4_18_wire_logic_cluster/lc_3/cout
T_4_18_wire_logic_cluster/lc_4/in_3

Net : bfn_1_14_0_
T_1_14_wire_logic_cluster/carry_in_mux/cout
T_1_14_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.pid_altitude_dv_0
T_4_25_wire_logic_cluster/lc_7/out
T_4_20_sp12_v_t_22
T_0_20_sp12_h_l_14
T_3_20_sp4_h_l_10
T_7_20_sp4_h_l_6
T_7_20_lc_trk_g1_3
T_7_20_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_20_sp12_v_t_22
T_0_20_sp12_h_l_14
T_3_20_sp4_h_l_10
T_7_20_sp4_h_l_10
T_8_20_lc_trk_g2_2
T_8_20_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_20_sp12_v_t_22
T_0_20_sp12_h_l_14
T_3_20_sp4_h_l_10
T_7_20_sp4_h_l_6
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_0/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_20_sp12_v_t_22
T_0_20_sp12_h_l_14
T_3_20_sp4_h_l_10
T_2_20_lc_trk_g0_2
T_2_20_wire_logic_cluster/lc_3/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_23_sp4_v_t_43
T_1_27_sp4_h_l_6
T_1_27_lc_trk_g1_3
T_1_27_wire_logic_cluster/lc_7/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_20_sp12_v_t_22
T_4_23_lc_trk_g2_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_20_sp12_v_t_22
T_4_23_lc_trk_g2_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_20_sp12_v_t_22
T_4_23_lc_trk_g2_2
T_4_23_wire_logic_cluster/lc_2/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_23_sp4_v_t_43
T_3_24_lc_trk_g3_3
T_3_24_wire_logic_cluster/lc_1/cen

T_4_25_wire_logic_cluster/lc_7/out
T_4_23_sp4_v_t_43
T_3_24_lc_trk_g3_3
T_3_24_wire_logic_cluster/lc_1/cen

End 

Net : ppm_encoder_1.un1_counter_13_cry_6
T_7_28_wire_logic_cluster/lc_6/cout
T_7_28_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.init_pulsesZ0Z_14
T_5_26_wire_logic_cluster/lc_0/out
T_5_26_lc_trk_g1_0
T_5_26_wire_logic_cluster/lc_2/in_3

T_5_26_wire_logic_cluster/lc_0/out
T_5_26_lc_trk_g1_0
T_5_26_wire_logic_cluster/lc_1/in_0

T_5_26_wire_logic_cluster/lc_0/out
T_5_26_sp4_h_l_5
T_7_26_lc_trk_g3_0
T_7_26_wire_logic_cluster/lc_2/in_1

End 

Net : alt_kp_6
T_2_11_wire_logic_cluster/lc_1/out
T_1_11_sp4_h_l_10
T_0_11_lc_trk_g1_2
T_0_11_wire_mult/lc_6/in_3

T_2_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g2_1
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.un1_WDT_cry_2
T_4_18_wire_logic_cluster/lc_2/cout
T_4_18_wire_logic_cluster/lc_3/in_3

Net : Commands_frame_decoder.state_1_RNIVM1OZ0Z_6
T_5_13_wire_logic_cluster/lc_5/out
T_4_13_sp4_h_l_2
T_3_9_sp4_v_t_39
T_3_10_lc_trk_g2_7
T_3_10_wire_logic_cluster/lc_3/in_0

T_5_13_wire_logic_cluster/lc_5/out
T_4_13_sp4_h_l_2
T_3_9_sp4_v_t_39
T_3_10_lc_trk_g2_7
T_3_10_wire_logic_cluster/lc_1/in_0

T_5_13_wire_logic_cluster/lc_5/out
T_4_13_sp4_h_l_2
T_3_9_sp4_v_t_39
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_1/in_1

T_5_13_wire_logic_cluster/lc_5/out
T_4_13_sp4_h_l_2
T_3_9_sp4_v_t_39
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_5/out
T_4_13_sp4_h_l_2
T_3_9_sp4_v_t_39
T_2_10_lc_trk_g2_7
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

T_5_13_wire_logic_cluster/lc_5/out
T_4_13_sp4_h_l_2
T_3_9_sp4_v_t_39
T_2_10_lc_trk_g2_7
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

T_5_13_wire_logic_cluster/lc_5/out
T_4_13_sp4_h_l_2
T_3_9_sp4_v_t_39
T_2_10_lc_trk_g2_7
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

End 

Net : Commands_frame_decoder.source_offset2data_1_sqmuxa
T_10_18_wire_logic_cluster/lc_7/out
T_10_16_sp4_v_t_43
T_10_12_sp4_v_t_43
T_10_13_lc_trk_g2_3
T_10_13_wire_logic_cluster/lc_4/in_1

T_10_18_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_47
T_12_17_sp4_h_l_10
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.source_offset2data_1_sqmuxa_0
T_10_13_wire_logic_cluster/lc_4/out
T_10_5_sp12_v_t_23
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_10_13_wire_logic_cluster/lc_4/out
T_10_5_sp12_v_t_23
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_10_13_wire_logic_cluster/lc_4/out
T_10_5_sp12_v_t_23
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_10_13_wire_logic_cluster/lc_4/out
T_10_5_sp12_v_t_23
T_10_7_sp4_v_t_43
T_10_11_sp4_v_t_43
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

T_10_13_wire_logic_cluster/lc_4/out
T_10_5_sp12_v_t_23
T_10_7_sp4_v_t_43
T_9_10_lc_trk_g3_3
T_9_10_wire_logic_cluster/lc_4/cen

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_12_12_sp4_h_l_4
T_8_12_sp4_h_l_7
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_12_12_sp4_h_l_4
T_8_12_sp4_h_l_7
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_12_12_sp4_h_l_4
T_8_12_sp4_h_l_7
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_3/cen

End 

Net : uart_pc_data_rdy
T_5_14_wire_logic_cluster/lc_5/out
T_4_14_sp4_h_l_2
T_8_14_sp4_h_l_2
T_11_14_sp4_v_t_42
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_5_10_sp4_v_t_47
T_5_11_lc_trk_g2_7
T_5_11_wire_logic_cluster/lc_4/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_5_17_lc_trk_g1_7
T_5_17_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_4_14_sp4_h_l_2
T_8_14_sp4_h_l_2
T_11_14_sp4_v_t_42
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_6/in_0

T_5_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g2_5
T_5_14_wire_logic_cluster/lc_0/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_4_14_sp4_h_l_2
T_8_14_sp4_h_l_2
T_12_14_sp4_h_l_5
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_3/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_5_17_lc_trk_g1_7
T_5_17_wire_logic_cluster/lc_2/in_0

T_5_14_wire_logic_cluster/lc_5/out
T_6_13_sp4_v_t_43
T_7_17_sp4_h_l_0
T_11_17_sp4_h_l_3
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_4/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_5_17_sp4_v_t_47
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_3/in_1

T_5_14_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g1_5
T_5_15_wire_logic_cluster/lc_0/in_0

T_5_14_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_5/in_1

T_5_14_wire_logic_cluster/lc_5/out
T_4_14_sp4_h_l_2
T_8_14_sp4_h_l_2
T_11_14_sp4_v_t_42
T_12_18_sp4_h_l_1
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_7/in_1

T_5_14_wire_logic_cluster/lc_5/out
T_6_13_sp4_v_t_43
T_7_17_sp4_h_l_0
T_10_13_sp4_v_t_43
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_2/in_0

T_5_14_wire_logic_cluster/lc_5/out
T_4_14_sp4_h_l_2
T_8_14_sp4_h_l_2
T_11_14_sp4_v_t_42
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_6/in_1

T_5_14_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g2_5
T_5_14_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.WDT_RNI65RK1Z0Z_10_cascade_
T_2_13_wire_logic_cluster/lc_3/ltout
T_2_13_wire_logic_cluster/lc_4/in_2

End 

Net : dron_frame_decoder_1.WDTZ0Z_10
T_1_14_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_3/in_1

T_1_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g1_2
T_1_14_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_5
T_7_28_wire_logic_cluster/lc_5/cout
T_7_28_wire_logic_cluster/lc_6/in_3

Net : frame_decoder_CH2data_7
T_8_10_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_2/in_0

End 

Net : scaler_2.un3_source_data_0_cry_7_c_RNIJ0VM
T_8_14_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_8_14_0_
T_8_14_wire_logic_cluster/carry_in_mux/cout
T_8_14_wire_logic_cluster/lc_0/in_3

Net : scaler_2.un3_source_data_0_axb_7
T_8_11_wire_logic_cluster/lc_1/out
T_8_9_sp4_v_t_47
T_8_13_lc_trk_g0_2
T_8_13_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_2.un2_source_data_0_cry_9
T_9_14_wire_logic_cluster/lc_0/cout
T_9_14_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_2_0_5_0
T_5_29_wire_logic_cluster/lc_5/out
T_6_28_sp4_v_t_43
T_7_28_sp4_h_l_11
T_8_28_lc_trk_g3_3
T_8_28_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.N_144
T_8_28_wire_logic_cluster/lc_3/out
T_8_25_sp4_v_t_46
T_8_21_sp4_v_t_46
T_5_21_sp4_h_l_11
T_4_21_lc_trk_g1_3
T_4_21_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_15
T_4_27_wire_logic_cluster/lc_1/out
T_4_27_lc_trk_g2_1
T_4_27_wire_logic_cluster/lc_2/in_1

T_4_27_wire_logic_cluster/lc_1/out
T_4_27_lc_trk_g2_1
T_4_27_wire_logic_cluster/lc_0/in_1

T_4_27_wire_logic_cluster/lc_1/out
T_5_27_sp4_h_l_2
T_8_27_sp4_v_t_42
T_8_30_lc_trk_g1_2
T_8_30_wire_logic_cluster/lc_3/in_0

End 

Net : dron_frame_decoder_1.WDTZ0Z_13
T_1_14_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g2_5
T_2_13_input_2_3
T_2_13_wire_logic_cluster/lc_3/in_2

T_1_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g1_5
T_1_14_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_OFF2data_7
T_9_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g1_7
T_8_11_input_2_2
T_8_11_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.state_RNIEAGSZ0Z_4
T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_0_20_sp12_h_l_8
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_0_20_sp12_h_l_8
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_0_20_sp12_h_l_8
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_0_20_sp12_h_l_8
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_0_20_sp12_h_l_8
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_0_20_sp12_h_l_8
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_7_18_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_0_20_sp12_h_l_8
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_5/s_r

T_7_18_wire_logic_cluster/lc_2/out
T_7_17_sp4_v_t_36
T_8_21_sp4_h_l_1
T_4_21_sp4_h_l_4
T_5_21_lc_trk_g2_4
T_5_21_wire_logic_cluster/lc_5/s_r

End 

Net : Commands_frame_decoder.un1_state49_iZ0
T_5_18_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_18_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_18_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_18_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_18_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_18_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_18_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_18_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_18_sp4_v_t_36
T_4_19_lc_trk_g2_4
T_4_19_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_5/s_r

T_5_18_wire_logic_cluster/lc_3/out
T_0_18_sp12_h_l_2
T_4_18_lc_trk_g1_5
T_4_18_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.init_pulses_0_sqmuxa_1_0_cascade_
T_4_26_wire_logic_cluster/lc_0/ltout
T_4_26_wire_logic_cluster/lc_1/in_2

End 

Net : dron_frame_decoder_1.N_237
T_2_13_wire_logic_cluster/lc_0/out
T_1_13_sp4_h_l_8
T_4_13_sp4_v_t_36
T_3_17_lc_trk_g1_1
T_3_17_wire_logic_cluster/lc_1/in_3

T_2_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g0_0
T_3_13_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g0_0
T_3_13_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g0_0
T_3_13_wire_logic_cluster/lc_6/in_0

T_2_13_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g0_0
T_2_12_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g0_0
T_3_13_wire_logic_cluster/lc_7/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g0_0
T_3_13_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_3_14_lc_trk_g2_0
T_3_14_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.WDT10lt14_0
T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.count8_0_i
T_12_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.count8_0
T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : Commands_frame_decoder.count8
T_11_19_wire_logic_cluster/lc_2/cout
T_11_19_wire_logic_cluster/lc_3/in_3

End 

Net : Commands_frame_decoder.count8_THRU_CO
T_11_19_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : Commands_frame_decoder.count_1_sqmuxa
T_11_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g0_2
T_12_18_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.N_590_0
T_8_28_wire_logic_cluster/lc_4/out
T_8_27_sp4_v_t_40
T_5_27_sp4_h_l_5
T_1_27_sp4_h_l_5
T_4_27_sp4_v_t_47
T_3_29_lc_trk_g2_2
T_3_29_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_8_27_sp4_v_t_40
T_5_27_sp4_h_l_5
T_1_27_sp4_h_l_5
T_4_27_sp4_v_t_47
T_3_29_lc_trk_g2_2
T_3_29_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_8_27_sp4_v_t_40
T_5_27_sp4_h_l_5
T_8_27_sp4_v_t_47
T_9_27_sp4_h_l_3
T_8_27_lc_trk_g1_3
T_8_27_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_8_27_sp4_v_t_40
T_5_27_sp4_h_l_5
T_8_27_sp4_v_t_47
T_8_29_lc_trk_g2_2
T_8_29_wire_logic_cluster/lc_2/cen

T_8_28_wire_logic_cluster/lc_4/out
T_8_27_sp4_v_t_40
T_5_27_sp4_h_l_5
T_8_27_sp4_v_t_47
T_8_29_lc_trk_g2_2
T_8_29_wire_logic_cluster/lc_2/cen

T_8_28_wire_logic_cluster/lc_4/out
T_8_27_sp4_v_t_40
T_5_27_sp4_h_l_5
T_8_27_sp4_v_t_47
T_8_29_lc_trk_g2_2
T_8_29_wire_logic_cluster/lc_2/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_6_28_sp4_v_t_37
T_3_28_sp4_h_l_6
T_5_28_lc_trk_g3_3
T_5_28_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_6_28_sp4_v_t_37
T_3_28_sp4_h_l_6
T_5_28_lc_trk_g3_3
T_5_28_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_6_28_sp4_v_t_37
T_3_28_sp4_h_l_6
T_5_28_lc_trk_g3_3
T_5_28_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_6_28_sp4_v_t_37
T_3_28_sp4_h_l_6
T_5_28_lc_trk_g3_3
T_5_28_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_3_28_sp4_h_l_3
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_3_28_sp4_h_l_3
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_3_28_sp4_h_l_3
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_3_28_sp4_h_l_3
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_0/cen

T_8_28_wire_logic_cluster/lc_4/out
T_7_28_sp4_h_l_0
T_3_28_sp4_h_l_3
T_4_28_lc_trk_g3_3
T_4_28_wire_logic_cluster/lc_0/cen

End 

Net : uart_drone.state_RNIOU0NZ0Z_4
T_8_17_wire_logic_cluster/lc_4/out
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_10
T_5_16_sp4_h_l_1
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_8_17_wire_logic_cluster/lc_4/out
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_10
T_5_16_sp4_h_l_1
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_8_17_wire_logic_cluster/lc_4/out
T_8_16_sp4_v_t_40
T_9_16_sp4_h_l_10
T_5_16_sp4_h_l_1
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_5/s_r

T_8_17_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_5/s_r

T_8_17_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_5/s_r

T_8_17_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_5/s_r

T_8_17_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_5/s_r

T_8_17_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_5/s_r

End 

Net : Commands_frame_decoder.un1_WDT_cry_1
T_4_18_wire_logic_cluster/lc_1/cout
T_4_18_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.state_1_RNO_1Z0Z_0
T_8_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_counter_13_cry_4
T_7_28_wire_logic_cluster/lc_4/cout
T_7_28_wire_logic_cluster/lc_5/in_3

Net : bfn_9_14_0_
T_9_14_wire_logic_cluster/carry_in_mux/cout
T_9_14_wire_logic_cluster/lc_0/in_3

Net : dron_frame_decoder_1.source_data_valid_2_sqmuxa_iZ0
T_2_12_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_0_13_sp4_h_l_20
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_0_13_sp4_h_l_20
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_0_13_sp4_h_l_20
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_0_13_sp4_h_l_20
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_0_13_sp4_h_l_20
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_0_13_sp4_h_l_20
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_0_13_sp4_h_l_20
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_0_13_sp4_h_l_20
T_1_13_lc_trk_g2_4
T_1_13_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_43
T_3_14_sp4_h_l_6
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_43
T_3_14_sp4_h_l_6
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_43
T_3_14_sp4_h_l_6
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_43
T_3_14_sp4_h_l_6
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_43
T_3_14_sp4_h_l_6
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_43
T_3_14_sp4_h_l_6
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_43
T_3_14_sp4_h_l_6
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_2_12_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_43
T_3_14_sp4_h_l_6
T_0_14_sp4_h_l_20
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.un1_PPM_STATE_1_sqmuxa_i_a3_0_1
T_5_28_wire_logic_cluster/lc_1/out
T_6_28_sp4_h_l_2
T_8_28_lc_trk_g2_7
T_8_28_wire_logic_cluster/lc_3/in_0

End 

Net : Commands_frame_decoder.countZ0Z_1
T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_7/in_3

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_5/in_3

End 

Net : Commands_frame_decoder.count8_axb_1
T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.un1_WDT_cry_0
T_4_18_wire_logic_cluster/lc_0/cout
T_4_18_wire_logic_cluster/lc_1/in_3

Net : scaler_3.un3_source_data_0_cry_7_c_RNIM0CN
T_12_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_12_16_0_
T_12_16_wire_logic_cluster/carry_in_mux/cout
T_12_16_wire_logic_cluster/lc_0/in_3

Net : frame_decoder_CH3data_0
T_11_12_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_44
T_12_14_sp4_v_t_44
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_12_10_sp4_v_t_44
T_12_14_sp4_v_t_44
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_3/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_10_12_sp4_v_t_40
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_5/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_5
T_10_12_sp4_v_t_40
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_2/in_3

End 

Net : scaler_3.un2_source_data_0_cry_9
T_11_17_wire_logic_cluster/lc_0/cout
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.N_238_0
T_3_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_5
T_0_17_sp4_h_l_12
T_2_17_sp4_v_t_43
T_2_13_sp4_v_t_39
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_5
T_0_17_sp4_h_l_12
T_2_17_sp4_v_t_43
T_2_13_sp4_v_t_39
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_5
T_0_17_sp4_h_l_12
T_2_17_sp4_v_t_43
T_2_13_sp4_v_t_39
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_5
T_0_17_sp4_h_l_12
T_2_13_sp4_v_t_42
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_5
T_0_17_sp4_h_l_12
T_2_13_sp4_v_t_42
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_5
T_0_17_sp4_h_l_12
T_2_13_sp4_v_t_42
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_5
T_0_17_sp4_h_l_12
T_2_13_sp4_v_t_42
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_5
T_0_17_sp4_h_l_12
T_2_17_sp4_v_t_43
T_1_20_lc_trk_g3_3
T_1_20_wire_logic_cluster/lc_0/cen

End 

Net : dron_frame_decoder_1.un1_WDT_cry_6
T_1_13_wire_logic_cluster/lc_6/cout
T_1_13_wire_logic_cluster/lc_7/in_3

Net : Commands_frame_decoder.preinitZ0
T_9_16_wire_logic_cluster/lc_2/out
T_9_15_sp4_v_t_36
T_6_19_sp4_h_l_1
T_5_19_lc_trk_g1_1
T_5_19_input_2_4
T_5_19_wire_logic_cluster/lc_4/in_2

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_sp4_h_l_9
T_12_16_sp4_v_t_39
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_7/in_0

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : Commands_frame_decoder.source_CH3data_1_sqmuxa_0
T_10_11_wire_logic_cluster/lc_2/out
T_10_11_sp4_h_l_9
T_13_11_sp4_v_t_39
T_13_15_sp4_v_t_47
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/cen

T_10_11_wire_logic_cluster/lc_2/out
T_10_11_sp4_h_l_9
T_13_11_sp4_v_t_39
T_13_15_sp4_v_t_47
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/cen

T_10_11_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_37
T_12_14_sp4_h_l_6
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_10_11_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_37
T_12_14_sp4_h_l_6
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_10_11_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_37
T_12_14_sp4_h_l_6
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_10_11_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_37
T_12_14_sp4_h_l_6
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_10_11_wire_logic_cluster/lc_2/out
T_11_10_sp4_v_t_37
T_12_14_sp4_h_l_6
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_10_11_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_0/cen

End 

Net : ppm_encoder_1.un1_counter_13_cry_3
T_7_28_wire_logic_cluster/lc_3/cout
T_7_28_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_init_pulses_10_0
T_2_27_wire_logic_cluster/lc_3/out
T_2_27_lc_trk_g0_3
T_2_27_wire_logic_cluster/lc_1/in_0

End 

Net : throttle_command_0
T_1_11_wire_logic_cluster/lc_4/out
T_0_11_sp4_h_l_16
T_2_11_sp4_v_t_40
T_2_15_sp4_v_t_36
T_2_19_lc_trk_g0_1
T_2_19_wire_logic_cluster/lc_0/in_1

T_1_11_wire_logic_cluster/lc_4/out
T_0_11_sp4_h_l_16
T_2_11_sp4_v_t_40
T_2_15_sp4_v_t_36
T_2_19_sp4_v_t_41
T_2_23_sp4_v_t_41
T_2_27_lc_trk_g1_4
T_2_27_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_11
T_2_20_wire_logic_cluster/lc_3/cout
T_2_20_wire_logic_cluster/lc_4/in_3

Net : uart_drone.N_152
T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_10_14_sp4_v_t_42
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_8_12_sp4_v_t_46
T_8_15_lc_trk_g1_6
T_8_15_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_6_14_sp4_v_t_42
T_5_16_lc_trk_g0_7
T_5_16_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_10_14_sp4_v_t_42
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_2/in_3

End 

Net : uart_drone.bit_CountZ0Z_1
T_9_18_wire_logic_cluster/lc_6/out
T_8_18_sp12_h_l_0
T_7_6_sp12_v_t_23
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_1/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_8_18_sp12_h_l_0
T_7_6_sp12_v_t_23
T_7_15_lc_trk_g3_7
T_7_15_wire_logic_cluster/lc_7/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_9_12_sp12_v_t_23
T_9_14_sp4_v_t_43
T_6_14_sp4_h_l_0
T_8_14_lc_trk_g2_5
T_8_14_wire_logic_cluster/lc_4/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_8_18_sp12_h_l_0
T_7_6_sp12_v_t_23
T_7_16_lc_trk_g3_4
T_7_16_wire_logic_cluster/lc_4/in_1

T_9_18_wire_logic_cluster/lc_6/out
T_8_18_sp12_h_l_0
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_0/in_3

T_9_18_wire_logic_cluster/lc_6/out
T_9_12_sp12_v_t_23
T_9_14_sp4_v_t_43
T_8_15_lc_trk_g3_3
T_8_15_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_6/out
T_9_12_sp12_v_t_23
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_6/in_0

T_9_18_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g2_6
T_8_17_wire_logic_cluster/lc_0/in_0

T_9_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_6/in_0

T_9_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.state_1_sqmuxa
T_7_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_38
T_7_12_sp4_v_t_46
T_4_12_sp4_h_l_5
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_3/out
T_5_17_sp4_h_l_3
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_2/in_3

T_7_17_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_46
T_4_14_sp4_h_l_11
T_5_14_lc_trk_g3_3
T_5_14_wire_logic_cluster/lc_5/in_3

T_7_17_wire_logic_cluster/lc_3/out
T_5_17_sp4_h_l_3
T_4_17_lc_trk_g0_3
T_4_17_wire_logic_cluster/lc_5/in_0

End 

Net : uart_pc.timer_Count_RNILR1B2Z0Z_2
T_5_12_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_45
T_3_15_sp4_h_l_8
T_2_15_sp4_v_t_39
T_2_17_lc_trk_g2_2
T_2_17_wire_logic_cluster/lc_3/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_44
T_5_15_sp4_v_t_37
T_4_17_lc_trk_g0_0
T_4_17_wire_logic_cluster/lc_0/in_0

T_5_12_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_44
T_5_15_sp4_v_t_37
T_4_17_lc_trk_g0_0
T_4_17_wire_logic_cluster/lc_5/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_44
T_5_15_sp4_v_t_37
T_5_17_lc_trk_g3_0
T_5_17_wire_logic_cluster/lc_0/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_44
T_5_15_sp4_v_t_37
T_5_17_lc_trk_g3_0
T_5_17_wire_logic_cluster/lc_6/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_44
T_5_15_sp4_v_t_37
T_4_17_lc_trk_g0_0
T_4_17_wire_logic_cluster/lc_3/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_11_sp4_v_t_44
T_4_15_lc_trk_g2_1
T_4_15_wire_logic_cluster/lc_4/in_3

T_5_12_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g1_6
T_5_13_wire_logic_cluster/lc_3/in_0

End 

Net : uart_pc.timer_CountZ1Z_3
T_8_18_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_3/in_0

T_8_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_4/in_0

T_8_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_6/in_0

T_8_18_wire_logic_cluster/lc_5/out
T_8_18_lc_trk_g2_5
T_8_18_wire_logic_cluster/lc_2/in_1

T_8_18_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_1/in_0

T_8_18_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_6/in_1

T_8_18_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g2_5
T_7_17_wire_logic_cluster/lc_4/in_1

T_8_18_wire_logic_cluster/lc_5/out
T_8_14_sp4_v_t_47
T_7_16_lc_trk_g2_2
T_7_16_wire_logic_cluster/lc_7/in_3

End 

Net : scaler_4.un3_source_data_0_axb_7
T_10_13_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_4.un3_source_data_0_cry_7_c_RNIP0PN
T_11_15_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_0/in_1

End 

Net : frame_decoder_CH4data_7
T_10_12_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g1_1
T_10_13_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_11_15_0_
T_11_15_wire_logic_cluster/carry_in_mux/cout
T_11_15_wire_logic_cluster/lc_0/in_3

Net : frame_decoder_CH3data_7
T_12_17_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_2/in_0

End 

Net : scaler_3.un3_source_data_0_axb_7
T_12_16_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_7/in_1

End 

Net : uart_drone.N_144_1
T_8_15_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_47
T_8_17_lc_trk_g1_2
T_8_17_wire_logic_cluster/lc_3/in_0

T_8_15_wire_logic_cluster/lc_1/out
T_8_13_sp4_v_t_47
T_8_17_lc_trk_g1_2
T_8_17_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone.un1_state_7_0
T_10_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_6/in_1

End 

Net : scaler_4.un2_source_data_0_cry_9
T_10_16_wire_logic_cluster/lc_0/cout
T_10_16_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_11_THRU_CO
T_2_20_wire_logic_cluster/lc_4/out
T_3_21_lc_trk_g2_4
T_3_21_wire_logic_cluster/lc_7/in_1

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa_0
T_7_14_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_39
T_9_13_sp4_h_l_7
T_12_9_sp4_v_t_42
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_7_14_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_39
T_9_13_sp4_h_l_7
T_13_13_sp4_h_l_3
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/cen

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_sp4_h_l_11
T_10_10_sp4_v_t_46
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_2/cen

T_7_14_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_39
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

T_7_14_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_39
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

T_7_14_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_39
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

T_7_14_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_39
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

T_7_14_wire_logic_cluster/lc_3/out
T_8_13_sp4_v_t_39
T_9_13_sp4_h_l_7
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

End 

Net : scaler_2.un3_source_data_0_cry_8_c_RNIQL42
T_8_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g1_1
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_2.un3_source_data_0_cry_8
T_8_14_wire_logic_cluster/lc_0/cout
T_8_14_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_12
T_2_20_wire_logic_cluster/lc_4/cout
T_2_20_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.pulses2count_9_sn_N_11_mux
T_3_27_wire_logic_cluster/lc_4/out
T_2_27_sp4_h_l_0
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_45
T_8_29_lc_trk_g2_0
T_8_29_wire_logic_cluster/lc_3/in_1

T_3_27_wire_logic_cluster/lc_4/out
T_2_27_sp4_h_l_0
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_45
T_8_29_lc_trk_g2_0
T_8_29_wire_logic_cluster/lc_1/in_1

T_3_27_wire_logic_cluster/lc_4/out
T_2_27_sp4_h_l_0
T_6_27_sp4_h_l_8
T_9_27_sp4_v_t_45
T_8_29_lc_trk_g2_0
T_8_29_wire_logic_cluster/lc_5/in_3

T_3_27_wire_logic_cluster/lc_4/out
T_2_27_sp4_h_l_0
T_5_27_sp4_v_t_40
T_5_28_lc_trk_g3_0
T_5_28_wire_logic_cluster/lc_5/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_2_27_sp4_h_l_0
T_5_27_sp4_v_t_40
T_5_28_lc_trk_g3_0
T_5_28_wire_logic_cluster/lc_7/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_2_27_sp4_h_l_0
T_5_27_sp4_v_t_40
T_5_28_lc_trk_g3_0
T_5_28_wire_logic_cluster/lc_3/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_2_27_sp4_h_l_0
T_6_27_sp4_h_l_8
T_8_27_lc_trk_g2_5
T_8_27_wire_logic_cluster/lc_3/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_3_19_sp12_v_t_23
T_3_29_lc_trk_g3_4
T_3_29_wire_logic_cluster/lc_1/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_3_19_sp12_v_t_23
T_3_29_lc_trk_g3_4
T_3_29_wire_logic_cluster/lc_5/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_2_27_sp4_h_l_0
T_5_27_sp4_v_t_40
T_5_28_lc_trk_g3_0
T_5_28_wire_logic_cluster/lc_4/in_1

T_3_27_wire_logic_cluster/lc_4/out
T_4_28_lc_trk_g3_4
T_4_28_wire_logic_cluster/lc_3/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_4_28_lc_trk_g3_4
T_4_28_wire_logic_cluster/lc_5/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_4_28_lc_trk_g3_4
T_4_28_wire_logic_cluster/lc_1/in_0

T_3_27_wire_logic_cluster/lc_4/out
T_4_28_lc_trk_g3_4
T_4_28_wire_logic_cluster/lc_6/in_1

T_3_27_wire_logic_cluster/lc_4/out
T_4_28_lc_trk_g3_4
T_4_28_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_12_THRU_CO
T_2_20_wire_logic_cluster/lc_5/out
T_2_21_lc_trk_g1_5
T_2_21_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_1
T_1_22_wire_logic_cluster/lc_6/out
T_2_20_sp4_v_t_40
T_3_24_sp4_h_l_11
T_5_24_lc_trk_g2_6
T_5_24_wire_logic_cluster/lc_6/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_1_21_sp4_v_t_44
T_2_25_sp4_h_l_9
T_6_25_sp4_h_l_9
T_8_25_lc_trk_g2_4
T_8_25_wire_logic_cluster/lc_2/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_2_20_sp4_v_t_40
T_3_24_sp4_h_l_11
T_5_24_lc_trk_g2_6
T_5_24_wire_logic_cluster/lc_7/in_3

T_1_22_wire_logic_cluster/lc_6/out
T_2_23_lc_trk_g2_6
T_2_23_wire_logic_cluster/lc_3/in_1

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_lc_trk_g2_6
T_1_22_wire_logic_cluster/lc_0/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_1
T_5_22_sp4_h_l_4
T_8_22_sp4_v_t_41
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_0/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_1
T_5_22_sp4_h_l_4
T_8_22_sp4_v_t_41
T_7_23_lc_trk_g3_1
T_7_23_wire_logic_cluster/lc_3/in_1

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_1
T_5_22_sp4_h_l_4
T_8_22_sp4_v_t_41
T_8_26_sp4_v_t_37
T_7_27_lc_trk_g2_5
T_7_27_wire_logic_cluster/lc_5/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_1
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_44
T_3_27_lc_trk_g3_4
T_3_27_wire_logic_cluster/lc_4/in_1

T_1_22_wire_logic_cluster/lc_6/out
T_1_21_lc_trk_g0_6
T_1_21_wire_logic_cluster/lc_6/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_1
T_5_22_sp4_h_l_9
T_4_22_lc_trk_g0_1
T_4_22_wire_logic_cluster/lc_1/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_2_20_sp4_v_t_40
T_3_24_sp4_h_l_11
T_5_24_lc_trk_g2_6
T_5_24_input_2_2
T_5_24_wire_logic_cluster/lc_2/in_2

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_1
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_44
T_3_30_lc_trk_g2_1
T_3_30_wire_logic_cluster/lc_4/in_1

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_1
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_44
T_3_27_lc_trk_g3_4
T_3_27_wire_logic_cluster/lc_6/in_1

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_sp4_h_l_1
T_3_22_lc_trk_g3_4
T_3_22_wire_logic_cluster/lc_4/in_3

T_1_22_wire_logic_cluster/lc_6/out
T_1_21_sp4_v_t_44
T_2_25_sp4_h_l_9
T_5_25_sp4_v_t_44
T_5_27_lc_trk_g3_1
T_5_27_wire_logic_cluster/lc_0/in_0

T_1_22_wire_logic_cluster/lc_6/out
T_1_21_sp4_v_t_44
T_1_23_lc_trk_g3_1
T_1_23_wire_logic_cluster/lc_5/in_1

T_1_22_wire_logic_cluster/lc_6/out
T_1_21_sp4_v_t_44
T_2_25_sp4_h_l_9
T_5_25_sp4_v_t_44
T_5_27_lc_trk_g3_1
T_5_27_wire_logic_cluster/lc_5/in_1

T_1_22_wire_logic_cluster/lc_6/out
T_1_22_lc_trk_g2_6
T_1_22_wire_logic_cluster/lc_6/in_0

End 

Net : uart_pc.timer_CountZ1Z_2
T_7_18_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g1_1
T_7_17_wire_logic_cluster/lc_3/in_1

T_7_18_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g0_1
T_7_18_wire_logic_cluster/lc_6/in_1

T_7_18_wire_logic_cluster/lc_1/out
T_8_18_lc_trk_g1_1
T_8_18_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.timer_CountZ0Z_4
T_7_18_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g0_3
T_7_17_input_2_3
T_7_17_wire_logic_cluster/lc_3/in_2

T_7_18_wire_logic_cluster/lc_3/out
T_7_18_lc_trk_g1_3
T_7_18_input_2_4
T_7_18_wire_logic_cluster/lc_4/in_2

T_7_18_wire_logic_cluster/lc_3/out
T_7_18_sp4_h_l_11
T_8_18_lc_trk_g3_3
T_8_18_wire_logic_cluster/lc_3/in_1

T_7_18_wire_logic_cluster/lc_3/out
T_7_18_lc_trk_g1_3
T_7_18_input_2_0
T_7_18_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g0_3
T_7_17_input_2_1
T_7_17_wire_logic_cluster/lc_1/in_2

T_7_18_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g1_3
T_7_17_wire_logic_cluster/lc_4/in_0

T_7_18_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_43
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_3/out
T_7_14_sp4_v_t_43
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_7/in_0

End 

Net : frame_decoder_OFF4data_7
T_10_14_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g1_7
T_10_13_wire_logic_cluster/lc_1/in_1

T_10_14_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g1_7
T_10_13_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_OFF3data_7
T_13_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g3_5
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_7
T_5_24_wire_logic_cluster/lc_6/out
T_6_23_sp4_v_t_45
T_3_27_sp4_h_l_8
T_0_27_sp4_h_l_17
T_1_27_lc_trk_g3_1
T_1_27_input_2_0
T_1_27_wire_logic_cluster/lc_0/in_2

T_5_24_wire_logic_cluster/lc_6/out
T_6_23_sp4_v_t_45
T_3_27_sp4_h_l_1
T_2_27_lc_trk_g0_1
T_2_27_wire_logic_cluster/lc_7/in_0

T_5_24_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_41
T_6_26_sp4_h_l_10
T_7_26_lc_trk_g2_2
T_7_26_input_2_2
T_7_26_wire_logic_cluster/lc_2/in_2

T_5_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_1
T_7_24_lc_trk_g2_4
T_7_24_wire_logic_cluster/lc_5/in_3

T_5_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_1
T_8_24_sp4_v_t_36
T_7_27_lc_trk_g2_4
T_7_27_input_2_0
T_7_27_wire_logic_cluster/lc_0/in_2

T_5_24_wire_logic_cluster/lc_6/out
T_6_23_sp4_v_t_45
T_3_27_sp4_h_l_8
T_2_27_sp4_v_t_39
T_2_29_lc_trk_g3_2
T_2_29_input_2_3
T_2_29_wire_logic_cluster/lc_3/in_2

T_5_24_wire_logic_cluster/lc_6/out
T_6_23_sp4_v_t_45
T_3_27_sp4_h_l_8
T_2_27_sp4_v_t_39
T_2_29_lc_trk_g3_2
T_2_29_input_2_7
T_2_29_wire_logic_cluster/lc_7/in_2

T_5_24_wire_logic_cluster/lc_6/out
T_5_22_sp4_v_t_41
T_6_26_sp4_h_l_10
T_7_26_lc_trk_g2_2
T_7_26_wire_logic_cluster/lc_7/in_3

T_5_24_wire_logic_cluster/lc_6/out
T_4_25_lc_trk_g0_6
T_4_25_input_2_0
T_4_25_wire_logic_cluster/lc_0/in_2

T_5_24_wire_logic_cluster/lc_6/out
T_6_23_sp4_v_t_45
T_3_27_sp4_h_l_8
T_5_27_lc_trk_g2_5
T_5_27_wire_logic_cluster/lc_7/in_0

T_5_24_wire_logic_cluster/lc_6/out
T_4_25_lc_trk_g0_6
T_4_25_wire_logic_cluster/lc_1/in_1

T_5_24_wire_logic_cluster/lc_6/out
T_4_25_lc_trk_g0_6
T_4_25_wire_logic_cluster/lc_2/in_0

T_5_24_wire_logic_cluster/lc_6/out
T_5_25_lc_trk_g0_6
T_5_25_wire_logic_cluster/lc_3/in_1

T_5_24_wire_logic_cluster/lc_6/out
T_5_24_sp4_h_l_1
T_8_24_sp4_v_t_36
T_7_27_lc_trk_g2_4
T_7_27_wire_logic_cluster/lc_7/in_3

T_5_24_wire_logic_cluster/lc_6/out
T_4_25_lc_trk_g0_6
T_4_25_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_4
T_1_27_wire_logic_cluster/lc_0/out
T_2_24_sp4_v_t_41
T_3_28_sp4_h_l_10
T_4_28_lc_trk_g2_2
T_4_28_wire_logic_cluster/lc_1/in_3

End 

Net : Commands_frame_decoder.count_i_2
T_11_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.countZ0Z_2
T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g0_5
T_11_19_wire_logic_cluster/lc_2/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g1_5
T_11_18_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g0_5
T_11_19_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_301
T_8_25_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g2_2
T_7_25_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_10
T_7_25_wire_logic_cluster/lc_1/out
T_8_23_sp4_v_t_46
T_5_27_sp4_h_l_11
T_4_27_sp4_v_t_40
T_4_28_lc_trk_g2_0
T_4_28_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_7
T_1_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_4/in_0

T_1_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_11_17_0_
T_11_17_wire_logic_cluster/carry_in_mux/cout
T_11_17_wire_logic_cluster/lc_0/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_5
T_1_13_wire_logic_cluster/lc_5/cout
T_1_13_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_counter_13_cry_2
T_7_28_wire_logic_cluster/lc_2/cout
T_7_28_wire_logic_cluster/lc_3/in_3

Net : throttle_command_1
T_1_11_wire_logic_cluster/lc_5/out
T_0_11_sp4_h_l_18
T_2_11_sp4_v_t_37
T_2_15_sp4_v_t_37
T_2_19_lc_trk_g0_0
T_2_19_wire_logic_cluster/lc_1/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_0_11_sp4_h_l_18
T_2_11_sp4_v_t_37
T_2_15_sp4_v_t_37
T_2_19_sp4_v_t_38
T_2_21_lc_trk_g3_3
T_2_21_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.PPM_STATE_ns_0_a3_0_2_0_5_0_cascade_
T_5_29_wire_logic_cluster/lc_5/ltout
T_5_29_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.bit_CountZ0Z_2
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_8_14_sp4_v_t_41
T_5_14_sp4_h_l_10
T_7_14_lc_trk_g2_7
T_7_14_wire_logic_cluster/lc_1/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_8_14_sp4_v_t_41
T_9_14_sp4_h_l_9
T_8_14_sp4_v_t_44
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_7/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_8_14_sp4_v_t_41
T_9_14_sp4_h_l_9
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_4/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_8_14_sp4_v_t_41
T_7_16_lc_trk_g0_4
T_7_16_wire_logic_cluster/lc_4/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_11
T_8_14_sp4_v_t_41
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_9_9_sp12_v_t_22
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_6/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_8_17_lc_trk_g2_3
T_8_17_wire_logic_cluster/lc_0/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_10
T_2_20_wire_logic_cluster/lc_2/cout
T_2_20_wire_logic_cluster/lc_3/in_3

Net : bfn_10_16_0_
T_10_16_wire_logic_cluster/carry_in_mux/cout
T_10_16_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_throttle_cry_10_THRU_CO
T_2_20_wire_logic_cluster/lc_3/out
T_3_21_lc_trk_g3_3
T_3_21_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.N_299
T_1_22_wire_logic_cluster/lc_0/out
T_2_20_sp4_v_t_44
T_2_24_sp4_v_t_37
T_2_28_sp4_v_t_37
T_2_30_lc_trk_g2_0
T_2_30_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_8
T_2_30_wire_logic_cluster/lc_1/out
T_3_29_lc_trk_g3_1
T_3_29_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_0
T_2_27_wire_logic_cluster/lc_7/out
T_3_24_sp4_v_t_39
T_4_28_sp4_h_l_8
T_5_28_lc_trk_g2_0
T_5_28_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc.stateZ0Z_4
T_7_17_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g0_2
T_7_17_wire_logic_cluster/lc_3/in_3

T_7_17_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g1_2
T_7_18_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g1_2
T_7_18_wire_logic_cluster/lc_7/in_0

T_7_17_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g1_2
T_7_18_wire_logic_cluster/lc_2/in_1

T_7_17_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g1_2
T_7_18_wire_logic_cluster/lc_0/in_1

T_7_17_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_4.un2_source_data_0_cry_1_c_RNO_1
T_8_15_wire_logic_cluster/lc_4/out
T_7_15_sp4_h_l_0
T_11_15_sp4_h_l_3
T_10_15_lc_trk_g1_3
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

End 

Net : frame_decoder_CH4data_0
T_12_13_wire_logic_cluster/lc_3/out
T_10_13_sp4_h_l_3
T_9_13_sp4_v_t_38
T_8_15_lc_trk_g0_3
T_8_15_wire_logic_cluster/lc_4/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_0/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_10_13_sp4_h_l_3
T_9_13_sp4_v_t_38
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_6/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_10_13_sp4_h_l_3
T_9_13_sp4_v_t_38
T_9_15_lc_trk_g2_3
T_9_15_wire_logic_cluster/lc_4/in_3

End 

Net : frame_decoder_OFF4data_0
T_10_14_wire_logic_cluster/lc_4/out
T_9_14_sp4_h_l_0
T_8_14_sp4_v_t_37
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_4/in_1

T_10_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_10_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_3.un3_source_data_0_cry_3_c_RNIAC1L
T_12_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_input_2_4
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_3.un3_source_data_0_cry_1
T_12_15_wire_logic_cluster/lc_1/cout
T_12_15_wire_logic_cluster/lc_2/in_3

Net : scaler_3.un3_source_data_0_cry_3
T_12_15_wire_logic_cluster/lc_3/cout
T_12_15_wire_logic_cluster/lc_4/in_3

Net : scaler_3.un3_source_data_0_cry_2
T_12_15_wire_logic_cluster/lc_2/cout
T_12_15_wire_logic_cluster/lc_3/in_3

Net : scaler_3.un3_source_data_0_cry_1_c_RNI44VK
T_12_15_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g0_2
T_11_16_input_2_2
T_11_16_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_3.un3_source_data_0_cry_0
T_12_15_wire_logic_cluster/lc_0/cout
T_12_15_wire_logic_cluster/lc_1/in_3

Net : scaler_3.un3_source_data_0_cry_6
T_12_15_wire_logic_cluster/lc_6/cout
T_12_15_wire_logic_cluster/lc_7/in_3

Net : scaler_3.un3_source_data_0_cry_2_c_RNI780L
T_12_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_3.un3_source_data_0_cry_5
T_12_15_wire_logic_cluster/lc_5/cout
T_12_15_wire_logic_cluster/lc_6/in_3

Net : scaler_3.un3_source_data_0_cry_4
T_12_15_wire_logic_cluster/lc_4/cout
T_12_15_wire_logic_cluster/lc_5/in_3

Net : scaler_3.un2_source_data_0
T_12_15_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g0_1
T_11_16_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g0_1
T_11_16_input_2_1
T_11_16_wire_logic_cluster/lc_1/in_2

T_12_15_wire_logic_cluster/lc_1/out
T_8_15_sp12_h_l_1
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_2/in_0

T_12_15_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_3/in_0

End 

Net : scaler_3.un3_source_data_0_cry_6_c_RNILUAN
T_12_15_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g0_7
T_11_16_input_2_7
T_11_16_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_3.un3_source_data_0_cry_5_c_RNIGK3L
T_12_15_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g0_6
T_11_16_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g0_6
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_3.un3_source_data_0_cry_4_c_RNIDG2L
T_12_15_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g0_5
T_11_16_wire_logic_cluster/lc_4/in_1

T_12_15_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g0_5
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : frame_decoder_CH2data_0
T_7_11_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_43
T_8_13_lc_trk_g0_3
T_8_13_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_39
T_8_13_sp4_h_l_2
T_10_13_lc_trk_g3_7
T_10_13_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_7_4_sp12_v_t_22
T_8_16_sp12_h_l_1
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_2
T_9_11_sp4_v_t_39
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_0/in_3

End 

Net : throttle_command_3
T_1_9_wire_logic_cluster/lc_2/out
T_1_7_sp12_v_t_23
T_2_19_sp12_h_l_0
T_2_19_lc_trk_g1_3
T_2_19_wire_logic_cluster/lc_3/in_1

T_1_9_wire_logic_cluster/lc_2/out
T_1_7_sp12_v_t_23
T_1_19_sp12_v_t_23
T_1_25_lc_trk_g3_4
T_1_25_wire_logic_cluster/lc_5/in_0

End 

Net : dron_frame_decoder_1.un1_WDT_cry_4
T_1_13_wire_logic_cluster/lc_4/cout
T_1_13_wire_logic_cluster/lc_5/in_3

Net : scaler_3.un3_source_data_0_cry_8_c_RNIRV25
T_12_16_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_3.un3_source_data_0_cry_8
T_12_16_wire_logic_cluster/lc_0/cout
T_12_16_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_counter_13_cry_1
T_7_28_wire_logic_cluster/lc_1/cout
T_7_28_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_throttle_cry_7_THRU_CO
T_2_20_wire_logic_cluster/lc_0/out
T_2_18_sp4_v_t_45
T_2_22_lc_trk_g0_0
T_2_22_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_2_20_0_
T_2_20_wire_logic_cluster/carry_in_mux/cout
T_2_20_wire_logic_cluster/lc_0/in_3

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa_0
T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_9_sp4_v_t_47
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/cen

T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_9_sp4_v_t_47
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/cen

T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_9_sp4_v_t_47
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/cen

T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_9_sp4_v_t_47
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/cen

T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_9_sp4_v_t_47
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/cen

T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_9_sp4_v_t_47
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/cen

T_7_14_wire_logic_cluster/lc_5/out
T_7_13_sp4_v_t_42
T_7_9_sp4_v_t_47
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_2/cen

T_7_14_wire_logic_cluster/lc_5/out
T_8_10_sp4_v_t_46
T_9_10_sp4_h_l_11
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_0/cen

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa_0
T_13_17_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_42
T_13_12_sp4_v_t_38
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_17_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_42
T_13_12_sp4_v_t_38
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_4/cen

T_13_17_wire_logic_cluster/lc_5/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

T_13_17_wire_logic_cluster/lc_5/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

T_13_17_wire_logic_cluster/lc_5/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

T_13_17_wire_logic_cluster/lc_5/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

T_13_17_wire_logic_cluster/lc_5/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

T_13_17_wire_logic_cluster/lc_5/out
T_11_17_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

End 

Net : throttle_command_2
T_1_9_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_46
T_2_11_sp4_v_t_42
T_2_15_sp4_v_t_42
T_2_19_lc_trk_g0_7
T_2_19_wire_logic_cluster/lc_2/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_46
T_2_11_sp4_v_t_42
T_2_15_sp4_v_t_42
T_2_19_sp4_v_t_42
T_2_23_sp4_v_t_38
T_2_26_lc_trk_g0_6
T_2_26_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_9
T_2_20_wire_logic_cluster/lc_1/cout
T_2_20_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.un1_throttle_cry_9_THRU_CO
T_2_20_wire_logic_cluster/lc_2/out
T_2_21_lc_trk_g1_2
T_2_21_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.source_CH3data_1_sqmuxa
T_5_11_wire_logic_cluster/lc_4/out
T_6_11_sp12_h_l_0
T_10_11_lc_trk_g0_3
T_10_11_wire_logic_cluster/lc_2/in_1

T_5_11_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_40
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.state_1Z0Z_4
T_5_15_wire_logic_cluster/lc_7/out
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g3_7
T_5_15_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_14
T_7_26_wire_logic_cluster/lc_2/out
T_8_25_sp4_v_t_37
T_8_29_lc_trk_g0_0
T_8_29_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.source_offset3data_1_sqmuxa_0
T_14_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_45
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_45
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_45
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_45
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_45
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_45
T_12_15_sp4_h_l_2
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

T_14_16_wire_logic_cluster/lc_6/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

End 

Net : Commands_frame_decoder.un1_sink_data_valid_2_0_0
T_5_15_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_44
T_2_16_sp4_h_l_2
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_44
T_2_16_sp4_h_l_2
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_44
T_2_16_sp4_h_l_2
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_0/cen

T_5_15_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_44
T_2_16_sp4_h_l_2
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_0/cen

End 

Net : scaler_4.un3_source_data_0_cry_8_c_RNIS918
T_11_15_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_4.un3_source_data_0_cry_8
T_11_15_wire_logic_cluster/lc_0/cout
T_11_15_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone.un1_state_4_0
T_8_18_wire_logic_cluster/lc_7/out
T_8_18_sp4_h_l_3
T_12_18_sp4_h_l_3
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_5/in_1

T_8_18_wire_logic_cluster/lc_7/out
T_8_18_sp4_h_l_3
T_10_18_lc_trk_g3_6
T_10_18_wire_logic_cluster/lc_6/in_1

T_8_18_wire_logic_cluster/lc_7/out
T_8_18_sp4_h_l_3
T_11_14_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_2/in_0

T_8_18_wire_logic_cluster/lc_7/out
T_8_18_sp4_h_l_3
T_9_18_lc_trk_g3_3
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.N_295
T_3_24_wire_logic_cluster/lc_3/out
T_3_23_sp12_v_t_22
T_3_30_lc_trk_g2_2
T_3_30_wire_logic_cluster/lc_5/in_1

End 

Net : uart_drone.CO0
T_11_18_wire_logic_cluster/lc_5/out
T_10_18_sp4_h_l_2
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_3/in_1

End 

Net : uart_drone.timer_CountZ0Z_4
T_5_18_wire_logic_cluster/lc_7/out
T_3_18_sp12_h_l_1
T_8_18_lc_trk_g0_5
T_8_18_wire_logic_cluster/lc_7/in_0

T_5_18_wire_logic_cluster/lc_7/out
T_5_18_lc_trk_g1_7
T_5_18_input_2_2
T_5_18_wire_logic_cluster/lc_2/in_2

T_5_18_wire_logic_cluster/lc_7/out
T_5_17_sp4_v_t_46
T_6_17_sp4_h_l_4
T_7_17_lc_trk_g2_4
T_7_17_wire_logic_cluster/lc_5/in_1

T_5_18_wire_logic_cluster/lc_7/out
T_5_17_sp4_v_t_46
T_6_17_sp4_h_l_4
T_9_13_sp4_v_t_47
T_8_15_lc_trk_g2_2
T_8_15_wire_logic_cluster/lc_1/in_1

T_5_18_wire_logic_cluster/lc_7/out
T_5_17_sp4_v_t_46
T_6_17_sp4_h_l_4
T_7_17_lc_trk_g2_4
T_7_17_wire_logic_cluster/lc_7/in_1

T_5_18_wire_logic_cluster/lc_7/out
T_5_18_lc_trk_g1_7
T_5_18_wire_logic_cluster/lc_5/in_1

T_5_18_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_3/in_1

T_5_18_wire_logic_cluster/lc_7/out
T_5_16_sp4_v_t_43
T_6_16_sp4_h_l_11
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_3/in_1

T_5_18_wire_logic_cluster/lc_7/out
T_5_15_sp4_v_t_38
T_6_15_sp4_h_l_8
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_4
T_3_30_wire_logic_cluster/lc_5/out
T_4_26_sp4_v_t_46
T_4_28_lc_trk_g2_3
T_4_28_input_2_1
T_4_28_wire_logic_cluster/lc_1/in_2

End 

Net : pid_alt.source_p_enZ0
T_2_10_wire_logic_cluster/lc_6/out
T_1_10_sp12_h_l_0
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_7/cen

T_2_10_wire_logic_cluster/lc_6/out
T_1_10_sp12_h_l_0
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_7/cen

T_2_10_wire_logic_cluster/lc_6/out
T_1_10_sp12_h_l_0
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_7/cen

T_2_10_wire_logic_cluster/lc_6/out
T_1_10_sp12_h_l_0
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_7/cen

T_2_10_wire_logic_cluster/lc_6/out
T_1_10_sp12_h_l_0
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_7/cen

T_2_10_wire_logic_cluster/lc_6/out
T_3_9_sp4_v_t_45
T_0_9_sp4_h_l_2
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_2_10_wire_logic_cluster/lc_6/out
T_3_9_sp4_v_t_45
T_0_9_sp4_h_l_2
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_2_10_wire_logic_cluster/lc_6/out
T_3_9_sp4_v_t_45
T_0_9_sp4_h_l_2
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_2_10_wire_logic_cluster/lc_6/out
T_3_9_sp4_v_t_45
T_0_9_sp4_h_l_2
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/cen

T_2_10_wire_logic_cluster/lc_6/out
T_3_8_sp4_v_t_40
T_0_12_sp4_h_l_10
T_1_12_lc_trk_g2_2
T_1_12_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_44
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_44
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_44
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_44
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

T_2_10_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_44
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/cen

End 

Net : uart_drone.timer_CountZ1Z_3
T_5_18_wire_logic_cluster/lc_6/out
T_4_18_sp12_h_l_0
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_7/in_1

T_5_18_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g2_6
T_5_18_wire_logic_cluster/lc_4/in_0

T_5_18_wire_logic_cluster/lc_6/out
T_5_18_lc_trk_g2_6
T_5_18_wire_logic_cluster/lc_2/in_0

T_5_18_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_44
T_6_17_sp4_h_l_2
T_7_17_lc_trk_g2_2
T_7_17_wire_logic_cluster/lc_5/in_3

T_5_18_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_36
T_6_15_sp4_h_l_1
T_8_15_lc_trk_g2_4
T_8_15_wire_logic_cluster/lc_1/in_3

T_5_18_wire_logic_cluster/lc_6/out
T_5_17_sp4_v_t_44
T_6_17_sp4_h_l_2
T_7_17_lc_trk_g2_2
T_7_17_wire_logic_cluster/lc_7/in_3

T_5_18_wire_logic_cluster/lc_6/out
T_5_19_lc_trk_g1_6
T_5_19_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_36
T_6_15_sp4_h_l_1
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_1/in_3

End 

Net : scaler_2.un3_source_data_0_cry_6_c_RNIIUTM
T_8_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g0_7
T_9_13_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g0_7
T_9_13_input_2_7
T_9_13_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_2
T_7_27_wire_logic_cluster/lc_5/out
T_7_26_sp4_v_t_42
T_4_26_sp4_h_l_1
T_0_26_sp4_h_l_4
T_1_26_lc_trk_g3_4
T_1_26_input_2_7
T_1_26_wire_logic_cluster/lc_7/in_2

End 

Net : Commands_frame_decoder.count8_THRU_CO_cascade_
T_11_19_wire_logic_cluster/lc_3/ltout
T_11_19_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.N_323
T_5_15_wire_logic_cluster/lc_0/out
T_6_13_sp4_v_t_44
T_7_17_sp4_h_l_9
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_0/out
T_6_13_sp4_v_t_44
T_7_17_sp4_h_l_9
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_7/in_0

End 

Net : Commands_frame_decoder.count8_cry_2_c_RNIARGVZ0
T_11_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g0_4
T_11_19_wire_logic_cluster/lc_7/in_1

End 

Net : frame_decoder_CH2data_1
T_7_13_wire_logic_cluster/lc_3/out
T_7_13_sp4_h_l_11
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.state_1_ns_i_0_0_cascade_
T_9_17_wire_logic_cluster/lc_4/ltout
T_9_17_wire_logic_cluster/lc_5/in_2

End 

Net : frame_decoder_CH3data_1
T_12_17_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_41
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.state_1_ns_i_a2_3_1Z0Z_0
T_3_15_wire_logic_cluster/lc_7/out
T_3_15_sp4_h_l_3
T_5_15_lc_trk_g3_6
T_5_15_wire_logic_cluster/lc_0/in_3

End 

Net : uart_pc_data_1
T_4_17_wire_logic_cluster/lc_3/out
T_4_13_sp4_v_t_43
T_3_15_lc_trk_g0_6
T_3_15_wire_logic_cluster/lc_7/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_3
T_2_17_lc_trk_g1_6
T_2_17_wire_logic_cluster/lc_0/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_3
T_6_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_13_9_sp4_v_t_46
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_6/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_3
T_6_17_sp4_h_l_11
T_9_13_sp4_v_t_46
T_9_9_sp4_v_t_39
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_5/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_3
T_6_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_13_13_sp4_v_t_45
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_6/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_14_sp4_v_t_46
T_4_10_sp4_v_t_42
T_1_10_sp4_h_l_7
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_5/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_3
T_6_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_14_sp4_v_t_46
T_5_14_sp4_h_l_4
T_9_14_sp4_h_l_4
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_6/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_16_sp4_v_t_38
T_1_16_sp4_h_l_9
T_2_16_lc_trk_g3_1
T_2_16_input_2_2
T_2_16_wire_logic_cluster/lc_2/in_2

T_4_17_wire_logic_cluster/lc_3/out
T_4_13_sp4_v_t_43
T_5_13_sp4_h_l_6
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_3/in_3

T_4_17_wire_logic_cluster/lc_3/out
T_4_17_lc_trk_g1_3
T_4_17_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_3
T_1_13_wire_logic_cluster/lc_3/cout
T_1_13_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_counter_13_cry_0
T_7_28_wire_logic_cluster/lc_0/cout
T_7_28_wire_logic_cluster/lc_1/in_3

Net : uart_pc_data_4
T_4_17_wire_logic_cluster/lc_5/out
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g2_2
T_3_15_wire_logic_cluster/lc_7/in_1

T_4_17_wire_logic_cluster/lc_5/out
T_4_16_sp4_v_t_42
T_1_16_sp4_h_l_7
T_2_16_lc_trk_g2_7
T_2_16_wire_logic_cluster/lc_4/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_46
T_6_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_13_13_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_1/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_46
T_6_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_13_13_sp4_v_t_41
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_3/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_46
T_6_13_sp4_h_l_11
T_9_9_sp4_v_t_40
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_6/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_3_17_sp4_h_l_2
T_7_17_sp4_h_l_10
T_10_13_sp4_v_t_47
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_3/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_46
T_6_13_sp4_h_l_11
T_10_13_sp4_h_l_11
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_4/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_46
T_6_13_sp4_h_l_11
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_46
T_5_14_lc_trk_g3_6
T_5_14_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_5/out
T_4_17_lc_trk_g2_5
T_4_17_input_2_5
T_4_17_wire_logic_cluster/lc_5/in_2

T_4_17_wire_logic_cluster/lc_5/out
T_3_16_lc_trk_g2_5
T_3_16_wire_logic_cluster/lc_0/in_3

End 

Net : frame_decoder_CH4data_1
T_12_12_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_44
T_11_14_lc_trk_g3_4
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_8
T_2_20_wire_logic_cluster/lc_0/cout
T_2_20_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_throttle_cry_8_THRU_CO
T_2_20_wire_logic_cluster/lc_1/out
T_3_21_lc_trk_g3_1
T_3_21_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_12
T_7_24_wire_logic_cluster/lc_5/out
T_6_24_sp4_h_l_2
T_5_24_sp4_v_t_39
T_4_28_lc_trk_g1_2
T_4_28_wire_logic_cluster/lc_6/in_3

End 

Net : uart_pc.un1_state_2_0_a3_0
T_8_18_wire_logic_cluster/lc_0/out
T_5_18_sp12_h_l_0
T_7_18_lc_trk_g1_7
T_7_18_wire_logic_cluster/lc_7/in_3

End 

Net : uart_pc.timer_CountZ1Z_1
T_8_17_wire_logic_cluster/lc_5/out
T_8_16_sp4_v_t_42
T_8_18_lc_trk_g2_7
T_8_18_wire_logic_cluster/lc_0/in_1

T_8_17_wire_logic_cluster/lc_5/out
T_8_16_sp4_v_t_42
T_8_18_lc_trk_g2_7
T_8_18_wire_logic_cluster/lc_4/in_3

End 

Net : uart_pc.un1_state_2_0
T_7_18_wire_logic_cluster/lc_7/out
T_7_16_sp4_v_t_43
T_4_20_sp4_h_l_11
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_7/out
T_7_16_sp4_v_t_43
T_4_20_sp4_h_l_11
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_3/in_0

T_7_18_wire_logic_cluster/lc_7/out
T_7_16_sp4_v_t_43
T_4_20_sp4_h_l_11
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_5/in_0

T_7_18_wire_logic_cluster/lc_7/out
T_7_16_sp4_v_t_43
T_4_20_sp4_h_l_11
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_7/in_0

T_7_18_wire_logic_cluster/lc_7/out
T_7_16_sp4_v_t_43
T_4_20_sp4_h_l_11
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_0/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_16_sp4_v_t_43
T_4_20_sp4_h_l_11
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_2/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_16_sp4_v_t_43
T_4_20_sp4_h_l_11
T_5_20_lc_trk_g2_3
T_5_20_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_46
T_4_21_sp4_h_l_11
T_5_21_lc_trk_g2_3
T_5_21_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.pulses2count_9_sn_N_10_mux
T_5_24_wire_logic_cluster/lc_7/out
T_5_24_sp4_h_l_3
T_7_24_lc_trk_g2_6
T_7_24_wire_logic_cluster/lc_5/in_1

T_5_24_wire_logic_cluster/lc_7/out
T_4_25_lc_trk_g1_7
T_4_25_wire_logic_cluster/lc_0/in_0

T_5_24_wire_logic_cluster/lc_7/out
T_6_23_sp4_v_t_47
T_3_27_sp4_h_l_10
T_5_27_lc_trk_g2_7
T_5_27_input_2_7
T_5_27_wire_logic_cluster/lc_7/in_2

T_5_24_wire_logic_cluster/lc_7/out
T_4_25_lc_trk_g1_7
T_4_25_wire_logic_cluster/lc_1/in_3

T_5_24_wire_logic_cluster/lc_7/out
T_4_25_lc_trk_g1_7
T_4_25_input_2_6
T_4_25_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_13
T_7_27_wire_logic_cluster/lc_0/out
T_8_25_sp4_v_t_44
T_8_29_lc_trk_g1_1
T_8_29_wire_logic_cluster/lc_3/in_3

End 

Net : scaler_2.N_521_i_l_ofxZ0
T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_4.N_545_i_l_ofxZ0
T_10_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_39
T_11_15_lc_trk_g0_7
T_11_15_wire_logic_cluster/lc_0/in_1

End 

Net : uart_drone.bit_CountZ0Z_0
T_10_17_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_44
T_7_14_sp4_h_l_9
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_1/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_1
T_7_13_sp4_v_t_43
T_7_15_lc_trk_g2_6
T_7_15_wire_logic_cluster/lc_7/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_sp4_h_l_9
T_9_13_sp4_v_t_39
T_8_14_lc_trk_g2_7
T_8_14_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_1
T_7_13_sp4_v_t_43
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_sp4_h_l_9
T_9_13_sp4_v_t_39
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_44
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_6/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_1
T_8_17_lc_trk_g1_4
T_8_17_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_sp4_h_l_9
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g1_2
T_9_18_wire_logic_cluster/lc_6/in_3

End 

Net : frame_decoder_OFF4data_3
T_13_14_wire_logic_cluster/lc_1/out
T_9_14_sp12_h_l_1
T_11_14_lc_trk_g1_6
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_144_17_cascade_
T_8_28_wire_logic_cluster/lc_2/ltout
T_8_28_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.un1_state_2_0
T_5_17_wire_logic_cluster/lc_5/out
T_5_16_sp4_v_t_42
T_6_16_sp4_h_l_0
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_1/in_0

T_5_17_wire_logic_cluster/lc_5/out
T_5_16_sp4_v_t_42
T_6_16_sp4_h_l_0
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_5/in_0

T_5_17_wire_logic_cluster/lc_5/out
T_5_16_sp4_v_t_42
T_6_16_sp4_h_l_0
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_7/in_0

T_5_17_wire_logic_cluster/lc_5/out
T_5_16_sp4_v_t_42
T_6_16_sp4_h_l_0
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_0/in_3

T_5_17_wire_logic_cluster/lc_5/out
T_5_16_sp4_v_t_42
T_6_16_sp4_h_l_0
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_2/in_3

T_5_17_wire_logic_cluster/lc_5/out
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_4/in_0

T_5_17_wire_logic_cluster/lc_5/out
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_1/in_3

T_5_17_wire_logic_cluster/lc_5/out
T_5_16_lc_trk_g1_5
T_5_16_wire_logic_cluster/lc_3/in_3

End 

Net : uart_drone.timer_CountZ0Z_0
T_5_17_wire_logic_cluster/lc_1/out
T_5_15_sp4_v_t_47
T_5_19_lc_trk_g0_2
T_5_19_wire_logic_cluster/lc_0/in_0

T_5_17_wire_logic_cluster/lc_1/out
T_5_15_sp4_v_t_47
T_5_19_lc_trk_g0_2
T_5_19_input_2_0
T_5_19_wire_logic_cluster/lc_0/in_2

T_5_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g3_1
T_5_17_wire_logic_cluster/lc_3/in_1

T_5_17_wire_logic_cluster/lc_1/out
T_5_17_lc_trk_g3_1
T_5_17_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone.un1_state_2_0_a3_0
T_5_19_wire_logic_cluster/lc_0/out
T_6_15_sp4_v_t_36
T_5_17_lc_trk_g0_1
T_5_17_input_2_5
T_5_17_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_14
T_4_19_wire_logic_cluster/lc_6/out
T_5_19_lc_trk_g0_6
T_5_19_wire_logic_cluster/lc_4/in_0

T_4_19_wire_logic_cluster/lc_6/out
T_5_16_sp4_v_t_37
T_5_17_lc_trk_g2_5
T_5_17_wire_logic_cluster/lc_2/in_1

T_4_19_wire_logic_cluster/lc_6/out
T_4_17_sp4_v_t_41
T_5_17_sp4_h_l_9
T_9_17_sp4_h_l_9
T_8_17_lc_trk_g0_1
T_8_17_input_2_7
T_8_17_wire_logic_cluster/lc_7/in_2

T_4_19_wire_logic_cluster/lc_6/out
T_4_19_lc_trk_g1_6
T_4_19_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_9
T_2_29_wire_logic_cluster/lc_7/out
T_3_29_lc_trk_g1_7
T_3_29_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_8
T_2_29_wire_logic_cluster/lc_3/out
T_3_29_lc_trk_g1_3
T_3_29_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone.timer_CountZ1Z_1
T_5_17_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_40
T_5_19_lc_trk_g1_0
T_5_19_wire_logic_cluster/lc_0/in_1

T_5_17_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g0_4
T_5_17_wire_logic_cluster/lc_3/in_3

End 

Net : scaler_2.un3_source_data_0_cry_6
T_8_13_wire_logic_cluster/lc_6/cout
T_8_13_wire_logic_cluster/lc_7/in_3

Net : scaler_2.un3_source_data_0_cry_0
T_8_13_wire_logic_cluster/lc_0/cout
T_8_13_wire_logic_cluster/lc_1/in_3

Net : scaler_2.un3_source_data_0_cry_2_c_RNI48JK
T_8_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_input_2_3
T_9_13_wire_logic_cluster/lc_3/in_2

End 

Net : scaler_2.un3_source_data_0_cry_5
T_8_13_wire_logic_cluster/lc_5/cout
T_8_13_wire_logic_cluster/lc_6/in_3

Net : scaler_2.un3_source_data_0_cry_5_c_RNIDKMK
T_8_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_5/in_1

T_8_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g0_6
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_2.un2_source_data_0
T_8_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g0_1
T_9_13_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g0_1
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

T_8_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_46
T_10_15_sp4_h_l_5
T_9_15_lc_trk_g0_5
T_9_15_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_2.un3_source_data_0_cry_1
T_8_13_wire_logic_cluster/lc_1/cout
T_8_13_wire_logic_cluster/lc_2/in_3

Net : scaler_2.un3_source_data_0_cry_1_c_RNI14IK
T_8_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g0_2
T_9_13_input_2_2
T_9_13_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_2.un3_source_data_0_cry_2
T_8_13_wire_logic_cluster/lc_2/cout
T_8_13_wire_logic_cluster/lc_3/in_3

Net : scaler_2.un3_source_data_0_cry_3
T_8_13_wire_logic_cluster/lc_3/cout
T_8_13_wire_logic_cluster/lc_4/in_3

Net : scaler_2.un3_source_data_0_cry_3_c_RNI7CKK
T_8_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_input_2_4
T_9_13_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_2.un3_source_data_0_cry_4
T_8_13_wire_logic_cluster/lc_4/cout
T_8_13_wire_logic_cluster/lc_5/in_3

Net : scaler_2.un3_source_data_0_cry_4_c_RNIAGLK
T_8_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.WDTZ0Z_15
T_4_19_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g0_7
T_5_19_wire_logic_cluster/lc_4/in_1

T_4_19_wire_logic_cluster/lc_7/out
T_5_16_sp4_v_t_39
T_5_17_lc_trk_g3_7
T_5_17_wire_logic_cluster/lc_7/in_1

T_4_19_wire_logic_cluster/lc_7/out
T_5_16_sp4_v_t_39
T_5_17_lc_trk_g3_7
T_5_17_input_2_2
T_5_17_wire_logic_cluster/lc_2/in_2

T_4_19_wire_logic_cluster/lc_7/out
T_4_19_lc_trk_g1_7
T_4_19_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_15
T_1_14_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_5/in_1

T_1_14_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g2_7
T_2_13_wire_logic_cluster/lc_0/in_1

T_1_14_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g1_7
T_1_14_wire_logic_cluster/lc_7/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_14
T_1_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_5/in_3

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g1_6
T_1_14_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.un1_WDT_cry_2
T_1_13_wire_logic_cluster/lc_2/cout
T_1_13_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_aileron_cry_11_THRU_CO
T_8_19_wire_logic_cluster/lc_6/out
T_8_18_sp4_v_t_44
T_5_22_sp4_h_l_2
T_1_22_sp4_h_l_5
T_3_22_lc_trk_g3_0
T_3_22_wire_logic_cluster/lc_6/in_3

End 

Net : scaler_2_data_6
T_9_13_wire_logic_cluster/lc_1/out
T_9_10_sp12_v_t_22
T_9_17_sp4_v_t_38
T_8_19_lc_trk_g0_3
T_8_19_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_10_sp12_v_t_22
T_9_17_sp4_v_t_38
T_6_21_sp4_h_l_3
T_2_21_sp4_h_l_11
T_1_21_sp4_v_t_40
T_1_24_lc_trk_g1_0
T_1_24_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_11
T_8_19_wire_logic_cluster/lc_5/cout
T_8_19_wire_logic_cluster/lc_6/in_3

Net : Commands_frame_decoder.state_1Z0Z_7
T_10_17_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g0_6
T_10_18_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.init_pulsesZ0Z_17
T_2_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g1_6
T_2_28_wire_logic_cluster/lc_7/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_3_27_lc_trk_g3_6
T_3_27_wire_logic_cluster/lc_3/in_0

T_2_28_wire_logic_cluster/lc_6/out
T_1_28_sp4_h_l_4
T_5_28_sp4_h_l_0
T_8_28_sp4_v_t_40
T_8_30_lc_trk_g2_5
T_8_30_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_298
T_2_23_wire_logic_cluster/lc_3/out
T_2_23_sp4_h_l_11
T_6_23_sp4_h_l_2
T_7_23_lc_trk_g2_2
T_7_23_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_7
T_7_23_wire_logic_cluster/lc_5/out
T_8_22_sp4_v_t_43
T_8_26_sp4_v_t_39
T_8_27_lc_trk_g3_7
T_8_27_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_OFF3data_0
T_13_16_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g3_7
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_13_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g3_7
T_12_16_wire_logic_cluster/lc_3/in_1

T_13_16_wire_logic_cluster/lc_7/out
T_13_15_sp4_v_t_46
T_10_15_sp4_h_l_11
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_2/in_1

T_13_16_wire_logic_cluster/lc_7/out
T_3_16_sp12_h_l_1
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_OFF2data_0
T_9_12_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g1_3
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_9_12_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_3/out
T_9_11_sp12_v_t_22
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_4/in_1

T_9_12_wire_logic_cluster/lc_3/out
T_9_11_sp4_v_t_38
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_init_pulses_0_cascade_
T_2_27_wire_logic_cluster/lc_2/ltout
T_2_27_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_6
T_2_19_wire_logic_cluster/lc_6/cout
T_2_19_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_throttle_cry_6_THRU_CO
T_2_19_wire_logic_cluster/lc_7/out
T_2_18_sp4_v_t_46
T_2_22_lc_trk_g1_3
T_2_22_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_6
T_7_26_wire_logic_cluster/lc_7/out
T_8_25_sp4_v_t_47
T_8_29_lc_trk_g0_2
T_8_29_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_12_THRU_CO
T_8_19_wire_logic_cluster/lc_7/out
T_8_18_sp4_v_t_46
T_7_22_lc_trk_g2_3
T_7_22_wire_logic_cluster/lc_7/in_0

End 

Net : scaler_4.un3_source_data_0_cry_6_c_RNIOUNN
T_11_14_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g0_7
T_10_15_wire_logic_cluster/lc_6/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g0_7
T_10_15_input_2_7
T_10_15_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.un1_aileron_cry_12
T_8_19_wire_logic_cluster/lc_6/cout
T_8_19_wire_logic_cluster/lc_7/in_3

Net : dron_frame_decoder_1.un1_WDT_cry_1
T_1_13_wire_logic_cluster/lc_1/cout
T_1_13_wire_logic_cluster/lc_2/in_3

Net : frame_decoder_OFF4data_1
T_10_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_1/in_1

End 

Net : scaler_4.un3_source_data_0_cry_5
T_11_14_wire_logic_cluster/lc_5/cout
T_11_14_wire_logic_cluster/lc_6/in_3

Net : scaler_4.un3_source_data_0_cry_6
T_11_14_wire_logic_cluster/lc_6/cout
T_11_14_wire_logic_cluster/lc_7/in_3

Net : scaler_4.un3_source_data_0_cry_2
T_11_14_wire_logic_cluster/lc_2/cout
T_11_14_wire_logic_cluster/lc_3/in_3

Net : scaler_4.un3_source_data_0_cry_1_c_RNI74CL
T_11_14_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : scaler_4.un3_source_data_0_cry_1
T_11_14_wire_logic_cluster/lc_1/cout
T_11_14_wire_logic_cluster/lc_2/in_3

Net : scaler_4.un3_source_data_0_cry_3_c_RNIDCEL
T_11_14_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_input_2_4
T_10_15_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.countZ0Z_1
T_4_10_wire_logic_cluster/lc_5/out
T_4_9_sp4_v_t_42
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_0/in_1

T_4_10_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g1_5
T_4_11_wire_logic_cluster/lc_3/in_3

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_4/in_3

End 

Net : scaler_4.un3_source_data_0_cry_4_c_RNIGGFL
T_11_14_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g0_5
T_10_15_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g0_5
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_4.un3_source_data_0_cry_4
T_11_14_wire_logic_cluster/lc_4/cout
T_11_14_wire_logic_cluster/lc_5/in_3

Net : scaler_4.un3_source_data_0_cry_3
T_11_14_wire_logic_cluster/lc_3/cout
T_11_14_wire_logic_cluster/lc_4/in_3

Net : scaler_4.un3_source_data_0_cry_5_c_RNIJKGL
T_11_14_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_input_2_6
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_4.un3_source_data_0_cry_2_c_RNIA8DL
T_11_14_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g0_3
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.count_1_cry_20
T_4_14_wire_logic_cluster/lc_3/cout
T_4_14_wire_logic_cluster/lc_4/in_3

End 

Net : uart_pc.timer_CountZ0Z_0
T_7_18_wire_logic_cluster/lc_5/out
T_8_18_lc_trk_g1_5
T_8_18_wire_logic_cluster/lc_0/in_0

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_lc_trk_g1_5
T_8_18_input_2_0
T_8_18_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_lc_trk_g1_5
T_8_18_wire_logic_cluster/lc_4/in_0

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g2_5
T_7_18_input_2_5
T_7_18_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_1
T_4_25_wire_logic_cluster/lc_0/out
T_3_25_sp4_h_l_8
T_6_25_sp4_v_t_45
T_5_28_lc_trk_g3_5
T_5_28_wire_logic_cluster/lc_7/in_3

End 

Net : throttle_command_5
T_1_11_wire_logic_cluster/lc_6/out
T_0_11_sp4_h_l_20
T_2_11_sp4_v_t_44
T_2_15_sp4_v_t_40
T_2_19_lc_trk_g1_5
T_2_19_wire_logic_cluster/lc_5/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_0_11_sp4_h_l_20
T_2_11_sp4_v_t_44
T_2_15_sp4_v_t_40
T_2_19_sp4_v_t_45
T_2_22_lc_trk_g0_5
T_2_22_wire_logic_cluster/lc_0/in_1

End 

Net : frame_decoder_OFF3data_1
T_13_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g3_6
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : frame_decoder_OFF2data_1
T_9_12_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g0_5
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.state_1_ns_0_a4_0_0Z0Z_1
T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_1/in_3

T_8_15_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_44
T_8_17_lc_trk_g2_1
T_8_17_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc_data_0
T_5_13_wire_logic_cluster/lc_3/out
T_5_13_sp4_h_l_11
T_8_13_sp4_v_t_46
T_8_15_lc_trk_g2_3
T_8_15_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_sp4_h_l_11
T_4_13_sp4_v_t_40
T_3_15_lc_trk_g0_5
T_3_15_wire_logic_cluster/lc_2/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_4_sp12_v_t_22
T_6_16_sp12_h_l_1
T_12_16_sp4_h_l_6
T_11_12_sp4_v_t_43
T_8_12_sp4_h_l_0
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_sp4_h_l_11
T_8_13_sp4_v_t_46
T_9_17_sp4_h_l_11
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_3/in_0

T_5_13_wire_logic_cluster/lc_3/out
T_5_4_sp12_v_t_22
T_6_16_sp12_h_l_1
T_12_16_sp4_h_l_6
T_11_12_sp4_v_t_43
T_10_14_lc_trk_g1_6
T_10_14_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_4_sp12_v_t_22
T_6_16_sp12_h_l_1
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_sp4_h_l_11
T_9_13_sp4_h_l_2
T_12_9_sp4_v_t_39
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_sp4_h_l_11
T_9_13_sp4_h_l_2
T_13_13_sp4_h_l_10
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_3/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_38
T_2_16_sp4_h_l_3
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_sp4_h_l_11
T_8_9_sp4_v_t_40
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_5/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_10_sp4_v_t_46
T_2_10_sp4_h_l_11
T_2_10_lc_trk_g0_6
T_2_10_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g0_3
T_5_13_input_2_3
T_5_13_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.N_318
T_9_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g2_1
T_9_17_wire_logic_cluster/lc_4/in_3

End 

Net : uart_drone.timer_Count_RNIES9Q1Z0Z_2
T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_4_15_sp4_v_t_45
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_4_15_sp4_v_t_45
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_4_15_sp4_v_t_45
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_4_15_sp4_v_t_45
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_4_15_sp4_v_t_45
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_4_15_sp4_v_t_45
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_4_15_sp4_v_t_45
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/s_r

T_4_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_2
T_4_15_sp4_v_t_45
T_4_16_lc_trk_g3_5
T_4_16_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder_1.un1_aileron_cry_7_THRU_CO
T_8_19_wire_logic_cluster/lc_2/out
T_8_9_sp12_v_t_23
T_0_21_sp12_h_l_7
T_4_21_lc_trk_g1_0
T_4_21_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_7
T_8_19_wire_logic_cluster/lc_1/cout
T_8_19_wire_logic_cluster/lc_2/in_3

Net : scaler_3.N_533_i_l_ofxZ0
T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : uart_drone.state_1_sqmuxa
T_5_18_wire_logic_cluster/lc_2/out
T_5_14_sp4_v_t_41
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_1/in_1

T_5_18_wire_logic_cluster/lc_2/out
T_5_14_sp4_v_t_41
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_2/in_0

T_5_18_wire_logic_cluster/lc_2/out
T_3_18_sp4_h_l_1
T_3_18_lc_trk_g0_4
T_3_18_wire_logic_cluster/lc_4/in_0

End 

Net : uart_drone.stateZ0Z_4
T_8_17_wire_logic_cluster/lc_6/out
T_8_14_sp4_v_t_36
T_5_18_sp4_h_l_1
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_2/in_3

T_8_17_wire_logic_cluster/lc_6/out
T_8_18_lc_trk_g0_6
T_8_18_wire_logic_cluster/lc_7/in_3

T_8_17_wire_logic_cluster/lc_6/out
T_8_14_sp4_v_t_36
T_5_18_sp4_h_l_1
T_5_18_lc_trk_g1_4
T_5_18_wire_logic_cluster/lc_5/in_0

T_8_17_wire_logic_cluster/lc_6/out
T_6_17_sp4_h_l_9
T_5_17_lc_trk_g1_1
T_5_17_wire_logic_cluster/lc_5/in_3

T_8_17_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g1_6
T_8_17_wire_logic_cluster/lc_4/in_1

T_8_17_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g2_6
T_7_16_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_3
T_5_27_wire_logic_cluster/lc_7/out
T_5_28_lc_trk_g0_7
T_5_28_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_2
T_4_25_wire_logic_cluster/lc_1/out
T_5_23_sp4_v_t_46
T_5_27_sp4_v_t_39
T_5_28_lc_trk_g3_7
T_5_28_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_10
T_4_25_wire_logic_cluster/lc_2/out
T_4_23_sp12_v_t_23
T_4_28_lc_trk_g3_7
T_4_28_wire_logic_cluster/lc_3/in_3

End 

Net : scaler_3.un2_source_data_0_cry_1_c_RNO_0
T_12_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_4.un2_source_data_0_cry_7
T_10_15_wire_logic_cluster/lc_6/cout
T_10_15_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_5
T_5_25_wire_logic_cluster/lc_3/out
T_5_24_sp4_v_t_38
T_4_28_lc_trk_g1_3
T_4_28_wire_logic_cluster/lc_2/in_0

End 

Net : scaler_3.un2_source_data_0_cry_7
T_11_16_wire_logic_cluster/lc_6/cout
T_11_16_wire_logic_cluster/lc_7/in_3

Net : frame_decoder_CH2data_4
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_sp4_h_l_9
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_2.un2_source_data_0_cry_1_c_RNOZ0
T_10_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g3_7
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

End 

Net : uart_pc_data_7
T_5_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_41
T_6_15_sp4_h_l_4
T_8_15_lc_trk_g2_1
T_8_15_wire_logic_cluster/lc_0/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_41
T_2_15_sp4_h_l_10
T_3_15_lc_trk_g3_2
T_3_15_wire_logic_cluster/lc_2/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_6_16_sp4_v_t_45
T_3_16_sp4_h_l_2
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_3/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp12_h_l_0
T_7_17_sp4_h_l_5
T_10_13_sp4_v_t_46
T_10_9_sp4_v_t_42
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_7/in_0

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp12_h_l_0
T_7_17_sp4_h_l_5
T_10_13_sp4_v_t_46
T_10_9_sp4_v_t_42
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_1/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp12_h_l_0
T_3_5_sp12_v_t_23
T_3_10_lc_trk_g3_7
T_3_10_wire_logic_cluster/lc_1/in_1

T_5_17_wire_logic_cluster/lc_6/out
T_5_15_sp4_v_t_41
T_6_15_sp4_h_l_4
T_9_11_sp4_v_t_41
T_9_7_sp4_v_t_37
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_6/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp12_h_l_0
T_7_17_sp4_h_l_5
T_10_13_sp4_v_t_46
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_7/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp12_h_l_0
T_11_17_sp4_h_l_9
T_14_13_sp4_v_t_38
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_5/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_6_16_sp4_v_t_45
T_3_16_sp4_h_l_2
T_3_16_lc_trk_g1_7
T_3_16_wire_logic_cluster/lc_3/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_4_17_sp12_h_l_0
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_3

T_5_17_wire_logic_cluster/lc_6/out
T_5_17_lc_trk_g3_6
T_5_17_wire_logic_cluster/lc_6/in_3

End 

Net : dron_frame_decoder_1.un1_WDT_cry_0
T_1_13_wire_logic_cluster/lc_0/cout
T_1_13_wire_logic_cluster/lc_1/in_3

Net : frame_decoder_CH3data_2
T_12_14_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : frame_decoder_CH4data_2
T_11_13_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_2/in_1

End 

Net : frame_decoder_CH2data_2
T_7_13_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : scaler_4.un3_source_data_0_cry_0
T_11_14_wire_logic_cluster/lc_0/cout
T_11_14_wire_logic_cluster/lc_1/in_3

Net : scaler_4.un2_source_data_0
T_11_14_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_0/in_1

T_11_14_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g0_1
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

T_11_14_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_42
T_8_15_sp4_h_l_7
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_42
T_8_15_sp4_h_l_7
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_4/in_0

End 

Net : frame_decoder_OFF4data_4
T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_11_14_lc_trk_g3_3
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

End 

Net : reset_module_System.count_1_cry_19
T_4_14_wire_logic_cluster/lc_2/cout
T_4_14_wire_logic_cluster/lc_3/in_3

Net : throttle_command_6
T_1_9_wire_logic_cluster/lc_3/out
T_2_8_sp4_v_t_39
T_2_12_sp4_v_t_40
T_2_16_sp4_v_t_40
T_2_19_lc_trk_g1_0
T_2_19_wire_logic_cluster/lc_6/in_1

T_1_9_wire_logic_cluster/lc_3/out
T_2_8_sp4_v_t_39
T_2_12_sp4_v_t_40
T_2_16_sp4_v_t_40
T_1_19_lc_trk_g3_0
T_1_19_wire_logic_cluster/lc_2/in_1

End 

Net : frame_decoder_OFF2data_2
T_9_12_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g1_7
T_8_13_input_2_2
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : frame_decoder_OFF3data_2
T_13_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g2_0
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

End 

Net : frame_decoder_OFF4data_2
T_10_14_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g0_2
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.state_1_RNO_4Z0Z_0
T_5_17_wire_logic_cluster/lc_7/out
T_4_17_sp4_h_l_6
T_8_17_sp4_h_l_2
T_8_17_lc_trk_g0_7
T_8_17_wire_logic_cluster/lc_7/in_0

End 

Net : uart_pc.timer_Count_RNIMQ8T1Z0Z_2
T_4_17_wire_logic_cluster/lc_2/out
T_4_13_sp4_v_t_41
T_5_13_sp4_h_l_9
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_3/in_1

T_4_17_wire_logic_cluster/lc_2/out
T_2_17_sp4_h_l_1
T_2_17_lc_trk_g1_4
T_2_17_wire_logic_cluster/lc_3/in_0

T_4_17_wire_logic_cluster/lc_2/out
T_4_13_sp4_v_t_41
T_4_15_lc_trk_g3_4
T_4_15_wire_logic_cluster/lc_4/in_1

T_4_17_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g0_2
T_5_17_wire_logic_cluster/lc_0/in_0

T_4_17_wire_logic_cluster/lc_2/out
T_5_17_lc_trk_g0_2
T_5_17_wire_logic_cluster/lc_6/in_0

T_4_17_wire_logic_cluster/lc_2/out
T_4_17_lc_trk_g3_2
T_4_17_wire_logic_cluster/lc_0/in_3

End 

Net : throttle_command_4
T_1_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_43
T_2_15_sp4_v_t_43
T_2_19_lc_trk_g1_6
T_2_19_wire_logic_cluster/lc_4/in_1

T_1_12_wire_logic_cluster/lc_5/out
T_2_11_sp4_v_t_43
T_2_15_sp4_v_t_43
T_2_19_sp4_v_t_39
T_2_21_lc_trk_g2_2
T_2_21_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_4_THRU_CO
T_2_19_wire_logic_cluster/lc_5/out
T_2_18_sp4_v_t_42
T_2_22_lc_trk_g1_7
T_2_22_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_4
T_2_19_wire_logic_cluster/lc_4/cout
T_2_19_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_aileron_cry_10
T_8_19_wire_logic_cluster/lc_4/cout
T_8_19_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.un1_aileron_cry_10_THRU_CO
T_8_19_wire_logic_cluster/lc_5/out
T_7_19_sp4_h_l_2
T_6_19_sp4_v_t_45
T_5_23_lc_trk_g2_0
T_5_23_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_7
T_7_27_wire_logic_cluster/lc_7/out
T_8_27_lc_trk_g1_7
T_8_27_wire_logic_cluster/lc_3/in_3

End 

Net : uart_drone.stateZ0Z_3
T_8_17_wire_logic_cluster/lc_3/out
T_8_18_lc_trk_g0_3
T_8_18_input_2_7
T_8_18_wire_logic_cluster/lc_7/in_2

T_8_17_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g2_3
T_7_17_wire_logic_cluster/lc_5/in_0

T_8_17_wire_logic_cluster/lc_3/out
T_6_17_sp4_h_l_3
T_5_17_lc_trk_g1_3
T_5_17_wire_logic_cluster/lc_5/in_1

T_8_17_wire_logic_cluster/lc_3/out
T_8_14_sp4_v_t_46
T_9_18_sp4_h_l_5
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_6/in_0

T_8_17_wire_logic_cluster/lc_3/out
T_8_17_lc_trk_g1_3
T_8_17_wire_logic_cluster/lc_4/in_0

T_8_17_wire_logic_cluster/lc_3/out
T_7_17_lc_trk_g2_3
T_7_17_wire_logic_cluster/lc_7/in_0

T_8_17_wire_logic_cluster/lc_3/out
T_2_17_sp12_h_l_1
T_10_17_lc_trk_g0_2
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

T_8_17_wire_logic_cluster/lc_3/out
T_8_17_lc_trk_g1_3
T_8_17_input_2_6
T_8_17_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_8_THRU_CO
T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_5_19_sp4_h_l_2
T_8_19_sp4_v_t_42
T_7_21_lc_trk_g1_7
T_7_21_wire_logic_cluster/lc_2/in_0

End 

Net : Commands_frame_decoder.CO0
T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.state_1_ns_i_a4_2_0_0
T_11_18_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g2_3
T_12_19_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_3_data_6
T_11_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_7
T_10_16_sp4_v_t_42
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_7
T_10_16_sp4_v_t_42
T_7_20_sp4_h_l_0
T_3_20_sp4_h_l_3
T_2_20_sp4_v_t_38
T_1_24_lc_trk_g1_3
T_1_24_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_8
T_9_19_wire_logic_cluster/lc_2/cout
T_9_19_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_aileron_cry_9
T_8_19_wire_logic_cluster/lc_3/cout
T_8_19_wire_logic_cluster/lc_4/in_3

Net : scaler_4.un2_source_data_0_cry_6
T_10_15_wire_logic_cluster/lc_5/cout
T_10_15_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_aileron_cry_9_THRU_CO
T_8_19_wire_logic_cluster/lc_4/out
T_8_17_sp4_v_t_37
T_5_21_sp4_h_l_0
T_7_21_lc_trk_g3_5
T_7_21_wire_logic_cluster/lc_3/in_1

End 

Net : scaler_2_data_7
T_9_13_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_36
T_9_16_sp4_v_t_41
T_8_19_lc_trk_g3_1
T_8_19_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_2/out
T_9_11_sp12_v_t_23
T_0_23_sp12_h_l_4
T_2_23_lc_trk_g1_3
T_2_23_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_6_THRU_CO
T_9_19_wire_logic_cluster/lc_1/out
T_10_17_sp4_v_t_46
T_7_21_sp4_h_l_11
T_3_21_sp4_h_l_7
T_2_21_sp4_v_t_42
T_2_22_lc_trk_g2_2
T_2_22_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_3.un2_source_data_0_cry_6
T_11_16_wire_logic_cluster/lc_5/cout
T_11_16_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_elevator_cry_6
T_9_19_wire_logic_cluster/lc_0/cout
T_9_19_wire_logic_cluster/lc_1/in_3

Net : scaler_2.un2_source_data_0_cry_7
T_9_13_wire_logic_cluster/lc_6/cout
T_9_13_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_throttle_cry_2
T_2_19_wire_logic_cluster/lc_2/cout
T_2_19_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_throttle_cry_2_THRU_CO
T_2_19_wire_logic_cluster/lc_3/out
T_2_18_sp4_v_t_38
T_2_22_sp4_v_t_43
T_1_25_lc_trk_g3_3
T_1_25_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_CH4data_3
T_11_13_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_CH3data_3
T_12_14_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : frame_decoder_CH2data_3
T_7_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.count_1_cry_18
T_4_14_wire_logic_cluster/lc_1/cout
T_4_14_wire_logic_cluster/lc_2/in_3

Net : throttle_command_7
T_1_10_wire_logic_cluster/lc_2/out
T_2_9_sp4_v_t_37
T_2_13_sp4_v_t_37
T_2_17_sp4_v_t_45
T_2_19_lc_trk_g2_0
T_2_19_wire_logic_cluster/lc_7/in_1

T_1_10_wire_logic_cluster/lc_2/out
T_2_9_sp4_v_t_37
T_2_13_sp4_v_t_37
T_2_17_sp4_v_t_45
T_2_21_sp4_v_t_45
T_2_22_lc_trk_g2_5
T_2_22_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.N_292
T_11_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_40
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_40
T_8_17_sp4_h_l_5
T_9_17_lc_trk_g3_5
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.state_1_ns_i_a4_2_0_0_cascade_
T_11_18_wire_logic_cluster/lc_3/ltout
T_11_18_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.un1_rudder_cry_12
T_7_19_wire_logic_cluster/lc_6/cout
T_7_19_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder_1.un1_elevator_cry_12
T_9_19_wire_logic_cluster/lc_6/cout
T_9_19_wire_logic_cluster/lc_7/in_3

Net : scaler_4_data_6
T_10_15_wire_logic_cluster/lc_1/out
T_9_15_sp4_h_l_10
T_8_15_sp4_v_t_41
T_7_19_lc_trk_g1_4
T_7_19_wire_logic_cluster/lc_0/in_1

T_10_15_wire_logic_cluster/lc_1/out
T_6_15_sp12_h_l_1
T_5_15_sp12_v_t_22
T_5_23_lc_trk_g2_1
T_5_23_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_12_THRU_CO
T_7_19_wire_logic_cluster/lc_7/out
T_7_18_sp4_v_t_46
T_7_22_lc_trk_g0_3
T_7_22_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_12_THRU_CO
T_9_19_wire_logic_cluster/lc_7/out
T_9_18_sp4_v_t_46
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.state_1_ns_0_a4_0_2_1
T_8_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_7/in_1

End 

Net : frame_decoder_OFF3data_3
T_13_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g3_2
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_0Z0Z_11
T_4_25_wire_logic_cluster/lc_6/out
T_4_24_sp4_v_t_44
T_4_28_lc_trk_g1_1
T_4_28_wire_logic_cluster/lc_5/in_3

End 

Net : frame_decoder_OFF2data_3
T_8_12_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g1_2
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder_1.N_318
T_4_24_wire_logic_cluster/lc_7/out
T_4_25_lc_trk_g0_7
T_4_25_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_6
T_1_21_wire_logic_cluster/lc_7/out
T_1_21_sp4_h_l_3
T_4_21_sp4_v_t_45
T_5_25_sp4_h_l_2
T_8_25_sp4_v_t_39
T_8_29_lc_trk_g1_2
T_8_29_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.N_297_cascade_
T_1_21_wire_logic_cluster/lc_6/ltout
T_1_21_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.N_304_cascade_
T_7_24_wire_logic_cluster/lc_0/ltout
T_7_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_13
T_7_24_wire_logic_cluster/lc_1/out
T_8_20_sp4_v_t_38
T_8_24_sp4_v_t_43
T_8_28_sp4_v_t_44
T_8_29_lc_trk_g3_4
T_8_29_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_10
T_9_19_wire_logic_cluster/lc_4/cout
T_9_19_wire_logic_cluster/lc_5/in_3

Net : reset_module_System.countZ0Z_0
T_4_11_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g1_7
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_6/in_1

T_4_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g0_7
T_4_10_wire_logic_cluster/lc_4/in_1

T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_7/in_0

End 

Net : ppm_encoder_1.un1_aileron_cry_6
T_8_19_wire_logic_cluster/lc_0/cout
T_8_19_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder_1.un1_aileron_cry_6_THRU_CO
T_8_19_wire_logic_cluster/lc_1/out
T_7_19_sp4_h_l_10
T_6_19_sp4_v_t_47
T_3_23_sp4_h_l_10
T_2_23_lc_trk_g0_2
T_2_23_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_10_THRU_CO
T_9_19_wire_logic_cluster/lc_5/out
T_9_12_sp12_v_t_22
T_9_24_lc_trk_g2_1
T_9_24_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.un1_state_7_0
T_3_19_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g0_6
T_3_20_wire_logic_cluster/lc_2/in_0

T_3_19_wire_logic_cluster/lc_6/out
T_3_20_lc_trk_g0_6
T_3_20_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_throttle_cry_5_THRU_CO
T_2_19_wire_logic_cluster/lc_6/out
T_1_19_lc_trk_g2_6
T_1_19_wire_logic_cluster/lc_2/in_0

End 

Net : uart_pc.un1_state_4_0
T_7_18_wire_logic_cluster/lc_4/out
T_5_18_sp4_h_l_5
T_4_18_sp4_v_t_46
T_3_19_lc_trk_g3_6
T_3_19_wire_logic_cluster/lc_6/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_5_18_sp4_h_l_5
T_4_18_sp4_v_t_46
T_3_20_lc_trk_g0_0
T_3_20_wire_logic_cluster/lc_1/in_1

T_7_18_wire_logic_cluster/lc_4/out
T_5_18_sp4_h_l_5
T_4_18_sp4_v_t_46
T_3_20_lc_trk_g0_0
T_3_20_wire_logic_cluster/lc_3/in_1

T_7_18_wire_logic_cluster/lc_4/out
T_5_18_sp4_h_l_5
T_1_18_sp4_h_l_5
T_3_18_lc_trk_g2_0
T_3_18_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder_1.un1_elevator_cry_11_THRU_CO
T_9_19_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_44
T_8_22_lc_trk_g2_1
T_8_22_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_11
T_9_19_wire_logic_cluster/lc_5/cout
T_9_19_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_throttle_cry_5
T_2_19_wire_logic_cluster/lc_5/cout
T_2_19_wire_logic_cluster/lc_6/in_3

Net : uart_drone.N_126_li
T_5_18_wire_logic_cluster/lc_4/out
T_5_17_lc_trk_g1_4
T_5_17_wire_logic_cluster/lc_5/in_0

T_5_18_wire_logic_cluster/lc_4/out
T_6_16_sp4_v_t_36
T_7_16_sp4_h_l_1
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_3/in_0

End 

Net : uart_drone.timer_CountZ1Z_2
T_5_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g1_0
T_5_18_wire_logic_cluster/lc_4/in_3

T_5_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g1_0
T_5_18_wire_logic_cluster/lc_2/in_1

T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g0_0
T_5_19_wire_logic_cluster/lc_1/in_1

End 

Net : scaler_4.un2_source_data_0_cry_5
T_10_15_wire_logic_cluster/lc_4/cout
T_10_15_wire_logic_cluster/lc_5/in_3

Net : scaler_2_data_8
T_9_13_wire_logic_cluster/lc_3/out
T_9_12_sp4_v_t_38
T_9_16_sp4_v_t_46
T_8_19_lc_trk_g3_6
T_8_19_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_9_12_sp4_v_t_38
T_9_16_sp4_v_t_46
T_6_20_sp4_h_l_4
T_5_20_sp4_v_t_41
T_4_21_lc_trk_g3_1
T_4_21_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_1_THRU_CO
T_2_19_wire_logic_cluster/lc_2/out
T_2_17_sp12_v_t_23
T_2_26_lc_trk_g2_7
T_2_26_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_throttle_cry_1
T_2_19_wire_logic_cluster/lc_1/cout
T_2_19_wire_logic_cluster/lc_2/in_3

Net : scaler_3.un2_source_data_0_cry_5
T_11_16_wire_logic_cluster/lc_4/cout
T_11_16_wire_logic_cluster/lc_5/in_3

Net : uart_pc.stateZ0Z_3
T_7_17_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g1_0
T_7_18_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_0/out
T_7_15_sp4_v_t_45
T_4_19_sp4_h_l_1
T_3_19_lc_trk_g0_1
T_3_19_wire_logic_cluster/lc_6/in_1

T_7_17_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g0_0
T_7_18_wire_logic_cluster/lc_7/in_1

T_7_17_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g0_0
T_7_18_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_6/in_3

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_4/in_3

T_7_17_wire_logic_cluster/lc_0/out
T_7_15_sp4_v_t_45
T_4_19_sp4_h_l_1
T_3_15_sp4_v_t_43
T_3_18_lc_trk_g1_3
T_3_18_wire_logic_cluster/lc_3/in_1

T_7_17_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_2/in_1

End 

Net : frame_decoder_CH4data_6
T_11_13_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_44
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_6/in_1

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa
T_5_15_wire_logic_cluster/lc_6/out
T_6_14_sp4_v_t_45
T_7_14_sp4_h_l_8
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.state_1Z0Z_3
T_5_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_6/in_3

T_5_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g1_4
T_5_15_wire_logic_cluster/lc_4/in_3

End 

Net : scaler_3_data_7
T_11_16_wire_logic_cluster/lc_2/out
T_11_15_sp4_v_t_36
T_8_19_sp4_h_l_1
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_2/out
T_11_15_sp4_v_t_36
T_8_19_sp4_h_l_1
T_4_19_sp4_h_l_9
T_3_19_sp4_v_t_44
T_2_22_lc_trk_g3_4
T_2_22_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.source_CH1data8
T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_2/in_0

T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_6/in_0

T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.source_CH1data8lt7_0
T_2_17_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g0_0
T_2_16_wire_logic_cluster/lc_4/in_0

End 

Net : frame_decoder_CH4data_4
T_11_13_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g1_4
T_11_14_wire_logic_cluster/lc_4/in_1

End 

Net : uart_pc_data_2
T_5_17_wire_logic_cluster/lc_0/out
T_2_17_sp12_h_l_0
T_2_17_lc_trk_g0_3
T_2_17_wire_logic_cluster/lc_0/in_1

T_5_17_wire_logic_cluster/lc_0/out
T_2_17_sp12_h_l_0
T_9_17_lc_trk_g1_0
T_9_17_wire_logic_cluster/lc_1/in_0

T_5_17_wire_logic_cluster/lc_0/out
T_2_17_sp12_h_l_0
T_8_17_lc_trk_g1_7
T_8_17_wire_logic_cluster/lc_2/in_0

T_5_17_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_40
T_4_15_lc_trk_g3_0
T_4_15_wire_logic_cluster/lc_7/in_0

T_5_17_wire_logic_cluster/lc_0/out
T_2_17_sp12_h_l_0
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_3/in_1

T_5_17_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_40
T_6_14_sp4_h_l_10
T_10_14_sp4_h_l_10
T_13_14_sp4_v_t_47
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_0/in_3

T_5_17_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_40
T_5_10_sp4_v_t_36
T_2_10_sp4_h_l_1
T_2_10_lc_trk_g0_4
T_2_10_wire_logic_cluster/lc_2/in_0

T_5_17_wire_logic_cluster/lc_0/out
T_5_13_sp12_v_t_23
T_6_13_sp12_h_l_0
T_11_13_lc_trk_g1_4
T_11_13_wire_logic_cluster/lc_2/in_3

T_5_17_wire_logic_cluster/lc_0/out
T_5_13_sp12_v_t_23
T_6_13_sp12_h_l_0
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_7/in_3

T_5_17_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_40
T_6_14_sp4_h_l_10
T_9_10_sp4_v_t_41
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_7/in_3

T_5_17_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_40
T_6_14_sp4_h_l_10
T_10_14_sp4_h_l_10
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_2/in_3

T_5_17_wire_logic_cluster/lc_0/out
T_5_14_sp4_v_t_40
T_6_14_sp4_h_l_10
T_10_14_sp4_h_l_10
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_2/in_3

T_5_17_wire_logic_cluster/lc_0/out
T_4_17_sp4_h_l_8
T_3_13_sp4_v_t_45
T_2_16_lc_trk_g3_5
T_2_16_input_2_6
T_2_16_wire_logic_cluster/lc_6/in_2

T_5_17_wire_logic_cluster/lc_0/out
T_5_17_lc_trk_g1_0
T_5_17_wire_logic_cluster/lc_0/in_3

End 

Net : frame_decoder_CH3data_4
T_12_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : scaler_2_data_11
T_9_13_wire_logic_cluster/lc_6/out
T_9_7_sp12_v_t_23
T_0_19_sp12_h_l_4
T_8_19_lc_trk_g1_7
T_8_19_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_9_7_sp12_v_t_23
T_0_19_sp12_h_l_4
T_7_19_sp4_h_l_11
T_6_19_sp4_v_t_46
T_5_23_lc_trk_g2_3
T_5_23_wire_logic_cluster/lc_3/in_0

End 

Net : frame_decoder_OFF2data_6
T_8_12_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_45
T_8_13_lc_trk_g1_5
T_8_13_input_2_6
T_8_13_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.state_1Z0Z_5
T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_0/in_1

T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_3/in_0

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa
T_5_14_wire_logic_cluster/lc_0/out
T_5_14_sp4_h_l_5
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_3/in_0

End 

Net : frame_decoder_OFF4data_6
T_13_14_wire_logic_cluster/lc_4/out
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g0_0
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.count_1_cry_17
T_4_14_wire_logic_cluster/lc_0/cout
T_4_14_wire_logic_cluster/lc_1/in_3

Net : Commands_frame_decoder.state_1_ns_0_a4_0_3_2
T_4_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g1_7
T_5_15_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_11
T_7_19_wire_logic_cluster/lc_5/cout
T_7_19_wire_logic_cluster/lc_6/in_3

Net : uart_drone.timer_Count_RNIES9Q1Z0Z_2_cascade_
T_4_15_wire_logic_cluster/lc_1/ltout
T_4_15_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone.state_1_sqmuxa_0
T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_4/cen

T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_4/cen

T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_4/cen

T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_4/cen

T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_4/cen

T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_4/cen

T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_4/cen

T_4_15_wire_logic_cluster/lc_2/out
T_4_16_lc_trk_g0_2
T_4_16_wire_logic_cluster/lc_4/cen

End 

Net : Commands_frame_decoder.state_1_ns_0_a4_0_0_2
T_3_15_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g1_2
T_4_15_input_2_7
T_4_15_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_4_data_7
T_10_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_1
T_7_15_sp4_v_t_42
T_7_19_lc_trk_g1_7
T_7_19_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_1
T_7_15_sp4_v_t_42
T_7_19_sp4_v_t_47
T_4_23_sp4_h_l_10
T_5_23_lc_trk_g2_2
T_5_23_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.un1_rudder_cry_11_THRU_CO
T_7_19_wire_logic_cluster/lc_6/out
T_7_18_sp4_v_t_44
T_7_22_lc_trk_g1_1
T_7_22_wire_logic_cluster/lc_3/in_1

End 

Net : uart_pc.bit_CountZ0Z_1
T_3_20_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g0_3
T_3_19_wire_logic_cluster/lc_5/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_sp4_h_l_11
T_6_16_sp4_v_t_40
T_5_18_lc_trk_g1_5
T_5_18_wire_logic_cluster/lc_1/in_3

T_3_20_wire_logic_cluster/lc_3/out
T_3_19_sp4_v_t_38
T_4_19_sp4_h_l_8
T_5_19_lc_trk_g3_0
T_5_19_wire_logic_cluster/lc_6/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g0_3
T_3_19_wire_logic_cluster/lc_7/in_0

T_3_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_5/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g1_3
T_4_20_wire_logic_cluster/lc_1/in_1

T_3_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g1_3
T_4_20_input_2_2
T_4_20_wire_logic_cluster/lc_2/in_2

T_3_20_wire_logic_cluster/lc_3/out
T_4_20_lc_trk_g1_3
T_4_20_input_2_6
T_4_20_wire_logic_cluster/lc_6/in_2

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g0_3
T_3_20_input_2_3
T_3_20_wire_logic_cluster/lc_3/in_2

T_3_20_wire_logic_cluster/lc_3/out
T_3_20_lc_trk_g0_3
T_3_20_wire_logic_cluster/lc_2/in_3

End 

Net : reset_module_System.countZ0Z_2
T_4_11_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_1/in_1

T_4_11_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_3/in_3

End 

Net : frame_decoder_OFF3data_4
T_13_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g3_3
T_12_15_input_2_4
T_12_15_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.CHOOSE_CHANNELZ0Z_0
T_3_27_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_38
T_4_21_sp4_v_t_46
T_1_21_sp4_h_l_5
T_1_21_lc_trk_g0_0
T_1_21_wire_logic_cluster/lc_7/in_1

T_3_27_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_38
T_5_25_sp4_h_l_3
T_8_21_sp4_v_t_44
T_7_24_lc_trk_g3_4
T_7_24_wire_logic_cluster/lc_1/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_38
T_5_25_sp4_h_l_3
T_8_21_sp4_v_t_44
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_4/in_1

T_3_27_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_38
T_5_25_sp4_h_l_3
T_8_21_sp4_v_t_44
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_5/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_38
T_5_25_sp4_h_l_3
T_7_25_lc_trk_g3_6
T_7_25_wire_logic_cluster/lc_1/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_2_27_sp4_h_l_2
T_5_23_sp4_v_t_39
T_2_23_sp4_h_l_2
T_1_23_lc_trk_g1_2
T_1_23_input_2_5
T_1_23_wire_logic_cluster/lc_5/in_2

T_3_27_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_38
T_4_21_sp4_v_t_46
T_3_22_lc_trk_g3_6
T_3_22_wire_logic_cluster/lc_5/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_sp12_h_l_1
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_5/in_1

T_3_27_wire_logic_cluster/lc_5/out
T_2_27_sp4_h_l_2
T_5_23_sp4_v_t_39
T_5_24_lc_trk_g3_7
T_5_24_wire_logic_cluster/lc_3/in_3

T_3_27_wire_logic_cluster/lc_5/out
T_4_25_sp4_v_t_38
T_4_21_sp4_v_t_46
T_4_22_lc_trk_g3_6
T_4_22_wire_logic_cluster/lc_2/in_1

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_sp12_h_l_1
T_3_27_lc_trk_g0_2
T_3_27_wire_logic_cluster/lc_6/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_3_26_sp4_v_t_42
T_3_30_lc_trk_g1_7
T_3_30_wire_logic_cluster/lc_4/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_sp12_h_l_1
T_5_27_lc_trk_g1_6
T_5_27_wire_logic_cluster/lc_0/in_1

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_lc_trk_g0_5
T_3_27_wire_logic_cluster/lc_4/in_3

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_sp12_h_l_1
T_2_27_sp12_v_t_22
T_2_30_lc_trk_g3_2
T_2_30_wire_logic_cluster/lc_1/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_3_26_sp4_v_t_42
T_3_30_lc_trk_g0_7
T_3_30_wire_logic_cluster/lc_5/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_sp12_h_l_1
T_5_27_lc_trk_g1_6
T_5_27_wire_logic_cluster/lc_3/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_sp12_h_l_1
T_5_27_lc_trk_g1_6
T_5_27_wire_logic_cluster/lc_5/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_2_27_sp4_h_l_2
T_5_23_sp4_v_t_39
T_2_23_sp4_h_l_2
T_1_19_sp4_v_t_42
T_1_23_lc_trk_g1_7
T_1_23_input_2_0
T_1_23_wire_logic_cluster/lc_0/in_2

T_3_27_wire_logic_cluster/lc_5/out
T_2_27_sp4_h_l_2
T_5_23_sp4_v_t_39
T_2_23_sp4_h_l_2
T_1_19_sp4_v_t_42
T_1_22_lc_trk_g0_2
T_1_22_input_2_6
T_1_22_wire_logic_cluster/lc_6/in_2

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_sp12_h_l_1
T_2_15_sp12_v_t_22
T_2_25_lc_trk_g3_5
T_2_25_wire_logic_cluster/lc_3/in_1

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_lc_trk_g0_5
T_3_27_input_2_5
T_3_27_wire_logic_cluster/lc_5/in_2

End 

Net : frame_decoder_OFF2data_4
T_9_12_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g0_6
T_8_13_input_2_4
T_8_13_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc.N_152
T_3_19_wire_logic_cluster/lc_5/out
T_4_17_sp4_v_t_38
T_5_17_sp4_h_l_8
T_7_17_lc_trk_g3_5
T_7_17_wire_logic_cluster/lc_1/in_3

T_3_19_wire_logic_cluster/lc_5/out
T_2_19_sp4_h_l_2
T_5_19_sp4_v_t_39
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_7/in_3

T_3_19_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g0_5
T_3_18_wire_logic_cluster/lc_3/in_0

End 

Net : uart_pc.bit_CountZ0Z_0
T_3_18_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_sp4_h_l_11
T_6_18_sp4_v_t_46
T_5_19_lc_trk_g3_6
T_5_19_wire_logic_cluster/lc_6/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_sp4_h_l_11
T_5_18_lc_trk_g3_6
T_5_18_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_7/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_39
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_5/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_39
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_39
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_39
T_4_20_lc_trk_g1_7
T_4_20_wire_logic_cluster/lc_6/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_39
T_3_20_lc_trk_g2_7
T_3_20_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_4_17_sp4_v_t_39
T_3_20_lc_trk_g2_7
T_3_20_wire_logic_cluster/lc_3/in_0

T_3_18_wire_logic_cluster/lc_3/out
T_3_18_lc_trk_g0_3
T_3_18_input_2_3
T_3_18_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.N_144_1
T_7_17_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g2_1
T_7_17_wire_logic_cluster/lc_0/in_1

End 

Net : pc_frame_decoder_dv
T_12_18_wire_logic_cluster/lc_7/out
T_12_13_sp12_v_t_22
T_12_1_sp12_v_t_22
T_12_3_lc_trk_g3_5
T_12_3_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_43
T_9_16_sp4_h_l_6
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_43
T_9_16_sp4_h_l_6
T_9_16_lc_trk_g0_3
T_9_16_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_43
T_9_16_sp4_h_l_6
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g2_7
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

End 

Net : uart_pc.bit_CountZ0Z_2
T_3_20_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g0_2
T_3_19_wire_logic_cluster/lc_5/in_1

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_sp4_h_l_9
T_6_16_sp4_v_t_38
T_5_18_lc_trk_g1_3
T_5_18_wire_logic_cluster/lc_1/in_1

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_sp4_h_l_9
T_6_16_sp4_v_t_38
T_5_19_lc_trk_g2_6
T_5_19_wire_logic_cluster/lc_6/in_0

T_3_20_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g0_2
T_3_19_wire_logic_cluster/lc_7/in_1

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_sp4_h_l_9
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_5/in_0

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_sp4_h_l_9
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_1/in_0

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_sp4_h_l_9
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_2/in_3

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_sp4_h_l_9
T_4_20_lc_trk_g2_1
T_4_20_wire_logic_cluster/lc_6/in_3

T_3_20_wire_logic_cluster/lc_2/out
T_3_20_lc_trk_g3_2
T_3_20_wire_logic_cluster/lc_2/in_1

End 

Net : Commands_frame_decoder.state_1Z0Z_10
T_9_17_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_36
T_10_18_sp4_h_l_7
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_36
T_10_18_sp4_h_l_7
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_2/in_0

T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_init_pulses_11_0_cascade_
T_2_27_wire_logic_cluster/lc_0/ltout
T_2_27_wire_logic_cluster/lc_1/in_2

End 

Net : scaler_4.un2_source_data_0_cry_4
T_10_15_wire_logic_cluster/lc_3/cout
T_10_15_wire_logic_cluster/lc_4/in_3

Net : scaler_2_data_9
T_9_13_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_40
T_9_16_sp4_v_t_45
T_8_19_lc_trk_g3_5
T_8_19_wire_logic_cluster/lc_3/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_37
T_7_17_sp4_v_t_38
T_7_21_lc_trk_g0_3
T_7_21_wire_logic_cluster/lc_4/in_1

End 

Net : uart_drone_data_rdy_debug_c
T_3_18_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_2/in_3

T_3_18_wire_logic_cluster/lc_4/out
T_3_10_sp12_v_t_23
T_3_15_lc_trk_g2_7
T_3_15_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_45
T_3_10_sp4_v_t_45
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_45
T_3_10_sp4_v_t_46
T_2_13_lc_trk_g3_6
T_2_13_wire_logic_cluster/lc_0/in_3

T_3_18_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_45
T_3_10_sp4_v_t_45
T_3_14_lc_trk_g0_0
T_3_14_input_2_6
T_3_14_wire_logic_cluster/lc_6/in_2

T_3_18_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_13_lc_trk_g0_6
T_3_13_input_2_0
T_3_13_wire_logic_cluster/lc_0/in_2

T_3_18_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_13_lc_trk_g0_6
T_3_13_input_2_2
T_3_13_wire_logic_cluster/lc_2/in_2

T_3_18_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_13_lc_trk_g0_6
T_3_13_input_2_6
T_3_13_wire_logic_cluster/lc_6/in_2

T_3_18_wire_logic_cluster/lc_4/out
T_3_14_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_13_lc_trk_g0_6
T_3_13_wire_logic_cluster/lc_7/in_3

T_3_18_wire_logic_cluster/lc_4/out
T_3_17_lc_trk_g1_4
T_3_17_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_4/out
T_3_18_lc_trk_g1_4
T_3_18_wire_logic_cluster/lc_0/in_3

T_3_18_wire_logic_cluster/lc_4/out
T_3_10_sp12_v_t_23
T_4_10_sp12_h_l_0
T_15_0_span12_vert_19
T_15_0_span4_vert_43
T_15_0_span4_horz_r_3
T_16_0_lc_trk_g1_7
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : dron_frame_decoder_1.un1_sink_data_valid_5_0_0
T_3_17_wire_logic_cluster/lc_2/out
T_3_17_lc_trk_g3_2
T_3_17_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.stateZ0Z_4
T_3_17_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g2_1
T_3_17_wire_logic_cluster/lc_2/in_1

T_3_17_wire_logic_cluster/lc_1/out
T_3_6_sp12_v_t_22
T_3_13_lc_trk_g3_2
T_3_13_wire_logic_cluster/lc_6/in_3

T_3_17_wire_logic_cluster/lc_1/out
T_3_17_lc_trk_g2_1
T_3_17_input_2_1
T_3_17_wire_logic_cluster/lc_1/in_2

End 

Net : scaler_3.un2_source_data_0_cry_4
T_11_16_wire_logic_cluster/lc_3/cout
T_11_16_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_throttle_cry_13
T_2_20_wire_logic_cluster/lc_5/cout
T_2_20_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder_1.un1_aileron_cry_8_THRU_CO
T_8_19_wire_logic_cluster/lc_3/out
T_8_18_sp4_v_t_38
T_7_21_lc_trk_g2_6
T_7_21_wire_logic_cluster/lc_4/in_0

End 

Net : scaler_3_data_8
T_11_16_wire_logic_cluster/lc_3/out
T_11_15_sp4_v_t_38
T_8_19_sp4_h_l_8
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_2/in_1

T_11_16_wire_logic_cluster/lc_3/out
T_11_15_sp4_v_t_38
T_8_19_sp4_h_l_8
T_7_19_sp4_v_t_45
T_7_21_lc_trk_g3_0
T_7_21_wire_logic_cluster/lc_6/in_1

End 

Net : scaler_2.un2_source_data_0_cry_6
T_9_13_wire_logic_cluster/lc_5/cout
T_9_13_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder_1.un1_rudder_cry_8_THRU_CO
T_7_19_wire_logic_cluster/lc_3/out
T_7_18_sp12_v_t_22
T_7_22_lc_trk_g3_1
T_7_22_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_8
T_7_19_wire_logic_cluster/lc_2/cout
T_7_19_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.un1_aileron_cry_8
T_8_19_wire_logic_cluster/lc_2/cout
T_8_19_wire_logic_cluster/lc_3/in_3

Net : frame_decoder_CH2data_5
T_7_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g0_0
T_8_13_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_OFF3data_5
T_13_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/in_1

End 

Net : frame_decoder_CH4data_5
T_11_13_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/in_1

End 

Net : Commands_frame_decoder.source_CH1data8lto7Z0Z_1
T_2_16_wire_logic_cluster/lc_3/out
T_2_13_sp4_v_t_46
T_3_17_sp4_h_l_11
T_7_17_sp4_h_l_11
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_3/in_3

End 

Net : Commands_frame_decoder.N_319_cascade_
T_9_17_wire_logic_cluster/lc_3/ltout
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_14
T_7_23_wire_logic_cluster/lc_4/out
T_8_21_sp4_v_t_36
T_8_25_sp4_v_t_41
T_8_29_lc_trk_g1_4
T_8_29_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.N_305_cascade_
T_7_23_wire_logic_cluster/lc_3/ltout
T_7_23_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_4_14_0_
T_4_14_wire_logic_cluster/carry_in_mux/cout
T_4_14_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder_1.un1_rudder_cry_10_THRU_CO
T_7_19_wire_logic_cluster/lc_5/out
T_7_18_sp4_v_t_42
T_7_22_lc_trk_g0_7
T_7_22_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_10
T_7_19_wire_logic_cluster/lc_4/cout
T_7_19_wire_logic_cluster/lc_5/in_3

Net : scaler_4_data_8
T_10_15_wire_logic_cluster/lc_3/out
T_8_15_sp4_h_l_3
T_7_15_sp4_v_t_44
T_7_19_lc_trk_g0_1
T_7_19_wire_logic_cluster/lc_2/in_1

T_10_15_wire_logic_cluster/lc_3/out
T_8_15_sp4_h_l_3
T_7_15_sp4_v_t_44
T_7_19_sp4_v_t_44
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_3
T_2_19_wire_logic_cluster/lc_3/cout
T_2_19_wire_logic_cluster/lc_4/in_3

Net : reset_module_System.countZ0Z_3
T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_2/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_3_THRU_CO
T_2_19_wire_logic_cluster/lc_4/out
T_3_18_sp4_v_t_41
T_2_21_lc_trk_g3_1
T_2_21_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone_input_debug_c
T_8_2_wire_logic_cluster/lc_7/out
T_6_2_sp12_h_l_1
T_5_2_sp12_v_t_22
T_5_11_sp4_v_t_36
T_2_15_sp4_h_l_6
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_1/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_12_sp4_v_t_42
T_7_16_lc_trk_g1_7
T_7_16_wire_logic_cluster/lc_2/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_12_sp4_v_t_42
T_5_16_sp4_h_l_0
T_4_16_sp4_v_t_37
T_3_18_lc_trk_g1_0
T_3_18_wire_logic_cluster/lc_4/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_12_sp4_v_t_42
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_0/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_6_2_sp12_h_l_1
T_5_2_sp12_v_t_22
T_5_14_sp12_v_t_22
T_5_16_lc_trk_g3_5
T_5_16_wire_logic_cluster/lc_1/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_6_2_sp12_h_l_1
T_5_2_sp12_v_t_22
T_5_14_sp12_v_t_22
T_5_16_lc_trk_g3_5
T_5_16_wire_logic_cluster/lc_3/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_6_2_sp12_h_l_1
T_5_2_sp12_v_t_22
T_5_14_sp12_v_t_22
T_5_16_lc_trk_g2_5
T_5_16_wire_logic_cluster/lc_4/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_12_sp4_v_t_42
T_7_15_lc_trk_g3_2
T_7_15_wire_logic_cluster/lc_2/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_0/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_2/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_1/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_5/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_7/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_6_2_sp12_h_l_1
T_10_2_sp4_h_l_4
T_13_0_span4_vert_23
T_13_0_lc_trk_g0_7
T_13_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : frame_decoder_CH3data_5
T_12_14_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g0_5
T_12_15_input_2_5
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : frame_decoder_OFF2data_5
T_8_12_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g1_4
T_8_13_input_2_5
T_8_13_wire_logic_cluster/lc_5/in_2

End 

Net : frame_decoder_OFF4data_5
T_10_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.un1_elevator_cry_7_THRU_CO
T_9_19_wire_logic_cluster/lc_2/out
T_9_19_sp4_h_l_9
T_8_19_sp4_v_t_44
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_7
T_9_19_wire_logic_cluster/lc_1/cout
T_9_19_wire_logic_cluster/lc_2/in_3

Net : uart_pc_data_3
T_4_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_8
T_2_17_lc_trk_g0_0
T_2_17_wire_logic_cluster/lc_0/in_0

T_4_17_wire_logic_cluster/lc_0/out
T_5_13_sp4_v_t_36
T_5_15_lc_trk_g2_1
T_5_15_wire_logic_cluster/lc_0/in_1

T_4_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_8
T_7_17_sp4_h_l_4
T_11_17_sp4_h_l_0
T_14_13_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_1/in_0

T_4_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_8
T_7_17_sp4_h_l_4
T_11_17_sp4_h_l_0
T_14_13_sp4_v_t_43
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_1_17_sp12_h_l_0
T_12_5_sp12_v_t_23
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_3/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_8
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_7/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_5_13_sp4_v_t_36
T_6_13_sp4_h_l_6
T_9_9_sp4_v_t_37
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_2/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_5_13_sp4_v_t_36
T_6_13_sp4_h_l_6
T_10_13_sp4_h_l_6
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_3/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_3_17_sp4_h_l_8
T_2_13_sp4_v_t_45
T_2_16_lc_trk_g0_5
T_2_16_wire_logic_cluster/lc_0/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_5_13_sp4_v_t_36
T_6_13_sp4_h_l_6
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_4/in_3

T_4_17_wire_logic_cluster/lc_0/out
T_4_17_lc_trk_g1_0
T_4_17_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_9
T_7_19_wire_logic_cluster/lc_3/cout
T_7_19_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder_1.un1_rudder_cry_9_THRU_CO
T_7_19_wire_logic_cluster/lc_4/out
T_7_18_sp4_v_t_40
T_7_21_lc_trk_g0_0
T_7_21_wire_logic_cluster/lc_0/in_0

End 

Net : scaler_4.un2_source_data_0_cry_3
T_10_15_wire_logic_cluster/lc_2/cout
T_10_15_wire_logic_cluster/lc_3/in_3

Net : scaler_2_data_10
T_9_13_wire_logic_cluster/lc_5/out
T_9_12_sp4_v_t_42
T_9_16_sp4_v_t_42
T_8_19_lc_trk_g3_2
T_8_19_wire_logic_cluster/lc_4/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_10_13_sp4_h_l_10
T_9_13_sp4_v_t_41
T_9_17_sp4_v_t_41
T_6_21_sp4_h_l_9
T_7_21_lc_trk_g2_1
T_7_21_wire_logic_cluster/lc_3/in_0

End 

Net : scaler_3.un2_source_data_0_cry_3
T_11_16_wire_logic_cluster/lc_2/cout
T_11_16_wire_logic_cluster/lc_3/in_3

Net : scaler_2.un2_source_data_0_cry_5
T_9_13_wire_logic_cluster/lc_4/cout
T_9_13_wire_logic_cluster/lc_5/in_3

Net : frame_decoder_CH2data_6
T_7_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g0_1
T_8_13_wire_logic_cluster/lc_6/in_1

End 

Net : frame_decoder_CH3data_6
T_12_14_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_6/in_1

End 

Net : uart_drone.data_Auxce_0_6
T_7_15_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_38
T_4_16_sp4_h_l_3
T_5_16_lc_trk_g2_3
T_5_16_wire_logic_cluster/lc_3/in_0

End 

Net : throttle_command_8
T_1_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_46
T_2_12_sp4_v_t_42
T_2_16_sp4_v_t_42
T_2_20_lc_trk_g0_7
T_2_20_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_46
T_2_12_sp4_v_t_42
T_2_16_sp4_v_t_38
T_2_20_sp4_v_t_46
T_2_22_lc_trk_g2_3
T_2_22_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_elevator_cry_9
T_9_19_wire_logic_cluster/lc_3/cout
T_9_19_wire_logic_cluster/lc_4/in_3

Net : scaler_4_data_9
T_10_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_5
T_7_15_sp4_v_t_46
T_7_19_lc_trk_g1_3
T_7_19_wire_logic_cluster/lc_3/in_1

T_10_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_5
T_7_15_sp4_v_t_46
T_7_19_sp4_v_t_42
T_7_22_lc_trk_g1_2
T_7_22_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder_1.un1_elevator_cry_9_THRU_CO
T_9_19_wire_logic_cluster/lc_4/out
T_9_18_sp4_v_t_40
T_8_21_lc_trk_g3_0
T_8_21_wire_logic_cluster/lc_6/in_1

End 

Net : frame_decoder_OFF3data_6
T_13_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.countZ0Z_4
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_3/in_1

T_4_12_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g0_3
T_4_11_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_6_THRU_CO
T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_5_19_sp4_v_t_47
T_5_23_lc_trk_g1_2
T_5_23_wire_logic_cluster/lc_1/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_6
T_7_19_wire_logic_cluster/lc_0/cout
T_7_19_wire_logic_cluster/lc_1/in_3

Net : scaler_3_data_9
T_11_16_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_40
T_8_19_sp4_h_l_10
T_9_19_lc_trk_g2_2
T_9_19_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_40
T_8_19_sp4_h_l_5
T_7_19_sp4_v_t_46
T_7_21_lc_trk_g2_3
T_7_21_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.un1_throttle_cry_0_THRU_CO
T_2_19_wire_logic_cluster/lc_1/out
T_2_16_sp12_v_t_22
T_2_21_lc_trk_g2_6
T_2_21_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone.state_srsts_0_0_0_cascade_
T_7_16_wire_logic_cluster/lc_2/ltout
T_7_16_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.state_srsts_0_0_0_cascade_
T_7_16_wire_logic_cluster/lc_0/ltout
T_7_16_wire_logic_cluster/lc_1/in_2

End 

Net : uart_drone.timer_Count_0_sqmuxa
T_7_17_wire_logic_cluster/lc_5/out
T_0_17_sp12_h_l_2
T_7_17_sp4_h_l_8
T_6_17_sp4_v_t_45
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_5/out
T_0_17_sp12_h_l_2
T_7_17_sp4_h_l_8
T_6_17_sp4_v_t_45
T_5_18_lc_trk_g3_5
T_5_18_wire_logic_cluster/lc_7/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_0_17_sp12_h_l_2
T_7_17_sp4_h_l_8
T_6_17_sp4_v_t_45
T_5_18_lc_trk_g3_5
T_5_18_input_2_0
T_5_18_wire_logic_cluster/lc_0/in_2

T_7_17_wire_logic_cluster/lc_5/out
T_5_17_sp4_h_l_7
T_5_17_lc_trk_g1_2
T_5_17_wire_logic_cluster/lc_4/in_1

T_7_17_wire_logic_cluster/lc_5/out
T_5_17_sp4_h_l_7
T_5_17_lc_trk_g1_2
T_5_17_input_2_1
T_5_17_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder_1.un1_throttle_cry_0
T_2_19_wire_logic_cluster/lc_0/cout
T_2_19_wire_logic_cluster/lc_1/in_3

Net : scaler_4.un2_source_data_0_cry_2
T_10_15_wire_logic_cluster/lc_1/cout
T_10_15_wire_logic_cluster/lc_2/in_3

Net : scaler_3.un2_source_data_0_cry_2
T_11_16_wire_logic_cluster/lc_1/cout
T_11_16_wire_logic_cluster/lc_2/in_3

Net : uart_commands_input_debug_c
T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_0_12_sp12_h_l_8
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_8_24_sp12_h_l_0
T_7_24_sp4_h_l_1
T_6_20_sp4_v_t_43
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_10_sp4_v_t_47
T_4_14_sp4_h_l_3
T_5_14_lc_trk_g2_3
T_5_14_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_sp4_v_t_41
T_4_20_sp4_h_l_9
T_5_20_lc_trk_g2_1
T_5_20_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_sp4_v_t_41
T_4_20_sp4_h_l_9
T_5_20_lc_trk_g2_1
T_5_20_wire_logic_cluster/lc_2/in_1

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_sp4_v_t_41
T_4_20_sp4_h_l_9
T_5_20_lc_trk_g2_1
T_5_20_wire_logic_cluster/lc_4/in_1

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_sp4_v_t_41
T_4_20_sp4_h_l_9
T_5_20_lc_trk_g2_1
T_5_20_input_2_1
T_5_20_wire_logic_cluster/lc_1/in_2

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_sp4_v_t_41
T_4_20_sp4_h_l_9
T_5_20_lc_trk_g2_1
T_5_20_input_2_3
T_5_20_wire_logic_cluster/lc_3/in_2

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_sp4_v_t_41
T_4_20_sp4_h_l_9
T_5_20_lc_trk_g2_1
T_5_20_input_2_5
T_5_20_wire_logic_cluster/lc_5/in_2

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_sp4_v_t_41
T_4_20_sp4_h_l_9
T_5_20_lc_trk_g2_1
T_5_20_input_2_7
T_5_20_wire_logic_cluster/lc_7/in_2

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_6/in_1

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_3/in_3

T_7_2_wire_logic_cluster/lc_2/out
T_7_2_sp4_h_l_9
T_11_2_sp4_h_l_0
T_14_0_span4_vert_13
T_14_0_span4_horz_r_2
T_17_0_lc_trk_g0_6
T_17_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : scaler_2.un2_source_data_0_cry_4
T_9_13_wire_logic_cluster/lc_3/cout
T_9_13_wire_logic_cluster/lc_4/in_3

Net : throttle_command_10
T_1_11_wire_logic_cluster/lc_1/out
T_1_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_2_20_lc_trk_g1_2
T_2_20_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_1/out
T_1_8_sp12_v_t_22
T_1_17_sp4_v_t_36
T_2_21_sp4_h_l_7
T_2_21_lc_trk_g0_2
T_2_21_wire_logic_cluster/lc_4/in_0

End 

Net : reset_module_System.reset6_11
T_4_14_wire_logic_cluster/lc_7/out
T_4_9_sp12_v_t_22
T_4_11_lc_trk_g2_5
T_4_11_wire_logic_cluster/lc_6/in_3

End 

Net : reset_module_System.countZ0Z_19
T_4_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g3_2
T_4_14_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g3_2
T_4_14_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.reset6_19
T_4_11_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_1/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g3_6
T_4_11_wire_logic_cluster/lc_2/in_3

T_4_11_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g0_6
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : reset_module_System.countZ0Z_15
T_4_13_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_7/in_1

T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g1_6
T_4_13_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.countZ0Z_21
T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g3_4
T_4_14_input_2_7
T_4_14_wire_logic_cluster/lc_7/in_2

T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_4/in_1

End 

Net : throttle_command_9
T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_2_13_sp4_v_t_47
T_2_17_sp4_v_t_36
T_2_20_lc_trk_g0_4
T_2_20_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_39
T_2_13_sp4_v_t_47
T_2_17_sp4_v_t_36
T_3_21_sp4_h_l_1
T_3_21_lc_trk_g1_4
T_3_21_wire_logic_cluster/lc_3/in_0

End 

Net : scaler_4_data_10
T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_39
T_7_19_lc_trk_g1_2
T_7_19_wire_logic_cluster/lc_4/in_1

T_10_15_wire_logic_cluster/lc_5/out
T_9_15_sp4_h_l_2
T_8_15_sp4_v_t_39
T_8_19_sp4_v_t_40
T_7_21_lc_trk_g0_5
T_7_21_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.countZ0Z_5
T_4_12_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_4/in_1

T_4_12_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g1_4
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_1
T_3_30_wire_logic_cluster/lc_4/out
T_2_30_sp4_h_l_0
T_5_26_sp4_v_t_43
T_5_28_lc_trk_g2_6
T_5_28_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder_1.N_303_cascade_
T_3_22_wire_logic_cluster/lc_4/ltout
T_3_22_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_12
T_3_22_wire_logic_cluster/lc_5/out
T_4_21_sp4_v_t_43
T_4_25_sp4_v_t_44
T_4_28_lc_trk_g0_4
T_4_28_wire_logic_cluster/lc_6/in_0

End 

Net : reset_module_System.reset6_17_cascade_
T_4_11_wire_logic_cluster/lc_5/ltout
T_4_11_wire_logic_cluster/lc_6/in_2

End 

Net : uart_drone.state_srsts_i_0_2_cascade_
T_7_15_wire_logic_cluster/lc_0/ltout
T_7_15_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.reset6_3
T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_5/in_3

End 

Net : uart_pc.state_srsts_i_0_2_cascade_
T_7_16_wire_logic_cluster/lc_6/ltout
T_7_16_wire_logic_cluster/lc_7/in_2

End 

Net : scaler_3_data_10
T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_8_19_sp4_h_l_7
T_9_19_lc_trk_g2_7
T_9_19_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_9_sp12_v_t_22
T_0_21_sp12_h_l_1
T_8_21_lc_trk_g0_2
T_8_21_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_9
T_4_22_wire_logic_cluster/lc_2/out
T_4_21_sp4_v_t_36
T_4_25_sp4_v_t_36
T_3_29_lc_trk_g1_1
T_3_29_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.N_300_cascade_
T_4_22_wire_logic_cluster/lc_1/ltout
T_4_22_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone.data_Auxce_0_3
T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_8_16_lc_trk_g2_4
T_8_16_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.un1_rudder_cry_7_THRU_CO
T_7_19_wire_logic_cluster/lc_2/out
T_8_18_sp4_v_t_37
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder_1.un1_rudder_cry_7
T_7_19_wire_logic_cluster/lc_1/cout
T_7_19_wire_logic_cluster/lc_2/in_3

Net : uart_pc.N_143
T_7_18_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g0_0
T_7_17_wire_logic_cluster/lc_2/in_0

T_7_18_wire_logic_cluster/lc_0/out
T_8_17_lc_trk_g3_0
T_8_17_wire_logic_cluster/lc_5/in_0

T_7_18_wire_logic_cluster/lc_0/out
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_5/in_1

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_5/in_3

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g2_0
T_7_18_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.N_126_li
T_7_18_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g2_6
T_7_18_wire_logic_cluster/lc_0/in_0

T_7_18_wire_logic_cluster/lc_6/out
T_7_15_sp4_v_t_36
T_7_16_lc_trk_g2_4
T_7_16_wire_logic_cluster/lc_1/in_1

End 

Net : scaler_4.un2_source_data_0_cry_1
T_10_15_wire_logic_cluster/lc_0/cout
T_10_15_wire_logic_cluster/lc_1/in_3

Net : scaler_3.un2_source_data_0_cry_1
T_11_16_wire_logic_cluster/lc_0/cout
T_11_16_wire_logic_cluster/lc_1/in_3

Net : Commands_frame_decoder.source_offset3data_1_sqmuxa_cascade_
T_14_16_wire_logic_cluster/lc_5/ltout
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.count8_cry_2_c_RNIARGVZ0_cascade_
T_11_19_wire_logic_cluster/lc_4/ltout
T_11_19_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_2.un2_source_data_0_cry_3
T_9_13_wire_logic_cluster/lc_2/cout
T_9_13_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_11
T_5_24_wire_logic_cluster/lc_3/out
T_5_23_sp4_v_t_38
T_5_27_sp4_v_t_38
T_4_28_lc_trk_g2_6
T_4_28_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder_1.N_302_cascade_
T_5_24_wire_logic_cluster/lc_2/ltout
T_5_24_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.count_1_cry_15
T_4_13_wire_logic_cluster/lc_6/cout
T_4_13_wire_logic_cluster/lc_7/in_3

Net : scaler_4_data_11
T_10_15_wire_logic_cluster/lc_6/out
T_9_15_sp4_h_l_4
T_8_15_sp4_v_t_47
T_7_19_lc_trk_g2_2
T_7_19_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_6/out
T_9_15_sp4_h_l_4
T_8_15_sp4_v_t_47
T_8_19_sp4_v_t_36
T_7_22_lc_trk_g2_4
T_7_22_wire_logic_cluster/lc_2/in_0

End 

Net : throttle_command_11
T_1_11_wire_logic_cluster/lc_7/out
T_0_11_sp12_h_l_18
T_2_11_sp12_v_t_22
T_2_20_lc_trk_g2_6
T_2_20_wire_logic_cluster/lc_3/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_0_11_sp12_h_l_18
T_2_11_sp12_v_t_22
T_0_23_sp12_h_l_18
T_1_23_sp4_h_l_10
T_4_19_sp4_v_t_47
T_3_21_lc_trk_g0_1
T_3_21_wire_logic_cluster/lc_5/in_0

End 

Net : reset_module_System.countZ0Z_6
T_4_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_5/in_1

T_4_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g0_5
T_5_12_wire_logic_cluster/lc_3/in_0

End 

Net : reset_module_System.countZ0Z_13
T_4_13_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g0_4
T_4_14_wire_logic_cluster/lc_7/in_3

T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : Commands_frame_decoder.un1_sink_data_valid_2_0
T_5_15_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g0_3
T_5_15_wire_logic_cluster/lc_2/in_1

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_2_16_sp4_h_l_4
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_5/in_0

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_2_16_sp4_h_l_4
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_2/in_1

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_2_16_sp4_h_l_4
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_3/out
T_5_12_sp4_v_t_46
T_2_16_sp4_h_l_4
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_0/in_1

End 

Net : uart_drone.stateZ0Z_2
T_7_15_wire_logic_cluster/lc_1/out
T_7_13_sp4_v_t_47
T_7_17_lc_trk_g1_2
T_7_17_input_2_5
T_7_17_wire_logic_cluster/lc_5/in_2

T_7_15_wire_logic_cluster/lc_1/out
T_7_13_sp4_v_t_47
T_7_17_lc_trk_g1_2
T_7_17_input_2_7
T_7_17_wire_logic_cluster/lc_7/in_2

T_7_15_wire_logic_cluster/lc_1/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_8_17_lc_trk_g1_1
T_8_17_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.state_1Z0Z_2
T_5_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g3_1
T_5_15_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g0_1
T_5_15_wire_logic_cluster/lc_1/in_0

End 

Net : scaler_3_data_11
T_11_16_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_45
T_9_19_sp4_h_l_8
T_9_19_lc_trk_g1_5
T_9_19_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_10_16_sp12_h_l_0
T_9_16_sp12_v_t_23
T_9_24_lc_trk_g2_0
T_9_24_wire_logic_cluster/lc_0/in_0

End 

Net : scaler_2_data_12
T_9_13_wire_logic_cluster/lc_7/out
T_9_12_sp4_v_t_46
T_9_16_sp4_v_t_39
T_8_19_lc_trk_g2_7
T_8_19_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_7/out
T_9_8_sp12_v_t_22
T_0_20_sp12_h_l_5
T_0_20_sp4_h_l_2
T_3_20_sp4_v_t_42
T_3_22_lc_trk_g2_7
T_3_22_wire_logic_cluster/lc_6/in_1

End 

Net : scaler_2.un2_source_data_0_cry_2
T_9_13_wire_logic_cluster/lc_1/cout
T_9_13_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_2
T_3_27_wire_logic_cluster/lc_6/out
T_3_24_sp4_v_t_36
T_4_28_sp4_h_l_1
T_5_28_lc_trk_g3_1
T_5_28_wire_logic_cluster/lc_3/in_1

End 

Net : uart_pc_data_5
T_2_17_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g1_3
T_2_16_wire_logic_cluster/lc_3/in_1

T_2_17_wire_logic_cluster/lc_3/out
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_6
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_1/in_1

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_11
T_5_13_sp4_v_t_40
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_7/in_1

T_2_17_wire_logic_cluster/lc_3/out
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_6
T_8_17_lc_trk_g3_6
T_8_17_wire_logic_cluster/lc_2/in_1

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_11
T_5_13_sp4_v_t_40
T_6_13_sp4_h_l_5
T_10_13_sp4_h_l_1
T_13_13_sp4_v_t_36
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_11
T_5_13_sp4_v_t_40
T_6_13_sp4_h_l_5
T_10_13_sp4_h_l_1
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_5/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_11
T_5_13_sp4_v_t_40
T_6_13_sp4_h_l_5
T_9_9_sp4_v_t_46
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_4/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_11
T_5_13_sp4_v_t_40
T_6_13_sp4_h_l_5
T_10_13_sp4_h_l_1
T_11_13_lc_trk_g3_1
T_11_13_wire_logic_cluster/lc_5/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_sp4_h_l_11
T_5_13_sp4_v_t_40
T_6_13_sp4_h_l_5
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_0/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_3_17_sp4_h_l_6
T_7_17_sp4_h_l_6
T_10_13_sp4_v_t_37
T_10_14_lc_trk_g3_5
T_10_14_wire_logic_cluster/lc_5/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_3_13_sp4_v_t_42
T_3_9_sp4_v_t_42
T_3_10_lc_trk_g2_2
T_3_10_wire_logic_cluster/lc_3/in_1

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g1_3
T_2_17_wire_logic_cluster/lc_3/in_3

T_2_17_wire_logic_cluster/lc_3/out
T_3_16_lc_trk_g3_3
T_3_16_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder_1.N_319_cascade_
T_7_24_wire_logic_cluster/lc_4/ltout
T_7_24_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.count_1_cry_14
T_4_13_wire_logic_cluster/lc_5/cout
T_4_13_wire_logic_cluster/lc_6/in_3

Net : uart_drone.data_Auxce_0_5
T_7_16_wire_logic_cluster/lc_4/out
T_5_16_sp4_h_l_5
T_5_16_lc_trk_g1_0
T_5_16_wire_logic_cluster/lc_1/in_0

End 

Net : scaler_4_data_12
T_10_15_wire_logic_cluster/lc_7/out
T_9_15_sp4_h_l_6
T_8_15_sp4_v_t_37
T_7_19_lc_trk_g1_0
T_7_19_wire_logic_cluster/lc_6/in_1

T_10_15_wire_logic_cluster/lc_7/out
T_9_15_sp4_h_l_6
T_8_15_sp4_v_t_37
T_8_19_sp4_v_t_37
T_7_22_lc_trk_g2_5
T_7_22_wire_logic_cluster/lc_3/in_0

End 

Net : pid_altitude_dv
T_3_18_wire_logic_cluster/lc_7/out
T_4_17_sp4_v_t_47
T_4_21_sp4_v_t_47
T_4_25_lc_trk_g0_2
T_4_25_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_sp4_h_l_3
T_6_18_sp4_v_t_38
T_3_22_sp4_h_l_8
T_2_22_sp4_v_t_39
T_1_24_lc_trk_g1_2
T_1_24_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_sp4_h_l_3
T_6_18_sp4_v_t_38
T_3_22_sp4_h_l_8
T_2_22_sp4_v_t_39
T_1_24_lc_trk_g0_2
T_1_24_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_22_lc_trk_g2_1
T_7_22_input_2_7
T_7_22_wire_logic_cluster/lc_7/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_22_lc_trk_g2_1
T_7_22_input_2_3
T_7_22_wire_logic_cluster/lc_3/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_40
T_5_19_sp4_h_l_10
T_8_19_sp4_v_t_47
T_8_22_lc_trk_g0_7
T_8_22_input_2_1
T_8_22_wire_logic_cluster/lc_1/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_3_24_sp4_v_t_38
T_2_26_lc_trk_g0_3
T_2_26_input_2_5
T_2_26_wire_logic_cluster/lc_5/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_sp4_h_l_3
T_6_18_sp4_v_t_38
T_3_22_sp4_h_l_8
T_2_22_sp4_v_t_39
T_1_25_lc_trk_g2_7
T_1_25_input_2_5
T_1_25_wire_logic_cluster/lc_5/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_40
T_5_19_sp4_h_l_10
T_8_19_sp4_v_t_47
T_8_21_lc_trk_g2_2
T_8_21_input_2_6
T_8_21_wire_logic_cluster/lc_6/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_21_lc_trk_g3_4
T_7_21_input_2_3
T_7_21_wire_logic_cluster/lc_3/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_21_lc_trk_g3_4
T_7_21_input_2_5
T_7_21_wire_logic_cluster/lc_5/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_8_24_sp4_h_l_11
T_9_24_lc_trk_g3_3
T_9_24_input_2_0
T_9_24_wire_logic_cluster/lc_0/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_22_lc_trk_g2_1
T_7_22_wire_logic_cluster/lc_2/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_22_lc_trk_g2_1
T_7_22_wire_logic_cluster/lc_4/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_22_lc_trk_g2_1
T_7_22_wire_logic_cluster/lc_0/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_21_lc_trk_g3_4
T_7_21_wire_logic_cluster/lc_4/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_21_lc_trk_g3_4
T_7_21_wire_logic_cluster/lc_6/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_21_lc_trk_g3_4
T_7_21_wire_logic_cluster/lc_2/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_4_24_sp4_h_l_3
T_7_20_sp4_v_t_44
T_7_21_lc_trk_g3_4
T_7_21_wire_logic_cluster/lc_0/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_40
T_5_23_sp4_h_l_5
T_5_23_lc_trk_g0_0
T_5_23_wire_logic_cluster/lc_2/in_0

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_3_24_sp4_v_t_37
T_2_27_lc_trk_g2_5
T_2_27_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_40
T_5_23_sp4_h_l_5
T_5_23_lc_trk_g0_0
T_5_23_wire_logic_cluster/lc_3/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_40
T_5_23_sp4_h_l_5
T_5_23_lc_trk_g0_0
T_5_23_wire_logic_cluster/lc_1/in_1

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_sp4_h_l_3
T_6_18_sp4_v_t_38
T_7_22_sp4_h_l_3
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_21_lc_trk_g3_4
T_2_21_wire_logic_cluster/lc_5/in_0

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_21_lc_trk_g3_4
T_2_21_wire_logic_cluster/lc_1/in_0

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_21_lc_trk_g3_4
T_2_21_wire_logic_cluster/lc_7/in_0

T_3_18_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_40
T_3_21_lc_trk_g0_5
T_3_21_input_2_5
T_3_21_wire_logic_cluster/lc_5/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_40
T_3_21_lc_trk_g0_5
T_3_21_input_2_7
T_3_21_wire_logic_cluster/lc_7/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_39
T_4_19_sp4_v_t_40
T_3_21_lc_trk_g0_5
T_3_21_input_2_3
T_3_21_wire_logic_cluster/lc_3/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_23_lc_trk_g3_4
T_2_23_input_2_5
T_2_23_wire_logic_cluster/lc_5/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_3_22_lc_trk_g3_1
T_3_22_input_2_6
T_3_22_wire_logic_cluster/lc_6/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_22_lc_trk_g0_2
T_2_22_input_2_4
T_2_22_wire_logic_cluster/lc_4/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_22_lc_trk_g0_2
T_2_22_input_2_0
T_2_22_wire_logic_cluster/lc_0/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_22_lc_trk_g0_2
T_2_22_input_2_2
T_2_22_wire_logic_cluster/lc_2/in_2

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_21_lc_trk_g3_4
T_2_21_wire_logic_cluster/lc_4/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_18_sp4_h_l_3
T_2_18_sp4_v_t_44
T_1_19_lc_trk_g3_4
T_1_19_wire_logic_cluster/lc_2/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_43
T_3_20_sp4_v_t_44
T_2_22_lc_trk_g0_2
T_2_22_wire_logic_cluster/lc_1/in_3

T_3_18_wire_logic_cluster/lc_7/out
T_4_17_sp4_v_t_47
T_4_21_lc_trk_g1_2
T_4_21_input_2_7
T_4_21_wire_logic_cluster/lc_7/in_2

End 

Net : reset_module_System.countZ0Z_7
T_4_12_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_6/in_1

T_4_12_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g1_6
T_4_11_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_3
T_1_23_wire_logic_cluster/lc_5/out
T_1_16_sp12_v_t_22
T_1_26_lc_trk_g2_5
T_1_26_wire_logic_cluster/lc_6/in_1

T_1_23_wire_logic_cluster/lc_5/out
T_1_16_sp12_v_t_22
T_1_26_lc_trk_g2_5
T_1_26_input_2_5
T_1_26_wire_logic_cluster/lc_5/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_7
T_3_13_wire_logic_cluster/lc_6/out
T_3_12_sp4_v_t_44
T_3_16_sp4_v_t_37
T_3_17_lc_trk_g2_5
T_3_17_wire_logic_cluster/lc_3/in_0

T_3_13_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g1_6
T_3_13_wire_logic_cluster/lc_2/in_1

T_3_13_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g1_6
T_3_13_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.N_230_0
T_3_17_wire_logic_cluster/lc_4/out
T_0_17_sp12_h_l_8
T_1_17_sp4_h_l_7
T_1_17_lc_trk_g0_2
T_1_17_wire_logic_cluster/lc_5/cen

T_3_17_wire_logic_cluster/lc_4/out
T_0_17_sp12_h_l_8
T_1_17_sp4_h_l_7
T_1_17_lc_trk_g0_2
T_1_17_wire_logic_cluster/lc_5/cen

T_3_17_wire_logic_cluster/lc_4/out
T_0_17_sp12_h_l_8
T_1_17_sp4_h_l_7
T_1_17_lc_trk_g0_2
T_1_17_wire_logic_cluster/lc_5/cen

T_3_17_wire_logic_cluster/lc_4/out
T_0_17_sp12_h_l_8
T_1_17_sp4_h_l_7
T_1_17_lc_trk_g0_2
T_1_17_wire_logic_cluster/lc_5/cen

T_3_17_wire_logic_cluster/lc_4/out
T_3_16_sp4_v_t_40
T_0_16_sp4_h_l_5
T_3_16_sp4_v_t_47
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_4/out
T_3_16_sp4_v_t_40
T_0_16_sp4_h_l_5
T_3_16_sp4_v_t_47
T_2_18_lc_trk_g2_2
T_2_18_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_4/out
T_2_17_sp4_h_l_0
T_1_17_sp4_v_t_43
T_1_18_lc_trk_g3_3
T_1_18_wire_logic_cluster/lc_1/cen

T_3_17_wire_logic_cluster/lc_4/out
T_2_17_sp4_h_l_0
T_1_17_sp4_v_t_43
T_1_18_lc_trk_g3_3
T_1_18_wire_logic_cluster/lc_1/cen

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa
T_13_17_wire_logic_cluster/lc_4/out
T_12_17_sp4_h_l_0
T_8_17_sp4_h_l_3
T_9_17_lc_trk_g2_3
T_9_17_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.state_RNI3T3K1Z0Z_7_cascade_
T_3_17_wire_logic_cluster/lc_3/ltout
T_3_17_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_3_data_12
T_11_16_wire_logic_cluster/lc_7/out
T_11_15_sp4_v_t_46
T_8_19_sp4_h_l_11
T_9_19_lc_trk_g2_3
T_9_19_wire_logic_cluster/lc_6/in_1

T_11_16_wire_logic_cluster/lc_7/out
T_9_16_sp12_h_l_1
T_8_16_sp12_v_t_22
T_8_22_lc_trk_g3_5
T_8_22_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.source_offset4data_1_sqmuxa_cascade_
T_13_17_wire_logic_cluster/lc_4/ltout
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder_1.init_pulsesZ0Z_18
T_4_27_wire_logic_cluster/lc_4/out
T_4_27_lc_trk_g0_4
T_4_27_wire_logic_cluster/lc_3/in_1

T_4_27_wire_logic_cluster/lc_4/out
T_4_26_sp4_v_t_40
T_1_30_sp4_h_l_10
T_1_30_lc_trk_g0_7
T_1_30_wire_logic_cluster/lc_2/in_1

T_4_27_wire_logic_cluster/lc_4/out
T_4_23_sp4_v_t_45
T_5_23_sp4_h_l_8
T_5_23_lc_trk_g1_5
T_5_23_input_2_0
T_5_23_wire_logic_cluster/lc_0/in_2

End 

Net : dron_frame_decoder_1.N_243
T_3_15_wire_logic_cluster/lc_6/out
T_3_12_sp4_v_t_36
T_0_12_sp4_h_l_7
T_2_12_lc_trk_g2_2
T_2_12_wire_logic_cluster/lc_5/in_3

T_3_15_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g1_6
T_3_14_wire_logic_cluster/lc_0/in_3

T_3_15_wire_logic_cluster/lc_6/out
T_3_12_sp4_v_t_36
T_3_13_lc_trk_g2_4
T_3_13_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.state_ns_i_a2_2_0Z0Z_0_cascade_
T_3_15_wire_logic_cluster/lc_5/ltout
T_3_15_wire_logic_cluster/lc_6/in_2

End 

Net : scaler_2.un2_source_data_0_cry_1
T_9_13_wire_logic_cluster/lc_0/cout
T_9_13_wire_logic_cluster/lc_1/in_3

Net : dron_frame_decoder_1.stateZ0Z_5
T_3_13_wire_logic_cluster/lc_0/out
T_3_9_sp12_v_t_23
T_3_17_lc_trk_g2_0
T_3_17_wire_logic_cluster/lc_3/in_1

T_3_13_wire_logic_cluster/lc_0/out
T_3_9_sp12_v_t_23
T_3_17_lc_trk_g2_0
T_3_17_input_2_0
T_3_17_wire_logic_cluster/lc_0/in_2

T_3_13_wire_logic_cluster/lc_0/out
T_3_9_sp12_v_t_23
T_3_17_lc_trk_g2_0
T_3_17_wire_logic_cluster/lc_1/in_1

T_3_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g1_0
T_3_13_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_5
T_5_27_wire_logic_cluster/lc_3/out
T_4_28_lc_trk_g0_3
T_4_28_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder_1.N_296_cascade_
T_5_27_wire_logic_cluster/lc_2/ltout
T_5_27_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.count_1_cry_13
T_4_13_wire_logic_cluster/lc_4/cout
T_4_13_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_3
T_5_27_wire_logic_cluster/lc_0/out
T_5_24_sp4_v_t_40
T_5_28_lc_trk_g1_5
T_5_28_wire_logic_cluster/lc_4/in_0

End 

Net : Commands_frame_decoder.WDTZ0Z_0
T_4_18_wire_logic_cluster/lc_0/out
T_4_18_lc_trk_g1_0
T_4_18_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_0
T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.countZ0Z_8
T_4_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_7/in_1

T_4_12_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_4/in_0

End 

Net : throttle_command_12
T_1_10_wire_logic_cluster/lc_0/out
T_2_8_sp4_v_t_44
T_2_12_sp4_v_t_37
T_2_16_sp4_v_t_45
T_2_20_lc_trk_g1_0
T_2_20_wire_logic_cluster/lc_4/in_1

T_1_10_wire_logic_cluster/lc_0/out
T_1_10_sp4_h_l_5
T_4_10_sp4_v_t_47
T_4_14_sp4_v_t_36
T_4_18_sp4_v_t_44
T_3_21_lc_trk_g3_4
T_3_21_wire_logic_cluster/lc_7/in_0

End 

Net : dron_frame_decoder_1.N_217_cascade_
T_3_14_wire_logic_cluster/lc_0/ltout
T_3_14_wire_logic_cluster/lc_1/in_2

End 

Net : dron_frame_decoder_1.stateZ0Z_6
T_3_13_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_37
T_4_16_sp4_v_t_45
T_3_17_lc_trk_g3_5
T_3_17_wire_logic_cluster/lc_3/in_3

T_3_13_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_37
T_4_16_sp4_v_t_45
T_3_17_lc_trk_g3_5
T_3_17_wire_logic_cluster/lc_0/in_0

T_3_13_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_37
T_3_15_lc_trk_g2_5
T_3_15_wire_logic_cluster/lc_3/in_0

T_3_13_wire_logic_cluster/lc_2/out
T_3_14_lc_trk_g0_2
T_3_14_wire_logic_cluster/lc_6/in_0

T_3_13_wire_logic_cluster/lc_2/out
T_3_11_sp12_v_t_23
T_3_18_lc_trk_g2_3
T_3_18_wire_logic_cluster/lc_0/in_1

T_3_13_wire_logic_cluster/lc_2/out
T_3_13_lc_trk_g1_2
T_3_13_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc_data_6
T_4_15_wire_logic_cluster/lc_4/out
T_0_15_sp12_h_l_7
T_4_15_sp4_h_l_9
T_3_15_sp4_v_t_44
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_4/in_1

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g0_4
T_5_15_input_2_0
T_5_15_wire_logic_cluster/lc_0/in_2

T_4_15_wire_logic_cluster/lc_4/out
T_0_15_sp12_h_l_7
T_4_15_sp4_h_l_9
T_3_11_sp4_v_t_39
T_0_11_sp4_h_l_8
T_2_11_lc_trk_g2_5
T_2_11_wire_logic_cluster/lc_1/in_0

T_4_15_wire_logic_cluster/lc_4/out
T_0_15_sp12_h_l_7
T_4_15_sp4_h_l_9
T_8_15_sp4_h_l_9
T_11_11_sp4_v_t_44
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_6/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_0_15_sp12_h_l_7
T_4_15_sp4_h_l_9
T_7_11_sp4_v_t_44
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_1/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp12_h_l_0
T_10_15_sp4_h_l_7
T_13_11_sp4_v_t_42
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_6/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp12_h_l_0
T_10_15_sp4_h_l_7
T_13_11_sp4_v_t_42
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_4/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_0_15_sp12_h_l_7
T_4_15_sp4_h_l_9
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_4/in_0

T_4_15_wire_logic_cluster/lc_4/out
T_0_15_sp12_h_l_7
T_8_3_sp12_v_t_23
T_8_12_lc_trk_g2_7
T_8_12_wire_logic_cluster/lc_0/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_5_15_sp12_h_l_0
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_1/in_3

T_4_15_wire_logic_cluster/lc_4/out
T_3_16_lc_trk_g1_4
T_3_16_wire_logic_cluster/lc_2/in_3

End 

Net : Commands_frame_decoder.CO0_cascade_
T_11_19_wire_logic_cluster/lc_6/ltout
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : uart_pc.data_Auxce_0_6
T_5_18_wire_logic_cluster/lc_1/out
T_5_16_sp4_v_t_47
T_5_20_sp4_v_t_36
T_5_21_lc_trk_g3_4
T_5_21_wire_logic_cluster/lc_0/in_1

End 

Net : uart_drone.timer_Count_RNO_0_0_4
T_5_19_wire_logic_cluster/lc_3/out
T_5_18_lc_trk_g0_3
T_5_18_wire_logic_cluster/lc_7/in_0

End 

Net : uart_drone.un4_timer_Count_1_cry_3
T_5_19_wire_logic_cluster/lc_2/cout
T_5_19_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.un1_sink_data_valid_5_0_0_cascade_
T_3_17_wire_logic_cluster/lc_2/ltout
T_3_17_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.N_143
T_5_18_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_42
T_6_17_sp4_h_l_0
T_8_17_lc_trk_g2_5
T_8_17_wire_logic_cluster/lc_6/in_1

T_5_18_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g0_5
T_5_17_wire_logic_cluster/lc_1/in_0

T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g2_5
T_5_18_input_2_7
T_5_18_wire_logic_cluster/lc_7/in_2

T_5_18_wire_logic_cluster/lc_5/out
T_5_18_lc_trk_g2_5
T_5_18_wire_logic_cluster/lc_0/in_3

T_5_18_wire_logic_cluster/lc_5/out
T_5_17_lc_trk_g0_5
T_5_17_wire_logic_cluster/lc_4/in_3

End 

Net : reset_module_System.count_1_cry_12
T_4_13_wire_logic_cluster/lc_3/cout
T_4_13_wire_logic_cluster/lc_4/in_3

Net : dron_frame_decoder_1.state_ns_0_a3_0_0_1_cascade_
T_3_12_wire_logic_cluster/lc_4/ltout
T_3_12_wire_logic_cluster/lc_5/in_2

End 

Net : dron_frame_decoder_1.state_ns_0_a3_0_3_1
T_3_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g2_5
T_2_12_wire_logic_cluster/lc_5/in_0

End 

Net : uart_drone_data_1
T_4_16_wire_logic_cluster/lc_1/out
T_4_13_sp4_v_t_42
T_4_9_sp4_v_t_38
T_3_12_lc_trk_g2_6
T_3_12_wire_logic_cluster/lc_4/in_0

T_4_16_wire_logic_cluster/lc_1/out
T_3_16_sp4_h_l_10
T_2_12_sp4_v_t_38
T_2_15_lc_trk_g0_6
T_2_15_wire_logic_cluster/lc_3/in_1

T_4_16_wire_logic_cluster/lc_1/out
T_4_13_sp4_v_t_42
T_3_15_lc_trk_g0_7
T_3_15_wire_logic_cluster/lc_1/in_0

T_4_16_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g1_1
T_4_15_input_2_0
T_4_15_wire_logic_cluster/lc_0/in_2

T_4_16_wire_logic_cluster/lc_1/out
T_4_13_sp4_v_t_42
T_4_9_sp4_v_t_38
T_3_12_lc_trk_g2_6
T_3_12_wire_logic_cluster/lc_3/in_3

T_4_16_wire_logic_cluster/lc_1/out
T_3_16_sp4_h_l_10
T_2_12_sp4_v_t_38
T_2_15_lc_trk_g0_6
T_2_15_input_2_0
T_2_15_wire_logic_cluster/lc_0/in_2

T_4_16_wire_logic_cluster/lc_1/out
T_3_16_sp4_h_l_10
T_2_16_sp4_v_t_41
T_2_18_lc_trk_g3_4
T_2_18_wire_logic_cluster/lc_4/in_3

End 

Net : uart_drone_data_6
T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_4_11_sp4_v_t_40
T_3_12_lc_trk_g3_0
T_3_12_wire_logic_cluster/lc_4/in_3

T_4_16_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g3_6
T_3_15_wire_logic_cluster/lc_0/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_4_11_sp4_v_t_40
T_3_12_lc_trk_g3_0
T_3_12_wire_logic_cluster/lc_3/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_0/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_1_15_sp4_h_l_9
T_2_15_lc_trk_g3_1
T_2_15_wire_logic_cluster/lc_4/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_41
T_1_14_sp4_h_l_4
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_1_15_sp4_h_l_9
T_2_15_lc_trk_g2_1
T_2_15_wire_logic_cluster/lc_0/in_3

T_4_16_wire_logic_cluster/lc_6/out
T_4_15_sp4_v_t_44
T_1_15_sp4_h_l_9
T_2_15_lc_trk_g2_1
T_2_15_wire_logic_cluster/lc_6/in_3

T_4_16_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_41
T_1_14_sp4_h_l_4
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_0/in_3

T_4_16_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_41
T_1_14_sp4_h_l_4
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_4/in_3

T_4_16_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_41
T_1_18_sp4_h_l_4
T_2_18_lc_trk_g2_4
T_2_18_wire_logic_cluster/lc_1/in_3

T_4_16_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_41
T_1_14_sp4_h_l_4
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_8_20_0_
T_8_20_wire_logic_cluster/carry_in_mux/cout
T_8_20_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.WDTZ0Z_1
T_4_18_wire_logic_cluster/lc_1/out
T_4_18_lc_trk_g3_1
T_4_18_wire_logic_cluster/lc_1/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_1
T_1_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.source_offset3data_1_sqmuxa
T_14_16_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_6/in_1

End 

Net : dron_frame_decoder_1.source_Altitude8lt7_0
T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_0/in_0

T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_0/in_0

T_2_15_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_2/in_0

T_2_15_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_4/in_0

End 

Net : dron_frame_decoder_1.source_Altitude8lto3Z0Z_0_cascade_
T_2_15_wire_logic_cluster/lc_2/ltout
T_2_15_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone_data_2
T_4_16_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_36
T_1_15_sp4_h_l_7
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_2/in_3

T_4_16_wire_logic_cluster/lc_2/out
T_4_13_sp4_v_t_44
T_3_15_lc_trk_g2_1
T_3_15_wire_logic_cluster/lc_6/in_3

T_4_16_wire_logic_cluster/lc_2/out
T_4_15_sp4_v_t_36
T_1_15_sp4_h_l_7
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_4/in_3

T_4_16_wire_logic_cluster/lc_2/out
T_4_13_sp4_v_t_44
T_1_17_sp4_h_l_9
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone.data_Auxce_0_1
T_11_18_wire_logic_cluster/lc_0/out
T_11_16_sp4_v_t_45
T_8_16_sp4_h_l_8
T_8_16_lc_trk_g1_5
T_8_16_wire_logic_cluster/lc_1/in_1

End 

Net : uart_pc.N_126_li_cascade_
T_7_18_wire_logic_cluster/lc_6/ltout
T_7_18_wire_logic_cluster/lc_7/in_2

End 

Net : uart_drone_data_4
T_4_16_wire_logic_cluster/lc_4/out
T_4_12_sp4_v_t_45
T_1_12_sp4_h_l_8
T_3_12_lc_trk_g2_5
T_3_12_wire_logic_cluster/lc_2/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g3_4
T_3_15_wire_logic_cluster/lc_0/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_4_12_sp4_v_t_45
T_1_12_sp4_h_l_8
T_3_12_lc_trk_g2_5
T_3_12_wire_logic_cluster/lc_5/in_0

T_4_16_wire_logic_cluster/lc_4/out
T_4_15_sp4_v_t_40
T_1_15_sp4_h_l_11
T_2_15_lc_trk_g3_3
T_2_15_wire_logic_cluster/lc_3/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g1_4
T_4_15_wire_logic_cluster/lc_0/in_3

T_4_16_wire_logic_cluster/lc_4/out
T_3_16_sp4_h_l_0
T_2_16_sp4_v_t_43
T_2_12_sp4_v_t_44
T_2_14_lc_trk_g3_1
T_2_14_input_2_2
T_2_14_wire_logic_cluster/lc_2/in_2

T_4_16_wire_logic_cluster/lc_4/out
T_3_16_sp4_h_l_0
T_2_16_sp4_v_t_43
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_5/in_3

End 

Net : Commands_frame_decoder.source_CH1data8lto7Z0Z_1_cascade_
T_2_16_wire_logic_cluster/lc_3/ltout
T_2_16_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone_data_3
T_4_16_wire_logic_cluster/lc_3/out
T_4_12_sp4_v_t_43
T_1_12_sp4_h_l_6
T_3_12_lc_trk_g2_3
T_3_12_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_38
T_1_15_sp4_h_l_3
T_2_15_lc_trk_g2_3
T_2_15_wire_logic_cluster/lc_2/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_4_12_sp4_v_t_43
T_1_12_sp4_h_l_6
T_3_12_lc_trk_g3_3
T_3_12_wire_logic_cluster/lc_5/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_0/in_0

T_4_16_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g3_3
T_3_15_wire_logic_cluster/lc_1/in_3

T_4_16_wire_logic_cluster/lc_3/out
T_4_15_sp4_v_t_38
T_1_15_sp4_h_l_3
T_2_15_lc_trk_g2_3
T_2_15_wire_logic_cluster/lc_6/in_1

T_4_16_wire_logic_cluster/lc_3/out
T_4_13_sp4_v_t_46
T_1_17_sp4_h_l_4
T_1_17_lc_trk_g1_1
T_1_17_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.state_ns_0_a3_0_0_3_cascade_
T_3_12_wire_logic_cluster/lc_2/ltout
T_3_12_wire_logic_cluster/lc_3/in_2

End 

Net : uart_pc.un4_timer_Count_1_cry_3
T_8_18_wire_logic_cluster/lc_2/cout
T_8_18_wire_logic_cluster/lc_3/in_3

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_4
T_8_18_wire_logic_cluster/lc_3/out
T_7_18_lc_trk_g3_3
T_7_18_wire_logic_cluster/lc_3/in_1

End 

Net : dron_frame_decoder_1.state_ns_0_a3_0_3_3
T_3_12_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g0_3
T_3_13_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder_1.CHOOSE_CHANNEL_ns_2_cascade_
T_7_27_wire_logic_cluster/lc_5/ltout
T_7_27_wire_logic_cluster/lc_6/in_2

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_3
T_8_18_wire_logic_cluster/lc_2/out
T_8_18_lc_trk_g3_2
T_8_18_wire_logic_cluster/lc_5/in_0

End 

Net : uart_pc.un4_timer_Count_1_cry_2
T_8_18_wire_logic_cluster/lc_1/cout
T_8_18_wire_logic_cluster/lc_2/in_3

Net : Commands_frame_decoder.state_1Z0Z_6
T_5_14_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_47
T_5_13_lc_trk_g2_7
T_5_13_wire_logic_cluster/lc_5/in_0

T_5_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_10
T_8_14_sp4_h_l_6
T_11_14_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_wire_logic_cluster/lc_1/in_1

T_5_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_input_2_2
T_5_14_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.data_Auxce_0_0_0
T_5_19_wire_logic_cluster/lc_6/out
T_6_18_sp4_v_t_45
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_0/in_0

End 

Net : uart_drone.N_126_li_cascade_
T_5_18_wire_logic_cluster/lc_4/ltout
T_5_18_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.count_1_cry_11
T_4_13_wire_logic_cluster/lc_2/cout
T_4_13_wire_logic_cluster/lc_3/in_3

Net : Commands_frame_decoder.WDTZ0Z_2
T_4_18_wire_logic_cluster/lc_2/out
T_4_18_lc_trk_g1_2
T_4_18_wire_logic_cluster/lc_2/in_1

End 

Net : dron_frame_decoder_1.WDTZ0Z_2
T_1_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_2/in_1

End 

Net : uart_pc.N_144_1_cascade_
T_7_17_wire_logic_cluster/lc_1/ltout
T_7_17_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.CO0_cascade_
T_3_20_wire_logic_cluster/lc_1/ltout
T_3_20_wire_logic_cluster/lc_2/in_2

End 

Net : Commands_frame_decoder.source_CH1data8_cascade_
T_2_16_wire_logic_cluster/lc_4/ltout
T_2_16_wire_logic_cluster/lc_5/in_2

End 

Net : uart_drone.data_Auxce_0_0_2
T_8_15_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_2/in_0

End 

Net : reset_module_System.countZ0Z_9
T_4_13_wire_logic_cluster/lc_0/out
T_4_10_sp4_v_t_40
T_4_11_lc_trk_g2_0
T_4_11_input_2_4
T_4_11_wire_logic_cluster/lc_4/in_2

T_4_13_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.reset6_13_cascade_
T_4_11_wire_logic_cluster/lc_4/ltout
T_4_11_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_7_20_0_
T_7_20_wire_logic_cluster/carry_in_mux/cout
T_7_20_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_9_20_0_
T_9_20_wire_logic_cluster/carry_in_mux/cout
T_9_20_wire_logic_cluster/lc_0/in_3

End 

Net : Commands_frame_decoder.N_323_cascade_
T_5_15_wire_logic_cluster/lc_0/ltout
T_5_15_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.count_1_cry_10
T_4_13_wire_logic_cluster/lc_1/cout
T_4_13_wire_logic_cluster/lc_2/in_3

Net : drone_frame_decoder_data_rdy_debug_c
T_3_18_wire_logic_cluster/lc_0/out
T_3_6_sp12_v_t_23
T_3_8_sp4_v_t_43
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_6/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_0/in_0

T_3_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_7/in_1

T_3_18_wire_logic_cluster/lc_0/out
T_3_6_sp12_v_t_23
T_3_8_sp4_v_t_43
T_3_4_sp4_v_t_44
T_3_0_span4_vert_37
T_3_0_span4_horz_r_2
T_5_0_lc_trk_g0_2
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : dron_frame_decoder_1.WDTZ0Z_3
T_1_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_3/in_1

End 

Net : Commands_frame_decoder.WDTZ0Z_3
T_4_18_wire_logic_cluster/lc_3/out
T_4_18_lc_trk_g1_3
T_4_18_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.reset6_19_cascade_
T_4_11_wire_logic_cluster/lc_6/ltout
T_4_11_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder_1.pulses2count_esr_RNO_1Z0Z_0
T_5_27_wire_logic_cluster/lc_5/out
T_5_28_lc_trk_g0_5
T_5_28_input_2_5
T_5_28_wire_logic_cluster/lc_5/in_2

End 

Net : uart_drone.N_145
T_7_17_wire_logic_cluster/lc_7/out
T_8_16_sp4_v_t_47
T_8_17_lc_trk_g2_7
T_8_17_input_2_3
T_8_17_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.count_1_2
T_4_12_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_2/in_1

End 

Net : uart_drone.timer_Count_RNO_0_0_2
T_5_19_wire_logic_cluster/lc_1/out
T_5_18_lc_trk_g0_1
T_5_18_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.count_1_cry_1
T_4_12_wire_logic_cluster/lc_0/cout
T_4_12_wire_logic_cluster/lc_1/in_3

Net : uart_drone.un4_timer_Count_1_cry_1
T_5_19_wire_logic_cluster/lc_0/cout
T_5_19_wire_logic_cluster/lc_1/in_3

Net : dron_frame_decoder_1.N_239
T_3_15_wire_logic_cluster/lc_1/out
T_3_14_lc_trk_g0_1
T_3_14_wire_logic_cluster/lc_0/in_1

End 

Net : dron_frame_decoder_1.state_ns_i_a2_1_1_0_cascade_
T_3_15_wire_logic_cluster/lc_0/ltout
T_3_15_wire_logic_cluster/lc_1/in_2

End 

Net : uart_drone.un4_timer_Count_1_cry_2
T_5_19_wire_logic_cluster/lc_1/cout
T_5_19_wire_logic_cluster/lc_2/in_3

Net : uart_drone_data_7
T_4_16_wire_logic_cluster/lc_7/out
T_3_15_lc_trk_g3_7
T_3_15_wire_logic_cluster/lc_5/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_46
T_1_15_sp4_h_l_5
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_0/in_1

T_4_16_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_46
T_1_15_sp4_h_l_5
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_4/in_1

T_4_16_wire_logic_cluster/lc_7/out
T_4_14_sp4_v_t_43
T_1_14_sp4_h_l_0
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_0/in_1

T_4_16_wire_logic_cluster/lc_7/out
T_4_14_sp4_v_t_43
T_1_14_sp4_h_l_0
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_4/in_1

T_4_16_wire_logic_cluster/lc_7/out
T_4_15_sp4_v_t_46
T_1_15_sp4_h_l_5
T_2_15_lc_trk_g3_5
T_2_15_input_2_6
T_2_15_wire_logic_cluster/lc_6/in_2

T_4_16_wire_logic_cluster/lc_7/out
T_3_16_sp4_h_l_6
T_2_16_sp4_v_t_37
T_1_20_lc_trk_g1_0
T_1_20_wire_logic_cluster/lc_0/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_3_16_sp4_h_l_6
T_2_16_sp4_v_t_37
T_1_18_lc_trk_g1_0
T_1_18_wire_logic_cluster/lc_2/in_3

T_4_16_wire_logic_cluster/lc_7/out
T_4_14_sp4_v_t_43
T_1_14_sp4_h_l_0
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_2/in_3

End 

Net : uart_drone.timer_Count_RNO_0_0_3
T_5_19_wire_logic_cluster/lc_2/out
T_5_18_lc_trk_g1_2
T_5_18_wire_logic_cluster/lc_6/in_3

End 

Net : reset_module_System.count_1_cry_9
T_4_13_wire_logic_cluster/lc_0/cout
T_4_13_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.countZ0Z_14
T_4_13_wire_logic_cluster/lc_5/out
T_5_13_sp4_h_l_10
T_5_13_lc_trk_g1_7
T_5_13_wire_logic_cluster/lc_2/in_0

T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_5/in_1

End 

Net : dron_frame_decoder_1.state_ns_i_a2_0_2_0
T_3_15_wire_logic_cluster/lc_3/out
T_3_14_lc_trk_g1_3
T_3_14_wire_logic_cluster/lc_0/in_0

End 

Net : reset_module_System.reset6_14
T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_11_lc_trk_g0_4
T_4_11_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_1/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_5/in_1

T_5_13_wire_logic_cluster/lc_2/out
T_5_9_sp4_v_t_41
T_4_11_lc_trk_g0_4
T_4_11_wire_logic_cluster/lc_7/in_3

End 

Net : Commands_frame_decoder.N_282_0_cascade_
T_9_17_wire_logic_cluster/lc_0/ltout
T_9_17_wire_logic_cluster/lc_1/in_2

End 

Net : Commands_frame_decoder.state_1Z0Z_1
T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_43
T_6_15_sp4_h_l_6
T_2_15_sp4_h_l_9
T_4_15_lc_trk_g2_4
T_4_15_wire_logic_cluster/lc_7/in_3

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_input_2_7
T_9_17_wire_logic_cluster/lc_7/in_2

End 

Net : reset_module_System.countZ0Z_10
T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_1/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g0_1
T_5_13_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.countZ0Z_20
T_4_14_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_47
T_5_12_lc_trk_g2_7
T_5_12_input_2_3
T_5_12_wire_logic_cluster/lc_3/in_2

T_4_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g1_3
T_4_14_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.reset6_15
T_5_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_46
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_1/in_0

T_5_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_46
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_7/in_1

T_5_12_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g3_3
T_4_11_input_2_2
T_4_11_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.data_Auxce_0_0_2
T_3_19_wire_logic_cluster/lc_7/out
T_3_16_sp4_v_t_38
T_4_20_sp4_h_l_3
T_5_20_lc_trk_g3_3
T_5_20_wire_logic_cluster/lc_2/in_0

End 

Net : uart_pc.timer_Count_RNIMQ8T1Z0Z_2_cascade_
T_4_17_wire_logic_cluster/lc_2/ltout
T_4_17_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone_data_5
T_4_16_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_43
T_2_15_sp4_h_l_0
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_3/in_0

T_4_16_wire_logic_cluster/lc_5/out
T_3_15_lc_trk_g3_5
T_3_15_wire_logic_cluster/lc_6/in_0

T_4_16_wire_logic_cluster/lc_5/out
T_4_14_sp4_v_t_39
T_5_14_sp4_h_l_7
T_1_14_sp4_h_l_3
T_2_14_lc_trk_g3_3
T_2_14_input_2_4
T_2_14_wire_logic_cluster/lc_4/in_2

T_4_16_wire_logic_cluster/lc_5/out
T_5_15_sp4_v_t_43
T_2_15_sp4_h_l_0
T_1_15_sp4_v_t_43
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone.data_Auxce_0_0_0
T_9_15_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g0_6
T_8_16_wire_logic_cluster/lc_0/in_0

End 

Net : uart_pc.un4_timer_Count_1_cry_1
T_8_18_wire_logic_cluster/lc_0/cout
T_8_18_wire_logic_cluster/lc_1/in_3

Net : uart_pc.timer_Count_RNO_0Z0Z_2
T_8_18_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g3_1
T_7_18_wire_logic_cluster/lc_1/in_3

End 

Net : dron_frame_decoder_1.state_ns_i_a2_0_3_0
T_4_15_wire_logic_cluster/lc_0/out
T_4_13_sp4_v_t_45
T_3_14_lc_trk_g3_5
T_3_14_input_2_0
T_3_14_wire_logic_cluster/lc_0/in_2

End 

Net : dron_frame_decoder_1.N_219
T_3_14_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g2_6
T_3_14_wire_logic_cluster/lc_1/in_1

End 

Net : Commands_frame_decoder.state_1Z0Z_9
T_14_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : reset_module_System.countZ0Z_18
T_4_14_wire_logic_cluster/lc_1/out
T_4_10_sp4_v_t_39
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_4_13_0_
T_4_13_wire_logic_cluster/carry_in_mux/cout
T_4_13_wire_logic_cluster/lc_0/in_3

Net : reset_module_System.countZ0Z_16
T_4_13_wire_logic_cluster/lc_7/out
T_4_10_sp4_v_t_38
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_5/in_1

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g3_7
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.countZ0Z_11
T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g1_2
T_4_13_wire_logic_cluster/lc_2/in_1

T_4_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc.N_152_cascade_
T_3_19_wire_logic_cluster/lc_5/ltout
T_3_19_wire_logic_cluster/lc_6/in_2

End 

Net : Commands_frame_decoder.state_1Z0Z_8
T_14_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : reset_module_System.countZ0Z_12
T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_3/in_1

T_4_13_wire_logic_cluster/lc_3/out
T_4_4_sp12_v_t_22
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_6/in_0

End 

Net : dron_frame_decoder_1.stateZ0Z_0
T_3_14_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g1_1
T_3_15_wire_logic_cluster/lc_3/in_3

T_3_14_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g1_1
T_3_15_wire_logic_cluster/lc_1/in_1

T_3_14_wire_logic_cluster/lc_1/out
T_3_11_sp4_v_t_42
T_3_12_lc_trk_g2_2
T_3_12_wire_logic_cluster/lc_5/in_3

T_3_14_wire_logic_cluster/lc_1/out
T_3_14_lc_trk_g2_1
T_3_14_wire_logic_cluster/lc_6/in_1

T_3_14_wire_logic_cluster/lc_1/out
T_3_14_lc_trk_g2_1
T_3_14_wire_logic_cluster/lc_1/in_0

End 

Net : uart_pc.data_Auxce_0_0_4
T_4_20_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g1_5
T_5_20_wire_logic_cluster/lc_4/in_0

End 

Net : uart_pc.N_143_cascade_
T_7_18_wire_logic_cluster/lc_0/ltout
T_7_18_wire_logic_cluster/lc_1/in_2

End 

Net : uart_pc.timer_Count_RNO_0Z0Z_1
T_8_18_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_44
T_8_17_lc_trk_g3_4
T_8_17_input_2_5
T_8_17_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.countZ0Z_17
T_4_14_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g2_0
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

T_4_14_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g3_0
T_4_14_wire_logic_cluster/lc_0/in_1

End 

Net : uart_drone.data_Auxce_0_0_4
T_8_17_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g0_0
T_8_16_wire_logic_cluster/lc_7/in_1

End 

Net : uart_drone_data_0
T_4_16_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g3_0
T_3_15_wire_logic_cluster/lc_6/in_1

T_4_16_wire_logic_cluster/lc_0/out
T_4_16_sp4_h_l_5
T_3_12_sp4_v_t_40
T_2_14_lc_trk_g1_5
T_2_14_input_2_0
T_2_14_wire_logic_cluster/lc_0/in_2

T_4_16_wire_logic_cluster/lc_0/out
T_4_14_sp4_v_t_45
T_1_18_sp4_h_l_1
T_1_18_lc_trk_g0_4
T_1_18_wire_logic_cluster/lc_3/in_3

End 

Net : throttle_command_13
T_1_9_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_41
T_2_10_sp4_v_t_41
T_2_14_sp4_v_t_41
T_2_18_sp4_v_t_41
T_2_20_lc_trk_g2_4
T_2_20_wire_logic_cluster/lc_5/in_1

T_1_9_wire_logic_cluster/lc_0/out
T_2_6_sp4_v_t_41
T_2_10_sp4_v_t_41
T_2_14_sp4_v_t_41
T_2_18_sp4_v_t_41
T_2_21_lc_trk_g1_1
T_2_21_wire_logic_cluster/lc_5/in_1

End 

Net : uart_pc.data_Auxce_0_5
T_4_20_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g0_6
T_5_20_wire_logic_cluster/lc_5/in_3

End 

Net : reset_module_System.count_1_cry_7
T_4_12_wire_logic_cluster/lc_6/cout
T_4_12_wire_logic_cluster/lc_7/in_3

Net : uart_pc.data_Auxce_0_1
T_4_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_1/in_3

End 

Net : uart_pc.data_Auxce_0_3
T_4_20_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g0_2
T_5_20_wire_logic_cluster/lc_3/in_3

End 

Net : dron_frame_decoder_1.stateZ0Z_1
T_2_12_wire_logic_cluster/lc_5/out
T_3_10_sp4_v_t_38
T_3_14_lc_trk_g0_3
T_3_14_wire_logic_cluster/lc_6/in_3

T_2_12_wire_logic_cluster/lc_5/out
T_3_12_lc_trk_g1_5
T_3_12_wire_logic_cluster/lc_3/in_1

T_2_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g0_5
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.N_282_0
T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_5/in_0

End 

Net : uart_pc.timer_Count_0_sqmuxa
T_7_17_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g0_6
T_7_18_wire_logic_cluster/lc_1/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g0_6
T_7_18_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g0_6
T_8_17_wire_logic_cluster/lc_5/in_1

T_7_17_wire_logic_cluster/lc_6/out
T_7_18_lc_trk_g1_6
T_7_18_input_2_3
T_7_18_wire_logic_cluster/lc_3/in_2

T_7_17_wire_logic_cluster/lc_6/out
T_8_18_lc_trk_g3_6
T_8_18_input_2_5
T_8_18_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System.count_1_cry_6
T_4_12_wire_logic_cluster/lc_5/cout
T_4_12_wire_logic_cluster/lc_6/in_3

Net : uart_pc.stateZ0Z_2
T_7_16_wire_logic_cluster/lc_7/out
T_7_17_lc_trk_g1_7
T_7_17_input_2_6
T_7_17_wire_logic_cluster/lc_6/in_2

T_7_16_wire_logic_cluster/lc_7/out
T_7_17_lc_trk_g1_7
T_7_17_input_2_4
T_7_17_wire_logic_cluster/lc_4/in_2

T_7_16_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g3_7
T_7_16_wire_logic_cluster/lc_6/in_0

T_7_16_wire_logic_cluster/lc_7/out
T_7_17_lc_trk_g1_7
T_7_17_wire_logic_cluster/lc_0/in_0

End 

Net : Commands_frame_decoder.state_1Z0Z_0
T_9_17_wire_logic_cluster/lc_5/out
T_8_17_lc_trk_g3_5
T_8_17_input_2_2
T_8_17_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_5/out
T_8_17_lc_trk_g3_5
T_8_17_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.N_145
T_7_17_wire_logic_cluster/lc_4/out
T_7_17_lc_trk_g0_4
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

End 

Net : scaler_2_data_13
T_9_14_wire_logic_cluster/lc_0/out
T_9_11_sp4_v_t_40
T_9_15_sp4_v_t_40
T_8_19_lc_trk_g1_5
T_8_19_wire_logic_cluster/lc_7/in_1

T_9_14_wire_logic_cluster/lc_0/out
T_9_10_sp12_v_t_23
T_0_22_sp12_h_l_4
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_7/in_1

End 

Net : scaler_4_data_13
T_10_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_8
T_8_16_sp4_v_t_45
T_7_19_lc_trk_g3_5
T_7_19_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_8
T_8_16_sp4_v_t_45
T_5_20_sp4_h_l_1
T_8_20_sp4_v_t_43
T_7_22_lc_trk_g0_6
T_7_22_wire_logic_cluster/lc_4/in_0

End 

Net : reset_module_System.count_1_cry_5
T_4_12_wire_logic_cluster/lc_4/cout
T_4_12_wire_logic_cluster/lc_5/in_3

Net : scaler_3_data_13
T_11_17_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_44
T_9_19_sp4_h_l_2
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_7/in_1

T_11_17_wire_logic_cluster/lc_0/out
T_11_14_sp4_v_t_40
T_11_18_sp4_v_t_40
T_8_22_sp4_h_l_5
T_9_22_lc_trk_g2_5
T_9_22_wire_logic_cluster/lc_1/in_0

End 

Net : dron_frame_decoder_1.source_Altitude8lt7_0_cascade_
T_2_15_wire_logic_cluster/lc_3/ltout
T_2_15_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_4_data_4
T_9_16_wire_logic_cluster/lc_6/out
T_9_15_sp4_v_t_44
T_9_19_sp4_v_t_40
T_9_23_sp4_v_t_40
T_6_27_sp4_h_l_10
T_2_27_sp4_h_l_10
T_1_27_lc_trk_g0_2
T_1_27_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.count_1_cry_4
T_4_12_wire_logic_cluster/lc_3/cout
T_4_12_wire_logic_cluster/lc_4/in_3

Net : scaler_2_data_5
T_9_15_wire_logic_cluster/lc_0/out
T_6_15_sp12_h_l_0
T_5_15_sp12_v_t_23
T_5_19_sp4_v_t_41
T_4_23_lc_trk_g1_4
T_4_23_wire_logic_cluster/lc_0/in_3

End 

Net : reset_module_System.count_1_cry_3
T_4_12_wire_logic_cluster/lc_2/cout
T_4_12_wire_logic_cluster/lc_3/in_3

Net : scaler_4_data_5
T_9_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_8
T_6_15_sp4_h_l_11
T_5_15_sp4_v_t_46
T_5_19_sp4_v_t_46
T_4_23_lc_trk_g2_3
T_4_23_wire_logic_cluster/lc_2/in_3

End 

Net : scaler_3_data_4
T_9_16_wire_logic_cluster/lc_5/out
T_8_16_sp4_h_l_2
T_7_16_sp4_v_t_45
T_7_20_sp4_v_t_41
T_4_24_sp4_h_l_4
T_3_24_lc_trk_g1_4
T_3_24_wire_logic_cluster/lc_2/in_3

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_2_data_4
T_9_16_wire_logic_cluster/lc_4/out
T_8_16_sp4_h_l_0
T_4_16_sp4_h_l_8
T_3_16_sp4_v_t_45
T_3_20_sp4_v_t_41
T_3_24_lc_trk_g0_4
T_3_24_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

End 

Net : scaler_3_data_5
T_9_15_wire_logic_cluster/lc_2/out
T_9_15_sp4_h_l_9
T_8_15_sp4_v_t_38
T_8_19_sp4_v_t_46
T_5_23_sp4_h_l_4
T_4_23_lc_trk_g0_4
T_4_23_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone.N_143_cascade_
T_5_18_wire_logic_cluster/lc_5/ltout
T_5_18_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.count_1_cry_2
T_4_12_wire_logic_cluster/lc_1/cout
T_4_12_wire_logic_cluster/lc_2/in_3

Net : throttle_command_14
T_1_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_41
T_2_13_sp4_v_t_41
T_2_17_sp4_v_t_37
T_2_20_lc_trk_g0_5
T_2_20_wire_logic_cluster/lc_6/in_1

End 

Net : scaler_4_data_14
T_10_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_7
T_9_16_sp4_v_t_36
T_6_20_sp4_h_l_6
T_7_20_lc_trk_g3_6
T_7_20_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.data_AuxZ1Z_1
T_5_20_wire_logic_cluster/lc_1/out
T_6_17_sp4_v_t_43
T_3_17_sp4_h_l_0
T_4_17_lc_trk_g3_0
T_4_17_wire_logic_cluster/lc_3/in_0

T_5_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g3_1
T_5_20_wire_logic_cluster/lc_1/in_1

End 

Net : uart_drone.data_AuxZ0Z_3
T_8_16_wire_logic_cluster/lc_5/out
T_0_16_sp12_h_l_1
T_4_16_lc_trk_g1_2
T_4_16_wire_logic_cluster/lc_3/in_0

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g0_5
T_8_16_input_2_5
T_8_16_wire_logic_cluster/lc_5/in_2

End 

Net : scaler_3_data_14
T_11_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_10
T_9_17_sp4_v_t_47
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_0/in_1

End 

Net : scaler_2_data_14
T_9_14_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_47
T_9_16_sp4_v_t_43
T_8_20_lc_trk_g1_6
T_8_20_wire_logic_cluster/lc_0/in_1

End 

Net : uart_pc.data_AuxZ0Z_5
T_5_20_wire_logic_cluster/lc_5/out
T_4_20_sp4_h_l_2
T_3_16_sp4_v_t_39
T_2_17_lc_trk_g2_7
T_2_17_input_2_3
T_2_17_wire_logic_cluster/lc_3/in_2

T_5_20_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g3_5
T_5_20_wire_logic_cluster/lc_5/in_1

End 

Net : uart_pc.data_AuxZ0Z_6
T_5_21_wire_logic_cluster/lc_0/out
T_5_18_sp4_v_t_40
T_5_14_sp4_v_t_45
T_4_15_lc_trk_g3_5
T_4_15_input_2_4
T_4_15_wire_logic_cluster/lc_4/in_2

T_5_21_wire_logic_cluster/lc_0/out
T_5_21_lc_trk_g0_0
T_5_21_input_2_0
T_5_21_wire_logic_cluster/lc_0/in_2

End 

Net : uart_pc.data_AuxZ0Z_3
T_5_20_wire_logic_cluster/lc_3/out
T_6_17_sp4_v_t_47
T_3_17_sp4_h_l_4
T_4_17_lc_trk_g2_4
T_4_17_input_2_0
T_4_17_wire_logic_cluster/lc_0/in_2

T_5_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_3/in_1

End 

Net : uart_pc.data_AuxZ0Z_7
T_5_20_wire_logic_cluster/lc_7/out
T_5_17_sp4_v_t_38
T_6_17_sp4_h_l_8
T_5_17_lc_trk_g0_0
T_5_17_input_2_6
T_5_17_wire_logic_cluster/lc_6/in_2

T_5_20_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g1_7
T_5_20_wire_logic_cluster/lc_7/in_1

End 

Net : uart_pc.data_AuxZ1Z_2
T_5_20_wire_logic_cluster/lc_2/out
T_5_10_sp12_v_t_23
T_5_17_lc_trk_g3_3
T_5_17_input_2_0
T_5_17_wire_logic_cluster/lc_0/in_2

T_5_20_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g2_2
T_5_20_input_2_2
T_5_20_wire_logic_cluster/lc_2/in_2

End 

Net : uart_drone.data_AuxZ0Z_1
T_8_16_wire_logic_cluster/lc_1/out
T_8_16_sp4_h_l_7
T_4_16_sp4_h_l_10
T_4_16_lc_trk_g1_7
T_4_16_wire_logic_cluster/lc_1/in_3

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g0_1
T_8_16_input_2_1
T_8_16_wire_logic_cluster/lc_1/in_2

End 

Net : uart_pc.stateZ0Z_0
T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_0/in_0

T_7_16_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g0_1
T_7_15_input_2_3
T_7_15_wire_logic_cluster/lc_3/in_2

End 

Net : Commands_frame_decoder.source_CH2data_1_sqmuxa_cascade_
T_5_15_wire_logic_cluster/lc_6/ltout
T_5_15_wire_logic_cluster/lc_7/in_2

End 

Net : uart_drone.data_AuxZ0Z_2
T_8_16_wire_logic_cluster/lc_2/out
T_3_16_sp12_h_l_0
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_2/in_3

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g0_2
T_8_16_input_2_2
T_8_16_wire_logic_cluster/lc_2/in_2

End 

Net : uart_pc.data_AuxZ1Z_0
T_5_20_wire_logic_cluster/lc_0/out
T_5_8_sp12_v_t_23
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_3/in_3

T_5_20_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g0_0
T_5_20_input_2_0
T_5_20_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone.data_AuxZ0Z_4
T_8_16_wire_logic_cluster/lc_7/out
T_0_16_sp12_h_l_5
T_4_16_lc_trk_g1_6
T_4_16_wire_logic_cluster/lc_4/in_3

T_8_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g2_7
T_8_16_input_2_7
T_8_16_wire_logic_cluster/lc_7/in_2

End 

Net : uart_drone.data_AuxZ0Z_0
T_8_16_wire_logic_cluster/lc_0/out
T_5_16_sp12_h_l_0
T_4_16_lc_trk_g1_0
T_4_16_wire_logic_cluster/lc_0/in_3

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g2_0
T_8_16_input_2_0
T_8_16_wire_logic_cluster/lc_0/in_2

End 

Net : uart_drone.timer_Count_RNO_0_0_1_cascade_
T_5_17_wire_logic_cluster/lc_3/ltout
T_5_17_wire_logic_cluster/lc_4/in_2

End 

Net : Commands_frame_decoder.un1_sink_data_valid_2_0_cascade_
T_5_15_wire_logic_cluster/lc_3/ltout
T_5_15_wire_logic_cluster/lc_4/in_2

End 

Net : uart_drone.stateZ0Z_0
T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g2_3
T_7_16_wire_logic_cluster/lc_2/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.count_1_1_cascade_
T_4_10_wire_logic_cluster/lc_4/ltout
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : Commands_frame_decoder.source_CH4data_1_sqmuxa_cascade_
T_5_14_wire_logic_cluster/lc_0/ltout
T_5_14_wire_logic_cluster/lc_1/in_2

End 

Net : uart_drone.stateZ0Z_1
T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_2/in_0

End 

Net : uart_pc.stateZ0Z_1
T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_input_2_6
T_7_16_wire_logic_cluster/lc_6/in_2

T_7_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_3/in_1

End 

Net : uart_pc.data_AuxZ0Z_4
T_5_20_wire_logic_cluster/lc_4/out
T_5_16_sp4_v_t_45
T_4_17_lc_trk_g3_5
T_4_17_wire_logic_cluster/lc_5/in_3

T_5_20_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g2_4
T_5_20_input_2_4
T_5_20_wire_logic_cluster/lc_4/in_2

End 

Net : uart_pc_sync.aux_1__0__0_0
T_9_1_wire_logic_cluster/lc_2/out
T_7_1_sp4_h_l_1
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.stateZ0Z_2
T_3_13_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g2_7
T_3_13_wire_logic_cluster/lc_7/in_0

T_3_13_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g2_7
T_3_13_wire_logic_cluster/lc_0/in_1

End 

Net : uart_drone.data_AuxZ0Z_7
T_5_16_wire_logic_cluster/lc_4/out
T_5_16_lc_trk_g2_4
T_5_16_input_2_4
T_5_16_wire_logic_cluster/lc_4/in_2

T_5_16_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_7/in_3

End 

Net : dron_frame_decoder_1.stateZ0Z_3
T_3_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g2_3
T_3_13_input_2_7
T_3_13_wire_logic_cluster/lc_7/in_2

T_3_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g2_3
T_3_13_input_2_3
T_3_13_wire_logic_cluster/lc_3/in_2

End 

Net : uart_drone.data_AuxZ0Z_6
T_5_16_wire_logic_cluster/lc_3/out
T_5_16_lc_trk_g0_3
T_5_16_input_2_3
T_5_16_wire_logic_cluster/lc_3/in_2

T_5_16_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g2_3
T_4_16_wire_logic_cluster/lc_6/in_3

End 

Net : uart_drone.data_AuxZ0Z_5
T_5_16_wire_logic_cluster/lc_1/out
T_5_16_lc_trk_g0_1
T_5_16_input_2_1
T_5_16_wire_logic_cluster/lc_1/in_2

T_5_16_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g3_1
T_4_16_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_output_c
T_4_21_wire_logic_cluster/lc_2/out
T_4_21_lc_trk_g0_2
T_4_21_input_2_2
T_4_21_wire_logic_cluster/lc_2/in_2

T_4_21_wire_logic_cluster/lc_2/out
T_4_19_sp12_v_t_23
T_4_7_sp12_v_t_23
T_5_7_sp12_h_l_0
T_12_7_sp4_h_l_9
T_15_3_sp4_v_t_44
T_15_0_span4_vert_24
T_15_0_lc_trk_g0_0
T_15_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_pc_sync.aux_3__0__0_0
T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_2/in_3

End 

Net : uart_drone_sync.aux_3__0_Z0Z_0
T_8_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_7/in_3

End 

Net : uart_drone_sync.aux_2__0_Z0Z_0
T_8_1_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g1_1
T_8_2_wire_logic_cluster/lc_5/in_3

End 

Net : uart_drone_sync.aux_1__0_Z0Z_0
T_8_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g2_6
T_8_1_wire_logic_cluster/lc_1/in_3

End 

Net : uart_drone_sync.aux_0__0_Z0Z_0
T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g1_0
T_8_1_wire_logic_cluster/lc_6/in_3

End 

Net : uart_pc_sync.aux_0__0__0_0
T_9_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g2_1
T_9_1_wire_logic_cluster/lc_2/in_3

End 

Net : uart_pc_sync.aux_2__0__0_0
T_7_1_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g0_7
T_7_2_wire_logic_cluster/lc_4/in_3

End 

Net : CONSTANT_ONE_NET
T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_17_sp4_v_t_46
T_2_20_lc_trk_g1_6
T_2_20_input_2_5
T_2_20_wire_logic_cluster/lc_5/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_17_sp4_v_t_46
T_2_19_lc_trk_g2_3
T_2_19_input_2_1
T_2_19_wire_logic_cluster/lc_1/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_17_sp4_v_t_46
T_2_19_lc_trk_g2_3
T_2_19_input_2_3
T_2_19_wire_logic_cluster/lc_3/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_17_sp4_v_t_46
T_2_19_lc_trk_g3_3
T_2_19_input_2_6
T_2_19_wire_logic_cluster/lc_6/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_25_sp4_v_t_42
T_3_29_sp4_h_l_7
T_4_29_lc_trk_g3_7
T_4_29_input_2_2
T_4_29_wire_logic_cluster/lc_2/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_25_sp4_v_t_42
T_3_29_sp4_h_l_7
T_4_29_lc_trk_g2_7
T_4_29_input_2_3
T_4_29_wire_logic_cluster/lc_3/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_25_sp4_v_t_42
T_3_29_sp4_h_l_7
T_4_29_lc_trk_g3_7
T_4_29_input_2_4
T_4_29_wire_logic_cluster/lc_4/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_25_sp4_v_t_42
T_3_29_sp4_h_l_7
T_4_29_lc_trk_g2_7
T_4_29_input_2_5
T_4_29_wire_logic_cluster/lc_5/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_25_sp4_v_t_42
T_3_29_sp4_h_l_7
T_4_29_lc_trk_g3_7
T_4_29_input_2_6
T_4_29_wire_logic_cluster/lc_6/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_25_sp4_v_t_42
T_3_29_sp4_h_l_7
T_4_29_lc_trk_g2_7
T_4_29_input_2_7
T_4_29_wire_logic_cluster/lc_7/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_2_25_sp4_v_t_42
T_3_29_sp4_h_l_7
T_4_29_lc_trk_g2_7
T_4_29_input_2_1
T_4_29_wire_logic_cluster/lc_1/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_2_21_sp4_v_t_46
T_3_21_sp4_h_l_4
T_2_17_sp4_v_t_44
T_2_13_sp4_v_t_44
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_1/in_1

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_23_sp4_v_t_37
T_4_27_sp4_v_t_38
T_4_30_lc_trk_g0_6
T_4_30_input_2_0
T_4_30_wire_logic_cluster/lc_0/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_23_sp4_v_t_37
T_4_27_sp4_v_t_38
T_4_30_lc_trk_g1_6
T_4_30_input_2_1
T_4_30_wire_logic_cluster/lc_1/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_42
T_5_19_sp4_h_l_7
T_7_19_lc_trk_g3_2
T_7_19_input_2_7
T_7_19_wire_logic_cluster/lc_7/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_42
T_5_19_sp4_h_l_7
T_9_19_sp4_h_l_10
T_8_19_lc_trk_g1_2
T_8_19_input_2_7
T_8_19_wire_logic_cluster/lc_7/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_42
T_5_19_sp4_h_l_7
T_9_19_sp4_h_l_10
T_9_19_lc_trk_g0_7
T_9_19_input_2_7
T_9_19_wire_logic_cluster/lc_7/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_42
T_5_19_sp4_h_l_7
T_9_19_sp4_h_l_7
T_11_19_lc_trk_g2_2
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_12_sp12_v_t_22
T_1_13_sp4_v_t_44
T_1_9_sp4_v_t_37
T_0_11_lc_trk_g0_0
T_0_11_wire_mult/lc_0/in_0

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_0_19_sp4_v_t_37
T_0_15_sp4_v_t_37
T_0_11_sp4_v_t_37
T_0_12_lc_trk_g3_5
T_0_12_wire_mult/lc_0/in_0

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_42
T_5_19_sp4_h_l_7
T_9_19_sp4_h_l_10
T_13_19_sp4_h_l_10
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_0/in_1

T_1_23_wire_logic_cluster/lc_1/out
T_0_23_sp12_h_l_6
T_8_11_sp12_v_t_22
T_8_14_lc_trk_g2_2
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_42
T_5_19_sp4_h_l_7
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_36
T_12_16_lc_trk_g2_4
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_1_23_wire_logic_cluster/lc_1/out
T_1_23_sp4_h_l_7
T_4_19_sp4_v_t_42
T_5_19_sp4_h_l_7
T_8_15_sp4_v_t_42
T_9_15_sp4_h_l_7
T_11_15_lc_trk_g2_2
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

End 

Net : clk_system_c_g
T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_1_wire_logic_cluster/lc_3/clk

End 

Net : uart_input_drone_c
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_1_lc_trk_g1_4
T_8_1_wire_logic_cluster/lc_0/in_3

End 

Net : uart_input_pc_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_1/in_3

End 

