

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_322_1'
================================================================
* Date:           Tue Jun 18 12:24:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.960 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_322_1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      48|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        0|     -|        6|       6|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       26|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       32|      90|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |zigzag_index_U  |decode_block_1_Pipeline_VITIS_LOOP_322_1_zigzag_index_ROM_AUTO_1R  |        0|  6|   6|    0|    64|    6|     1|          384|
    +----------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                   |        0|  6|   6|    0|    64|    6|     1|          384|
    +----------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln322_fu_110_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln323_fu_138_p2   |         +|   0|  0|  17|          10|          10|
    |icmp_ln322_fu_104_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  48|          25|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    7|         14|
    |i_fu_46                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_46                           |  7|   0|    7|          0|
    |zext_ln322_reg_174                |  7|   0|   64|         57|
    |zext_ln322_reg_174_pp0_iter1_reg  |  7|   0|   64|         57|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 26|   0|  140|        114|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_322_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  decode_block.1_Pipeline_VITIS_LOOP_322_1|  return value|
|out_buf             |   in|   10|     ap_none|                                   out_buf|        scalar|
|HuffBuff_address0   |  out|    8|   ap_memory|                                  HuffBuff|         array|
|HuffBuff_ce0        |  out|    1|   ap_memory|                                  HuffBuff|         array|
|HuffBuff_q0         |   in|   32|   ap_memory|                                  HuffBuff|         array|
|QuantBuff_address0  |  out|    6|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_ce0       |  out|    1|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_we0       |  out|    1|   ap_memory|                                 QuantBuff|         array|
|QuantBuff_d0        |  out|   32|   ap_memory|                                 QuantBuff|         array|
+--------------------+-----+-----+------------+------------------------------------------+--------------+

