Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Thu Mar 03 17:37:32 2016
| Host              : ECJ1-222-24 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file ParkingMeter_timing_summary_routed.rpt -rpx ParkingMeter_timing_summary_routed.rpx
| Design            : ParkingMeter
| Device            : 7a35t-cpg236
| Speed File        : -2L  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: db_div/out_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display0/div0/out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.116        0.000                      0                  288        0.259        0.000                      0                  288        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.116        0.000                      0                  288        0.259        0.000                      0                  288        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 2.355ns (40.058%)  route 3.524ns (59.943%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 r  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 f  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 r  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.710    10.291    deb_reset10/FF3/I3
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.105    10.396 r  deb_reset10/FF3/num[0]_i_1/O
                         net (fo=1, routed)           0.000    10.396    tl0/D[0]
    SLICE_X57Y23         FDRE                                         r  tl0/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.250    14.250    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[0]/C
                         clock pessimism              0.267    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.030    14.512    tl0/num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 2.376ns (40.271%)  route 3.524ns (59.729%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 r  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 f  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 r  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.710    10.291    deb_reset10/FF3/I3
    SLICE_X57Y23         LUT4 (Prop_lut4_I2_O)        0.126    10.417 r  deb_reset10/FF3/num[2]_i_1/O
                         net (fo=1, routed)           0.000    10.417    tl0/D[2]
    SLICE_X57Y23         FDRE                                         r  tl0/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.250    14.250    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
                         clock pessimism              0.267    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.069    14.551    tl0/num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.355ns (40.782%)  route 3.420ns (59.218%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 f  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 r  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 f  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.605    10.187    deb_reset10/FF3/I3
    SLICE_X57Y25         LUT4 (Prop_lut4_I0_O)        0.105    10.292 r  deb_reset10/FF3/num[11]_i_1/O
                         net (fo=1, routed)           0.000    10.292    tl0/D[11]
    SLICE_X57Y25         FDRE                                         r  tl0/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.249    14.249    tl0/clock_IBUF_BUFG
    SLICE_X57Y25                                                      r  tl0/num_reg[11]/C
                         clock pessimism              0.225    14.474    
                         clock uncertainty           -0.035    14.439    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.030    14.469    tl0/num_reg[11]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 2.374ns (40.976%)  route 3.420ns (59.024%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 f  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 r  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 f  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.605    10.187    deb_reset10/FF3/I3
    SLICE_X57Y25         LUT4 (Prop_lut4_I0_O)        0.124    10.311 r  deb_reset10/FF3/num[5]_i_1/O
                         net (fo=1, routed)           0.000    10.311    tl0/D[5]
    SLICE_X57Y25         FDRE                                         r  tl0/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.249    14.249    tl0/clock_IBUF_BUFG
    SLICE_X57Y25                                                      r  tl0/num_reg[5]/C
                         clock pessimism              0.225    14.474    
                         clock uncertainty           -0.035    14.439    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.069    14.508    tl0/num_reg[5]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 2.355ns (41.013%)  route 3.387ns (58.987%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 r  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 f  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 r  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.573    10.154    deb_reset10/FF3/I3
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.105    10.259 r  deb_reset10/FF3/num[3]_i_1/O
                         net (fo=1, routed)           0.000    10.259    tl0/D[3]
    SLICE_X57Y23         FDRE                                         r  tl0/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.250    14.250    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[3]/C
                         clock pessimism              0.267    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.032    14.514    tl0/num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.355ns (41.004%)  route 3.388ns (58.996%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 r  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 f  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 r  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.574    10.155    deb_reset205/FF3/I3
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.105    10.260 r  deb_reset205/FF3/num[8]_i_1/O
                         net (fo=1, routed)           0.000    10.260    tl0/D[8]
    SLICE_X56Y24         FDRE                                         r  tl0/num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.249    14.249    tl0/clock_IBUF_BUFG
    SLICE_X56Y24                                                      r  tl0/num_reg[8]/C
                         clock pessimism              0.243    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.076    14.533    tl0/num_reg[8]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 2.355ns (41.054%)  route 3.381ns (58.946%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 f  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 r  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 f  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.567    10.148    deb_reset10/FF3/I3
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.105    10.253 r  deb_reset10/FF3/num[6]_i_1/O
                         net (fo=1, routed)           0.000    10.253    tl0/D[6]
    SLICE_X56Y24         FDRE                                         r  tl0/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.249    14.249    tl0/clock_IBUF_BUFG
    SLICE_X56Y24                                                      r  tl0/num_reg[6]/C
                         clock pessimism              0.243    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.072    14.529    tl0/num_reg[6]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 2.358ns (41.044%)  route 3.387ns (58.956%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 f  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 r  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 f  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.573    10.154    deb_reset10/FF3/I3
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.108    10.262 r  deb_reset10/FF3/num[4]_i_1/O
                         net (fo=1, routed)           0.000    10.262    tl0/D[4]
    SLICE_X57Y23         FDRE                                         r  tl0/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.250    14.250    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[4]/C
                         clock pessimism              0.267    14.517    
                         clock uncertainty           -0.035    14.482    
    SLICE_X57Y23         FDRE (Setup_fdre_C_D)        0.069    14.551    tl0/num_reg[4]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 2.356ns (41.014%)  route 3.388ns (58.986%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 r  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 f  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 r  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.574    10.155    deb_reset205/FF3/I3
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.106    10.261 r  deb_reset205/FF3/num[9]_i_1/O
                         net (fo=1, routed)           0.000    10.261    tl0/D[9]
    SLICE_X56Y24         FDRE                                         r  tl0/num_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.249    14.249    tl0/clock_IBUF_BUFG
    SLICE_X56Y24                                                      r  tl0/num_reg[9]/C
                         clock pessimism              0.243    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.106    14.563    tl0/num_reg[9]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 tl0/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl0/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 2.355ns (41.054%)  route 3.381ns (58.946%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.358     4.517    tl0/clock_IBUF_BUFG
    SLICE_X57Y23                                                      r  tl0/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.348     4.865 r  tl0/num_reg[2]/Q
                         net (fo=16, routed)          0.705     5.570    dp_add500/DEB/FF3/DI[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.242     5.812 r  dp_add500/DEB/FF3/num[3]_i_13/O
                         net (fo=1, routed)           0.000     5.812    dp_add500/DEB/FF3/n_0_num[3]_i_13
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.256 r  dp_add500/DEB/FF3/num_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    dp_add500/DEB/FF3/n_0_num_reg[3]_i_3
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.434 r  dp_add500/DEB/FF3/num_reg[11]_i_3/O[0]
                         net (fo=4, routed)           0.481     6.915    dp_add150/PUL/FF3/I5[0]
    SLICE_X54Y22         LUT3 (Prop_lut3_I2_O)        0.238     7.153 r  dp_add150/PUL/FF3/num[7]_i_5/O
                         net (fo=1, routed)           0.253     7.406    dp_add150/DEB/FF3/I3[0]
    SLICE_X55Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.442     7.848 f  dp_add150/DEB/FF3/num_reg[7]_i_2/O[2]
                         net (fo=2, routed)           0.701     8.549    tl0/temp3[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.253     8.802 r  tl0/num[12]_i_4/O
                         net (fo=1, routed)           0.674     9.476    tl0/n_0_num[12]_i_4
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.105     9.581 f  tl0/num[12]_i_2/O
                         net (fo=13, routed)          0.567    10.148    deb_reset10/FF3/I3
    SLICE_X56Y24         LUT4 (Prop_lut4_I2_O)        0.105    10.253 r  deb_reset10/FF3/num[7]_i_1/O
                         net (fo=1, routed)           0.000    10.253    tl0/D[7]
    SLICE_X56Y24         FDRE                                         r  tl0/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.249    14.249    tl0/clock_IBUF_BUFG
    SLICE_X56Y24                                                      r  tl0/num_reg[7]/C
                         clock pessimism              0.243    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.106    14.563    tl0/num_reg[7]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 display0/div0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display0/div0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.473    display0/div0/clock_IBUF_BUFG
    SLICE_X63Y16                                                      r  display0/div0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display0/div0/count_reg[24]/Q
                         net (fo=5, routed)           0.115     1.730    display0/div0/count[24]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  display0/div0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    display0/div0/data0[24]
    SLICE_X63Y16         FDRE                                         r  display0/div0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.859     1.986    display0/div0/clock_IBUF_BUFG
    SLICE_X63Y16                                                      r  display0/div0/count_reg[24]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    display0/div0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 display0/div0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display0/div0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.472    display0/div0/clock_IBUF_BUFG
    SLICE_X63Y17                                                      r  display0/div0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  display0/div0/count_reg[28]/Q
                         net (fo=5, routed)           0.115     1.729    display0/div0/count[28]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  display0/div0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    display0/div0/data0[28]
    SLICE_X63Y17         FDRE                                         r  display0/div0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.858     1.985    display0/div0/clock_IBUF_BUFG
    SLICE_X63Y17                                                      r  display0/div0/count_reg[28]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    display0/div0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.567     1.450    db_div/clock_IBUF_BUFG
    SLICE_X57Y7                                                       r  db_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  db_div/count_reg[0]/Q
                         net (fo=5, routed)           0.167     1.758    db_div/n_0_count_reg[0]
    SLICE_X57Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  db_div/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.803    db_div/n_0_count[0]_i_1__1
    SLICE_X57Y7          FDRE                                         r  db_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.836     1.963    db_div/clock_IBUF_BUFG
    SLICE_X57Y7                                                       r  db_div/count_reg[0]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X57Y7          FDRE (Hold_fdre_C_D)         0.091     1.541    db_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display0/div0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display0/div0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.474    display0/div0/clock_IBUF_BUFG
    SLICE_X63Y15                                                      r  display0/div0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display0/div0/count_reg[20]/Q
                         net (fo=5, routed)           0.118     1.733    display0/div0/count[20]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  display0/div0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    display0/div0/data0[20]
    SLICE_X63Y15         FDRE                                         r  display0/div0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.860     1.987    display0/div0/clock_IBUF_BUFG
    SLICE_X63Y15                                                      r  display0/div0/count_reg[20]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    display0/div0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.473    div1/clock_IBUF_BUFG
    SLICE_X60Y15                                                      r  div1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  div1/count_reg[7]/Q
                         net (fo=6, routed)           0.124     1.761    div1/n_0_count_reg[7]
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  div1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    div1/n_5_count_reg[8]_i_1
    SLICE_X60Y15         FDRE                                         r  div1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.858     1.985    div1/clock_IBUF_BUFG
    SLICE_X60Y15                                                      r  div1/count_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.134     1.607    div1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.559     1.442    div0/clock_IBUF_BUFG
    SLICE_X54Y18                                                      r  div0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  div0/count_reg[23]/Q
                         net (fo=5, routed)           0.124     1.730    div0/n_0_count_reg[23]
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  div0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    div0/n_5_count_reg[24]_i_1
    SLICE_X54Y18         FDRE                                         r  div0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.828     1.955    div0/clock_IBUF_BUFG
    SLICE_X54Y18                                                      r  div0/count_reg[23]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    div0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.473    div1/clock_IBUF_BUFG
    SLICE_X60Y14                                                      r  div1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  div1/count_reg[3]/Q
                         net (fo=4, routed)           0.124     1.761    div1/n_0_count_reg[3]
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  div1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    div1/n_5_count_reg[4]_i_1
    SLICE_X60Y14         FDRE                                         r  div1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.859     1.986    div1/clock_IBUF_BUFG
    SLICE_X60Y14                                                      r  div1/count_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.134     1.607    div1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 db_div/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_div/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.567     1.450    db_div/clock_IBUF_BUFG
    SLICE_X56Y9                                                       r  db_div/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  db_div/count_reg[11]/Q
                         net (fo=5, routed)           0.124     1.738    db_div/n_0_count_reg[11]
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  db_div/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    db_div/n_5_count_reg[12]_i_1
    SLICE_X56Y9          FDRE                                         r  db_div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.836     1.963    db_div/clock_IBUF_BUFG
    SLICE_X56Y9                                                       r  db_div/count_reg[11]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.134     1.584    db_div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 db_div/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.566     1.449    db_div/clock_IBUF_BUFG
    SLICE_X56Y10                                                      r  db_div/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  db_div/count_reg[15]/Q
                         net (fo=6, routed)           0.124     1.737    db_div/n_0_count_reg[15]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  db_div/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    db_div/n_5_count_reg[16]_i_1
    SLICE_X56Y10         FDRE                                         r  db_div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.835     1.962    db_div/clock_IBUF_BUFG
    SLICE_X56Y10                                                      r  db_div/count_reg[15]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.134     1.583    db_div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.562     1.445    div0/clock_IBUF_BUFG
    SLICE_X54Y15                                                      r  div0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div0/count_reg[11]/Q
                         net (fo=5, routed)           0.124     1.733    div0/n_0_count_reg[11]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  div0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    div0/n_5_count_reg[12]_i_1
    SLICE_X54Y15         FDRE                                         r  div0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.831     1.958    div0/clock_IBUF_BUFG
    SLICE_X54Y15                                                      r  div0/count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDRE (Hold_fdre_C_D)         0.134     1.579    div0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                     
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X57Y7    db_div/count_reg[0]/C   
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X56Y9    db_div/count_reg[10]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X56Y9    db_div/count_reg[11]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X56Y9    db_div/count_reg[12]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X56Y10   db_div/count_reg[13]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X56Y10   db_div/count_reg[14]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X56Y10   db_div/count_reg[15]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X56Y10   db_div/count_reg[16]/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X56Y11   db_div/count_reg[17]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y11   db_div/count_reg[17]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y11   db_div/count_reg[18]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y11   db_div/count_reg[19]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y11   db_div/count_reg[20]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y12   db_div/count_reg[21]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y12   db_div/count_reg[22]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y12   db_div/count_reg[23]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y12   db_div/count_reg[24]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y13   db_div/count_reg[25]/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y13   db_div/count_reg[26]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y10   db_div/count_reg[13]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y10   db_div/count_reg[14]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y10   db_div/count_reg[15]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X56Y10   db_div/count_reg[16]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X59Y17   div1/count_reg[0]/C     
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y17   div1/count_reg[13]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y17   div1/count_reg[14]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y17   div1/count_reg[15]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y17   div1/count_reg[16]/C    
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y18   div1/count_reg[17]/C    



