{
  "module_name": "memory.json",
  "hash_id": "5c45863cd1557258ea1248c1ea662a47994740e4dd54c0d14053ef4af5b203c5",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/snowridgex/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.\",\n        \"EventCode\": \"0xc3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of misaligned load uops that are 4K page splits.\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"MISALIGN_MEM_REF.LOAD_PAGE_SPLIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of misaligned store uops that are 4K page splits.\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"MISALIGN_MEM_REF.STORE_PAGE_SPLIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts all code reads that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.ALL_CODE_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000044\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all code reads that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.ALL_CODE_RD.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000044\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts modified writebacks from L1 cache and L2 cache that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.COREWB_M.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3002184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts modified writebacks from L1 cache and L2 cache that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.COREWB_M.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3002184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.DEMAND_CODE_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.DEMAND_CODE_RD.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts cacheable demand data reads, L1 data cache hardware prefetches and software prefetches (except PREFETCHW) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"This event is deprecated. Refer to new event OCR.DEMAND_DATA_AND_L1PF_RD.L3_MISS_LOCAL\",\n        \"Deprecated\": \"1\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.DEMAND_RFO.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.DEMAND_RFO.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores which modify a full 64 byte cacheline that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.FULL_STREAMING_WR.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x802184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores which modify a full 64 byte cacheline that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.FULL_STREAMING_WR.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x802184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.HWPF_L2_CODE_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000040\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 cache hardware prefetch code reads (written to the L2 cache only) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.HWPF_L2_CODE_RD.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000040\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.HWPF_L2_DATA_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 cache hardware prefetch data reads (written to the L2 cache only) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.HWPF_L2_DATA_RD.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.HWPF_L2_RFO.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts L2 cache hardware prefetch RFOs (written to the L2 cache only) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.HWPF_L2_RFO.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts modified writebacks from L1 cache that miss the L2 cache that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.L1WB_M.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1002184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts modified writebacks from L1 cache that miss the L2 cache that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.L1WB_M.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1002184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts modified writeBacks from L2 cache that miss the L3 cache that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.L2WB_M.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2002184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts modified writeBacks from L2 cache that miss the L3 cache that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.L2WB_M.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2002184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts miscellaneous requests, such as I/O accesses, that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.OTHER.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184008000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts miscellaneous requests, such as I/O accesses, that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.OTHER.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184008000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores which modify only part of a 64 byte cacheline that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.PARTIAL_STREAMING_WR.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x402184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores which modify only part of a 64 byte cacheline that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.PARTIAL_STREAMING_WR.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x402184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all hardware and software prefetches that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.PREFETCHES.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000470\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.READS_TO_CORE.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000477\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all data read, code read and RFO requests including demands and prefetches to the core caches (L1 or L2) that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.READS_TO_CORE.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000477\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.STREAMING_WR.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000800\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts streaming stores that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.STREAMING_WR.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x2184000800\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts uncached memory reads that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.UC_RD.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x102184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts uncached memory reads that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.UC_RD.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x102184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts uncached memory writes that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.UC_WR.L3_MISS\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x202184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts uncached memory writes that were not supplied by the L3 cache.\",\n        \"EventCode\": \"0XB7\",\n        \"EventName\": \"OCR.UC_WR.L3_MISS_LOCAL\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x202184000000\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}