// Seed: 2543868157
module module_0 ();
  always id_1 <= 1'b0;
  wire id_2;
  parameter id_3 = "";
  tri  id_4 = 1;
  wire id_5;
  assign id_4 = -1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_5 :
  assert property (@(*) 1) id_4 <= (id_1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  wire id_14, id_15;
  always $display(-1, -1, -1);
  module_0 modCall_1 ();
endmodule
