=========================================================
Scheduler report file
Generated by stratus_hls 19.10-p100  (91500.011111)
On:          Thu Dec 31 22:42:33 2020
Project Dir: /home/hanji/stratus/mv1/train_npu/sfu
Module:      fp_mul
HLS Config:  DPA
=========================================================
Scheduler report for : _dst_valid                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dst_valid             2 (1:FALSE)      --              FALSE  fp_mul.h,l:15,c:16 -> l:73,c:7                      
                                                                                                                  
src_valid             4 (3:TRUE)       --              FALSE  fp_mul.h,l:11,c:15 -> l:75,c:19                     
                                                                                                                  
dst_valid             4 (3:TRUE)       --              FALSE  fp_mul.h,l:15,c:16 -> l:75,c:7                      
                                                                                                                  
                                                                                                                  
Scheduler report for : _float_mul                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
write.sign            2 (1:FALSE)      --              FALSE  fp_mul.h,l:50,c:9                                   
                                                                                                                  
write.exp             2 (1:FALSE)      --              FALSE  fp_mul.h,l:50,c:9                                   
                                                                                                                  
write.man             2 (1:FALSE)      --              FALSE  fp_mul.h,l:50,c:9                                   
                                                                                                                  
a.sign.operator=      4 (3:TRUE)       --              FALSE  @(f:fp_mul.h,l:12,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
a.exp.operator=       4 (3:TRUE)       --              FALSE  @(f:fp_mul.h,l:12,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
a.man.operator=       4 (3:TRUE)       --              FALSE  @(f:fp_mul.h,l:12,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
b.sign.operator=      4 (3:TRUE)       --              FALSE  @(f:fp_mul.h,l:13,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
b.exp.operator=       4 (3:TRUE)       --              FALSE  @(f:fp_mul.h,l:13,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
b.man.operator=       4 (3:TRUE)       --              FALSE  @(f:fp_mul.h,l:13,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
mul::mul_internal::c  4 (3:TRUE)       --              FALSE  fp_mul.h,l:63,c:15                                  
                                                                                                                  
operator=.man         4 (3:TRUE)       --              FALSE  fp_mul.h,l:66,c:9                                   
                                                                                                                  
operator=.exp         4 (3:TRUE)       --              FALSE  fp_mul.h,l:66,c:9                                   
                                                                                                                  
operator=.sign        4 (3:TRUE)       --              FALSE  fp_mul.h,l:66,c:9                                   
                                                                                                                  
                                                                                                                  
