<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro G-2012.09L-SP1 , Build 029R, Mar 11 2013
#install: C:\lscc\diamond\2.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: ANDREWPC1-PC

#Implementation: SPI_controller

$ Start of Compile
#Sun Nov 10 23:41:54 2013

Synopsys HDL Compiler, version comp201209rcp1, Build 271R, built Mar 11 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

Synopsys VHDL Compiler, version comp201209rcp1, Build 271R, built Mar 11 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"C:\lscc\diamond\2.2_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":11:7:11:27|Top entity is set to AP1220_controller_top.
VHDL syntax check successful!
# Sun Nov 10 23:41:54 2013

###########################################################]
Synopsys Verilog Compiler, version comp201209rcp1, Build 271R, built Mar 11 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\lucent\machxo2.v"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\2.2_x64\cae_library\synthesis\verilog\machxo2.v"
@I::"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\pmi_def.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_io_cntl.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_idec.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_alu.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v"
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":249:12:249:18|ipd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":259:15:259:21|jpd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":270:15:270:21|kpd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":281:15:281:21|lpd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":387:12:387:19|iopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":397:15:397:22|jopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":408:15:408:22|kopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":419:15:419:22|lopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":429:12:429:19|mopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":439:15:439:22|nopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":450:15:450:22|oopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":461:15:461:22|popd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":642:9:642:11|iti is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":669:12:669:14|jti is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":697:12:697:14|kti is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":725:12:725:14|lti is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1109:12:1109:17|im_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1119:15:1119:20|jm_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1130:15:1130:20|km_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1141:15:1141:20|lm_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1152:12:1152:18|imb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1162:15:1162:21|jmb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1173:15:1173:21|kmb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1184:15:1184:21|lmb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1267:12:1267:12|i is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1279:15:1279:15|j is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1292:15:1292:15|k is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1305:15:1305:15|l is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1336:19:1336:19|i is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1360:22:1360:22|j is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1385:22:1385:22|k is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1410:22:1410:22|l is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1437:19:1437:19|i is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1461:22:1461:22|j is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1486:22:1486:22|k is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1511:22:1511:22|l is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1603:12:1603:19|iitb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1615:15:1615:22|jitb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1628:15:1628:22|kitb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1641:15:1641:22|litb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1770:12:1770:17|i_both is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1793:15:1793:20|j_both is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1817:15:1817:20|k_both is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1841:15:1841:20|l_both is already declared in this scope.
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txcver_fifo.v"
@N: CG334 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":953:16:953:28|Read directive translate_off 
@N: CG333 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":1017:16:1017:27|Read directive translate_on 
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver_fifo.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/slave_passthru/rtl/verilog\slave_passthru.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/slave_passthru/rtl/verilog\passthru.v"
Verilog syntax check successful!
# Sun Nov 10 23:41:55 2013

###########################################################]
@N: CD720 :"C:\lscc\diamond\2.2_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":11:7:11:27|Top entity is set to AP1220_controller_top.
File C:\lscc\diamond\2.2_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\lscc\diamond\2.2_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":11:7:11:27|Synthesizing work.ap1220_controller_top.behavioral 
@N: CD231 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":33:16:33:17|Using onehot encoding for type state_type (idle="100000")
@W: CD749 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":189:55:189:71|Index value of type natural (or large positive integer) could be out of prefix range 0 to 4 
@W: CD749 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":189:18:189:34|Index value of type natural (or large positive integer) could be out of prefix range 0 to 4 
@W: CD749 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":190:19:190:35|Index value of type natural (or large positive integer) could be out of prefix range 0 to 4 
@W: CD749 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":192:17:192:33|Index value of type natural (or large positive integer) could be out of prefix range 0 to 4 
@W: CD749 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":194:19:194:35|Index value of type natural (or large positive integer) could be out of prefix range 0 to 4 
@N: CD364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":212:5:212:5|Removed redundant assignment
@W: CG296 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":219:26:219:32|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":221:6:221:8|Referenced variable rst is not in sensitivity list
@N: CD364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":346:5:346:16|Removed redundant assignment
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":69:7:69:11|Signal delay is undriven 
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Signal reg_0_i is undriven 
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":84:8:84:14|Signal reg_1_i is undriven 
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":85:8:85:14|Signal reg_2_i is undriven 
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":86:8:86:14|Signal reg_3_i is undriven 
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":87:8:87:14|Signal reg_4_i is undriven 
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":88:8:88:14|Signal reg_5_i is undriven 
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":89:8:89:14|Signal reg_6_i is undriven 
@W: CD638 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":90:8:90:14|Signal reg_7_i is undriven 
@N: CD630 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\shift_reg_16_bit.vhd":5:7:5:22|Synthesizing work.shift_reg_16_bit.behavioral 
@N: CD233 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\shift_reg_16_bit.vhd":18:22:18:23|Using sequential encoding for type shift_state_type
Post processing for work.shift_reg_16_bit.behavioral
Post processing for work.ap1220_controller_top.behavioral
@W: CL252 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Bit 0 of signal reg_0_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Bit 1 of signal reg_0_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Bit 2 of signal reg_0_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Bit 3 of signal reg_0_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Bit 4 of signal reg_0_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Bit 5 of signal reg_0_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Bit 6 of signal reg_0_i is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":83:8:83:14|Bit 7 of signal reg_0_i is floating -- simulation mismatch possible.
@W: CL271 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":204:3:204:4|Pruning bits 7 to 4 of Q(7 downto 0) -- not in use ... 
@W: CL167 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":361:1:361:8|Input spi_controllerslv_err of instance lm8_inst is floating
@W: CL167 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":361:1:361:8|Input spi_controllerslv_rty of instance lm8_inst is floating
@W: CL167 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":361:1:361:8|Input spi_controllerintr_active_high of instance lm8_inst is floating
@W: CL271 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":329:2:329:3|Pruning bits 30 to 3 of idx(30 downto 0) -- not in use ... 
@N: CL201 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":221:3:221:4|Trying to extract state machine for register current_state
Extracted state machine for register current_state
State machine has 5 reachable states with original encodings of:
   000001
   000010
   000100
   010000
   100000
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\..\firmware\AP1220_controller_top.vhd":18:3:18:6|Input miso is unused
# Sun Nov 10 23:41:55 2013

###########################################################]
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\lucent\machxo2.v"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\2.2_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\2.2_x64\cae_library\synthesis\verilog\machxo2.v"
@I::"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\pmi_def.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_io_cntl.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_idec.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_alu.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_include_all.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v"
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":249:12:249:18|ipd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":259:15:259:21|jpd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":270:15:270:21|kpd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":281:15:281:21|lpd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":387:12:387:19|iopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":397:15:397:22|jopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":408:15:408:22|kopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":419:15:419:22|lopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":429:12:429:19|mopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":439:15:439:22|nopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":450:15:450:22|oopd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":461:15:461:22|popd_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":642:9:642:11|iti is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":669:12:669:14|jti is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":697:12:697:14|kti is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":725:12:725:14|lti is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1109:12:1109:17|im_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1119:15:1119:20|jm_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1130:15:1130:20|km_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1141:15:1141:20|lm_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1152:12:1152:18|imb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1162:15:1162:21|jmb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1173:15:1173:21|kmb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1184:15:1184:21|lmb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1267:12:1267:12|i is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1279:15:1279:15|j is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1292:15:1292:15|k is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1305:15:1305:15|l is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1336:19:1336:19|i is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1360:22:1360:22|j is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1385:22:1385:22|k is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1410:22:1410:22|l is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1437:19:1437:19|i is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1461:22:1461:22|j is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1486:22:1486:22|k is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1511:22:1511:22|l is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1603:12:1603:19|iitb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1615:15:1615:22|jitb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1628:15:1628:22|kitb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1641:15:1641:22|litb_idx is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1770:12:1770:17|i_both is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1793:15:1793:20|j_both is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1817:15:1817:20|k_both is already declared in this scope.
@W: CG921 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1841:15:1841:20|l_both is already declared in this scope.
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txcver_fifo.v"
@N: CG334 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":953:16:953:28|Read directive translate_off 
@N: CG333 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":1017:16:1017:27|Read directive translate_on 
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver_fifo.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/slave_passthru/rtl/verilog\slave_passthru.v"
@I:"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/slave_passthru/rtl/verilog\passthru.v"
Verilog syntax check successful!
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\pmi_def.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
File C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\system_conf.v changed - recompiling
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":48:7:48:14|Synthesizing module arbiter2

	MAX_DAT_WIDTH=32'b00000000000000000000000000001000
	WBS_DAT_WIDTH=32'b00000000000000000000000000001000
	WBM0_DAT_WIDTH=32'b00000000000000000000000000001000
	WBM1_DAT_WIDTH=32'b00000000000000000000000000001000
   Generated name = arbiter2_8s_8s_8s_8s

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_idec.v":47:7:47:14|Synthesizing module lm8_idec

	PROM_AW=32'b00000000000000000000000000001100
   Generated name = lm8_idec_12s

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\pmi_def.v":69:7:69:16|Synthesizing module pmi_addsub

	pmi_data_width=32'b00000000000000000000000000001000
	pmi_result_width=32'b00000000000000000000000000001000
	pmi_sign=24'b011011110110011001100110
	pmi_family=56'b01001101011000010110001101101000010110000100111100110010
	module_type=80'b01110000011011010110100101011111011000010110010001100100011100110111010101100010
   Generated name = pmi_addsub_8s_8s_off_MachXO2_pmi_addsub

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_alu.v":47:7:47:13|Synthesizing module lm8_alu

	FAMILY_NAME=56'b01001101011000010110001101101000010110000100111100110010
   Generated name = lm8_alu_MachXO2

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\pmi_def.v":48:7:48:27|Synthesizing module pmi_distributed_spram

	pmi_addr_depth=32'b00000000000000000000000000010000
	pmi_addr_width=32'b00000000000000000000000000000100
	pmi_data_width=32'b00000000000000000000000000001110
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_init_file=32'b01101110011011110110111001100101
	pmi_init_file_format=48'b011000100110100101101110011000010111001001111001
	pmi_family=56'b01001101011000010110001101101000010110000100111100110010
	module_type=168'b011100000110110101101001010111110110010001101001011100110111010001110010011010010110001001110101011101000110010101100100010111110111001101110000011100100110000101101101
   Generated name = pmi_distributed_spram_16s_4s_14s_noreg_none_binary_MachXO2_pmi_distributed_spram_1_layer1

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":49:7:49:19|Synthesizing module lm8_flow_cntl

	PGM_STACK_AW=32'b00000000000000000000000000000100
	PGM_STACK_AD=32'b00000000000000000000000000010000
	PROM_WB=32'b00000000000000000000000000000000
	PROM_AW=32'b00000000000000000000000000001100
	FAMILY_NAME=56'b01001101011000010110001101101000010110000100111100110010
   Generated name = lm8_flow_cntl_4s_16s_0s_12s_MachXO2

@W: CG296 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":225:25:228:39|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":234:52:234:58|Referenced variable import_ is not in sensitivity list
@W: CG290 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":234:36:234:42|Referenced variable export_ is not in sensitivity list
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":121:14:121:22|No assignment to fetch_cyc
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":122:60:122:72|No assignment to fetch_cyc_nxt
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_io_cntl.v":47:8:47:18|Synthesizing module lm8_io_cntl

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v":49:7:49:19|Synthesizing module lm8_interrupt

	INTERRUPTS=32'b00000000000000000000000000001000
   Generated name = lm8_interrupt_8s

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v":47:7:47:14|Synthesizing module lm8_core

	FAMILY_NAME=56'b01001101011000010110001101101000010110000100111100110010
	EXT_AW=32'b00000000000000000000000000010000
	PROM_WB=32'b00000000000000000000000000000000
	PROM_AW=32'b00000000000000000000000000001100
	PROM_AD=32'b00000000000000000001000000000000
	REGISTERS_16=32'b00000000000000000000000000000000
	PGM_STACK_AW=32'b00000000000000000000000000000100
	PGM_STACK_AD=32'b00000000000000000000000000010000
	INTERRUPTS=32'b00000000000000000000000000001000
	REG13=5'b01101
	REG14=5'b01110
	REG15=5'b01111
   Generated name = lm8_core_Z2_layer1

@N: CG179 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v":350:28:350:36|Removing redundant assignment
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\pmi_def.v":24:7:24:27|Synthesizing module pmi_distributed_dpram

	pmi_addr_depth=32'b00000000000000000000000000100000
	pmi_addr_width=32'b00000000000000000000000000000101
	pmi_data_width=32'b00000000000000000000000000001000
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_init_file=32'b01101110011011110110111001100101
	pmi_init_file_format=48'b011000100110100101101110011000010111001001111001
	pmi_family=56'b01001101011000010110001101101000010110000100111100110010
	module_type=168'b011100000110110101101001010111110110010001101001011100110111010001110010011010010110001001110101011101000110010101100100010111110110010001110000011100100110000101101101
   Generated name = pmi_distributed_dpram_32s_5s_8s_noreg_none_binary_MachXO2_pmi_distributed_dpram_3_layer1

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v":114:31:114:39|No assignment to page_ptr2
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v":114:42:114:50|No assignment to page_ptr3
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":50:7:50:9|Synthesizing module lm8

	LATTICE_FAMILY=56'b01001101011000010110001101101000010110000100111100110010
	CFG_ROM_EN=32'b00000000000000000000000000000000
	CFG_ROM_BASE_ADDRESS=32'b00000000000000000000000000000000
	I_CFG_XIP=32'b00000000000000000000000000000000
	CFG_PROM_INIT_FILE=840'b010000110011101000101111010101010111001101100101011100100111001100101111010000010110111001100100011100100110010101110111010100000100001100110001001011110100010001101111011000110111010101101101011001010110111001110100011100110010111101000111011010010111010001001000011101010110001000101111010000010101000000110001001100100011001000110000010111110110001101101111011011100111010001110010011011110110110000101111010000010101000000110001001100100011001000110000010111110110001101101111011011100111010001110010011011110110110000101111011100110110111101100110011101000111011101100001011100100110010100101111010101010100000101010010010101000101010001100101011100110111010000101111010100100110010101101100011001010110000101110011011001010010111101110000011100100110111101101101010111110110100101101110011010010111010000101110011011010110010101101101
	CFG_PROM_INIT_FILE_FORMAT=24'b011010000110010101111000
	CFG_PROM_SIZE=32'b00000000000000000001000000000000
	CFG_PROM_BASE_ADDRESS=32'b00000000000000000000000000000000
	CFG_SP_INIT_FILE=888'b010000110011101000101111010101010111001101100101011100100111001100101111010000010110111001100100011100100110010101110111010100000100001100110001001011110100010001101111011000110111010101101101011001010110111001110100011100110010111101000111011010010111010001001000011101010110001000101111010000010101000000110001001100100011001000110000010111110110001101101111011011100111010001110010011011110110110000101111010000010101000000110001001100100011001000110000010111110110001101101111011011100111010001110010011011110110110000101111011100110110111101100110011101000111011101100001011100100110010100101111010101010100000101010010010101000101010001100101011100110111010000101111010100100110010101101100011001010110000101110011011001010010111101110011011000110111001001100001011101000110001101101000011100000110000101100100010111110110100101101110011010010111010000101110011011010110010101101101
	CFG_SP_INIT_FILE_FORMAT=24'b011010000110010101111000
	SP_PORT_ENABLE=32'b00000000000000000000000000000001
	SP_SIZE=32'b00000000000000000000100000000000
	SP_BASE_ADDRESS=32'b00000000000000000000000000000000
	CFG_IO_BASE_ADDRESS=32'b10000000000000000000000000000000
	CFG_EXT_SIZE_8=32'b00000000000000000000000000000000
	CFG_EXT_SIZE_16=32'b00000000000000000000000000000001
	CFG_EXT_SIZE_32=32'b00000000000000000000000000000000
	CFG_REGISTER_16=32'b00000000000000000000000000000000
	CFG_REGISTER_32=32'b00000000000000000000000000000001
	CFG_CALL_STACK_8=32'b00000000000000000000000000000000
	CFG_CALL_STACK_16=32'b00000000000000000000000000000001
	CFG_CALL_STACK_32=32'b00000000000000000000000000000000
	INTERRUPTS=32'b00000000000000000000000000001000
	CFG_EXT_SIZE=32'b00000000000000000000000000010000
	CFG_CALL_STACK=32'b00000000000000000000000000010000
	PROM_AW=32'b00000000000000000000000000001100
	ALIGN_PROM_ROM_BASE=32'b00000000000000000000000000000000
	SP_AW=32'b00000000000000000000000000001011
	ALIGN_SP_BASE=32'b00000000000000000000000000000000
	ALIGN_SP_ROM_BASE=32'b00000000000000000011000000000000
	ALIGN_IO_BASE=32'b10000000000000000000000000000000
	PGM_STACK_AW=32'b00000000000000000000000000000100
	INTERNAL_SP_CHECK=32'b00000000000000000000000000000000
   Generated name = lm8_Z4_layer1

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\pmi_def.v":115:7:115:16|Synthesizing module pmi_ram_dq

	pmi_addr_depth=32'b00000000000000000001000000000000
	pmi_addr_width=32'b00000000000000000000000000001100
	pmi_data_width=32'b00000000000000000000000000010010
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_gsr=56'b01100100011010010111001101100001011000100110110001100101
	pmi_resetmode=40'b0110000101110011011110010110111001100011
	pmi_optimization=40'b0111001101110000011001010110010101100100
	pmi_init_file=840'b010000110011101000101111010101010111001101100101011100100111001100101111010000010110111001100100011100100110010101110111010100000100001100110001001011110100010001101111011000110111010101101101011001010110111001110100011100110010111101000111011010010111010001001000011101010110001000101111010000010101000000110001001100100011001000110000010111110110001101101111011011100111010001110010011011110110110000101111010000010101000000110001001100100011001000110000010111110110001101101111011011100111010001110010011011110110110000101111011100110110111101100110011101000111011101100001011100100110010100101111010101010100000101010010010101000101010001100101011100110111010000101111010100100110010101101100011001010110000101110011011001010010111101110000011100100110111101101101010111110110100101101110011010010111010000101110011011010110010101101101
	pmi_init_file_format=24'b011010000110010101111000
	pmi_write_mode=48'b011011100110111101110010011011010110000101101100
	pmi_family=56'b01001101011000010110001101101000010110000100111100110010
	module_type=80'b01110000011011010110100101011111011100100110000101101101010111110110010001110001
   Generated name = pmi_ram_dq_Z5_layer1

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":360:25:360:39|No assignment to first_fetch_nxt
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\pmi_def.v":115:7:115:16|Synthesizing module pmi_ram_dq

	pmi_addr_depth=32'b00000000000000000000100000000000
	pmi_addr_width=32'b00000000000000000000000000001011
	pmi_data_width=32'b00000000000000000000000000001000
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_gsr=56'b01100100011010010111001101100001011000100110110001100101
	pmi_resetmode=40'b0110000101110011011110010110111001100011
	pmi_optimization=40'b0111001101110000011001010110010101100100
	pmi_init_file=888'b010000110011101000101111010101010111001101100101011100100111001100101111010000010110111001100100011100100110010101110111010100000100001100110001001011110100010001101111011000110111010101101101011001010110111001110100011100110010111101000111011010010111010001001000011101010110001000101111010000010101000000110001001100100011001000110000010111110110001101101111011011100111010001110010011011110110110000101111010000010101000000110001001100100011001000110000010111110110001101101111011011100111010001110010011011110110110000101111011100110110111101100110011101000111011101100001011100100110010100101111010101010100000101010010010101000101010001100101011100110111010000101111010100100110010101101100011001010110000101110011011001010010111101110011011000110111001001100001011101000110001101101000011100000110000101100100010111110110100101101110011010010111010000101110011011010110010101101101
	pmi_init_file_format=24'b011010000110010101111000
	pmi_write_mode=48'b011011100110111101110010011011010110000101101100
	pmi_family=56'b01001101011000010110001101101000010110000100111100110010
	module_type=80'b01110000011011010110100101011111011100100110000101101101010111110110010001110001
   Generated name = pmi_ram_dq_Z6_layer1

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":84:15:84:21|No assignment to I_CYC_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":85:15:85:21|No assignment to I_STB_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":86:21:86:27|No assignment to I_CTI_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":87:21:87:27|No assignment to I_BTE_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":88:15:88:20|No assignment to I_WE_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":89:15:89:21|No assignment to I_SEL_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":90:21:90:27|No assignment to I_DAT_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":91:22:91:28|No assignment to I_ADR_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":92:15:92:22|No assignment to I_LOCK_O
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":208:23:208:32|No assignment to prom_waddr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":208:35:208:44|No assignment to prom_raddr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":209:22:209:31|No assignment to prom_wdata
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":211:23:211:30|No assignment to sp_waddr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":211:33:211:40|No assignment to sp_raddr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":212:21:212:28|No assignment to sp_wdata
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":223:23:223:34|No assignment to prom_wb_addr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":223:37:223:52|No assignment to prom_wb_addr_nxt
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":224:22:224:34|No assignment to prom_wb_instr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":224:37:224:53|No assignment to prom_wb_instr_nxt
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":225:21:225:33|No assignment to prom_wb_state
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":225:36:225:52|No assignment to prom_wb_state_nxt
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":409:14:409:20|No assignment to ext_din
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":411:14:411:23|No assignment to sp_rd_addr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":411:26:411:39|No assignment to sp_rd_addr_nxt
@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":640:40:640:49|No assignment to wire core_start

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":641:8:641:21|No assignment to prom_copy_done
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":641:24:641:41|No assignment to prom_copy_done_nxt
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":642:8:642:19|No assignment to sp_copy_done
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":642:22:642:37|No assignment to sp_copy_done_nxt
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":77:7:77:10|Synthesizing module gpio

	GPIO_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	GPIO_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000100
	INPUT_WIDTH=32'b00000000000000000000000000000001
	OUTPUT_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	INPUT_PORTS_ONLY=32'b00000000000000000000000000000000
	OUTPUT_PORTS_ONLY=32'b00000000000000000000000000000001
	BOTH_INPUT_AND_OUTPUT=32'b00000000000000000000000000000000
	TRISTATE_PORTS=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = gpio_Z7_layer1

@N: CG364 :"C:\lscc\diamond\2.2_x64\cae_library\synthesis\verilog\machxo2.v":82:7:82:8|Synthesizing module BB

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":63:7:63:13|Synthesizing module TRI_PIO

	DATA_WIDTH=32'b00000000000000000000000000000001
	IRQ_MODE=32'b00000000000000000000000000000000
	LEVEL=32'b00000000000000000000000000000000
	EDGE=32'b00000000000000000000000000000001
	POSE_EDGE_IRQ=32'b00000000000000000000000000000001
	NEGE_EDGE_IRQ=32'b00000000000000000000000000000000
	EITHER_EDGE_IRQ=32'b00000000000000000000000000000000
	UDLY=32'b00000000000000000000000000000001
   Generated name = TRI_PIO_1s_0s_0s_1s_1s_0s_0s_1s

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":106:9:106:16|No assignment to IRQ_MASK
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":107:9:107:16|No assignment to IRQ_TEMP
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":108:9:108:20|No assignment to EDGE_CAPTURE
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":109:9:109:20|No assignment to PIO_DATA_DLY
@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":121:30:121:41|No assignment to wire PIO_BOTH_OUT

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":142:26:142:34|No assignment to PIO_DATAO
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":143:26:143:34|No assignment to PIO_DATAI
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":164:26:164:33|No assignment to IRQ_MASK
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":165:26:165:38|No assignment to IRQ_MASK_BOTH
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":166:26:166:33|No assignment to IRQ_TEMP
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":167:26:167:38|No assignment to IRQ_TEMP_BOTH
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":168:26:168:37|No assignment to EDGE_CAPTURE
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":169:26:169:42|No assignment to EDGE_CAPTURE_BOTH
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":170:26:170:37|No assignment to PIO_DATA_DLY
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":171:26:171:42|No assignment to PIO_DATA_DLY_BOTH
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":259:15:259:21|No assignment to jpd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":270:15:270:21|No assignment to kpd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":281:15:281:21|No assignment to lpd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":387:12:387:19|No assignment to iopd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":397:15:397:22|No assignment to jopd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":408:15:408:22|No assignment to kopd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":419:15:419:22|No assignment to lopd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":429:12:429:19|No assignment to mopd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":439:15:439:22|No assignment to nopd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":450:15:450:22|No assignment to oopd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":461:15:461:22|No assignment to popd_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":669:12:669:14|No assignment to jti
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":697:12:697:14|No assignment to kti
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":725:12:725:14|No assignment to lti
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1109:12:1109:17|No assignment to im_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1119:15:1119:20|No assignment to jm_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1130:15:1130:20|No assignment to km_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1141:15:1141:20|No assignment to lm_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1152:12:1152:18|No assignment to imb_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1162:15:1162:21|No assignment to jmb_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1173:15:1173:21|No assignment to kmb_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1184:15:1184:21|No assignment to lmb_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1437:19:1437:19|No assignment to i
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1461:22:1461:22|No assignment to j
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1486:22:1486:22|No assignment to k
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1511:22:1511:22|No assignment to l
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1603:12:1603:19|No assignment to iitb_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1615:15:1615:22|No assignment to jitb_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1628:15:1628:22|No assignment to kitb_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1641:15:1641:22|No assignment to litb_idx
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1770:12:1770:17|No assignment to i_both
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1793:15:1793:20|No assignment to j_both
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1817:15:1817:20|No assignment to k_both
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":1841:15:1841:20|No assignment to l_both
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":321:7:321:13|Synthesizing module intface

	CLK_IN_MHZ=72'b001110000011100000101110001101100011011100110000001100000011000000110000
	UART_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	BAUD_RATE=32'b00000000000000011100001000000000
	FIFO=32'b00000000000000000000000000000000
	LCR_DATA_BITS=32'b00000000000000000000000000001000
	LCR_STOP_BITS=32'b00000000000000000000000000000001
	LCR_PARITY_ENABLE=32'b00000000000000000000000000000000
	LCR_PARITY_ODD=32'b00000000000000000000000000000000
	LCR_PARITY_STICK=32'b00000000000000000000000000000000
	LCR_SET_BREAK=32'b00000000000000000000000000000000
	STDOUT_SIM=32'b00000000000000000000000000000000
	STDOUT_SIMFAST=32'b00000000000000000000000000000000
	A_RBR=4'b0000
	A_THR=4'b0000
	A_IER=4'b0001
	A_IIR=4'b0010
	A_LCR=4'b0011
	A_LSR=4'b0101
	A_DIV=3'b100
	idle=3'b000
	int0=3'b001
	int1=3'b010
	int2=3'b011
	int3=3'b100
   Generated name = intface_Z8_layer1

@W: CG813 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":501:21:501:54|Rounding real from 769.704861 to 770 (simulation mismatch possible)
@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":382:11:382:24|No assignment to wire fifo_empty_thr

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":383:8:383:20|No assignment to wire fifo_full_thr

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":436:32:436:39|No assignment to wire thr_fifo

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":466:13:466:31|No assignment to iir_rd_strobe_delay
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":469:13:469:18|No assignment to lsr2_r
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":469:21:469:26|No assignment to lsr3_r
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":469:29:469:34|No assignment to lsr4_r
@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":491:13:491:32|No assignment to wire fifo_almost_full_thr

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":492:13:492:33|No assignment to wire fifo_almost_empty_thr

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":493:19:493:30|No assignment to wire fifo_din_thr

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":494:13:494:23|No assignment to fifo_wr_thr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":495:13:495:25|No assignment to fifo_wr_q_thr
@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":496:13:496:29|No assignment to wire fifo_wr_pulse_thr

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":94:7:94:12|Synthesizing module rxcver

	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	FIFO=32'b00000000000000000000000000000000
	idle=3'b000
	shift=3'b001
	parity=3'b010
	stop=3'b011
	idle1=3'b100
	lat_family=56'b01001101011000010110001101101000010110000100111100110010
   Generated name = rxcver_8s_0s_0_1_2_3_4_MachXO2

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|No assignment to wire rbr_fifo

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":141:27:141:36|No assignment to wire fifo_empty

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":142:27:142:42|No assignment to wire fifo_almost_full

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":151:25:151:29|No assignment to count
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":163:13:163:20|No assignment to rxclk_en
@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":166:26:166:39|No assignment to wire rbr_fifo_error

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":181:16:181:24|No assignment to wire fifo_full

@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":184:16:184:32|No assignment to wire fifo_almost_empty

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":185:16:185:23|No assignment to fifo_din
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":186:16:186:22|No assignment to fifo_wr
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":187:16:187:24|No assignment to fifo_wr_q
@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":188:16:188:28|No assignment to wire fifo_wr_pulse

@N: CL177 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":472:3:472:8|Sharing sequential element sin_d0_delay.
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":103:7:103:12|Synthesizing module txmitt

	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	FIFO=32'b00000000000000000000000000000000
	start=3'b000
	shift=3'b001
	parity=3'b010
	stop_1bit=3'b011
	stop_2bit=3'b100
	stop_halfbit=3'b101
	start1=3'b110
   Generated name = txmitt_8s_0s_0_1_2_3_4_5_6

@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":150:27:150:39|No assignment to tx_in_start_s
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":155:27:155:35|No assignment to txclk_ena
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":156:27:156:35|No assignment to txclk_enb
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":158:27:158:33|No assignment to count_v
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":159:27:159:36|No assignment to thr_rd_int
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":160:27:160:38|No assignment to thr_rd_delay
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":161:27:161:35|No assignment to last_word
@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":131:7:131:15|Synthesizing module uart_core

	CLK_IN_MHZ=72'b001110000011100000101110001101100011011100110000001100000011000000110000
	UART_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	BAUD_RATE=32'b00000000000000011100001000000000
	FIFO=32'b00000000000000000000000000000000
	LCR_DATA_BITS=32'b00000000000000000000000000001000
	LCR_STOP_BITS=32'b00000000000000000000000000000001
	LCR_PARITY_ENABLE=32'b00000000000000000000000000000000
	LCR_PARITY_ODD=32'b00000000000000000000000000000000
	LCR_PARITY_STICK=32'b00000000000000000000000000000000
	LCR_SET_BREAK=32'b00000000000000000000000000000000
	STDOUT_SIM=32'b00000000000000000000000000000000
	STDOUT_SIMFAST=32'b00000000000000000000000000000000
   Generated name = uart_core_Z9_layer1

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/slave_passthru/rtl/verilog\passthru.v":52:7:52:14|Synthesizing module passthru

	S_WB_ADR_WIDTH=32'b00000000000000000000000000100000
	S_WB_DAT_WIDTH=32'b00000000000000000000000000001000
   Generated name = passthru_32s_8s

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/slave_passthru/rtl/verilog\slave_passthru.v":52:7:52:20|Synthesizing module slave_passthru

	S_WB_ADR_WIDTH=32'b00000000000000000000000000100000
	S_WB_DAT_WIDTH=32'b00000000000000000000000000001000
   Generated name = slave_passthru_32s_8s

@N: CG364 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":335:7:335:23|Synthesizing module AP1220_controller

@W: CG781 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":603:1:603:3|Undriven input PIO_IN on instance LED, tying to 0
@W: CG781 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":603:1:603:3|Undriven input PIO_BOTH_IN on instance LED, tying to 0
@W: CS263 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":695:9:695:29|Port-width mismatch for port slv_sel. Formal has width 1, Actual 4
@W: CG133 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":358:7:358:7|No assignment to i
@W: CG360 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":374:5:374:16|No assignment to wire SHAREDBUS_en

@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":155:10:155:20|Input UART_LOCK_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\uart_core.v":160:36:160:45|Input UART_SEL_I is unused
@N: CL201 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":333:3:333:8|Trying to extract state machine for register genblk2.genblk1.tx_state
Extracted state machine for register genblk2.genblk1.tx_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":135:27:135:40|Input fifo_empty_thr is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":136:15:136:27|Input fifo_full_thr is unused
@N: CL201 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":315:3:315:8|Trying to extract state machine for register cs_state
Extracted state machine for register cs_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL157 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|*Output rbr_fifo has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":141:27:141:36|*Output fifo_empty has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":142:27:142:42|*Output fifo_almost_full has undriven bits -- simulation mismatch possible.
@N: CL201 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":874:2:874:7|Trying to extract state machine for register genblk22.cs_state
Extracted state machine for register genblk22.cs_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL157 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":382:11:382:24|*Output fifo_empty_thr has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":383:8:383:20|*Output fifo_full_thr has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":344:16:344:20|Input cti_i is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":345:16:345:20|Input bte_i is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":355:34:355:41|Input rbr_fifo is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":381:10:381:19|Input fifo_empty is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":384:10:384:15|Input thr_rd is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":385:10:385:25|Input fifo_almost_full is unused
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":106:9:106:16|*Unassigned bits of IRQ_MASK are referenced and tied to 0 -- simulation mismatch possible.
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":95:10:95:23|Input IRQ_MASK_WR_EN is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":96:10:96:23|Input EDGE_CAP_WR_EN is unused
@W: CL246 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":108:34:108:43|Input port bits 7 to 4 of GPIO_DAT_I[7:0] are unused

@W: CL157 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":121:30:121:41|*Output PIO_BOTH_OUT has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":101:10:101:19|Input GPIO_CYC_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":104:10:104:20|Input GPIO_LOCK_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":105:16:105:25|Input GPIO_CTI_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":106:16:106:25|Input GPIO_BTE_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":109:36:109:45|Input GPIO_SEL_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":118:27:118:32|Input PIO_IN is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":119:28:119:38|Input PIO_BOTH_IN is unused
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":84:15:84:21|*Unassigned bits of I_CYC_O are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":85:15:85:21|*Unassigned bits of I_STB_O are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":86:21:86:27|*Unassigned bits of I_CTI_O[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":87:21:87:27|*Unassigned bits of I_BTE_O[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":88:15:88:20|*Unassigned bits of I_WE_O are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":89:15:89:21|*Unassigned bits of I_SEL_O are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":90:21:90:27|*Unassigned bits of I_DAT_O[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":91:22:91:28|*Unassigned bits of I_ADR_O[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":92:15:92:22|*Unassigned bits of I_LOCK_O are referenced and tied to 0 -- simulation mismatch possible.
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":80:10:80:16|Input I_ACK_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":81:10:81:16|Input I_ERR_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":82:10:82:16|Input I_RTY_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":83:16:83:22|Input I_DAT_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":95:10:95:16|Input D_ERR_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":96:10:96:16|Input D_RTY_I is unused
@W: CL159 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":72:10:72:19|Input prom_ready is unused
@W: CL246 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_alu.v":52:17:52:21|Input port bits 13 to 2 of instr[17:0] are unused

@N: CL201 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\AP1220_controller.v":246:0:246:5|Trying to extract state machine for register selected
Extracted state machine for register selected
State machine has 3 reachable states with original encodings of:
   00
   01
   10
# Sun Nov 10 23:41:55 2013

###########################################################]
Synopsys Netlist Linker, version comp201209rcp1, Build 271R, built Mar 11 2013
@N|Running in 64-bit mode
@W: Z198 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":374:8:374:19|Unbound component pmi_ram_dq_Z5_layer1 of instance genblk1\.genblk2\.u1_isp8_prom 
@W: Z198 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":604:8:604:20|Unbound component pmi_ram_dq_Z6_layer1 of instance genblk4\.u1_scratchpad 
@W: Z198 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v":440:14:440:25|Unbound component pmi_distributed_dpram_32s_5s_8s_noreg_none_binary_MachXO2_pmi_distributed_dpram_3_layer1 of instance genblk7\.u1_lm8_rfmem 
@W: Z198 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v":464:14:464:25|Unbound component pmi_distributed_dpram_32s_5s_8s_noreg_none_binary_MachXO2_pmi_distributed_dpram_3_layer1 of instance genblk7\.u2_lm8_rfmem 
@W: Z198 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_alu.v":102:18:102:27|Unbound component pmi_addsub_8s_8s_off_MachXO2_pmi_addsub of instance u1_addsub8 
@W: Z198 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":451:3:451:15|Unbound component pmi_distributed_spram_16s_4s_14s_noreg_none_binary_MachXO2_pmi_distributed_spram_1_layer1 of instance u1_lm8_stkmem 
@W: Z198 :"C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\msb\AP1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":129:6:129:14|Unbound component BB of instance tpio_inst 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\SPI_controller\synwork\SPI_controller_SPI_controller_compiler.linkerlog
=======================================================================================

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 10 23:41:56 2013

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 10 23:41:56 2013

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 618R, Built Mar 14 2013 09:58:16
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@L: C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\SPI_controller\SPI_controller_SPI_controller_scck.rpt 
Printing clock  summary report in "C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\SPI_controller\SPI_controller_SPI_controller_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 108MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":528:6:528:11|Removing sequential instance lm8_inst.uart.u_txmitt.genblk5.thr_ready,  because it is equivalent to instance lm8_inst.uart.u_txmitt.genblk4.thr_empty


Clock Summary
**************

Start                                          Requested     Requested     Clock        Clock              
Clock                                          Frequency     Period        Type         Group              
-----------------------------------------------------------------------------------------------------------
System                                         1.0 MHz       1000.000      system       system_clkgroup    
AP1220_controller_top|clk_i_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
AP1220_controller_top|clk                      1.0 MHz       1000.000      inferred     Inferred_clkgroup_1
===========================================================================================================

@W: MT529 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\ap1220_controller.v":246:0:246:5|Found inferred clock AP1220_controller_top|clk_i_inferred_clock which controls 297 sequential elements including lm8_inst.arbiter.locked. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\shift_reg_16_bit.vhd":70:1:70:2|Found inferred clock AP1220_controller_top|clk which controls 92 sequential elements including SR_16_0.shift_count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

syn_allowed_resources : blockrams=26  set on top level netlist AP1220_controller_top
Finished Pre Mapping Phase.Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 10 23:41:57 2013

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 618R, Built Mar 14 2013 09:58:16
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\gpio.v":121:30:121:41|Tristate driver PIO_BOTH_OUT_1 on net PIO_BOTH_OUT_1 has its enable tied to GND (module gpio_Z7_layer1) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":383:8:383:20|Tristate driver fifo_full_thr on net fifo_full_thr has its enable tied to GND (module intface_Z8_layer1) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\intface.v":382:11:382:24|Tristate driver fifo_empty_thr on net fifo_empty_thr has its enable tied to GND (module intface_Z8_layer1) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":142:27:142:42|Tristate driver fifo_almost_full on net fifo_almost_full has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":141:27:141:36|Tristate driver fifo_empty on net fifo_empty has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|Tristate driver rbr_fifo_1 on net rbr_fifo_1 has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|Tristate driver rbr_fifo_2 on net rbr_fifo_2 has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|Tristate driver rbr_fifo_3 on net rbr_fifo_3 has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|Tristate driver rbr_fifo_4 on net rbr_fifo_4 has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|Tristate driver rbr_fifo_5 on net rbr_fifo_5 has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|Tristate driver rbr_fifo_6 on net rbr_fifo_6 has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|Tristate driver rbr_fifo_7 on net rbr_fifo_7 has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":134:26:134:33|Tristate driver rbr_fifo_8 on net rbr_fifo_8 has its enable tied to GND (module rxcver_8s_0s_0_1_2_3_4_MachXO2) 
@W: MO111 :|Tristate driver fifo_empty_thr_t on net fifo_empty_thr has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver fifo_full_thr_t on net fifo_full_thr has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver RBR_FIFO_t[0] on net RBR_FIFO[0] has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver RBR_FIFO_t[1] on net RBR_FIFO[1] has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver RBR_FIFO_t[2] on net RBR_FIFO[2] has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver RBR_FIFO_t[3] on net RBR_FIFO[3] has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver RBR_FIFO_t[4] on net RBR_FIFO[4] has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver RBR_FIFO_t[5] on net RBR_FIFO[5] has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver RBR_FIFO_t[6] on net RBR_FIFO[6] has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver RBR_FIFO_t[7] on net RBR_FIFO[7] has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver fifo_empty_t on net fifo_empty has its enable tied to GND (module uart_core_Z9_layer1) 
@W: MO111 :|Tristate driver fifo_almost_full_t on net fifo_almost_full has its enable tied to GND (module uart_core_Z9_layer1) 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":123:3:123:8|Removing sequential instance genblk9\.itio_inst\[3\]\.TP.PIO_DATA_I of view:PrimLib.dffre(prim) in hierarchy view:work.gpio_Z7_layer1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":123:3:123:8|Removing sequential instance genblk9\.itio_inst\[2\]\.TP.PIO_DATA_I of view:PrimLib.dffre(prim) in hierarchy view:work.gpio_Z7_layer1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":123:3:123:8|Removing sequential instance genblk9\.itio_inst\[1\]\.TP.PIO_DATA_I of view:PrimLib.dffre(prim) in hierarchy view:work.gpio_Z7_layer1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":123:3:123:8|Removing sequential instance genblk9\.itio_inst\[0\]\.TP.PIO_DATA_I of view:PrimLib.dffre(prim) in hierarchy view:work.gpio_Z7_layer1(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":117:3:117:8|Removing sequential instance LED.genblk9\.itio_inst\[3\]\.TP.PIO_DATA_O of view:PrimLib.dffre(prim) in hierarchy view:work.AP1220_controller(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":111:3:111:8|Removing sequential instance LED.genblk9\.itio_inst\[3\]\.TP.PIO_TRI of view:PrimLib.dffre(prim) in hierarchy view:work.AP1220_controller(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":117:3:117:8|Removing sequential instance LED.genblk9\.itio_inst\[2\]\.TP.PIO_DATA_O of view:PrimLib.dffre(prim) in hierarchy view:work.AP1220_controller(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":111:3:111:8|Removing sequential instance LED.genblk9\.itio_inst\[2\]\.TP.PIO_TRI of view:PrimLib.dffre(prim) in hierarchy view:work.AP1220_controller(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":117:3:117:8|Removing sequential instance LED.genblk9\.itio_inst\[1\]\.TP.PIO_DATA_O of view:PrimLib.dffre(prim) in hierarchy view:work.AP1220_controller(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":111:3:111:8|Removing sequential instance LED.genblk9\.itio_inst\[1\]\.TP.PIO_TRI of view:PrimLib.dffre(prim) in hierarchy view:work.AP1220_controller(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":117:3:117:8|Removing sequential instance LED.genblk9\.itio_inst\[0\]\.TP.PIO_DATA_O of view:PrimLib.dffre(prim) in hierarchy view:work.AP1220_controller(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/gpio/rtl/verilog\tpio.v":111:3:111:8|Removing sequential instance LED.genblk9\.itio_inst\[0\]\.TP.PIO_TRI of view:PrimLib.dffre(prim) in hierarchy view:work.AP1220_controller(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine current_state[0:4] (view:work.AP1220_controller_top(behavioral))
original code -> new code
   000001 -> 00001
   000010 -> 00010
   000100 -> 00100
   010000 -> 01000
   100000 -> 10000
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":236:4:236:15|Removing sequential instance current_state[4] of view:PrimLib.dffs(prim) in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N:"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":340:3:340:4|Found counter in view:work.AP1220_controller_top(behavioral) inst count_32_bit[30:0]
@N: MF179 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":280:9:280:35|Found 31 bit by 31 bit '==' comparator, 'un2_count_32_bit'
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Removing sequential instance wb_dat_i[0] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Removing sequential instance wb_dat_i[7] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Removing sequential instance wb_dat_i[6] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Removing sequential instance wb_dat_i[5] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Removing sequential instance wb_dat_i[4] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Removing sequential instance wb_dat_i[3] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Removing sequential instance wb_dat_i[2] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Removing sequential instance wb_dat_i[1] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\shift_reg_16_bit.vhd":41:1:41:2|Removing instance SR_16_0.data[15],  because it is equivalent to instance SR_16_0.data[11]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\shift_reg_16_bit.vhd":41:1:41:2|Removing instance SR_16_0.data[7],  because it is equivalent to instance SR_16_0.data[11]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\shift_reg_16_bit.vhd":41:1:41:2|Removing instance SR_16_0.data[3],  because it is equivalent to instance SR_16_0.data[11]
Encoding state machine selected[2:0] (view:work.arbiter2_8s_8s_8s_8s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO160 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\ap1220_controller.v":246:0:246:5|Register bit selected[0] is always 0, optimizing ...
Encoding state machine genblk22\.cs_state[3:0] (view:work.intface_Z8_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
Encoding state machine cs_state[4:0] (view:work.rxcver_8s_0s_0_1_2_3_4_MachXO2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N:"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":315:3:315:8|Found counter in view:work.rxcver_8s_0s_0_1_2_3_4_MachXO2(verilog) inst databit_recved_num[3:0]
@N: MF179 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":332:10:332:30|Found 16 bit by 16 bit '==' comparator, 'cs_state12'
Encoding state machine genblk2\.genblk1\.tx_state[6:0] (view:work.txmitt_8s_0s_0_1_2_3_4_5_6(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\txmitt.v":333:3:333:8|Found counter in view:work.txmitt_8s_0s_0_1_2_3_4_5_6(verilog) inst genblk2\.genblk1\.counter[15:0]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Removing instance lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[0],  because it is equivalent to instance lm8_inst.LM8.u1_isp8_core.din_rd1[0]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Removing instance lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[1],  because it is equivalent to instance lm8_inst.LM8.u1_isp8_core.din_rd1[1]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Removing instance lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[2],  because it is equivalent to instance lm8_inst.LM8.u1_isp8_core.din_rd1[2]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Removing instance lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[3],  because it is equivalent to instance lm8_inst.LM8.u1_isp8_core.din_rd1[3]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Removing instance lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[4],  because it is equivalent to instance lm8_inst.LM8.u1_isp8_core.din_rd1[4]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Removing instance lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[5],  because it is equivalent to instance lm8_inst.LM8.u1_isp8_core.din_rd1[5]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Removing instance lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[6],  because it is equivalent to instance lm8_inst.LM8.u1_isp8_core.din_rd1[6]
@W: BN132 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Removing instance lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.dout_alu_reg[7],  because it is equivalent to instance lm8_inst.LM8.u1_isp8_core.din_rd1[7]

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 145MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 145MB)

@N: FA113 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":408:1:408:2|Pipelining module un1_stack_ptr[3:0]
@N: MF169 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":465:3:465:8|Register stack_ptr[3:0] pushed in.
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v":122:3:122:8|Removing sequential instance lm8_inst.LM8.u1_isp8_core.u1_lm8_interrupt.ip[1] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v":122:3:122:8|Removing sequential instance lm8_inst.LM8.u1_isp8_core.u1_lm8_interrupt.ip[7] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v":122:3:122:8|Removing sequential instance lm8_inst.LM8.u1_isp8_core.u1_lm8_interrupt.ip[6] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v":122:3:122:8|Removing sequential instance lm8_inst.LM8.u1_isp8_core.u1_lm8_interrupt.ip[5] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v":122:3:122:8|Removing sequential instance lm8_inst.LM8.u1_isp8_core.u1_lm8_interrupt.ip[4] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v":122:3:122:8|Removing sequential instance lm8_inst.LM8.u1_isp8_core.u1_lm8_interrupt.ip[3] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: BN362 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_interrupt.v":122:3:122:8|Removing sequential instance lm8_inst.LM8.u1_isp8_core.u1_lm8_interrupt.ip[2] in hierarchy view:work.AP1220_controller_top(behavioral) because there are no references to its outputs 
@N: FX404 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/uart_core/rtl/verilog\rxcver.v":324:13:324:16|Found addmux in view:work.AP1220_controller_top(behavioral) inst lm8_inst.uart.u_rxcver.counter_11[15:0] from lm8_inst.uart.u_rxcver.un1_counter_2[15:0] 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 169MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MO161 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\shift_reg_16_bit.vhd":41:1:41:2|Register bit SR_16_0.data[9] is always 1, optimizing ...
@A: BN291 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Boundary register Q_3_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Boundary register Q_2_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Boundary register Q_1_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@A: BN291 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":204:3:204:4|Boundary register Q_0_.fb packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 169MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 87 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 259 clock pin(s) of sequential element(s)
0 instances converted, 259 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       clk                 port                   87         count_32_bit[0]
=======================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            OSCH                   259        Q_0io[0]            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\AndrewPC1\Documents\GitHub\AP1220_control\AP1220_control\diamond\SPI_controller\SPI_controller_SPI_controller.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 169MB)

Writing EDIF Netlist and constraint files
G-2012.09L-SP1 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W|Block-path constraint from CLKNET "AP1220_controller_top|clk_i_inferred_clock" to PORT "AP1220_controller_top|clk" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "AP1220_controller_top|clk" to CLKNET "AP1220_controller_top|clk_i_inferred_clock" not forward annotated in -lpf file. 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 149MB peak: 169MB)

@W: MT246 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\diamond\..\firmware\ap1220_controller_top.vhd":386:1:386:8|Blackbox OSCH is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":604:8:604:20|Blackbox pmi_ram_dq_Z6_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_top.v":374:8:374:19|Blackbox pmi_ram_dq_Z5_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_core.v":464:14:464:25|Blackbox pmi_distributed_dpram_32s_5s_8s_noreg_none_binary_MachXO2_pmi_distributed_dpram_3_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_flow_cntl.v":451:3:451:15|Blackbox pmi_distributed_spram_16s_4s_14s_noreg_none_binary_MachXO2_pmi_distributed_spram_1_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\andrewpc1\documents\github\ap1220_control\ap1220_control\msb\ap1220_controller\soc\../components/lm8/rtl/verilog\lm8_alu.v":102:18:102:27|Blackbox pmi_addsub_8s_8s_off_MachXO2_pmi_addsub is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock AP1220_controller_top|clk with period 1000.00ns. Please declare a user-defined clock on object "p:clk"

@W: MT420 |Found inferred clock AP1220_controller_top|clk_i_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:clk_i"



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 10 23:42:02 2013
#


Top view:               AP1220_controller_top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 492.037

                                               Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                 Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------------
AP1220_controller_top|clk                      1.0 MHz       62.8 MHz      1000.000      15.926        492.037     inferred     Inferred_clkgroup_1
AP1220_controller_top|clk_i_inferred_clock     1.0 MHz       54.8 MHz      1000.000      18.261        981.739     inferred     Inferred_clkgroup_0
System                                         1.0 MHz       65.4 MHz      1000.000      15.297        984.703     system       system_clkgroup    
===================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      System                                      |  1000.000    984.703  |  No paths    -        |  No paths    -        |  No paths    -      
System                                      AP1220_controller_top|clk_i_inferred_clock  |  1000.000    983.107  |  No paths    -        |  No paths    -        |  No paths    -      
AP1220_controller_top|clk_i_inferred_clock  System                                      |  1000.000    983.335  |  No paths    -        |  No paths    -        |  No paths    -      
AP1220_controller_top|clk_i_inferred_clock  AP1220_controller_top|clk_i_inferred_clock  |  1000.000    981.739  |  No paths    -        |  No paths    -        |  No paths    -      
AP1220_controller_top|clk                   AP1220_controller_top|clk                   |  1000.000    993.422  |  1000.000    992.598  |  500.000     493.982  |  500.000     492.037
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: AP1220_controller_top|clk
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                               Arrival            
Instance             Reference                     Type        Pin     Net                  Time        Slack  
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
idx[2]               AP1220_controller_top|clk     FD1S3DX     Q       idx[2]               1.276       492.037
idx[1]               AP1220_controller_top|clk     FD1S3DX     Q       idx[1]               1.272       492.041
idx[0]               AP1220_controller_top|clk     FD1S3DX     Q       idx[0]               1.284       492.152
current_state[0]     AP1220_controller_top|clk     FD1S3DX     Q       current_state[0]     1.180       492.255
count_32_bit[0]      AP1220_controller_top|clk     FD1P3AX     Q       count_32_bit[0]      1.044       493.982
count_32_bit[1]      AP1220_controller_top|clk     FD1P3AX     Q       count_32_bit[1]      1.044       493.982
count_32_bit[2]      AP1220_controller_top|clk     FD1P3AX     Q       count_32_bit[2]      1.044       494.125
count_32_bit[3]      AP1220_controller_top|clk     FD1P3AX     Q       count_32_bit[3]      1.044       494.125
count_32_bit[4]      AP1220_controller_top|clk     FD1P3AX     Q       count_32_bit[4]      1.044       494.125
count_32_bit[5]      AP1220_controller_top|clk     FD1P3AX     Q       count_32_bit[5]      1.044       494.125
===============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                            Required            
Instance            Reference                     Type        Pin     Net               Time         Slack  
                    Clock                                                                                   
------------------------------------------------------------------------------------------------------------
count_32_bit[0]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[1]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[2]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[3]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[4]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[5]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[6]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[7]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[8]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
count_32_bit[9]     AP1220_controller_top|clk     FD1P3AX     SP      count_32_bite     499.528      492.037
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      500.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         499.528

    - Propagation time:                      7.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     492.037

    Number of logic level(s):                12
    Starting point:                          idx[2] / Q
    Ending point:                            count_32_bit[0] / SP
    The start point is clocked by            AP1220_controller_top|clk [falling] on pin CK
    The end   point is clocked by            AP1220_controller_top|clk [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
idx[2]                                 FD1S3DX      Q        Out     1.276     1.276       -         
idx[2]                                 Net          -        -       -         -           19        
SR_16_0.un8_spi_packet_i_a2[83]        ORCALUT4     B        In      0.000     1.276       -         
SR_16_0.un8_spi_packet_i_a2[83]        ORCALUT4     Z        Out     1.153     2.429       -         
un8_spi_packet_i_a2[83]                Net          -        -       -         -           3         
un2_count_32_bit_0_I_1_0               CCU2D        A1       In      0.000     2.429       -         
un2_count_32_bit_0_I_1_0               CCU2D        COUT     Out     1.545     3.973       -         
un2_count_32_bit_0_data_tmp[0]         Net          -        -       -         -           1         
un2_count_32_bit_0_I_9_0               CCU2D        CIN      In      0.000     3.973       -         
un2_count_32_bit_0_I_9_0               CCU2D        COUT     Out     0.143     4.116       -         
un2_count_32_bit_0_data_tmp[2]         Net          -        -       -         -           1         
un2_count_32_bit_0_I_21_0              CCU2D        CIN      In      0.000     4.116       -         
un2_count_32_bit_0_I_21_0              CCU2D        COUT     Out     0.143     4.259       -         
un2_count_32_bit_0_data_tmp[4]         Net          -        -       -         -           1         
un2_count_32_bit_0_I_33_0              CCU2D        CIN      In      0.000     4.259       -         
un2_count_32_bit_0_I_33_0              CCU2D        COUT     Out     0.143     4.402       -         
un2_count_32_bit_0_data_tmp[6]         Net          -        -       -         -           1         
un2_count_32_bit_0_I_45_0              CCU2D        CIN      In      0.000     4.402       -         
un2_count_32_bit_0_I_45_0              CCU2D        COUT     Out     0.143     4.544       -         
un2_count_32_bit_0_data_tmp[8]         Net          -        -       -         -           1         
un2_count_32_bit_0_I_57_0              CCU2D        CIN      In      0.000     4.544       -         
un2_count_32_bit_0_I_57_0              CCU2D        COUT     Out     0.143     4.687       -         
un2_count_32_bit_0_data_tmp[10]        Net          -        -       -         -           1         
un2_count_32_bit_0_I_69_0              CCU2D        CIN      In      0.000     4.687       -         
un2_count_32_bit_0_I_69_0              CCU2D        COUT     Out     0.143     4.830       -         
un2_count_32_bit_0_data_tmp[12]        Net          -        -       -         -           1         
un2_count_32_bit_0_I_81_0              CCU2D        CIN      In      0.000     4.830       -         
un2_count_32_bit_0_I_81_0              CCU2D        COUT     Out     0.143     4.973       -         
un2_count_32_bit_0_data_tmp[14]        Net          -        -       -         -           1         
un2_count_32_bit_0_I_93_0              CCU2D        CIN      In      0.000     4.973       -         
un2_count_32_bit_0_I_93_0              CCU2D        S1       Out     0.981     5.954       -         
un2_count_32_bit_0_N_2                 Net          -        -       -         -           5         
SR_16_0.next_state_0_o3[4]             ORCALUT4     D        In      0.000     5.954       -         
SR_16_0.next_state_0_o3[4]             ORCALUT4     Z        Out     1.089     7.043       -         
next_state[4]                          Net          -        -       -         -           2         
SR_16_0.next_state_0_o3_RNIOPGI[4]     ORCALUT4     B        In      0.000     7.043       -         
SR_16_0.next_state_0_o3_RNIOPGI[4]     ORCALUT4     Z        Out     0.449     7.491       -         
count_32_bite                          Net          -        -       -         -           31        
count_32_bit[0]                        FD1P3AX      SP       In      0.000     7.491       -         
=====================================================================================================




====================================
Detailed Report for Clock: AP1220_controller_top|clk_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                            Arrival            
Instance                                                Reference                                      Type        Pin     Net              Time        Slack  
                                                        Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
lm8_inst.LM8.genblk1\.genblk2\.first_fetch              AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     Q       first_fetch      1.368       981.739
lm8_inst.LM8.u1_isp8_core.genblk4\.page_ptr1[5]         AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     Q       page_ptr1[5]     1.044       986.338
lm8_inst.LM8.u1_isp8_core.genblk4\.page_ptr1[6]         AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     Q       page_ptr1[6]     1.044       986.338
lm8_inst.LM8.u1_isp8_core.genblk4\.page_ptr1[7]         AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     Q       page_ptr1[7]     1.044       986.338
lm8_inst.LM8.u1_isp8_core.genblk4\.page_ptr1[3]         AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     Q       page_ptr1[3]     1.044       987.355
lm8_inst.LM8.u1_isp8_core.genblk4\.page_ptr1[4]         AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     Q       page_ptr1[4]     1.044       987.355
lm8_inst.LM8.u1_isp8_core.u1_lm8_cntl_u1.ext_mem_wr     AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     Q       ext_mem_wr       1.148       987.443
lm8_inst.LM8.u1_isp8_core.u1_lm8_cntl_u1.ext_io_wr      AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     Q       ext_io_wr        1.044       987.483
lm8_inst.LM8.u1_isp8_core.u1_lm8_cntl_u1.ext_mem_rd     AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     Q       ext_mem_rd       1.044       987.547
lm8_inst.LM8.u1_isp8_core.u1_lm8_cntl_u1.ext_io_rd      AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     Q       ext_io_rd        0.972       987.555
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                 Required            
Instance                                                    Reference                                      Type        Pin     Net                   Time         Slack  
                                                            Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
lm8_inst.uart.u_intface.genblk22\.cs_state[1]               AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     D       cs_state_ns[1]        1000.462     981.739
lm8_inst.uart.u_rxcver.genblk3\.break_int_int               AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     SP      un1_lsr_rd            999.528      981.860
lm8_inst.uart.u_rxcver.genblk3\.frame_err_int               AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     SP      un1_lsr_rd            999.528      981.860
lm8_inst.uart.u_rxcver.genblk3\.overrun_err_int             AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     SP      un1_lsr_rd            999.528      981.860
lm8_inst.uart.u_rxcver.genblk3\.parity_err_int              AP1220_controller_top|clk_i_inferred_clock     FD1P3DX     SP      un1_lsr_rd            999.528      981.860
lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.data_cyc         AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     D       data_cyc_nxt4         1000.089     982.671
lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.ext_addr_cyc     AP1220_controller_top|clk_i_inferred_clock     FD1S3BX     D       ext_addr_cyc_nxt4     1000.089     982.671
lm8_inst.uart.u_intface.genblk22\.cs_state[0]               AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     D       cs_state_ns[0]        1000.462     982.756
lm8_inst.LM8.ext_wb_state                                   AP1220_controller_top|clk_i_inferred_clock     FD1S3IX     D       ext_wb_state_nxt4     1000.089     983.120
lm8_inst.arbiter.selected[1]                                AP1220_controller_top|clk_i_inferred_clock     FD1S3DX     D       m3                    1000.089     983.120
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.462

    - Propagation time:                      18.724
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 981.739

    Number of logic level(s):                16
    Starting point:                          lm8_inst.LM8.genblk1\.genblk2\.first_fetch / Q
    Ending point:                            lm8_inst.uart.u_intface.genblk22\.cs_state[1] / D
    The start point is clocked by            AP1220_controller_top|clk_i_inferred_clock [rising] on pin CK
    The end   point is clocked by            AP1220_controller_top|clk_i_inferred_clock [rising] on pin CK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
lm8_inst.LM8.genblk1\.genblk2\.first_fetch                       FD1S3DX      Q        Out     1.368     1.368       -         
first_fetch                                                      Net          -        -       -         -           59        
lm8_inst.LM8.u1_isp8_core.u1_lm8_alu.cout_dout_alu_1_sn_m7_0     ORCALUT4     A        In      0.000     1.368       -         
lm8_inst.LM8.u1_isp8_core.u1_lm8_alu.cout_dout_alu_1_sn_m7_0     ORCALUT4     Z        Out     1.265     2.633       -         
instr_l1_2                                                       Net          -        -       -         -           8         
lm8_inst.LM8.u1_isp8_core.u1_lm8_idec.iels                       ORCALUT4     D        In      0.000     2.633       -         
lm8_inst.LM8.u1_isp8_core.u1_lm8_idec.iels                       ORCALUT4     Z        Out     1.249     3.881       -         
iels                                                             Net          -        -       -         -           7         
lm8_inst.LM8.u1_isp8_core.u1_lm8_idec.iels_RNIMGDN_0             ORCALUT4     A        In      0.000     3.881       -         
lm8_inst.LM8.u1_isp8_core.u1_lm8_idec.iels_RNIMGDN_0             ORCALUT4     Z        Out     0.449     4.330       -         
iels_ie                                                          Net          -        -       -         -           4         
lm8_inst.LM8.u1_isp8_core.genblk1\.genblk2\.ext_addr8            ORCALUT4     A        In      0.000     4.330       -         
lm8_inst.LM8.u1_isp8_core.genblk1\.genblk2\.ext_addr8            ORCALUT4     Z        Out     1.313     5.643       -         
ext_addr8                                                        Net          -        -       -         -           16        
lm8_inst.LM8.genblk4\.genblk1\.un12_external_sp_RNO              ORCALUT4     A        In      0.000     5.643       -         
lm8_inst.LM8.genblk4\.genblk1\.un12_external_sp_RNO              ORCALUT4     Z        Out     1.017     6.660       -         
un12_external_sp_2                                               Net          -        -       -         -           1         
lm8_inst.LM8.genblk4\.genblk1\.un12_external_sp                  ORCALUT4     A        In      0.000     6.660       -         
lm8_inst.LM8.genblk4\.genblk1\.un12_external_sp                  ORCALUT4     Z        Out     1.281     7.941       -         
un12_external_sp                                                 Net          -        -       -         -           11        
lm8_inst.LM8.ext_cyc                                             ORCALUT4     D        In      0.000     7.941       -         
lm8_inst.LM8.ext_cyc                                             ORCALUT4     Z        Out     1.233     9.173       -         
ext_cyc                                                          Net          -        -       -         -           6         
lm8_inst.LM8.genblk3\.D_CYC_O4                                   ORCALUT4     A        In      0.000     9.173       -         
lm8_inst.LM8.genblk3\.D_CYC_O4                                   ORCALUT4     Z        Out     1.281     10.454      -         
LM8D_STB_O                                                       Net          -        -       -         -           11        
lm8_inst.LM8.LEDGPIO_en_4                                        ORCALUT4     C        In      0.000     10.454      -         
lm8_inst.LM8.LEDGPIO_en_4                                        ORCALUT4     Z        Out     1.153     11.607      -         
LEDGPIO_en_4                                                     Net          -        -       -         -           3         
lm8_inst.LM8.LEDGPIO_en_9_tz_tz_RNIV7FD1                         ORCALUT4     A        In      0.000     11.607      -         
lm8_inst.LM8.LEDGPIO_en_9_tz_tz_RNIV7FD1                         ORCALUT4     Z        Out     1.089     12.696      -         
LEDGPIO_en_100_2                                                 Net          -        -       -         -           2         
lm8_inst.LM8.uartUART_en                                         ORCALUT4     B        In      0.000     12.696      -         
lm8_inst.LM8.uartUART_en                                         ORCALUT4     Z        Out     1.350     14.046      -         
uartUART_en                                                      Net          -        -       -         -           27        
lm8_inst.uart.u_intface.rbr_rd_strobe_2                          ORCALUT4     A        In      0.000     14.046      -         
lm8_inst.uart.u_intface.rbr_rd_strobe_2                          ORCALUT4     Z        Out     1.277     15.323      -         
lsr_rd_1                                                         Net          -        -       -         -           10        
lm8_inst.uart.u_intface.lsr_rd                                   ORCALUT4     B        In      0.000     15.323      -         
lm8_inst.uart.u_intface.lsr_rd                                   ORCALUT4     Z        Out     1.153     16.476      -         
lsr_rd                                                           Net          -        -       -         -           3         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m16           ORCALUT4     A        In      0.000     16.476      -         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m16           ORCALUT4     Z        Out     1.017     17.493      -         
N_23_mux                                                         Net          -        -       -         -           1         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m18_bm        ORCALUT4     C        In      0.000     17.493      -         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m18_bm        ORCALUT4     Z        Out     1.017     18.509      -         
m18_bm                                                           Net          -        -       -         -           1         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m18           PFUMX        ALUT     In      0.000     18.509      -         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m18           PFUMX        Z        Out     0.214     18.724      -         
cs_state_ns[1]                                                   Net          -        -       -         -           1         
lm8_inst.uart.u_intface.genblk22\.cs_state[1]                    FD1S3DX      D        In      0.000     18.724      -         
===============================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                               Arrival            
Instance                                        Reference     Type                     Pin       Net                   Time        Slack  
                                                Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[16]     instr_mem_out[16]     0.000       983.107
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[17]     instr_mem_out[17]     0.000       983.107
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[13]     instr_mem_out[13]     0.000       983.923
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[14]     instr_mem_out[14]     0.000       983.923
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[15]     instr_mem_out[15]     0.000       983.923
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[1]      instr_mem_out[1]      0.000       985.620
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[2]      instr_mem_out[2]      0.000       985.620
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[12]     instr_mem_out[12]     0.000       993.748
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[0]      instr_mem_out[0]      0.000       993.906
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom     System        pmi_ram_dq_Z5_layer1     Q[3]      instr_mem_out[3]      0.000       994.994
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                Required            
Instance                                                    Reference     Type        Pin     Net                   Time         Slack  
                                                            Clock                                                                       
----------------------------------------------------------------------------------------------------------------------------------------
lm8_inst.uart.u_intface.genblk22\.cs_state[1]               System        FD1S3DX     D       cs_state_ns[1]        1000.462     983.107
lm8_inst.uart.u_rxcver.genblk3\.break_int_int               System        FD1P3DX     SP      un1_lsr_rd            999.528      983.228
lm8_inst.uart.u_rxcver.genblk3\.frame_err_int               System        FD1P3DX     SP      un1_lsr_rd            999.528      983.228
lm8_inst.uart.u_rxcver.genblk3\.overrun_err_int             System        FD1P3DX     SP      un1_lsr_rd            999.528      983.228
lm8_inst.uart.u_rxcver.genblk3\.parity_err_int              System        FD1P3DX     SP      un1_lsr_rd            999.528      983.228
lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.data_cyc         System        FD1S3DX     D       data_cyc_nxt4         1000.089     984.039
lm8_inst.LM8.u1_isp8_core.u1_lm8_flow_cntl.ext_addr_cyc     System        FD1S3BX     D       ext_addr_cyc_nxt4     1000.089     984.039
lm8_inst.uart.u_intface.genblk22\.cs_state[0]               System        FD1S3DX     D       cs_state_ns[0]        1000.462     984.123
lm8_inst.LM8.ext_wb_state                                   System        FD1S3IX     D       ext_wb_state_nxt4     1000.089     984.488
lm8_inst.arbiter.selected[1]                                System        FD1S3DX     D       m3                    1000.089     984.488
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.462

    - Propagation time:                      17.356
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 983.107

    Number of logic level(s):                16
    Starting point:                          lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom / Q[16]
    Ending point:                            lm8_inst.uart.u_intface.genblk22\.cs_state[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            AP1220_controller_top|clk_i_inferred_clock [rising] on pin CK

Instance / Net                                                                            Pin       Pin               Arrival     No. of    
Name                                                             Type                     Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
lm8_inst.LM8.genblk1\.genblk2\.u1_isp8_prom                      pmi_ram_dq_Z5_layer1     Q[16]     Out     0.000     0.000       -         
instr_mem_out[16]                                                Net                      -         -       -         -           4         
lm8_inst.LM8.u1_isp8_core.u1_lm8_alu.cout_dout_alu_1_sn_m7_0     ORCALUT4                 B         In      0.000     0.000       -         
lm8_inst.LM8.u1_isp8_core.u1_lm8_alu.cout_dout_alu_1_sn_m7_0     ORCALUT4                 Z         Out     1.265     1.265       -         
instr_l1_2                                                       Net                      -         -       -         -           8         
lm8_inst.LM8.u1_isp8_core.u1_lm8_idec.iels                       ORCALUT4                 D         In      0.000     1.265       -         
lm8_inst.LM8.u1_isp8_core.u1_lm8_idec.iels                       ORCALUT4                 Z         Out     1.249     2.514       -         
iels                                                             Net                      -         -       -         -           7         
lm8_inst.LM8.u1_isp8_core.u1_lm8_idec.iels_RNIMGDN_0             ORCALUT4                 A         In      0.000     2.514       -         
lm8_inst.LM8.u1_isp8_core.u1_lm8_idec.iels_RNIMGDN_0             ORCALUT4                 Z         Out     0.449     2.962       -         
iels_ie                                                          Net                      -         -       -         -           4         
lm8_inst.LM8.u1_isp8_core.genblk1\.genblk2\.ext_addr8            ORCALUT4                 A         In      0.000     2.962       -         
lm8_inst.LM8.u1_isp8_core.genblk1\.genblk2\.ext_addr8            ORCALUT4                 Z         Out     1.313     4.275       -         
ext_addr8                                                        Net                      -         -       -         -           16        
lm8_inst.LM8.genblk4\.genblk1\.un12_external_sp_RNO              ORCALUT4                 A         In      0.000     4.275       -         
lm8_inst.LM8.genblk4\.genblk1\.un12_external_sp_RNO              ORCALUT4                 Z         Out     1.017     5.292       -         
un12_external_sp_2                                               Net                      -         -       -         -           1         
lm8_inst.LM8.genblk4\.genblk1\.un12_external_sp                  ORCALUT4                 A         In      0.000     5.292       -         
lm8_inst.LM8.genblk4\.genblk1\.un12_external_sp                  ORCALUT4                 Z         Out     1.281     6.573       -         
un12_external_sp                                                 Net                      -         -       -         -           11        
lm8_inst.LM8.ext_cyc                                             ORCALUT4                 D         In      0.000     6.573       -         
lm8_inst.LM8.ext_cyc                                             ORCALUT4                 Z         Out     1.233     7.806       -         
ext_cyc                                                          Net                      -         -       -         -           6         
lm8_inst.LM8.genblk3\.D_CYC_O4                                   ORCALUT4                 A         In      0.000     7.806       -         
lm8_inst.LM8.genblk3\.D_CYC_O4                                   ORCALUT4                 Z         Out     1.281     9.086       -         
LM8D_STB_O                                                       Net                      -         -       -         -           11        
lm8_inst.LM8.LEDGPIO_en_4                                        ORCALUT4                 C         In      0.000     9.086       -         
lm8_inst.LM8.LEDGPIO_en_4                                        ORCALUT4                 Z         Out     1.153     10.239      -         
LEDGPIO_en_4                                                     Net                      -         -       -         -           3         
lm8_inst.LM8.LEDGPIO_en_9_tz_tz_RNIV7FD1                         ORCALUT4                 A         In      0.000     10.239      -         
lm8_inst.LM8.LEDGPIO_en_9_tz_tz_RNIV7FD1                         ORCALUT4                 Z         Out     1.089     11.328      -         
LEDGPIO_en_100_2                                                 Net                      -         -       -         -           2         
lm8_inst.LM8.uartUART_en                                         ORCALUT4                 B         In      0.000     11.328      -         
lm8_inst.LM8.uartUART_en                                         ORCALUT4                 Z         Out     1.350     12.678      -         
uartUART_en                                                      Net                      -         -       -         -           27        
lm8_inst.uart.u_intface.rbr_rd_strobe_2                          ORCALUT4                 A         In      0.000     12.678      -         
lm8_inst.uart.u_intface.rbr_rd_strobe_2                          ORCALUT4                 Z         Out     1.277     13.955      -         
lsr_rd_1                                                         Net                      -         -       -         -           10        
lm8_inst.uart.u_intface.lsr_rd                                   ORCALUT4                 B         In      0.000     13.955      -         
lm8_inst.uart.u_intface.lsr_rd                                   ORCALUT4                 Z         Out     1.153     15.108      -         
lsr_rd                                                           Net                      -         -       -         -           3         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m16           ORCALUT4                 A         In      0.000     15.108      -         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m16           ORCALUT4                 Z         Out     1.017     16.125      -         
N_23_mux                                                         Net                      -         -       -         -           1         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m18_bm        ORCALUT4                 C         In      0.000     16.125      -         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m18_bm        ORCALUT4                 Z         Out     1.017     17.142      -         
m18_bm                                                           Net                      -         -       -         -           1         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m18           PFUMX                    ALUT      In      0.000     17.142      -         
lm8_inst.uart.u_intface.genblk22\.cs_state_ns_1_0_.m18           PFUMX                    Z         Out     0.214     17.356      -         
cs_state_ns[1]                                                   Net                      -         -       -         -           1         
lm8_inst.uart.u_intface.genblk22\.cs_state[1]                    FD1S3DX                  D         In      0.000     17.356      -         
============================================================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 346 of 6864 (5%)
PIC Latch:       0
I/O cells:       15


Details:
CCU2D:          75
FD1P3AX:        43
FD1P3BX:        28
FD1P3DX:        116
FD1P3IX:        8
FD1S3AX:        3
FD1S3BX:        10
FD1S3DX:        123
FD1S3IX:        5
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            11
OB:             12
OFS1P3DX:       4
OFS1P3IX:       4
OFS1P3JX:       1
ORCALUT4:       536
OSCH:           1
PFUMX:          31
PUR:            1
VHI:            13
VLO:            15
false:          1
true:           3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 41MB peak: 169MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Sun Nov 10 23:42:02 2013

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
