$comment
	File created using the following command:
		vcd file irda_inverter.msim.vcd -direction
$end
$date
	Wed Feb 07 18:41:14 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module irda_inverter_vlg_vec_tst $end
$var reg 1 ! SW [0:0] $end
$var reg 1 " bit_input $end
$var reg 1 # irda_baud $end
$var wire 1 $ bit_output $end
$var wire 1 % sampler $end
$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , bit_output~output_o $end
$var wire 1 - irda_baud~input_o $end
$var wire 1 . SW[0]~input_o $end
$var wire 1 / bit_input~input_o $end
$var wire 1 0 bit_output~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
$end
#10000
1"
1/
0%
10
1,
1$
#20000
0"
0/
1%
00
0,
0$
#50000
1"
1/
0%
10
1,
1$
#80000
0"
0/
1%
00
0,
0$
#110000
b1 !
1.
0%
#140000
1"
1/
1%
#150000
1#
1-
0%
#160000
0#
0-
1%
#170000
0"
0/
0%
#190000
1#
1-
1%
10
1,
1$
#200000
0#
0-
0%
00
0,
0$
#210000
1"
1/
1%
#290000
0"
0/
0%
#300000
1#
1-
1%
10
1,
1$
#310000
0#
0-
0%
00
0,
0$
#340000
1#
1-
1%
10
1,
1$
#360000
0#
0-
0%
00
0,
0$
#390000
1#
1-
1%
10
1,
1$
#400000
0#
0-
0%
00
0,
0$
#420000
1"
1/
1%
#450000
1#
1-
0%
#460000
0#
0-
1%
#500000
0"
0/
0%
#540000
1#
1-
1%
10
1,
1$
#550000
0#
0-
0%
00
0,
0$
#600000
1#
1-
1%
10
1,
1$
#690000
b0 !
0#
0.
0-
0%
00
0,
0$
#1000000
