library IEEE; use IEEE.STD_LOGIC_1164.all;

entity flopr is
	port(clk, reset: in STD_LOGIC;
			 d: 				 in STD_LOGIC_VECTOR(3 downto 0);
			 q: 				 out STD_LOGIC_VECTOR(3 downto 0));
end flopr;

architecture asychronous of flopr is
	begin
		process(clk, reset) begin
			if reset then
				q <= 4"0";
			elsif rising_edge(clk) then
				q <= d;
			end if;
		end process;
	end asychronous;
				