COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------
Covergroup                                             Metric      Goal/ Status                    
                                                                At Least                           
----------------------------------------------------------------------------------------------------
 TYPE /testbench/ALU_OPR_cg                             99.4%        100 Uncovered                 
    Coverpoint ALU_OPR_cg::Cov_alu_opcode              100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_IR_EXEC                 100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_imm_en                  100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_SR1                     100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_SR2                     100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_DR                      100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_imm5                    100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin1                  100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin2                  100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin1_corner           100.0%        100 Covered                   
    Coverpoint ALU_OPR_cg::Cov_aluin2_corner           100.0%        100 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_imm_en                 100.0%        100 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_dr_sr1_imm5             99.9%        100 Uncovered                 
    Cross ALU_OPR_cg::Xc_opcode_dr_sr1_sr2             100.0%        100 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_aluin1                 100.0%        100 Covered                   
    Cross ALU_OPR_cg::Xc_opcode_aluin2                  83.3%        100 Uncovered                 
    Cross ALU_OPR_cg::Cov_opr_zero_zero                100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_one_zero                 100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_zero_one                 100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_one_one                  100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_ALT01_ALT01              100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_ALT01_ALT10              100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_ALT10_ALT01              100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_ALT10_ALT10              100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_pos_pos                  100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_pos_neg                  100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_neg_pos                  100.0%        100 Covered                   
    Cross ALU_OPR_cg::Cov_opr_neg_neg                  100.0%        100 Covered                   
 Covergroup instance \/testbench/ALU_object             99.4%        100 Uncovered                 
    Coverpoint Cov_alu_opcode                          100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        bin ADD_BIN                                     34417          1 Covered                   
        bin AND_BIN                                     34664          1 Covered                   
        bin NOT_BIN                                     34284          1 Covered                   
    Coverpoint Cov_IR_EXEC                             100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        bin ADD_BIN_ex                                  29815          1 Covered                   
        bin AND_BIN_ex                                  29980          1 Covered                   
        bin NOT_BIN_ex                                  29701          1 Covered                   
    Coverpoint Cov_imm_en                              100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        bin HIGH                                        34726          1 Covered                   
        bin LOW                                         34355          1 Covered                   
    Coverpoint Cov_SR1                                 100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin ALU_SR1[0]                                  21316          1 Covered                   
        bin ALU_SR1[1]                                  21337          1 Covered                   
        bin ALU_SR1[2]                                  21229          1 Covered                   
        bin ALU_SR1[3]                                  21419          1 Covered                   
        bin ALU_SR1[4]                                  20943          1 Covered                   
        bin ALU_SR1[5]                                  21003          1 Covered                   
        bin ALU_SR1[6]                                  21307          1 Covered                   
        bin ALU_SR1[7]                                  21035          1 Covered                   
    Coverpoint Cov_SR2                                 100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin ALU_SR2[0]                                   4310          1 Covered                   
        bin ALU_SR2[1]                                   4232          1 Covered                   
        bin ALU_SR2[2]                                   4330          1 Covered                   
        bin ALU_SR2[3]                                   4162          1 Covered                   
        bin ALU_SR2[4]                                   4244          1 Covered                   
        bin ALU_SR2[5]                                   4321          1 Covered                   
        bin ALU_SR2[6]                                   4394          1 Covered                   
        bin ALU_SR2[7]                                   4362          1 Covered                   
    Coverpoint Cov_DR                                  100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin ALU_DR[0]                                   28070          1 Covered                   
        bin ALU_DR[1]                                   20193          1 Covered                   
        bin ALU_DR[2]                                   19884          1 Covered                   
        bin ALU_DR[3]                                   20230          1 Covered                   
        bin ALU_DR[4]                                   20202          1 Covered                   
        bin ALU_DR[5]                                   20536          1 Covered                   
        bin ALU_DR[6]                                   20195          1 Covered                   
        bin ALU_DR[7]                                   20279          1 Covered                   
    Coverpoint Cov_imm5                                100.0%        100 Covered                   
        covered/total bins:                                32         32                           
        missing/total bins:                                 0         32                           
        bin ALU_IMM5[0]                                  1120          1 Covered                   
        bin ALU_IMM5[1]                                  1070          1 Covered                   
        bin ALU_IMM5[2]                                  1108          1 Covered                   
        bin ALU_IMM5[3]                                  1032          1 Covered                   
        bin ALU_IMM5[4]                                  1100          1 Covered                   
        bin ALU_IMM5[5]                                  1128          1 Covered                   
        bin ALU_IMM5[6]                                  1099          1 Covered                   
        bin ALU_IMM5[7]                                  1074          1 Covered                   
        bin ALU_IMM5[8]                                  1093          1 Covered                   
        bin ALU_IMM5[9]                                  1060          1 Covered                   
        bin ALU_IMM5[10]                                 1076          1 Covered                   
        bin ALU_IMM5[11]                                 1107          1 Covered                   
        bin ALU_IMM5[12]                                 1107          1 Covered                   
        bin ALU_IMM5[13]                                 1113          1 Covered                   
        bin ALU_IMM5[14]                                 1040          1 Covered                   
        bin ALU_IMM5[15]                                 1028          1 Covered                   
        bin ALU_IMM5[16]                                 1002          1 Covered                   
        bin ALU_IMM5[17]                                 1090          1 Covered                   
        bin ALU_IMM5[18]                                 1117          1 Covered                   
        bin ALU_IMM5[19]                                 1077          1 Covered                   
        bin ALU_IMM5[20]                                 1109          1 Covered                   
        bin ALU_IMM5[21]                                 1139          1 Covered                   
        bin ALU_IMM5[22]                                 1053          1 Covered                   
        bin ALU_IMM5[23]                                 1094          1 Covered                   
        bin ALU_IMM5[24]                                 1064          1 Covered                   
        bin ALU_IMM5[25]                                 1110          1 Covered                   
        bin ALU_IMM5[26]                                 1091          1 Covered                   
        bin ALU_IMM5[27]                                 1071          1 Covered                   
        bin ALU_IMM5[28]                                 1087          1 Covered                   
        bin ALU_IMM5[29]                                 1044          1 Covered                   
        bin ALU_IMM5[30]                                 1139          1 Covered                   
        bin ALU_IMM5[31]                                 1084          1 Covered                   
    Coverpoint Cov_aluin1                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin auto[0:8191]                                69338          1 Covered                   
        bin auto[8192:16383]                             5676          1 Covered                   
        bin auto[16384:24575]                           15216          1 Covered                   
        bin auto[24576:32767]                            6230          1 Covered                   
        bin auto[32768:40959]                            7564          1 Covered                   
        bin auto[40960:49151]                           14691          1 Covered                   
        bin auto[49152:57343]                            6022          1 Covered                   
        bin auto[57344:65535]                           44841          1 Covered                   
    Coverpoint Cov_aluin2                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin auto[0:8191]                                63069          1 Covered                   
        bin auto[8192:16383]                             2416          1 Covered                   
        bin auto[16384:24575]                            6561          1 Covered                   
        bin auto[24576:32767]                            2704          1 Covered                   
        bin auto[32768:40959]                            3435          1 Covered                   
        bin auto[40960:49151]                            6824          1 Covered                   
        bin auto[49152:57343]                            2689          1 Covered                   
        bin auto[57344:65535]                           81888          1 Covered                   
    Coverpoint Cov_aluin1_corner                       100.0%        100 Covered                   
        covered/total bins:                                 6          6                           
        missing/total bins:                                 0          6                           
        bin aluin1_ALL_1                                 3391          1 Covered                   
        bin aluin1_ALL_0                                10694          1 Covered                   
        bin aluin1_ALT_01                                1899          1 Covered                   
        bin aluin1_ALT_10                                1825          1 Covered                   
        bin aluin1_pos                                 169578          1 Covered                   
        bin aluin1_neg                                 169578          1 Covered                   
    Coverpoint Cov_aluin2_corner                       100.0%        100 Covered                   
        covered/total bins:                                 6          6                           
        missing/total bins:                                 0          6                           
        bin aluin2_ALL_1                                33272          1 Covered                   
        bin aluin2_ALL_0                                 6750          1 Covered                   
        bin aluin2_ALT_01                                 871          1 Covered                   
        bin aluin2_ALT_10                                 743          1 Covered                   
        bin aluin2_pos                                 169586          1 Covered                   
        bin aluin2_neg                                 169586          1 Covered                   
    Cross Xc_opcode_imm_en                             100.0%        100 Covered                   
        covered/total bins:                                 4          4                           
        missing/total bins:                                 0          4                           
        bin <ADD_BIN,HIGH>                              17260          1 Covered                   
        bin <ADD_BIN,LOW>                               17157          1 Covered                   
        bin <AND_BIN,HIGH>                              17466          1 Covered                   
        bin <AND_BIN,LOW>                               17198          1 Covered                   
        ignore_bin NOT_INSTRUCTION                          0            ZERO                      
    Cross Xc_opcode_dr_sr1_imm5                         99.9%        100 Uncovered                 
        covered/total bins:                              4093       4096                           
        missing/total bins:                                 3       4096                           
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           19          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           19          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                           18          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                           19          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                           20          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                           20          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                           19          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                           18          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                           22          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                           18          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                           20          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                           16          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            1          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[0],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[0],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[0],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[0],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[0],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[16],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[16],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[16],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[8],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[8],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[8],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[8],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[8],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[24],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[24],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[24],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[24],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[24],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[4],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[4],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[4],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[4],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[20],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[20],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[20],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[20],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[20],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[12],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[12],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[12],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[12],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[12],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[28],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[28],HIGH> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[28],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[28],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[28],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[28],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                           20          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[2],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[2],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[2],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[2],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[18],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[18],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[18],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[18],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[18],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[18],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[10],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[10],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[10],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[10],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[26],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[26],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[26],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[26],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[26],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[26],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[26],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[6],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[6],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[6],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[6],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[6],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[6],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[22],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[22],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[22],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[22],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[22],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[14],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[14],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[14],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[14],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[14],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[30],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[30],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[1],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[1],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[1],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[1],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[17],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[17],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[17],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[17],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[17],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[9],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[9],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[9],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[9],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[25],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[25],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[25],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[25],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[25],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[25],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[5],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[5],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[5],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[5],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[5],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[21],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[21],HIGH> 
                                                            1          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[21],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                           16          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[21],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[13],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[13],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[13],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[13],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                           15          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[13],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[13],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[29],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[29],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[29],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            2          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[29],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[29],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[29],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[29],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[3],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[3],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[3],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[3],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[3],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[19],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[19],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[11],HIGH> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[11],HIGH> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[11],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[11],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[11],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[27],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[27],HIGH> 
                                                           10          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[27],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                           14          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[27],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[7],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[7],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[7],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[7],HIGH> 
                                                            3          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[7],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[7],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[7],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[23],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                           11          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[23],HIGH> 
                                                           12          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[23],HIGH> 
                                                            9          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                           13          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[23],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[23],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[15],HIGH> 
                                                            4          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[15],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                            4          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[15],HIGH> 
                                                           14          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[15],HIGH> 
                                                           13          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[15],HIGH> 
                                                            2          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            6          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[15],HIGH> 
                                                            7          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            3          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                           12          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_IMM5[31],HIGH> 
                                                            5          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                           10          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_IMM5[31],HIGH> 
                                                           11          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            9          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_IMM5[31],HIGH> 
                                                            8          1 Covered                   
        ignore_bin NOT_INSTR                                0            ZERO                      
        ignore_bin IMM_INSTR                                0            ZERO                      
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_IMM5[3],HIGH> 
                                                            0          1 ZERO                      
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_IMM5[19],HIGH> 
                                                            0          1 ZERO                      
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_IMM5[19],HIGH> 
                                                            0          1 ZERO                      
    Cross Xc_opcode_dr_sr1_sr2                         100.0%        100 Covered                   
        covered/total bins:                              1024       1024                           
        missing/total bins:                                 0       1024                           
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           48          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           15          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           24          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           47          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           44          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           22          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           22          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           22          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[0],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           24          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           47          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           21          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           21          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           22          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           44          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           49          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           44          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           22          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[4],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           50          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           24          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           18          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           23          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           52          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           22          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           46          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           17          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           51          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           22          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           22          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           21          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           20          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           47          1 Covered                   
        bin <ADD_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[2],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           49          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           46          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           47          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           22          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           24          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           20          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           47          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           50          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           48          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           48          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           46          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           47          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           23          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           56          1 Covered                   
        bin <ADD_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[6],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           44          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           49          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           19          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           46          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           55          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           46          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           49          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           22          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           23          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           48          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           21          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           49          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           47          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[1],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           44          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           54          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           54          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           21          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           23          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           19          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           50          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           46          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           22          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           49          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           47          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[5],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           22          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           48          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           48          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           17          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           45          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           48          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           18          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           22          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           46          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           45          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           42          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           20          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           29          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[3],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[0],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[0],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[0],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[0],LOW> 
                                                           44          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[0],LOW> 
                                                           40          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[0],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           23          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[0],LOW> 
                                                           46          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[0],LOW> 
                                                           28          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[4],LOW> 
                                                           51          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           27          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[4],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           21          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[4],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[4],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[4],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[4],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[4],LOW> 
                                                           25          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           22          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[4],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[2],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[2],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[2],LOW> 
                                                           23          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           50          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[2],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[2],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[2],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           40          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[2],LOW> 
                                                           41          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[2],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[6],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[6],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[6],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[6],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[6],LOW> 
                                                           23          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[6],LOW> 
                                                           38          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           42          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[6],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[6],LOW> 
                                                           24          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[1],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           35          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[1],LOW> 
                                                           23          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           25          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[1],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           22          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[1],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           39          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[1],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[1],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[5],LOW> 
                                                           44          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           30          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[5],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           26          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[5],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           37          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[5],LOW> 
                                                           34          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[5],LOW> 
                                                           27          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[5],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[5],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[3],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[3],LOW> 
                                                           33          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           29          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[3],LOW> 
                                                           26          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[3],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           43          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[3],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           19          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[3],LOW> 
                                                           44          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           34          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[3],LOW> 
                                                           30          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           31          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[3],LOW> 
                                                           35          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           41          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[0],ALU_SR2[7],LOW> 
                                                           32          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           38          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[4],ALU_SR2[7],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           28          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[2],ALU_SR2[7],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           36          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[6],ALU_SR2[7],LOW> 
                                                           43          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           47          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[1],ALU_SR2[7],LOW> 
                                                           37          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           32          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[5],ALU_SR2[7],LOW> 
                                                           31          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           33          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[3],ALU_SR2[7],LOW> 
                                                           39          1 Covered                   
        bin <ADD_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           44          1 Covered                   
        bin <AND_BIN,ALU_SR1[7],ALU_DR[7],ALU_SR2[7],LOW> 
                                                           37          1 Covered                   
        ignore_bin NOT_INSTR                                0            ZERO                      
        ignore_bin IMM_INSTR                                0            ZERO                      
    Cross Xc_opcode_aluin1                             100.0%        100 Covered                   
        covered/total bins:                                18         18                           
        missing/total bins:                                 0         18                           
        bin <ADD_BIN_ex,aluin1_ALL_1>                     587          1 Covered                   
        bin <AND_BIN_ex,aluin1_ALL_1>                     578          1 Covered                   
        bin <NOT_BIN_ex,aluin1_ALL_1>                     595          1 Covered                   
        bin <ADD_BIN_ex,aluin1_ALL_0>                    1867          1 Covered                   
        bin <AND_BIN_ex,aluin1_ALL_0>                    1952          1 Covered                   
        bin <NOT_BIN_ex,aluin1_ALL_0>                    1836          1 Covered                   
        bin <ADD_BIN_ex,aluin1_ALT_01>                    350          1 Covered                   
        bin <AND_BIN_ex,aluin1_ALT_01>                    385          1 Covered                   
        bin <NOT_BIN_ex,aluin1_ALT_01>                    343          1 Covered                   
        bin <ADD_BIN_ex,aluin1_ALT_10>                    359          1 Covered                   
        bin <AND_BIN_ex,aluin1_ALT_10>                    350          1 Covered                   
        bin <NOT_BIN_ex,aluin1_ALT_10>                    321          1 Covered                   
        bin <ADD_BIN_ex,aluin1_pos>                     29815          1 Covered                   
        bin <AND_BIN_ex,aluin1_pos>                     29972          1 Covered                   
        bin <NOT_BIN_ex,aluin1_pos>                     29701          1 Covered                   
        bin <ADD_BIN_ex,aluin1_neg>                     29815          1 Covered                   
        bin <AND_BIN_ex,aluin1_neg>                     29972          1 Covered                   
        bin <NOT_BIN_ex,aluin1_neg>                     29701          1 Covered                   
    Cross Xc_opcode_aluin2                              83.3%        100 Uncovered                 
        covered/total bins:                                15         18                           
        missing/total bins:                                 3         18                           
        bin <ADD_BIN_ex,aluin2_ALL_1>                     764          1 Covered                   
        bin <AND_BIN_ex,aluin2_ALL_1>                     787          1 Covered                   
        bin <NOT_BIN_ex,aluin2_ALL_1>                   29701          1 Covered                   
        bin <ADD_BIN_ex,aluin2_ALL_0>                    1385          1 Covered                   
        bin <AND_BIN_ex,aluin2_ALL_0>                    1484          1 Covered                   
        bin <ADD_BIN_ex,aluin2_ALT_01>                    196          1 Covered                   
        bin <AND_BIN_ex,aluin2_ALT_01>                    175          1 Covered                   
        bin <ADD_BIN_ex,aluin2_ALT_10>                    147          1 Covered                   
        bin <AND_BIN_ex,aluin2_ALT_10>                    161          1 Covered                   
        bin <ADD_BIN_ex,aluin2_pos>                     29815          1 Covered                   
        bin <AND_BIN_ex,aluin2_pos>                     29980          1 Covered                   
        bin <NOT_BIN_ex,aluin2_pos>                     29701          1 Covered                   
        bin <ADD_BIN_ex,aluin2_neg>                     29815          1 Covered                   
        bin <AND_BIN_ex,aluin2_neg>                     29980          1 Covered                   
        bin <NOT_BIN_ex,aluin2_neg>                     29701          1 Covered                   
        bin <NOT_BIN_ex,aluin2_ALL_0>                       0          1 ZERO                      
        bin <NOT_BIN_ex,aluin2_ALT_01>                      0          1 ZERO                      
        bin <NOT_BIN_ex,aluin2_ALT_10>                      0          1 ZERO                      
    Cross Cov_opr_zero_zero                            100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin zero_zero                            89488            Occurred                  
        bin aluin1_zero_zero                              525          1 Covered                   
    Cross Cov_opr_one_zero                             100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin one_zero                             89488            Occurred                  
        bin aluin1_one_zero                                98          1 Covered                   
    Cross Cov_opr_zero_one                             100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin zero_one                             89488            Occurred                  
        bin aluin1_zero_one                              1993          1 Covered                   
    Cross Cov_opr_one_one                              100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin one_one                              89488            Occurred                  
        bin aluin1_one_one                                708          1 Covered                   
    Cross Cov_opr_ALT01_ALT01                          100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin ALT01_ALT01                          89488            Occurred                  
        bin aluin1_ALT01_ALT01                             46          1 Covered                   
    Cross Cov_opr_ALT01_ALT10                          100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin ALT01_ALT10                          89488            Occurred                  
        bin aluin1_ALT01_ALT10                              8          1 Covered                   
    Cross Cov_opr_ALT10_ALT01                          100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin ALT10_ALT01                          89488            Occurred                  
        bin aluin1_ALT10_ALT01                             15          1 Covered                   
    Cross Cov_opr_ALT10_ALT10                          100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin ALT10_ALT10                          89488            Occurred                  
        bin aluin1_ALT10_ALT10                             57          1 Covered                   
    Cross Cov_opr_pos_pos                              100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin pos_pos                              89488            Occurred                  
        bin aluin1_pos_pos                              89488          1 Covered                   
    Cross Cov_opr_pos_neg                              100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin pos_neg                              89488            Occurred                  
        bin aluin1_pos_neg                              89488          1 Covered                   
    Cross Cov_opr_neg_pos                              100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin neg_pos                              89488            Occurred                  
        bin aluin1_neg_pos                              89488          1 Covered                   
    Cross Cov_opr_neg_neg                              100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        ignore_bin neg_neg                              89488            Occurred                  
        bin aluin1_pos_pos                              89488          1 Covered                   
 TYPE /testbench/MEM_OPR_cg                             99.8%        100 Uncovered                 
    Coverpoint MEM_OPR_cg::Cov_mem_opcode              100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_BaseR_LDR               100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_BaseR_STR               100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_SR_ST                   100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_SR_STR                  100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_SR_STI                  100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_DR_LD                   100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_DR_LDR                  100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_DR_LDI                  100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_DR_LEA                  100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_PCoffset9               100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_PCoffset6               100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_PCoffset9_c             100.0%        100 Covered                   
    Coverpoint MEM_OPR_cg::Cov_PCoffset6_c             100.0%        100 Covered                   
    Cross MEM_OPR_cg::Xc_BaseR_DR_offset6               98.6%        100 Uncovered                 
    Cross MEM_OPR_cg::Xc_BaseR_SR_offset6               98.4%        100 Uncovered                 
 Covergroup instance \/testbench/MEM_object             99.8%        100 Uncovered                 
    Coverpoint Cov_mem_opcode                          100.0%        100 Covered                   
        covered/total bins:                                 7          7                           
        missing/total bins:                                 0          7                           
        bin LD_BIN                                       2344          1 Covered                   
        bin LDR_BIN                                      2233          1 Covered                   
        bin LDI_BIN                                      2335          1 Covered                   
        bin LEA_BIN                                     34432          1 Covered                   
        bin ST_BIN                                       2355          1 Covered                   
        bin STR_BIN                                      2263          1 Covered                   
        bin STI_BIN                                      2322          1 Covered                   
    Coverpoint Cov_BaseR_LDR                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin BaseR_BIN_LDR[0]                              288          1 Covered                   
        bin BaseR_BIN_LDR[1]                              273          1 Covered                   
        bin BaseR_BIN_LDR[2]                              286          1 Covered                   
        bin BaseR_BIN_LDR[3]                              278          1 Covered                   
        bin BaseR_BIN_LDR[4]                              274          1 Covered                   
        bin BaseR_BIN_LDR[5]                              300          1 Covered                   
        bin BaseR_BIN_LDR[6]                              259          1 Covered                   
        bin BaseR_BIN_LDR[7]                              275          1 Covered                   
    Coverpoint Cov_BaseR_STR                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin BaseR_BIN_STR[0]                              316          1 Covered                   
        bin BaseR_BIN_STR[1]                              250          1 Covered                   
        bin BaseR_BIN_STR[2]                              277          1 Covered                   
        bin BaseR_BIN_STR[3]                              294          1 Covered                   
        bin BaseR_BIN_STR[4]                              270          1 Covered                   
        bin BaseR_BIN_STR[5]                              241          1 Covered                   
        bin BaseR_BIN_STR[6]                              323          1 Covered                   
        bin BaseR_BIN_STR[7]                              292          1 Covered                   
    Coverpoint Cov_SR_ST                               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin SR_BIN_ST[0]                                  264          1 Covered                   
        bin SR_BIN_ST[1]                                  310          1 Covered                   
        bin SR_BIN_ST[2]                                  285          1 Covered                   
        bin SR_BIN_ST[3]                                  284          1 Covered                   
        bin SR_BIN_ST[4]                                  312          1 Covered                   
        bin SR_BIN_ST[5]                                  303          1 Covered                   
        bin SR_BIN_ST[6]                                  301          1 Covered                   
        bin SR_BIN_ST[7]                                  296          1 Covered                   
    Coverpoint Cov_SR_STR                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin SR_BIN_STR[0]                                 280          1 Covered                   
        bin SR_BIN_STR[1]                                 279          1 Covered                   
        bin SR_BIN_STR[2]                                 311          1 Covered                   
        bin SR_BIN_STR[3]                                 279          1 Covered                   
        bin SR_BIN_STR[4]                                 273          1 Covered                   
        bin SR_BIN_STR[5]                                 287          1 Covered                   
        bin SR_BIN_STR[6]                                 297          1 Covered                   
        bin SR_BIN_STR[7]                                 257          1 Covered                   
    Coverpoint Cov_SR_STI                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin SR_BIN_STI[0]                                 296          1 Covered                   
        bin SR_BIN_STI[1]                                 285          1 Covered                   
        bin SR_BIN_STI[2]                                 288          1 Covered                   
        bin SR_BIN_STI[3]                                 279          1 Covered                   
        bin SR_BIN_STI[4]                                 292          1 Covered                   
        bin SR_BIN_STI[5]                                 292          1 Covered                   
        bin SR_BIN_STI[6]                                 307          1 Covered                   
        bin SR_BIN_STI[7]                                 283          1 Covered                   
    Coverpoint Cov_DR_LD                               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin DR_BIN_LD[0]                                  304          1 Covered                   
        bin DR_BIN_LD[1]                                  296          1 Covered                   
        bin DR_BIN_LD[2]                                  263          1 Covered                   
        bin DR_BIN_LD[3]                                  290          1 Covered                   
        bin DR_BIN_LD[4]                                  313          1 Covered                   
        bin DR_BIN_LD[5]                                  309          1 Covered                   
        bin DR_BIN_LD[6]                                  282          1 Covered                   
        bin DR_BIN_LD[7]                                  287          1 Covered                   
    Coverpoint Cov_DR_LDR                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin DR_BIN_LDR[0]                                 298          1 Covered                   
        bin DR_BIN_LDR[1]                                 274          1 Covered                   
        bin DR_BIN_LDR[2]                                 277          1 Covered                   
        bin DR_BIN_LDR[3]                                 294          1 Covered                   
        bin DR_BIN_LDR[4]                                 289          1 Covered                   
        bin DR_BIN_LDR[5]                                 263          1 Covered                   
        bin DR_BIN_LDR[6]                                 245          1 Covered                   
        bin DR_BIN_LDR[7]                                 293          1 Covered                   
    Coverpoint Cov_DR_LDI                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin DR_BIN_LDI[0]                                 283          1 Covered                   
        bin DR_BIN_LDI[1]                                 281          1 Covered                   
        bin DR_BIN_LDI[2]                                 280          1 Covered                   
        bin DR_BIN_LDI[3]                                 302          1 Covered                   
        bin DR_BIN_LDI[4]                                 286          1 Covered                   
        bin DR_BIN_LDI[5]                                 317          1 Covered                   
        bin DR_BIN_LDI[6]                                 277          1 Covered                   
        bin DR_BIN_LDI[7]                                 309          1 Covered                   
    Coverpoint Cov_DR_LEA                              100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin DR_BIN_LEA[0]                                4185          1 Covered                   
        bin DR_BIN_LEA[1]                                4312          1 Covered                   
        bin DR_BIN_LEA[2]                                4223          1 Covered                   
        bin DR_BIN_LEA[3]                                4321          1 Covered                   
        bin DR_BIN_LEA[4]                                4319          1 Covered                   
        bin DR_BIN_LEA[5]                                4386          1 Covered                   
        bin DR_BIN_LEA[6]                                4344          1 Covered                   
        bin DR_BIN_LEA[7]                                4342          1 Covered                   
    Coverpoint Cov_PCoffset9                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin auto[0:63]                                   6605          1 Covered                   
        bin auto[64:127]                                 6737          1 Covered                   
        bin auto[128:191]                                6706          1 Covered                   
        bin auto[192:255]                                6592          1 Covered                   
        bin auto[256:319]                                6424          1 Covered                   
        bin auto[320:383]                                6444          1 Covered                   
        bin auto[384:447]                                6514          1 Covered                   
        bin auto[448:511]                                6502          1 Covered                   
    Coverpoint Cov_PCoffset6                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin auto[0:7]                                     595          1 Covered                   
        bin auto[8:15]                                    569          1 Covered                   
        bin auto[16:23]                                   548          1 Covered                   
        bin auto[24:31]                                   565          1 Covered                   
        bin auto[32:39]                                   525          1 Covered                   
        bin auto[40:47]                                   590          1 Covered                   
        bin auto[48:55]                                   549          1 Covered                   
        bin auto[56:63]                                   555          1 Covered                   
    Coverpoint Cov_PCoffset9_c                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        bin PCoffset9_c_high                              111          1 Covered                   
        bin PCoffset9_c_low                                96          1 Covered                   
    Coverpoint Cov_PCoffset6_c                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        bin PCoffset6_c_high                               70          1 Covered                   
        bin PCoffset6_c_low                                72          1 Covered                   
    Cross Xc_BaseR_DR_offset6                           98.6%        100 Uncovered                 
        covered/total bins:                               505        512                           
        missing/total bins:                                 7        512                           
        bin <auto[0:7],DR_BIN_LDR[0],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[0],BaseR_BIN_LDR[0]> 
                                                            1          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[0],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[0],BaseR_BIN_LDR[0]> 
                                                            8          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[0],BaseR_BIN_LDR[0]> 
                                                            7          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[0],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[0],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[0],BaseR_BIN_LDR[0]> 
                                                           13          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[1],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[1],BaseR_BIN_LDR[0]> 
                                                            7          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[1],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[1],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[1],BaseR_BIN_LDR[0]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[1],BaseR_BIN_LDR[0]> 
                                                            7          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[1],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[1],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[2],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[2],BaseR_BIN_LDR[0]> 
                                                            2          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[2],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[2],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[2],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[2],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[2],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[2],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[3],BaseR_BIN_LDR[0]> 
                                                            2          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[3],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[3],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[3],BaseR_BIN_LDR[0]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[3],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[3],BaseR_BIN_LDR[0]> 
                                                            7          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[3],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[3],BaseR_BIN_LDR[0]> 
                                                            2          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[4],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[4],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[4],BaseR_BIN_LDR[0]> 
                                                            7          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[4],BaseR_BIN_LDR[0]> 
                                                            1          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[4],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[4],BaseR_BIN_LDR[0]> 
                                                            5          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[4],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[5],BaseR_BIN_LDR[0]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[5],BaseR_BIN_LDR[0]> 
                                                            7          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[5],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[5],BaseR_BIN_LDR[0]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[5],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[5],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[5],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[5],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[6],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[6],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[6],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[6],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[6],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[6],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[6],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[7],BaseR_BIN_LDR[0]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[7],BaseR_BIN_LDR[0]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[7],BaseR_BIN_LDR[0]> 
                                                            2          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[7],BaseR_BIN_LDR[0]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[7],BaseR_BIN_LDR[0]> 
                                                            8          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[7],BaseR_BIN_LDR[0]> 
                                                            8          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[7],BaseR_BIN_LDR[0]> 
                                                            7          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[7],BaseR_BIN_LDR[0]> 
                                                           10          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[0],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[0],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[0],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[0],BaseR_BIN_LDR[1]> 
                                                            7          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[0],BaseR_BIN_LDR[1]> 
                                                            2          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[0],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[0],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[0],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[1],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[1],BaseR_BIN_LDR[1]> 
                                                           10          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[1],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[1],BaseR_BIN_LDR[1]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[1],BaseR_BIN_LDR[1]> 
                                                            2          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[1],BaseR_BIN_LDR[1]> 
                                                            2          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[1],BaseR_BIN_LDR[1]> 
                                                            1          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[1],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[2],BaseR_BIN_LDR[1]> 
                                                            9          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[2],BaseR_BIN_LDR[1]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[2],BaseR_BIN_LDR[1]> 
                                                            5          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[2],BaseR_BIN_LDR[1]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[2],BaseR_BIN_LDR[1]> 
                                                            1          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[2],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[2],BaseR_BIN_LDR[1]> 
                                                            7          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[2],BaseR_BIN_LDR[1]> 
                                                            6          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[3],BaseR_BIN_LDR[1]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[3],BaseR_BIN_LDR[1]> 
                                                            5          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[3],BaseR_BIN_LDR[1]> 
                                                            8          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[3],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[3],BaseR_BIN_LDR[1]> 
                                                            7          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[3],BaseR_BIN_LDR[1]> 
                                                            7          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[3],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[3],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[4],BaseR_BIN_LDR[1]> 
                                                            8          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[4],BaseR_BIN_LDR[1]> 
                                                            5          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[4],BaseR_BIN_LDR[1]> 
                                                            5          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[4],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[4],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[4],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[4],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[4],BaseR_BIN_LDR[1]> 
                                                            2          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[5],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[5],BaseR_BIN_LDR[1]> 
                                                            2          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[5],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[5],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[5],BaseR_BIN_LDR[1]> 
                                                            1          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[5],BaseR_BIN_LDR[1]> 
                                                            8          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[5],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[5],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[6],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[6],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[6],BaseR_BIN_LDR[1]> 
                                                            8          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[6],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[6],BaseR_BIN_LDR[1]> 
                                                            7          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[6],BaseR_BIN_LDR[1]> 
                                                            5          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[6],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[6],BaseR_BIN_LDR[1]> 
                                                            1          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[7],BaseR_BIN_LDR[1]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[7],BaseR_BIN_LDR[1]> 
                                                            1          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[7],BaseR_BIN_LDR[1]> 
                                                            5          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[7],BaseR_BIN_LDR[1]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[7],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[7],BaseR_BIN_LDR[1]> 
                                                            2          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[7],BaseR_BIN_LDR[1]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[7],BaseR_BIN_LDR[1]> 
                                                            9          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[0],BaseR_BIN_LDR[2]> 
                                                            2          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[0],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[0],BaseR_BIN_LDR[2]> 
                                                            1          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[0],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[0],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[0],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[0],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[0],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[1],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[1],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[1],BaseR_BIN_LDR[2]> 
                                                            6          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[1],BaseR_BIN_LDR[2]> 
                                                            6          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[1],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[1],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[1],BaseR_BIN_LDR[2]> 
                                                            8          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[1],BaseR_BIN_LDR[2]> 
                                                            7          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[2],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[2],BaseR_BIN_LDR[2]> 
                                                            2          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[2],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[2],BaseR_BIN_LDR[2]> 
                                                            9          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[2],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[2],BaseR_BIN_LDR[2]> 
                                                            6          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[2],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[2],BaseR_BIN_LDR[2]> 
                                                            6          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[3],BaseR_BIN_LDR[2]> 
                                                            7          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[3],BaseR_BIN_LDR[2]> 
                                                            1          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[3],BaseR_BIN_LDR[2]> 
                                                            1          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[3],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[3],BaseR_BIN_LDR[2]> 
                                                            7          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[3],BaseR_BIN_LDR[2]> 
                                                            7          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[3],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[3],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[4],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[4],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[4],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[4],BaseR_BIN_LDR[2]> 
                                                            7          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[4],BaseR_BIN_LDR[2]> 
                                                            6          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[4],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[4],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[4],BaseR_BIN_LDR[2]> 
                                                            6          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[5],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[5],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[5],BaseR_BIN_LDR[2]> 
                                                            9          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[5],BaseR_BIN_LDR[2]> 
                                                            8          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[5],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[5],BaseR_BIN_LDR[2]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[5],BaseR_BIN_LDR[2]> 
                                                            2          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[6],BaseR_BIN_LDR[2]> 
                                                            8          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[6],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[6],BaseR_BIN_LDR[2]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[6],BaseR_BIN_LDR[2]> 
                                                            7          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[6],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[6],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[6],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[7],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[7],BaseR_BIN_LDR[2]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[7],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[7],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[7],BaseR_BIN_LDR[2]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[7],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[7],BaseR_BIN_LDR[2]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[7],BaseR_BIN_LDR[2]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[0],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[0],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[0],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[0],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[0],BaseR_BIN_LDR[3]> 
                                                            2          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[0],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[0],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[0],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[1],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[1],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[1],BaseR_BIN_LDR[3]> 
                                                            2          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[1],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[1],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[1],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[1],BaseR_BIN_LDR[3]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[1],BaseR_BIN_LDR[3]> 
                                                            1          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[2],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[2],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[2],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[2],BaseR_BIN_LDR[3]> 
                                                            1          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[2],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[2],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[2],BaseR_BIN_LDR[3]> 
                                                            1          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[2],BaseR_BIN_LDR[3]> 
                                                            6          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[3],BaseR_BIN_LDR[3]> 
                                                            6          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[3],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[3],BaseR_BIN_LDR[3]> 
                                                            2          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[3],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[3],BaseR_BIN_LDR[3]> 
                                                           11          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[3],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[3],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[3],BaseR_BIN_LDR[3]> 
                                                            8          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[4],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[4],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[4],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[4],BaseR_BIN_LDR[3]> 
                                                            1          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[4],BaseR_BIN_LDR[3]> 
                                                            6          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[4],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[4],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[4],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[5],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[5],BaseR_BIN_LDR[3]> 
                                                            9          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[5],BaseR_BIN_LDR[3]> 
                                                            1          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[5],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[5],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[5],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[5],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[5],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[6],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[6],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[6],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[6],BaseR_BIN_LDR[3]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[6],BaseR_BIN_LDR[3]> 
                                                            2          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[6],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[6],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[7],BaseR_BIN_LDR[3]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[7],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[7],BaseR_BIN_LDR[3]> 
                                                            7          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[7],BaseR_BIN_LDR[3]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[7],BaseR_BIN_LDR[3]> 
                                                            2          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[7],BaseR_BIN_LDR[3]> 
                                                            6          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[7],BaseR_BIN_LDR[3]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[7],BaseR_BIN_LDR[3]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[0],BaseR_BIN_LDR[4]> 
                                                            1          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[0],BaseR_BIN_LDR[4]> 
                                                           11          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[0],BaseR_BIN_LDR[4]> 
                                                            6          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[0],BaseR_BIN_LDR[4]> 
                                                            7          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[0],BaseR_BIN_LDR[4]> 
                                                            7          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[0],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[0],BaseR_BIN_LDR[4]> 
                                                            1          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[0],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[1],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[1],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[1],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[1],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[1],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[1],BaseR_BIN_LDR[4]> 
                                                            8          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[1],BaseR_BIN_LDR[4]> 
                                                            1          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[1],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[2],BaseR_BIN_LDR[4]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[2],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[2],BaseR_BIN_LDR[4]> 
                                                            1          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[2],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[2],BaseR_BIN_LDR[4]> 
                                                            9          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[2],BaseR_BIN_LDR[4]> 
                                                            8          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[2],BaseR_BIN_LDR[4]> 
                                                            1          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[2],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[3],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[3],BaseR_BIN_LDR[4]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[3],BaseR_BIN_LDR[4]> 
                                                            1          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[3],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[3],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[3],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[3],BaseR_BIN_LDR[4]> 
                                                           10          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[4],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[4],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[4],BaseR_BIN_LDR[4]> 
                                                            7          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[4],BaseR_BIN_LDR[4]> 
                                                            7          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[4],BaseR_BIN_LDR[4]> 
                                                           10          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[4],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[4],BaseR_BIN_LDR[4]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[4],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[5],BaseR_BIN_LDR[4]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[5],BaseR_BIN_LDR[4]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[5],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[5],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[5],BaseR_BIN_LDR[4]> 
                                                            6          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[5],BaseR_BIN_LDR[4]> 
                                                            1          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[5],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[5],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[6],BaseR_BIN_LDR[4]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[6],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[6],BaseR_BIN_LDR[4]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[6],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[6],BaseR_BIN_LDR[4]> 
                                                            6          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[6],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[6],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[6],BaseR_BIN_LDR[4]> 
                                                            2          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[7],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[7],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[7],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[7],BaseR_BIN_LDR[4]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[7],BaseR_BIN_LDR[4]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[7],BaseR_BIN_LDR[4]> 
                                                            7          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[7],BaseR_BIN_LDR[4]> 
                                                            6          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[7],BaseR_BIN_LDR[4]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[0],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[0],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[0],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[0],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[0],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[0],BaseR_BIN_LDR[5]> 
                                                            7          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[0],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[0],BaseR_BIN_LDR[5]> 
                                                            2          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[1],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[1],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[1],BaseR_BIN_LDR[5]> 
                                                            7          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[1],BaseR_BIN_LDR[5]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[1],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[1],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[1],BaseR_BIN_LDR[5]> 
                                                            8          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[1],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[2],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[2],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[2],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[2],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[2],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[2],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[2],BaseR_BIN_LDR[5]> 
                                                           15          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[2],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[3],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[3],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[3],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[3],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[3],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[3],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[3],BaseR_BIN_LDR[5]> 
                                                           12          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[3],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[4],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[4],BaseR_BIN_LDR[5]> 
                                                            2          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[4],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[4],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[4],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[4],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[4],BaseR_BIN_LDR[5]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[4],BaseR_BIN_LDR[5]> 
                                                            2          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[5],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[5],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[5],BaseR_BIN_LDR[5]> 
                                                            7          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[5],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[5],BaseR_BIN_LDR[5]> 
                                                            1          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[5],BaseR_BIN_LDR[5]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[5],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[5],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[6],BaseR_BIN_LDR[5]> 
                                                            2          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[6],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[6],BaseR_BIN_LDR[5]> 
                                                            7          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[6],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[6],BaseR_BIN_LDR[5]> 
                                                            2          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[6],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[6],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[6],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[7],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[7],BaseR_BIN_LDR[5]> 
                                                            9          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[7],BaseR_BIN_LDR[5]> 
                                                            8          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[7],BaseR_BIN_LDR[5]> 
                                                            6          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[7],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[7],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[7],BaseR_BIN_LDR[5]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[7],BaseR_BIN_LDR[5]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[0],BaseR_BIN_LDR[6]> 
                                                            7          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[0],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[0],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[0],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[0],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[0],BaseR_BIN_LDR[6]> 
                                                            7          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[0],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[0],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[1],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[1],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[1],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[1],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[1],BaseR_BIN_LDR[6]> 
                                                            1          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[1],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[1],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[1],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[2],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[2],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[2],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[2],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[2],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[2],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[2],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[2],BaseR_BIN_LDR[6]> 
                                                            2          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[3],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[3],BaseR_BIN_LDR[6]> 
                                                            9          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[3],BaseR_BIN_LDR[6]> 
                                                            8          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[3],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[3],BaseR_BIN_LDR[6]> 
                                                            2          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[3],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[3],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[3],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[4],BaseR_BIN_LDR[6]> 
                                                            1          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[4],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[4],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[4],BaseR_BIN_LDR[6]> 
                                                            7          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[4],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[4],BaseR_BIN_LDR[6]> 
                                                            9          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[4],BaseR_BIN_LDR[6]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[4],BaseR_BIN_LDR[6]> 
                                                            1          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[5],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[5],BaseR_BIN_LDR[6]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[5],BaseR_BIN_LDR[6]> 
                                                            2          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[5],BaseR_BIN_LDR[6]> 
                                                            7          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[5],BaseR_BIN_LDR[6]> 
                                                            7          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[5],BaseR_BIN_LDR[6]> 
                                                            1          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[5],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[5],BaseR_BIN_LDR[6]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[6],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[6],BaseR_BIN_LDR[6]> 
                                                            1          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[6],BaseR_BIN_LDR[6]> 
                                                            2          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[6],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[6],BaseR_BIN_LDR[6]> 
                                                            1          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[6],BaseR_BIN_LDR[6]> 
                                                            8          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[6],BaseR_BIN_LDR[6]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[6],BaseR_BIN_LDR[6]> 
                                                            8          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[7],BaseR_BIN_LDR[6]> 
                                                            7          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[7],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[7],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[7],BaseR_BIN_LDR[6]> 
                                                            2          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[7],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[7],BaseR_BIN_LDR[6]> 
                                                            1          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[7],BaseR_BIN_LDR[6]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[7],BaseR_BIN_LDR[6]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[0],BaseR_BIN_LDR[7]> 
                                                            8          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[0],BaseR_BIN_LDR[7]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[0],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[0],BaseR_BIN_LDR[7]> 
                                                            6          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[0],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[0],BaseR_BIN_LDR[7]> 
                                                            8          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[0],BaseR_BIN_LDR[7]> 
                                                            9          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[0],BaseR_BIN_LDR[7]> 
                                                            1          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[1],BaseR_BIN_LDR[7]> 
                                                            8          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[1],BaseR_BIN_LDR[7]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[1],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[1],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[1],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[1],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[1],BaseR_BIN_LDR[7]> 
                                                            1          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[1],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[2],BaseR_BIN_LDR[7]> 
                                                            7          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[2],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[2],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[2],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[2],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[2],BaseR_BIN_LDR[7]> 
                                                            7          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[2],BaseR_BIN_LDR[7]> 
                                                            2          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[2],BaseR_BIN_LDR[7]> 
                                                            6          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[3],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[3],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[3],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[3],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[3],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[3],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[3],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[3],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[4],BaseR_BIN_LDR[7]> 
                                                           10          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[4],BaseR_BIN_LDR[7]> 
                                                            6          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[4],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[4],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[4],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[4],BaseR_BIN_LDR[7]> 
                                                            6          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[4],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[4],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[5],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[5],BaseR_BIN_LDR[7]> 
                                                            2          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[5],BaseR_BIN_LDR[7]> 
                                                            7          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[5],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[5],BaseR_BIN_LDR[7]> 
                                                            2          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[5],BaseR_BIN_LDR[7]> 
                                                            8          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[5],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[5],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[6],BaseR_BIN_LDR[7]> 
                                                            1          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[6],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[6],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[24:31],DR_BIN_LDR[6],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[6],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[6],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[6],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[6],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[7],BaseR_BIN_LDR[7]> 
                                                            2          1 Covered                   
        bin <auto[8:15],DR_BIN_LDR[7],BaseR_BIN_LDR[7]> 
                                                            2          1 Covered                   
        bin <auto[16:23],DR_BIN_LDR[7],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[32:39],DR_BIN_LDR[7],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[40:47],DR_BIN_LDR[7],BaseR_BIN_LDR[7]> 
                                                            4          1 Covered                   
        bin <auto[48:55],DR_BIN_LDR[7],BaseR_BIN_LDR[7]> 
                                                            5          1 Covered                   
        bin <auto[56:63],DR_BIN_LDR[7],BaseR_BIN_LDR[7]> 
                                                            3          1 Covered                   
        bin <auto[0:7],DR_BIN_LDR[4],BaseR_BIN_LDR[0]> 
                                                            0          1 ZERO                      
        bin <auto[56:63],DR_BIN_LDR[6],BaseR_BIN_LDR[0]> 
                                                            0          1 ZERO                      
        bin <auto[8:15],DR_BIN_LDR[5],BaseR_BIN_LDR[2]> 
                                                            0          1 ZERO                      
        bin <auto[8:15],DR_BIN_LDR[6],BaseR_BIN_LDR[2]> 
                                                            0          1 ZERO                      
        bin <auto[56:63],DR_BIN_LDR[6],BaseR_BIN_LDR[3]> 
                                                            0          1 ZERO                      
        bin <auto[40:47],DR_BIN_LDR[3],BaseR_BIN_LDR[4]> 
                                                            0          1 ZERO                      
        bin <auto[24:31],DR_BIN_LDR[7],BaseR_BIN_LDR[7]> 
                                                            0          1 ZERO                      
    Cross Xc_BaseR_SR_offset6                           98.4%        100 Uncovered                 
        covered/total bins:                               504        512                           
        missing/total bins:                                 8        512                           
        bin <auto[0:7],SR_BIN_STR[0],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[0],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[0],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[0],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[0],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[0],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[0],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[0],BaseR_BIN_STR[0]> 
                                                           11          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[1],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[1],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[1],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[1],BaseR_BIN_STR[0]> 
                                                            2          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[1],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[1],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[1],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[2],BaseR_BIN_STR[0]> 
                                                            3          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[2],BaseR_BIN_STR[0]> 
                                                            1          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[2],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[2],BaseR_BIN_STR[0]> 
                                                            1          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[2],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[2],BaseR_BIN_STR[0]> 
                                                            9          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[2],BaseR_BIN_STR[0]> 
                                                            7          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[2],BaseR_BIN_STR[0]> 
                                                            2          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[3],BaseR_BIN_STR[0]> 
                                                            3          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[3],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[3],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[3],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[3],BaseR_BIN_STR[0]> 
                                                            8          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[3],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[3],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[3],BaseR_BIN_STR[0]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[4],BaseR_BIN_STR[0]> 
                                                            7          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[4],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[4],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[4],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[4],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[4],BaseR_BIN_STR[0]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[4],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[4],BaseR_BIN_STR[0]> 
                                                            8          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[5],BaseR_BIN_STR[0]> 
                                                            3          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[5],BaseR_BIN_STR[0]> 
                                                            7          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[5],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[5],BaseR_BIN_STR[0]> 
                                                            1          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[5],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[5],BaseR_BIN_STR[0]> 
                                                            1          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[5],BaseR_BIN_STR[0]> 
                                                            9          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[5],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[6],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[6],BaseR_BIN_STR[0]> 
                                                            7          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[6],BaseR_BIN_STR[0]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[6],BaseR_BIN_STR[0]> 
                                                            8          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[6],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[6],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[6],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[6],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[7],BaseR_BIN_STR[0]> 
                                                            7          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[7],BaseR_BIN_STR[0]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[7],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[7],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[7],BaseR_BIN_STR[0]> 
                                                            2          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[7],BaseR_BIN_STR[0]> 
                                                            7          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[7],BaseR_BIN_STR[0]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[7],BaseR_BIN_STR[0]> 
                                                            6          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[0],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[0],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[0],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[0],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[0],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[0],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[0],BaseR_BIN_STR[1]> 
                                                            1          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[0],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[1],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[1],BaseR_BIN_STR[1]> 
                                                            8          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[1],BaseR_BIN_STR[1]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[1],BaseR_BIN_STR[1]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[1],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[1],BaseR_BIN_STR[1]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[1],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[1],BaseR_BIN_STR[1]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[2],BaseR_BIN_STR[1]> 
                                                            1          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[2],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[2],BaseR_BIN_STR[1]> 
                                                            9          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[2],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[2],BaseR_BIN_STR[1]> 
                                                            2          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[2],BaseR_BIN_STR[1]> 
                                                            8          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[2],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[3],BaseR_BIN_STR[1]> 
                                                            2          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[3],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[3],BaseR_BIN_STR[1]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[3],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[3],BaseR_BIN_STR[1]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[3],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[3],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[3],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[4],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[4],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[4],BaseR_BIN_STR[1]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[4],BaseR_BIN_STR[1]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[4],BaseR_BIN_STR[1]> 
                                                            2          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[4],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[4],BaseR_BIN_STR[1]> 
                                                            1          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[5],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[5],BaseR_BIN_STR[1]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[5],BaseR_BIN_STR[1]> 
                                                            6          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[5],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[5],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[5],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[5],BaseR_BIN_STR[1]> 
                                                            2          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[6],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[6],BaseR_BIN_STR[1]> 
                                                            7          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[6],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[6],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[6],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[6],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[6],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[6],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[7],BaseR_BIN_STR[1]> 
                                                            2          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[7],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[7],BaseR_BIN_STR[1]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[7],BaseR_BIN_STR[1]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[7],BaseR_BIN_STR[1]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[7],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[7],BaseR_BIN_STR[1]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[7],BaseR_BIN_STR[1]> 
                                                            2          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[0],BaseR_BIN_STR[2]> 
                                                            1          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[0],BaseR_BIN_STR[2]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[0],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[0],BaseR_BIN_STR[2]> 
                                                            2          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[0],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[0],BaseR_BIN_STR[2]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[0],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[0],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[1],BaseR_BIN_STR[2]> 
                                                            7          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[1],BaseR_BIN_STR[2]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[1],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[1],BaseR_BIN_STR[2]> 
                                                            8          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[1],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[1],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[1],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[1],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[2],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[2],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[2],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[2],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[2],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[2],BaseR_BIN_STR[2]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[2],BaseR_BIN_STR[2]> 
                                                            9          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[2],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[3],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[3],BaseR_BIN_STR[2]> 
                                                            1          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[3],BaseR_BIN_STR[2]> 
                                                            2          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[3],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[3],BaseR_BIN_STR[2]> 
                                                            2          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[3],BaseR_BIN_STR[2]> 
                                                            8          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[3],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[3],BaseR_BIN_STR[2]> 
                                                            7          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[4],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[4],BaseR_BIN_STR[2]> 
                                                            7          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[4],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[4],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[4],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[4],BaseR_BIN_STR[2]> 
                                                            2          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[4],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[4],BaseR_BIN_STR[2]> 
                                                            7          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[5],BaseR_BIN_STR[2]> 
                                                           11          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[5],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[5],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[5],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[5],BaseR_BIN_STR[2]> 
                                                           11          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[5],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[5],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[5],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[6],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[6],BaseR_BIN_STR[2]> 
                                                            1          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[6],BaseR_BIN_STR[2]> 
                                                            6          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[6],BaseR_BIN_STR[2]> 
                                                            2          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[6],BaseR_BIN_STR[2]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[6],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[6],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[7],BaseR_BIN_STR[2]> 
                                                            1          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[7],BaseR_BIN_STR[2]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[7],BaseR_BIN_STR[2]> 
                                                            6          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[7],BaseR_BIN_STR[2]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[7],BaseR_BIN_STR[2]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[7],BaseR_BIN_STR[2]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[7],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[7],BaseR_BIN_STR[2]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[0],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[0],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[0],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[0],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[0],BaseR_BIN_STR[3]> 
                                                            6          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[0],BaseR_BIN_STR[3]> 
                                                            8          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[0],BaseR_BIN_STR[3]> 
                                                            1          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[1],BaseR_BIN_STR[3]> 
                                                            6          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[1],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[1],BaseR_BIN_STR[3]> 
                                                            2          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[1],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[1],BaseR_BIN_STR[3]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[1],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[1],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[1],BaseR_BIN_STR[3]> 
                                                            6          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[2],BaseR_BIN_STR[3]> 
                                                            2          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[2],BaseR_BIN_STR[3]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[2],BaseR_BIN_STR[3]> 
                                                            9          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[2],BaseR_BIN_STR[3]> 
                                                            7          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[2],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[2],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[2],BaseR_BIN_STR[3]> 
                                                            9          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[2],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[3],BaseR_BIN_STR[3]> 
                                                            9          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[3],BaseR_BIN_STR[3]> 
                                                            2          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[3],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[3],BaseR_BIN_STR[3]> 
                                                            9          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[3],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[3],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[3],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[3],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[4],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[4],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[4],BaseR_BIN_STR[3]> 
                                                            7          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[4],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[4],BaseR_BIN_STR[3]> 
                                                            6          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[4],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[4],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[4],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[5],BaseR_BIN_STR[3]> 
                                                            7          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[5],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[5],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[5],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[5],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[5],BaseR_BIN_STR[3]> 
                                                            2          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[5],BaseR_BIN_STR[3]> 
                                                            7          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[5],BaseR_BIN_STR[3]> 
                                                            6          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[6],BaseR_BIN_STR[3]> 
                                                            6          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[6],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[6],BaseR_BIN_STR[3]> 
                                                            8          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[6],BaseR_BIN_STR[3]> 
                                                            8          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[6],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[6],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[6],BaseR_BIN_STR[3]> 
                                                            7          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[6],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[7],BaseR_BIN_STR[3]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[7],BaseR_BIN_STR[3]> 
                                                            2          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[7],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[7],BaseR_BIN_STR[3]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[7],BaseR_BIN_STR[3]> 
                                                            2          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[7],BaseR_BIN_STR[3]> 
                                                            7          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[7],BaseR_BIN_STR[3]> 
                                                            3          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[7],BaseR_BIN_STR[3]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[0],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[0],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[0],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[0],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[0],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[0],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[0],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[0],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[1],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[1],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[1],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[1],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[1],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[1],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[1],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[1],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[2],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[2],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[2],BaseR_BIN_STR[4]> 
                                                            7          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[2],BaseR_BIN_STR[4]> 
                                                           10          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[2],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[2],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[2],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[2],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[3],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[3],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[3],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[3],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[3],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[3],BaseR_BIN_STR[4]> 
                                                            8          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[3],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[3],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[4],BaseR_BIN_STR[4]> 
                                                            8          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[4],BaseR_BIN_STR[4]> 
                                                            1          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[4],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[4],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[4],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[4],BaseR_BIN_STR[4]> 
                                                            9          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[4],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[4],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[5],BaseR_BIN_STR[4]> 
                                                            7          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[5],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[5],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[5],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[5],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[5],BaseR_BIN_STR[4]> 
                                                            1          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[5],BaseR_BIN_STR[4]> 
                                                            8          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[5],BaseR_BIN_STR[4]> 
                                                            1          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[6],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[6],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[6],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[6],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[6],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[6],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[6],BaseR_BIN_STR[4]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[6],BaseR_BIN_STR[4]> 
                                                            8          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[7],BaseR_BIN_STR[4]> 
                                                            2          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[7],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[7],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[7],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[7],BaseR_BIN_STR[4]> 
                                                            6          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[7],BaseR_BIN_STR[4]> 
                                                            1          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[7],BaseR_BIN_STR[4]> 
                                                            3          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[7],BaseR_BIN_STR[4]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[0],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[0],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[0],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[0],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[0],BaseR_BIN_STR[5]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[0],BaseR_BIN_STR[5]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[0],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[0],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[1],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[1],BaseR_BIN_STR[5]> 
                                                            8          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[1],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[1],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[1],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[1],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[1],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[1],BaseR_BIN_STR[5]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[2],BaseR_BIN_STR[5]> 
                                                            1          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[2],BaseR_BIN_STR[5]> 
                                                            7          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[2],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[2],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[2],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[2],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[2],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[2],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[3],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[3],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[3],BaseR_BIN_STR[5]> 
                                                            1          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[3],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[3],BaseR_BIN_STR[5]> 
                                                            7          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[3],BaseR_BIN_STR[5]> 
                                                            8          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[3],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[4],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[4],BaseR_BIN_STR[5]> 
                                                            5          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[4],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[4],BaseR_BIN_STR[5]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[4],BaseR_BIN_STR[5]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[4],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[4],BaseR_BIN_STR[5]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[4],BaseR_BIN_STR[5]> 
                                                            1          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[5],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[5],BaseR_BIN_STR[5]> 
                                                            9          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[5],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[5],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[5],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[5],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[5],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[5],BaseR_BIN_STR[5]> 
                                                            1          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[6],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[6],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[6],BaseR_BIN_STR[5]> 
                                                            7          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[6],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[6],BaseR_BIN_STR[5]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[6],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[6],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[6],BaseR_BIN_STR[5]> 
                                                            1          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[7],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[7],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[7],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[7],BaseR_BIN_STR[5]> 
                                                            2          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[7],BaseR_BIN_STR[5]> 
                                                            6          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[7],BaseR_BIN_STR[5]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[7],BaseR_BIN_STR[5]> 
                                                            1          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[7],BaseR_BIN_STR[5]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[0],BaseR_BIN_STR[6]> 
                                                            7          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[0],BaseR_BIN_STR[6]> 
                                                            5          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[0],BaseR_BIN_STR[6]> 
                                                            1          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[0],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[0],BaseR_BIN_STR[6]> 
                                                            9          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[0],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[0],BaseR_BIN_STR[6]> 
                                                            1          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[0],BaseR_BIN_STR[6]> 
                                                            5          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[1],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[1],BaseR_BIN_STR[6]> 
                                                            7          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[1],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[1],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[1],BaseR_BIN_STR[6]> 
                                                            2          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[1],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[1],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[1],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[2],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[2],BaseR_BIN_STR[6]> 
                                                            7          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[2],BaseR_BIN_STR[6]> 
                                                            8          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[2],BaseR_BIN_STR[6]> 
                                                           10          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[2],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[2],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[2],BaseR_BIN_STR[6]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[2],BaseR_BIN_STR[6]> 
                                                            2          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[3],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[3],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[3],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[3],BaseR_BIN_STR[6]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[3],BaseR_BIN_STR[6]> 
                                                            7          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[3],BaseR_BIN_STR[6]> 
                                                            8          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[3],BaseR_BIN_STR[6]> 
                                                            8          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[3],BaseR_BIN_STR[6]> 
                                                            7          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[4],BaseR_BIN_STR[6]> 
                                                            8          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[4],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[4],BaseR_BIN_STR[6]> 
                                                            2          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[4],BaseR_BIN_STR[6]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[4],BaseR_BIN_STR[6]> 
                                                            7          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[4],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[4],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[4],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[5],BaseR_BIN_STR[6]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[5],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[5],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[5],BaseR_BIN_STR[6]> 
                                                            8          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[5],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[5],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[5],BaseR_BIN_STR[6]> 
                                                            1          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[5],BaseR_BIN_STR[6]> 
                                                           11          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[6],BaseR_BIN_STR[6]> 
                                                            7          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[6],BaseR_BIN_STR[6]> 
                                                            8          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[6],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[6],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[6],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[6],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[6],BaseR_BIN_STR[6]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[6],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[7],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[7],BaseR_BIN_STR[6]> 
                                                            7          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[7],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[7],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[7],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[7],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[7],BaseR_BIN_STR[6]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[7],BaseR_BIN_STR[6]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[0],BaseR_BIN_STR[7]> 
                                                            8          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[0],BaseR_BIN_STR[7]> 
                                                            2          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[0],BaseR_BIN_STR[7]> 
                                                            8          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[0],BaseR_BIN_STR[7]> 
                                                            9          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[0],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[0],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[0],BaseR_BIN_STR[7]> 
                                                            2          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[0],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[1],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[1],BaseR_BIN_STR[7]> 
                                                            6          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[1],BaseR_BIN_STR[7]> 
                                                            6          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[1],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[1],BaseR_BIN_STR[7]> 
                                                            7          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[1],BaseR_BIN_STR[7]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[1],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[1],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[2],BaseR_BIN_STR[7]> 
                                                            9          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[2],BaseR_BIN_STR[7]> 
                                                            2          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[2],BaseR_BIN_STR[7]> 
                                                            7          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[2],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[2],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[2],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[2],BaseR_BIN_STR[7]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[2],BaseR_BIN_STR[7]> 
                                                            6          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[3],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[3],BaseR_BIN_STR[7]> 
                                                            2          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[3],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[3],BaseR_BIN_STR[7]> 
                                                            1          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[3],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[3],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[3],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[3],BaseR_BIN_STR[7]> 
                                                            7          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[4],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[4],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[4],BaseR_BIN_STR[7]> 
                                                            8          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[4],BaseR_BIN_STR[7]> 
                                                            2          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[4],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[4],BaseR_BIN_STR[7]> 
                                                            6          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[4],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[4],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[5],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[5],BaseR_BIN_STR[7]> 
                                                            8          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[5],BaseR_BIN_STR[7]> 
                                                            1          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[5],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[5],BaseR_BIN_STR[7]> 
                                                            1          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[5],BaseR_BIN_STR[7]> 
                                                            6          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[5],BaseR_BIN_STR[7]> 
                                                            8          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[6],BaseR_BIN_STR[7]> 
                                                            8          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[6],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[6],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[6],BaseR_BIN_STR[7]> 
                                                            2          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[6],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[6],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[6],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[6],BaseR_BIN_STR[7]> 
                                                            8          1 Covered                   
        bin <auto[0:7],SR_BIN_STR[7],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[8:15],SR_BIN_STR[7],BaseR_BIN_STR[7]> 
                                                            5          1 Covered                   
        bin <auto[16:23],SR_BIN_STR[7],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[24:31],SR_BIN_STR[7],BaseR_BIN_STR[7]> 
                                                            8          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[7],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[40:47],SR_BIN_STR[7],BaseR_BIN_STR[7]> 
                                                            1          1 Covered                   
        bin <auto[48:55],SR_BIN_STR[7],BaseR_BIN_STR[7]> 
                                                            4          1 Covered                   
        bin <auto[56:63],SR_BIN_STR[7],BaseR_BIN_STR[7]> 
                                                            3          1 Covered                   
        bin <auto[32:39],SR_BIN_STR[1],BaseR_BIN_STR[0]> 
                                                            0          1 ZERO                      
        bin <auto[24:31],SR_BIN_STR[2],BaseR_BIN_STR[1]> 
                                                            0          1 ZERO                      
        bin <auto[8:15],SR_BIN_STR[4],BaseR_BIN_STR[1]> 
                                                            0          1 ZERO                      
        bin <auto[40:47],SR_BIN_STR[5],BaseR_BIN_STR[1]> 
                                                            0          1 ZERO                      
        bin <auto[48:55],SR_BIN_STR[6],BaseR_BIN_STR[2]> 
                                                            0          1 ZERO                      
        bin <auto[56:63],SR_BIN_STR[0],BaseR_BIN_STR[3]> 
                                                            0          1 ZERO                      
        bin <auto[24:31],SR_BIN_STR[3],BaseR_BIN_STR[5]> 
                                                            0          1 ZERO                      
        bin <auto[48:55],SR_BIN_STR[5],BaseR_BIN_STR[7]> 
                                                            0          1 ZERO                      
 TYPE /testbench/CTRL_OPR_cg                           100.0%        100 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_ctrl_opcode            100.0%        100 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_BaseR                  100.0%        100 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_NZP                    100.0%        100 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_PSR                    100.0%        100 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_PCoffset9              100.0%        100 Covered                   
    Coverpoint CTRL_OPR_cg::Cov_PCoffset9_c            100.0%        100 Covered                   
    Cross CTRL_OPR_cg::Xc_NZP_PSR                      100.0%        100 Covered                   
 Covergroup instance \/testbench/CTRL_object           100.0%        100 Covered                   
    Coverpoint Cov_ctrl_opcode                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        bin BR_BIN                                       8736          1 Covered                   
        bin JMP_BIN                                      9204          1 Covered                   
    Coverpoint Cov_BaseR                               100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin BaseR_JMP_BIN[0]                             1180          1 Covered                   
        bin BaseR_JMP_BIN[1]                             1188          1 Covered                   
        bin BaseR_JMP_BIN[2]                             1120          1 Covered                   
        bin BaseR_JMP_BIN[3]                             1168          1 Covered                   
        bin BaseR_JMP_BIN[4]                             1164          1 Covered                   
        bin BaseR_JMP_BIN[5]                             1032          1 Covered                   
        bin BaseR_JMP_BIN[6]                             1332          1 Covered                   
        bin BaseR_JMP_BIN[7]                             1020          1 Covered                   
    Coverpoint Cov_NZP                                 100.0%        100 Covered                   
        covered/total bins:                                 1          1                           
        missing/total bins:                                 0          1                           
        bin NZP_JMP_BIN                                  9204          1 Covered                   
    Coverpoint Cov_PSR                                 100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        bin PSR_JMP_P_BIN                               85651          1 Covered                   
        bin PSR_JMP_0_BIN                               10662          1 Covered                   
        bin PSR_JMP_N_BIN                               73272          1 Covered                   
    Coverpoint Cov_PCoffset9                           100.0%        100 Covered                   
        covered/total bins:                                 8          8                           
        missing/total bins:                                 0          8                           
        bin auto[0:63]                                   1052          1 Covered                   
        bin auto[64:127]                                 1164          1 Covered                   
        bin auto[128:191]                                1148          1 Covered                   
        bin auto[192:255]                                1084          1 Covered                   
        bin auto[256:319]                                1048          1 Covered                   
        bin auto[320:383]                                1060          1 Covered                   
        bin auto[384:447]                                1116          1 Covered                   
        bin auto[448:511]                                1064          1 Covered                   
    Coverpoint Cov_PCoffset9_c                         100.0%        100 Covered                   
        covered/total bins:                                 2          2                           
        missing/total bins:                                 0          2                           
        bin pcoffset9_corner_low                            8          1 Covered                   
        bin pcoffset9_corner_high                          16          1 Covered                   
    Cross Xc_NZP_PSR                                   100.0%        100 Covered                   
        covered/total bins:                                 3          3                           
        missing/total bins:                                 0          3                           
        bin <NZP_JMP_BIN,PSR_JMP_P_BIN>                  4552          1 Covered                   
        bin <NZP_JMP_BIN,PSR_JMP_0_BIN>                   632          1 Covered                   
        bin <NZP_JMP_BIN,PSR_JMP_N_BIN>                  4020          1 Covered                   
 TYPE /testbench/OPR_SEQ_cg                            100.0%        100 Covered                   
    Coverpoint OPR_SEQ_cg::Coverage_order              100.0%        100 Covered                   
 Covergroup instance \/testbench/OPR_object            100.0%        100 Covered                   
    Coverpoint Coverage_order                          100.0%        100 Covered                   
        covered/total bins:                                10         10                           
        missing/total bins:                                 0         10                           
        bin order_ALU_Memory                            10403          1 Covered                   
        bin order_ALU_Control                            3407          1 Covered                   
        bin order_ALU_ALU                               70583          1 Covered                   
        bin order_Memory_ALU                            29397          1 Covered                   
        bin order_Control_ALU                            3384          1 Covered                   
        bin order_ALU_LEA                               18971          1 Covered                   
        bin order_LEA_ALU                               18985          1 Covered                   
        bin order_LEA_LEA                               10920          1 Covered                   
        bin order_LEA_Memory                             3449          1 Covered                   
        bin order_LEA_Control                            1078          1 Covered                   

TOTAL COVERGROUP COVERAGE: 99.8%  COVERGROUP TYPES: 4

DIRECTIVE COVERAGE:
---------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Count Status    
                                         Unit   UnitType                                      
---------------------------------------------------------------------------------------------
/testbench/Probe_if_fetch_pc_rst         testbench Verilog  SVA  Coverproperty.sv(5)
                                                                                  1 Covered   
/testbench/Probe_if_fetch_npc_out_rst    testbench Verilog  SVA  Coverproperty.sv(6)
                                                                                  1 Covered   
/testbench/Probe_decode_Mem_Control_rst  testbench Verilog  SVA  Coverproperty.sv(10)
                                                                                  1 Covered   
/testbench/Probe_decode_E_Control_rst    testbench Verilog  SVA  Coverproperty.sv(11)
                                                                                  1 Covered   
/testbench/Probe_decode_W_Control_rst    testbench Verilog  SVA  Coverproperty.sv(12)
                                                                                  1 Covered   
/testbench/Probe_decode_IR_rst           testbench Verilog  SVA  Coverproperty.sv(13)
                                                                                  1 Covered   
/testbench/Probe_decode_npc_out_rst      testbench Verilog  SVA  Coverproperty.sv(14)
                                                                                  1 Covered   
/testbench/Probe_ex_aluout_rst           testbench Verilog  SVA  Coverproperty.sv(18)
                                                                                  1 Covered   
/testbench/Probe_ex_pcout_rst            testbench Verilog  SVA  Coverproperty.sv(19)
                                                                                  1 Covered   
/testbench/Probe_ex_dr_rst               testbench Verilog  SVA  Coverproperty.sv(20)
                                                                                  1 Covered   
/testbench/Probe_ex_IR_Exec_rst          testbench Verilog  SVA  Coverproperty.sv(21)
                                                                                  1 Covered   
/testbench/Probe_ex_NZP_rst              testbench Verilog  SVA  Coverproperty.sv(22)
                                                                                  1 Covered   
/testbench/Probe_ex_M_Data_rst           testbench Verilog  SVA  Coverproperty.sv(23)
                                                                                  1 Covered   
/testbench/Probe_ex_W_Control_out_rst    testbench Verilog  SVA  Coverproperty.sv(24)
                                                                                  1 Covered   
/testbench/Probe_ex_Mem_Control_out_rst  testbench Verilog  SVA  Coverproperty.sv(25)
                                                                                  1 Covered   
/testbench/Probe_writeback_psr_rst       testbench Verilog  SVA  Coverproperty.sv(30)
                                                                                  1 Covered   
/testbench/Prob_controller_mem_state_rst testbench Verilog  SVA  Coverproperty.sv(34)
                                                                                  1 Covered   
/testbench/Prob_controller_enable_fetch_rst 
                                         testbench Verilog  SVA  Coverproperty.sv(35)
                                                                                  1 Covered   
/testbench/Prob_controller_enable_decode_rst 
                                         testbench Verilog  SVA  Coverproperty.sv(36)
                                                                                  1 Covered   
/testbench/Prob_controller_enable_writeback_rst 
                                         testbench Verilog  SVA  Coverproperty.sv(37)
                                                                                  1 Covered   
/testbench/CTRL_br_taken_jmp_BRZ         testbench Verilog  SVA  Coverproperty.sv(44)
                                                                                 22 Covered   
/testbench/CTRL_br_taken_jmp_BRNP        testbench Verilog  SVA  Coverproperty.sv(46)
                                                                                297 Covered   
/testbench/CTRL_br_taken_jmp_BRP         testbench Verilog  SVA  Coverproperty.sv(48)
                                                                                146 Covered   
/testbench/CTRL_br_taken_jmp_BRZP        testbench Verilog  SVA  Coverproperty.sv(50)
                                                                                204 Covered   
/testbench/CTRL_br_taken_jmp_BRN         testbench Verilog  SVA  Coverproperty.sv(52)
                                                                                114 Covered   
/testbench/CTRL_br_taken_jmp_BRNZ        testbench Verilog  SVA  Coverproperty.sv(54)
                                                                                146 Covered   
/testbench/CTRL_br_taken_jmp_BR          testbench Verilog  SVA  Coverproperty.sv(57)
                                                                                340 Covered   
/testbench/enable_fetch_LD               testbench Verilog  SVA  Coverproperty.sv(62)
                                                                               2344 Covered   
/testbench/enable_fetch_LDR              testbench Verilog  SVA  Coverproperty.sv(63)
                                                                               2233 Covered   
/testbench/enable_fetch_LDI              testbench Verilog  SVA  Coverproperty.sv(64)
                                                                               2335 Covered   
/testbench/enable_fetch_ST               testbench Verilog  SVA  Coverproperty.sv(65)
                                                                               2355 Covered   
/testbench/enable_fetch_STR              testbench Verilog  SVA  Coverproperty.sv(66)
                                                                               2263 Covered   
/testbench/enable_fetch_STI              testbench Verilog  SVA  Coverproperty.sv(67)
                                                                               2322 Covered   
/testbench/enable_fetch_BR               testbench Verilog  SVA  Coverproperty.sv(68)
                                                                               6552 Covered   
/testbench/enable_fetch_JMP              testbench Verilog  SVA  Coverproperty.sv(69)
                                                                               6903 Covered   
/testbench/enable_fetch                  testbench Verilog  SVA  Coverproperty.sv(70)
                                                                              114800 Covered   
/testbench/enable_decode_LD              testbench Verilog  SVA  Coverproperty.sv(75)
                                                                               2344 Covered   
/testbench/enable_decode_LDR             testbench Verilog  SVA  Coverproperty.sv(76)
                                                                               2233 Covered   
/testbench/enable_decode_LDI             testbench Verilog  SVA  Coverproperty.sv(77)
                                                                               2335 Covered   
/testbench/enable_decode_ST              testbench Verilog  SVA  Coverproperty.sv(78)
                                                                               2355 Covered   
/testbench/enable_decode_STR             testbench Verilog  SVA  Coverproperty.sv(79)
                                                                               2263 Covered   
/testbench/enable_decode_STI             testbench Verilog  SVA  Coverproperty.sv(80)
                                                                               2322 Covered   
/testbench/enable_decode_BR              testbench Verilog  SVA  Coverproperty.sv(81)
                                                                               2184 Covered   
/testbench/enable_decode_JMP             testbench Verilog  SVA  Coverproperty.sv(82)
                                                                               2301 Covered   
/testbench/bypass_alu_1_AA               testbench Verilog  SVA  Coverproperty.sv(87)
                                                                               7137 Covered   
/testbench/bypass_alu_2_AA               testbench Verilog  SVA  Coverproperty.sv(89)
                                                                               2356 Covered   
/testbench/bypass_alu_1_AS               testbench Verilog  SVA  Coverproperty.sv(92)
                                                                                210 Covered   
/testbench/bypass_alu_2_AS               testbench Verilog  SVA  Coverproperty.sv(98)
                                                                                649 Covered   
/testbench/bypass_alu_1_AL               testbench Verilog  SVA  Coverproperty.sv(103)
                                                                                188 Covered   
/testbench/bypass_alu_1_AJ               testbench Verilog  SVA  Coverproperty.sv(110)
                                                                                215 Covered   
/testbench/bypass_mem_1_LA               testbench Verilog  SVA  Coverproperty.sv(114)
                                                                               1549 Covered   
/testbench/bypass_mem_2_LA               testbench Verilog  SVA  Coverproperty.sv(117)
                                                                                516 Covered   
/testbench/mem_state_3_0                 testbench Verilog  SVA  Coverproperty.sv(120)
                                                                               4577 Covered   
/testbench/mem_state_3_1                 testbench Verilog  SVA  Coverproperty.sv(121)
                                                                               4657 Covered   
/testbench/mem_state_3_2                 testbench Verilog  SVA  Coverproperty.sv(122)
                                                                               4618 Covered   
/testbench/mem_state_2_3                 testbench Verilog  SVA  Coverproperty.sv(123)
                                                                               6940 Covered   
/testbench/mem_state_1_2                 testbench Verilog  SVA  Coverproperty.sv(124)
                                                                               2322 Covered   
/testbench/mem_state_1_0                 testbench Verilog  SVA  Coverproperty.sv(125)
                                                                               2335 Covered   
/testbench/mem_state_0_3                 testbench Verilog  SVA  Coverproperty.sv(126)
                                                                               6912 Covered   
/testbench/mem_state_STI_3_1             testbench Verilog  SVA  Coverproperty.sv(130)
                                                                               2322 Covered   
/testbench/mem_state_STI_1_2             testbench Verilog  SVA  Coverproperty.sv(131)
                                                                               2322 Covered   
/testbench/mem_state_LDI_3_1             testbench Verilog  SVA  Coverproperty.sv(133)
                                                                               2335 Covered   
/testbench/mem_state_LDI_1_0             testbench Verilog  SVA  Coverproperty.sv(134)
                                                                               2335 Covered   
/testbench/enable_writeback_LD           testbench Verilog  SVA  Coverproperty.sv(138)
                                                                               2344 Covered   
/testbench/enable_writeback_LDR          testbench Verilog  SVA  Coverproperty.sv(139)
                                                                               2233 Covered   
/testbench/enable_writeback_LDI          testbench Verilog  SVA  Coverproperty.sv(140)
                                                                               2335 Covered   
/testbench/enable_writeback_ST           testbench Verilog  SVA  Coverproperty.sv(141)
                                                                               2355 Covered   
/testbench/enable_writeback_STR          testbench Verilog  SVA  Coverproperty.sv(142)
                                                                               2263 Covered   
/testbench/enable_writeback_STI          testbench Verilog  SVA  Coverproperty.sv(143)
                                                                               2322 Covered   
/testbench/enable_writeback_BR           testbench Verilog  SVA  Coverproperty.sv(144)
                                                                               4368 Covered   
/testbench/enable_writeback_JMP          testbench Verilog  SVA  Coverproperty.sv(145)
                                                                               4602 Covered   
/testbench/enable_execute_LD             testbench Verilog  SVA  Coverproperty.sv(149)
                                                                               2344 Covered   
/testbench/enable_execute_LDR            testbench Verilog  SVA  Coverproperty.sv(150)
                                                                               2233 Covered   
/testbench/enable_execute_LDI            testbench Verilog  SVA  Coverproperty.sv(151)
                                                                               2335 Covered   
/testbench/enable_execute_ST             testbench Verilog  SVA  Coverproperty.sv(152)
                                                                               2355 Covered   
/testbench/enable_execute_STR            testbench Verilog  SVA  Coverproperty.sv(153)
                                                                               2263 Covered   
/testbench/enable_execute_STI            testbench Verilog  SVA  Coverproperty.sv(154)
                                                                               2322 Covered   
/testbench/enable_execute_BR             testbench Verilog  SVA  Coverproperty.sv(155)
                                                                               4368 Covered   
/testbench/enable_execute_JMP            testbench Verilog  SVA  Coverproperty.sv(156)
                                                                               4602 Covered   
/testbench/enable_updatePC_LD            testbench Verilog  SVA  Coverproperty.sv(159)
                                                                               2344 Covered   
/testbench/enable_updatePC_LDR           testbench Verilog  SVA  Coverproperty.sv(160)
                                                                               2233 Covered   
/testbench/enable_updatePC_LDI           testbench Verilog  SVA  Coverproperty.sv(161)
                                                                               2335 Covered   
/testbench/enable_updatePC_ST            testbench Verilog  SVA  Coverproperty.sv(162)
                                                                               2355 Covered   
/testbench/enable_updatePC_STR           testbench Verilog  SVA  Coverproperty.sv(163)
                                                                               2263 Covered   
/testbench/enable_updatePC_STI           testbench Verilog  SVA  Coverproperty.sv(164)
                                                                               2322 Covered   
/testbench/enable_updatePC_BR            testbench Verilog  SVA  Coverproperty.sv(165)
                                                                               3453 Covered   
/testbench/enable_updatePC_JMP           testbench Verilog  SVA  Coverproperty.sv(166)
                                                                               4602 Covered   
/testbench/EXE_NZP_enable_execute_low    testbench Verilog  SVA  Coverproperty.sv(170)
                                                                              31967 Covered   
/testbench/FETCH_stall_pipe_instrmem_rd  testbench Verilog  SVA  Coverproperty.sv(173)
                                                                              31964 Covered   

TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 89

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/testbench/assert_CTRL_stall_2cycle_mem
                     Coverproperty.sv(178)       0     1
/testbench/assert_CTRL_stall_1cycle
                     Coverproperty.sv(180)       0     1
