INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 5/Lab 5.srcs/sources_1/imports/Downloads/Circuit_SA1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_SA1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 5/Lab 5.srcs/sources_1/new/Circuit_SA1_expected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_SA1_expected
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 5/Lab 5.srcs/sim_1/new/Circuit_SA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_SA1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 5/Lab 5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
