Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e7c5aa1d51f747f18d1e808f1e95a78c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Method2_Test_behav xil_defaultlib.Method2_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.FSM1 [fsm1_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM2 [fsm2_default]
Compiling architecture behavioral of entity xil_defaultlib.Method2 [method2_default]
Compiling architecture behavioral of entity xil_defaultlib.method2_test
Built simulation snapshot Method2_Test_behav
