$date
	Sun Oct 23 06:15:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#507141
b10000 !
1"
#507142
b10000 &
b10000 %
1$
#507143
0"
#507146
b1000 &
b1000 %
#507150
b100 &
b100 %
#507154
b10 &
b10 %
#507158
b1 &
1#
b1 %
#507162
b0 &
b0 %
0#
0$
#1495123
b111 !
1"
#1495126
b111 &
b111 %
1$
#1495127
0"
#1495130
b10110 &
b10110 %
#1495134
b1011 &
b1011 %
#1495138
b100010 &
b100010 %
#1495142
b10001 &
b10001 %
#1495146
b110100 &
b110100 %
#1495150
b11010 &
b11010 %
#1495154
b1101 &
b1101 %
#1495158
b101000 &
b101000 %
#1495162
b10100 &
b10100 %
#1495166
b1010 &
b1010 %
#1495170
b101 &
b101 %
#1495174
b10000 &
b10000 %
#1495178
b1000 &
b1000 %
#1495182
b100 &
b100 %
#1495186
b10 &
b10 %
#1495190
b1 &
1#
b1 %
#1495194
b0 &
b0 %
0#
0$
#2491558
b1010 &
b1010 %
1$
b1010 !
1"
#2491559
0"
#2491562
b101 &
b101 %
#2491566
b10000 &
b10000 %
#2491570
b1000 &
b1000 %
#2491574
b100 &
b100 %
#2491578
b10 &
b10 %
#2491582
b1 &
1#
b1 %
#2491586
b0 &
b0 %
0#
0$
#4500012
