// Seed: 3334260078
module module_0 ();
  assign id_1[1] = 1;
  assign module_1.type_0 = 0;
  wire id_3;
endmodule
module module_2 (
    output wor   id_0,
    input  uwire module_1,
    input  wor   id_2,
    input  tri0  id_3,
    output tri   id_4,
    output uwire id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  initial begin : LABEL_0
    id_1 <= 1;
  end
endmodule
