#___________________________ Test 1. Lielais _________________________

c = Circuit()

D1 = IO()
D2 = IO()
D3 = IO()
D4 = IO()

clk = IO()
adres = IO()
rw = IO()

Q1 = IO()
Q2 = IO()
Q3 = IO()
Q4 = IO()

and1 = AND()
and2 = AND()
and3 = AND()
and4 = AND()
and5 = AND()
and6 = AND()
and7 = AND()
and8 = AND()
and9 = AND()
and10 = AND()
and11 = AND()
and12 = AND()
and13 = AND()
and14 = AND()
and15 = AND()
and16 = AND()
and17 = AND()
and18 = AND()
and19 = AND()
and20 = AND()
and21 = AND()
and22 = AND()
and23 = AND()
and24 = AND()
and25 = AND()
and26 = AND()

d1 = D_TRIGER()
d2 = D_TRIGER()
d3 = D_TRIGER()
d4 = D_TRIGER()
d5 = D_TRIGER()
d6 = D_TRIGER()
d7 = D_TRIGER()
d8 = D_TRIGER()

or1 = OR()
or2 = OR()
or3 = OR()
or4 = OR()

not1 = NOT()
not2 = NOT()

w1 = WIRE()
w2 = WIRE()
w3 = WIRE()
w4 = WIRE()
w5 = WIRE()
w6 = WIRE()
w7 = WIRE()
w8 = WIRE()
w9 = WIRE()
w10 = WIRE()
w11 = WIRE()
w12 = WIRE()
w13 = WIRE()
w14 = WIRE()
w15 = WIRE()
w16 = WIRE()
w17 = WIRE()
w18 = WIRE()
w19 = WIRE()
w20 = WIRE()
w21 = WIRE()
w22 = WIRE()
w23 = WIRE()
w24 = WIRE()
w25 = WIRE()
w26 = WIRE()
w27 = WIRE()
w28 = WIRE()
w29 = WIRE()
w30 = WIRE()
w31 = WIRE()
w32 = WIRE()
w33 = WIRE()
w34 = WIRE()
w35 = WIRE()
w36 = WIRE()
w37 = WIRE()
w38 = WIRE()
w39 = WIRE()
w40 = WIRE()
w41 = WIRE()
w42 = WIRE()
w43 = WIRE()
w44 = WIRE()
w45 = WIRE()
w46 = WIRE()
w47= WIRE()
w48 = WIRE()

c.addIOinput(D1)
c.addIOinput(D2)
c.addIOinput(D3)
c.addIOinput(D4)
c.addIOinput(rw)
c.addIOinput(clk)
c.addIOinput(adres)

c.addIOoutputs(Q1)
c.addIOoutputs(Q2)
c.addIOoutputs(Q3)
c.addIOoutputs(Q4)

c.addLogicGates(and1)
c.addLogicGates(and2)
c.addLogicGates(and3)
c.addLogicGates(and4)
c.addLogicGates(and5)
c.addLogicGates(and6)
c.addLogicGates(and7)
c.addLogicGates(and8)
c.addLogicGates(and9)
c.addLogicGates(and10)
c.addLogicGates(and11)
c.addLogicGates(and12)
c.addLogicGates(and13)
c.addLogicGates(and14)
c.addLogicGates(and15)
c.addLogicGates(and16)
c.addLogicGates(and17)
c.addLogicGates(and18)
c.addLogicGates(and19)
c.addLogicGates(and20)
c.addLogicGates(and21)
c.addLogicGates(and22)
c.addLogicGates(and23)
c.addLogicGates(and24)
c.addLogicGates(and25)
c.addLogicGates(and26)

c.addLogicGates(d1)
c.addLogicGates(d2)
c.addLogicGates(d3)
c.addLogicGates(d4)
c.addLogicGates(d5)
c.addLogicGates(d6)
c.addLogicGates(d7)
c.addLogicGates(d8)

c.addLogicGates(or1)
c.addLogicGates(or2)
c.addLogicGates(or3)
c.addLogicGates(or4)

c.addLogicGates(not1)
c.addLogicGates(not2)

D1.addWireOut(w1)
D2.addWireOut(w2)
D3.addWireOut(w3)
D4.addWireOut(w4)
clk.addWireOut(w40)
rw.addWireOut(w35)
adres.addWireOut(w36)
Q1.addWireInt(w45)
Q2.addWireInt(w46)
Q3.addWireInt(w47)
Q4.addWireInt(w48)

and1.addWireA(w1)
and1.addWireB(w42)
and1.addWireO(w5)

and2.addWireA(w2)
and2.addWireB(w42)
and2.addWireO(w7)

and3.addWireA(w3)
and3.addWireB(w42)
and3.addWireO(w9)

and4.addWireA(w4)
and4.addWireB(w42)
and4.addWireO(w11)

and5.addWireA(w6)
and5.addWireB(w37)
and5.addWireO(w22)

and6.addWireA(w8)
and6.addWireB(w37)
and6.addWireO(w24)

and7.addWireA(w10)
and7.addWireB(w37)
and7.addWireO(w26)

and8.addWireA(w12)
and8.addWireB(w37)
and8.addWireO(w28)

and9.addWireA(w40)
and9.addWireB(w42)
and9.addWireO(w41)

and10.addWireA(w38)
and10.addWireB(w35)
and10.addWireO(w42)

and11.addWireA(w38)
and11.addWireB(w34)
and11.addWireO(w37)

and12.addWireA(w1)
and12.addWireB(w44)
and12.addWireO(w13)

and13.addWireA(w14)
and13.addWireB(w39)
and13.addWireO(w21)

and14.addWireA(w2)
and14.addWireB(w44)
and14.addWireO(w15)

and15.addWireA(w16)
and15.addWireB(w39)
and15.addWireO(w23)

and16.addWireA(w3)
and16.addWireB(w44)
and16.addWireO(w17)

and17.addWireA(w18)
and17.addWireB(w39)
and17.addWireO(w25)

and18.addWireA(w4)
and18.addWireB(w44)
and18.addWireO(w19)

and19.addWireA(w20)
and19.addWireB(w39)
and19.addWireO(w27)

and20.addWireA(w40)
and20.addWireB(w44)
and20.addWireO(w43)

and21.addWireA(w36)
and21.addWireB(w35)
and21.addWireO(w44)

and22.addWireA(w36)
and22.addWireB(w34)
and22.addWireO(w39)

and23.addWireA(w29)
and23.addWireB(w34)
and23.addWireO(w45)

and24.addWireA(w30)
and24.addWireB(w34)
and24.addWireO(w46)

and25.addWireA(w31)
and25.addWireB(w34)
and25.addWireO(w47)

and26.addWireA(w32)
and26.addWireB(w34)
and26.addWireO(w48)

d1.addWireD(w5)
d1.addWireC(w41)
d1.addWireQ(w6)

d2.addWireD(w7)
d2.addWireC(w41)
d2.addWireQ(w8)

d3.addWireD(w9)
d3.addWireC(w41)
d3.addWireQ(w10)

d4.addWireD(w11)
d4.addWireC(w41)
d4.addWireQ(w12)

d5.addWireD(w13)
d5.addWireC(w43)
d5.addWireQ(w14)

d6.addWireD(w15)
d6.addWireC(w43)
d6.addWireQ(w16)

d7.addWireD(w17)
d7.addWireC(w43)
d7.addWireQ(w18)

d8.addWireD(w19)
d8.addWireC(w43)
d8.addWireQ(w20)

or1.addWireA(w21)
or1.addWireB(w22)
or1.addWireO(w29)

or2.addWireA(w23)
or2.addWireB(w24)
or2.addWireO(w30)

or3.addWireA(w25)
or3.addWireB(w26)
or3.addWireO(w31)

or4.addWireA(w27)
or4.addWireB(w28)
or4.addWireO(w32)

not1.addWireA(w35)
not1.addWireO(w34)

not2.addWireA(w36)
not2.addWireO(w38)

c.toCompile()

D1.ON()
#c.Run()
D4.ON()
c.Run()
rw.ON()
c.Run()
clk.ON()
c.Run()
rw.OFF()
c.Run()

clk.OFF()
adres.ON()
rw.ON()
D1.OFF()
D4.OFF()
D2.ON()
D3.ON()
c.Run()
clk.ON()
c.Run()
rw.OFF()
c.Run()

adres.OFF()
c.Run()

print(int(Q4.status), int(Q3.status), int(Q2.status), int(Q1.status))


#___________________________ Test 2. Bides registrs. _________________________


# id = IO()
# ic = IO()
# Q0 = IO()
# _Q0 = IO()
# Q1 = IO()
# _Q1 = IO()
# Q2 = IO()
# _Q2 = IO()
# Q3 = IO()
# _Q3 = IO()

# w1 = WIRE()
# w2 = WIRE()
# w3 = WIRE()
# w4 = WIRE()
# w5 = WIRE()
# w6 = WIRE()
# w7 = WIRE()
# w8 = WIRE()
# w9 = WIRE()
# w10 = WIRE()
# w11 = WIRE()
# w12 = WIRE()
# w13 = WIRE()
# w14 = WIRE()
# w15 = WIRE()
# w16 = WIRE()
# w17 = WIRE()
# w18 = WIRE()

# n1 = NAND()
# n2 = NAND()
# n3 = NAND()
# n4 = NAND()
# n5 = NAND()
# n6 = NAND()
# n7 = NAND()
# n8 = NAND()
# n9 = NAND()
# n10 = NAND()
# n11 = NAND()
# n12 = NAND()
# n13 = NAND()
# n14 = NAND()
# n15 = NAND()
# n16 = NAND()

# id.addWireOut(w1)
# ic.addWireOut(w2)
# Q0.addWireInt(w5)
# Q1.addWireInt(w9)
# Q2.addWireInt(w13)
# Q3.addWireInt(w17)
# _Q0.addWireInt(w6)
# _Q1.addWireInt(w8)
# _Q2.addWireInt(w12)
# _Q3.addWireInt(w16)

# n1.addWireA(w1)
# n1.addWireB(w2)
# n1.addWireO(w3)

# n2.addWireA(w3)
# n2.addWireB(w2)
# n2.addWireO(w4)

# n3.addWireA(w5)
# n3.addWireB(w2)
# n3.addWireO(w7)

# n4.addWireA(w7)
# n4.addWireB(w2)
# n4.addWireO(w10)

# n5.addWireA(w9)
# n5.addWireB(w2)
# n5.addWireO(w11)

# n6.addWireA(w11)
# n6.addWireB(w2)
# n6.addWireO(w14)

# n7.addWireA(w13)
# n7.addWireB(w2)
# n7.addWireO(w15)

# n8.addWireA(w15)
# n8.addWireB(w2)
# n8.addWireO(w18)

# n9.addWireA(w3)
# n9.addWireB(w6)
# n9.addWireO(w5)

# n10.addWireA(w5)
# n10.addWireB(w4)
# n10.addWireO(w6)

# n11.addWireA(w7)
# n11.addWireB(w8)
# n11.addWireO(w9)

# n12.addWireA(w9)
# n12.addWireB(w10)
# n12.addWireO(w8)

# n13.addWireA(w11)
# n13.addWireB(w12)
# n13.addWireO(w13)

# n14.addWireA(w13)
# n14.addWireB(w14)
# n14.addWireO(w12)

# n15.addWireA(w15)
# n15.addWireB(w16)
# n15.addWireO(w17)

# n16.addWireA(w17)
# n16.addWireB(w18)
# n16.addWireO(w16)

# c = Circuit()

# c.addIOinput(id)
# c.addIOinput(ic)
# c.addIOoutputs(Q0)
# c.addIOoutputs(_Q0)
# c.addIOoutputs(Q1)
# c.addIOoutputs(_Q1)
# c.addIOoutputs(Q2)
# c.addIOoutputs(_Q2)
# c.addIOoutputs(Q3)
# c.addIOoutputs(_Q3)

# c.addLogicGates(n1)
# c.addLogicGates(n2)
# c.addLogicGates(n3)
# c.addLogicGates(n4)
# c.addLogicGates(n5)
# c.addLogicGates(n6)
# c.addLogicGates(n7)
# c.addLogicGates(n8)
# c.addLogicGates(n9)
# c.addLogicGates(n10)
# c.addLogicGates(n11)
# c.addLogicGates(n12)
# c.addLogicGates(n13)
# c.addLogicGates(n14)
# c.addLogicGates(n15)
# c.addLogicGates(n16)

# c.toCompile()
# #c.StatusDebug()
# c.Run()

# id.ON()
# c.Run()

# ic.ON()
# c.Run()
# c.Run()
# #ic.ON()
# # c.Run()
# # c.Run()
# # c.Run()
# # c.Run()
# # ic.ON()
# # c.Run()
# # ic.ON()
# # c.Run()

# # ic.OFF()
# # c.Run()
# # ic.OFF()
# # c.Run()
# # ic.OFF()
# # c.Run()
# # ic.ON()
# # c.Run()



# # c.Run()
# # id.OFF()
# # c.Run()
# # ic.ON()
# # c.Run()




# # c.printElement()


# # c.StatusDebug()
# print(int(Q3.status), int(Q2.status), int(Q1.status), int(Q0.status))
# print(int(_Q3.status), int(_Q2.status), int(_Q1.status), int(_Q0.status))



#________________________________________________________________________________________
