

================================================================
== Vivado HLS Report for 'write_to_tcp'
================================================================
* Date:           Sun Mar 15 20:18:12 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        iscsi_hls
* Solution:       iscsi_processor
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.322|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                              |                    |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module       | min | max | min | max |   Type  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_write_byte_array_1_fu_16  |write_byte_array_1  |   37|   37|   37|   37|   none  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      32|    119|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      35|    136|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+----+-----+-----+
    |           Instance           |       Module       | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------------+--------------------+---------+-------+----+-----+-----+
    |grp_write_byte_array_1_fu_16  |write_byte_array_1  |        0|      0|  32|  119|    0|
    +------------------------------+--------------------+---------+-------+----+-----+-----+
    |Total                         |                    |        0|      0|  32|  119|    0|
    +------------------------------+--------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_write_byte_array_1_fu_16_stream_ap_uint_32_V_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                      |          |      0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  2|   0|    2|          0|
    |grp_write_byte_array_1_fu_16_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  3|   0|    3|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |        write_to_tcp       | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |        write_to_tcp       | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |        write_to_tcp       | return value |
|ap_done                             | out |    1| ap_ctrl_hs |        write_to_tcp       | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |        write_to_tcp       | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |        write_to_tcp       | return value |
|iscsi_pdu_header_buffer_V_address0  | out |    6|  ap_memory | iscsi_pdu_header_buffer_V |     array    |
|iscsi_pdu_header_buffer_V_ce0       | out |    1|  ap_memory | iscsi_pdu_header_buffer_V |     array    |
|iscsi_pdu_header_buffer_V_q0        |  in |    8|  ap_memory | iscsi_pdu_header_buffer_V |     array    |
|iscsi_pdu_header_buffer_V_address1  | out |    6|  ap_memory | iscsi_pdu_header_buffer_V |     array    |
|iscsi_pdu_header_buffer_V_ce1       | out |    1|  ap_memory | iscsi_pdu_header_buffer_V |     array    |
|iscsi_pdu_header_buffer_V_q1        |  in |    8|  ap_memory | iscsi_pdu_header_buffer_V |     array    |
|out_stream_V_V_TDATA                | out |   32|    axis    |       out_stream_V_V      |    pointer   |
|out_stream_V_V_TVALID               | out |    1|    axis    |       out_stream_V_V      |    pointer   |
|out_stream_V_V_TREADY               |  in |    1|    axis    |       out_stream_V_V      |    pointer   |
+------------------------------------+-----+-----+------------+---------------------------+--------------+

