<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CTR, Cache Type Register</h1><p>The CTR characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the architecture of the caches.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>RO</td><td>RO</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hcr.html">HCR</a>.TID2==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID2==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register CTR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-ctr_el0.html">CTR_EL0</a>.
          </p><h2>Attributes</h2>
          <p>CTR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CTR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#CWG">CWG</a></td><td class="lr" colspan="4"><a href="#ERG">ERG</a></td><td class="lr" colspan="4"><a href="#DminLine">DminLine</a></td><td class="lr" colspan="2"><a href="#L1Ip">L1Ip</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#IminLine">IminLine</a></td></tr></tbody></table><h4 id="1">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="0">
                Bits [30:28]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="CWG">CWG, bits [27:24]
                  </h4>
              <p>Cache writeback granule. Log<sub>2</sub> of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified.</p>
            
              <p>A value of <span class="binarynumber">0b0000</span> indicates that this register does not provide Cache writeback granule information and either:</p>
            
              <ul>
                <li>
                  The architectural maximum of 512 words (2KB) must be assumed.
                </li>
                <li>
                  The Cache writeback granule can be determined from maximum cache line size encoded in the Cache Size ID Registers.
                </li>
              </ul>
            
              <p>Values greater than <span class="binarynumber">0b1001</span> are reserved.</p>
            
              <p>ARM recommends that an implementation that does not support cache write-back implements this field as <span class="binarynumber">0b0001</span>. This applies, for example, to an implementation that supports only write-through caches.</p>
            <h4 id="ERG">ERG, bits [23:20]
                  </h4>
              <p>Exclusives reservation granule. Log<sub>2</sub> of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions.</p>
            
              <p>A value of <span class="binarynumber">0b0000</span> indicates that this register does not provide Exclusives reservation granule information and the architectural maximum of 512 words (2KB) must be assumed.</p>
            
              <p>Values greater than <span class="binarynumber">0b1001</span> are reserved.</p>
            <h4 id="DminLine">DminLine, bits [19:16]
                  </h4>
              <p>Log<sub>2</sub> of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE.</p>
            <h4 id="L1Ip">L1Ip, bits [15:14]
                  </h4>
              <p>Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>L1Ip</th><th>Meaning</th></tr><tr><td class="bitfield">01</td><td>
                  <p>ASID-tagged Virtual Index, Virtual Tag (AIVIVT)</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Virtual Index, Physical Tag (VIPT)</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Physical Index, Physical Tag (PIPT)</p>
                </td></tr></table>
              <p>The value <span class="binarynumber">0b01</span> is reserved in ARMv8.</p>
            
              <p>Other values are reserved.</p>
            <h4 id="0">
                Bits [13:4]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="IminLine">IminLine, bits [3:0]
                  </h4>
              <p>Log<sub>2</sub> of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE.</p>
            <h2>Accessing the CTR</h2><p>To access the CTR:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c0,c0,1 ; Read CTR into Rt</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>0000</td><td>0000</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
