// Seed: 1215062552
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4,
    input wor id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wire id_9,
    input wire id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14,
    output logic id_15,
    input wor id_16,
    input logic id_17,
    input tri id_18,
    input wor id_19,
    input tri1 id_20,
    input tri0 id_21
);
  initial begin
    if (1'd0) begin
      id_15 = id_17;
    end else if (id_2) begin
      $display;
    end else id_15 = #1  (1'b0);
  end
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input tri id_2,
    output wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output wire id_8,
    input logic id_9
);
  always id_0 <= id_9;
  module_0(
      id_2,
      id_6,
      id_5,
      id_1,
      id_5,
      id_7,
      id_1,
      id_2,
      id_2,
      id_7,
      id_7,
      id_5,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_9,
      id_7,
      id_7,
      id_7,
      id_2
  );
endmodule
