Protel Design System Design Rule Check
PCB File : E:\PCB\开关电源模块2.0\开关电源2_0.PcbDoc
Date     : 2021/11/6
Time     : 22:18:26

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-1(2789.8mil,2535mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-2(2789.803mil,4660mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-3(1605mil,4660mil) on Multi-Layer Actual Hole Size = 118.11mil
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1529.998mil,4415mil) from Top Layer to Bottom Layer And Via (1530mil,4415mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1529.998mil,4445mil) from Top Layer to Bottom Layer And Via (1530mil,4445mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1569.998mil,4415mil) from Top Layer to Bottom Layer And Via (1570mil,4415mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1569.998mil,4445mil) from Top Layer to Bottom Layer And Via (1570mil,4445mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1609.998mil,4415mil) from Top Layer to Bottom Layer And Via (1610mil,4415mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1609.998mil,4445mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1609.998mil,4445mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1609.998mil,4475mil) from Top Layer to Bottom Layer And Via (1610mil,4475mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1609.998mil,4505mil) from Top Layer to Bottom Layer And Via (1610mil,4505mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1609.998mil,4535mil) from Top Layer to Bottom Layer And Via (1610mil,4535mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1610mil,4445mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1649.998mil,4415mil) from Top Layer to Bottom Layer And Via (1650mil,4415mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1649.998mil,4445mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1649.998mil,4445mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1649.998mil,4475mil) from Top Layer to Bottom Layer And Via (1650mil,4475mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1649.998mil,4505mil) from Top Layer to Bottom Layer And Via (1650mil,4505mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1649.998mil,4535mil) from Top Layer to Bottom Layer And Via (1650mil,4535mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1650mil,4445mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :18

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.197mil < 10mil) Between Pad C10-1(2393.15mil,3355mil) on Top Layer And Via (2435mil,3365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.197mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.394mil < 10mil) Between Pad C10-1(2393.15mil,3355mil) on Top Layer And Via (2435mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.394mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.24mil < 10mil) Between Pad C11-1(2394.095mil,3240mil) on Top Layer And Via (2435mil,3185mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.24mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.252mil < 10mil) Between Pad C11-1(2394.095mil,3240mil) on Top Layer And Via (2435mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.252mil < 10mil) Between Pad C11-1(2394.095mil,3240mil) on Top Layer And Via (2435mil,3245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C15-1(2595.472mil,3395mil) on Top Layer And Pad C15-2(2654.528mil,3395mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.819mil < 10mil) Between Pad C15-1(2595.472mil,3395mil) on Top Layer And Via (2555mil,3365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.819mil < 10mil) Between Pad C15-1(2595.472mil,3395mil) on Top Layer And Via (2555mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C16-1(2595.472mil,3265mil) on Top Layer And Pad C16-2(2654.528mil,3265mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.657mil < 10mil) Between Pad C16-1(2595.472mil,3265mil) on Top Layer And Via (2555mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.658mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.819mil < 10mil) Between Pad C16-1(2595.472mil,3265mil) on Top Layer And Via (2555mil,3245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C17-1(2755mil,3904.528mil) on Top Layer And Pad C17-2(2755mil,3845.472mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad C20-1(2203.15mil,2485mil) on Top Layer And Via (2200mil,2545mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.87mil < 10mil) Between Pad C2-1(2135.65mil,4145mil) on Top Layer And Via (2177.498mil,4090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.87mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.195mil < 10mil) Between Pad C2-1(2135.65mil,4145mil) on Top Layer And Via (2177.498mil,4120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.195mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.195mil < 10mil) Between Pad C2-1(2135.65mil,4145mil) on Top Layer And Via (2177.498mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.195mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad C2-2(2029.35mil,4145mil) on Top Layer And Via (2040mil,4085mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C24-1(2435.472mil,2580mil) on Top Layer And Pad C24-2(2494.528mil,2580mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.441mil < 10mil) Between Pad C24-2(2494.528mil,2580mil) on Top Layer And Via (2490mil,2630mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C25-1(2435.472mil,2490mil) on Top Layer And Pad C25-2(2494.528mil,2490mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C26-1(2610mil,3069.528mil) on Top Layer And Pad C26-2(2610mil,3010.472mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C6-1(2340.945mil,4155mil) on Top Layer And Pad C6-2(2400mil,4155mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.123mil < 10mil) Between Pad C6-1(2340.945mil,4155mil) on Top Layer And Via (2297.498mil,4120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.123mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.793mil < 10mil) Between Pad C6-1(2340.945mil,4155mil) on Top Layer And Via (2297.498mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad C7-1(2340.945mil,4060mil) on Top Layer And Pad C7-2(2400mil,4060mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.793mil < 10mil) Between Pad C7-1(2340.945mil,4060mil) on Top Layer And Via (2297.498mil,4030mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.793mil < 10mil) Between Pad C7-1(2340.945mil,4060mil) on Top Layer And Via (2297.498mil,4060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.793mil < 10mil) Between Pad C7-1(2340.945mil,4060mil) on Top Layer And Via (2297.498mil,4090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.793mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.379mil < 10mil) Between Pad Free-3(1605mil,4660mil) on Multi-Layer And Via (1650mil,4565mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.379mil] / [Bottom Solder] Mask Sliver [8.379mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.125mil < 10mil) Between Pad R10-2(1955mil,2900mil) on Top Layer And Via (1952.946mil,2940mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.342mil < 10mil) Between Pad R1-1(2144.528mil,4634.31mil) on Top Layer And Via (2144.528mil,4669.528mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.342mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.992mil < 10mil) Between Pad R11-2(2045mil,3905mil) on Top Layer And Via (2000mil,3904.31mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.125mil < 10mil) Between Pad R15-2(1580mil,2600mil) on Bottom Layer And Via (1580mil,2640mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.992mil < 10mil) Between Pad R19-1(2215mil,3080mil) on Top Layer And Via (2255mil,3080mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.302mil < 10mil) Between Pad R19-2(2215mil,3020.69mil) on Top Layer And Via (2259.31mil,3020.69mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.302mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.624mil < 10mil) Between Pad R3-2(2170mil,3675mil) on Top Layer And Via (2170mil,3712.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.624mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.52mil < 10mil) Between Pad R4-2(1804.528mil,4634.31mil) on Top Layer And Via (1760mil,4634.31mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.992mil < 10mil) Between Pad R8-1(2420mil,3904.31mil) on Top Layer And Via (2380mil,3904.31mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.992mil < 10mil) Between Pad R8-2(2420mil,3845mil) on Top Layer And Via (2380mil,3845mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U1-1(2023.826mil,4374.641mil) on Top Layer And Pad U1-2(2049.416mil,4374.64mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U1-2(2049.416mil,4374.64mil) on Top Layer And Pad U1-3(2075.006mil,4374.64mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.269mil < 10mil) Between Pad U1-3(2075.006mil,4374.64mil) on Top Layer And Pad U1-4(2100.606mil,4374.649mil) on Top Layer [Top Solder] Mask Sliver [3.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.269mil < 10mil) Between Pad U1-5(2100.6mil,4470.009mil) on Top Layer And Pad U1-6(2075mil,4470mil) on Top Layer [Top Solder] Mask Sliver [3.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U1-6(2075mil,4470mil) on Top Layer And Pad U1-7(2049.41mil,4470mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U1-7(2049.41mil,4470mil) on Top Layer And Pad U1-8(2023.82mil,4470.001mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U2-1(2278.82mil,3600.001mil) on Top Layer And Pad U2-2(2304.41mil,3600mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U2-2(2304.41mil,3600mil) on Top Layer And Pad U2-3(2330mil,3600mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.269mil < 10mil) Between Pad U2-3(2330mil,3600mil) on Top Layer And Pad U2-4(2355.6mil,3600.009mil) on Top Layer [Top Solder] Mask Sliver [3.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.269mil < 10mil) Between Pad U2-5(2355.594mil,3695.369mil) on Top Layer And Pad U2-6(2329.994mil,3695.36mil) on Top Layer [Top Solder] Mask Sliver [3.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U2-6(2329.994mil,3695.36mil) on Top Layer And Pad U2-7(2304.404mil,3695.36mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U2-7(2304.404mil,3695.36mil) on Top Layer And Pad U2-8(2278.814mil,3695.361mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U3-1(2093.826mil,2809.641mil) on Top Layer And Pad U3-2(2119.416mil,2809.64mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U3-2(2119.416mil,2809.64mil) on Top Layer And Pad U3-3(2145.006mil,2809.64mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.269mil < 10mil) Between Pad U3-3(2145.006mil,2809.64mil) on Top Layer And Pad U3-4(2170.606mil,2809.649mil) on Top Layer [Top Solder] Mask Sliver [3.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.269mil < 10mil) Between Pad U3-5(2170.6mil,2905.009mil) on Top Layer And Pad U3-6(2145mil,2905mil) on Top Layer [Top Solder] Mask Sliver [3.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U3-6(2145mil,2905mil) on Top Layer And Pad U3-7(2119.41mil,2905mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.259mil < 10mil) Between Pad U3-7(2119.41mil,2905mil) on Top Layer And Pad U3-8(2093.82mil,2905.001mil) on Top Layer [Top Solder] Mask Sliver [3.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1529.998mil,4415mil) from Top Layer to Bottom Layer And Via (1529.998mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1529.998mil,4415mil) from Top Layer to Bottom Layer And Via (1530mil,4385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1529.998mil,4415mil) from Top Layer to Bottom Layer And Via (1530mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1529.998mil,4445mil) from Top Layer to Bottom Layer And Via (1529.998mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1529.998mil,4445mil) from Top Layer to Bottom Layer And Via (1530mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1529.998mil,4475mil) from Top Layer to Bottom Layer And Via (1530mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1530mil,4325mil) from Top Layer to Bottom Layer And Via (1530mil,4355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1530mil,4355mil) from Top Layer to Bottom Layer And Via (1530mil,4385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1530mil,4385mil) from Top Layer to Bottom Layer And Via (1530mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1530mil,4415mil) from Top Layer to Bottom Layer And Via (1530mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1569.998mil,4415mil) from Top Layer to Bottom Layer And Via (1569.998mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1569.998mil,4415mil) from Top Layer to Bottom Layer And Via (1570mil,4385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1569.998mil,4415mil) from Top Layer to Bottom Layer And Via (1570mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1569.998mil,4445mil) from Top Layer to Bottom Layer And Via (1569.998mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1569.998mil,4445mil) from Top Layer to Bottom Layer And Via (1570mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1569.998mil,4475mil) from Top Layer to Bottom Layer And Via (1569.998mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1569.998mil,4475mil) from Top Layer to Bottom Layer And Via (1570mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1570mil,4325mil) from Top Layer to Bottom Layer And Via (1570mil,4355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1570mil,4355mil) from Top Layer to Bottom Layer And Via (1570mil,4385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1570mil,4385mil) from Top Layer to Bottom Layer And Via (1570mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1570mil,4415mil) from Top Layer to Bottom Layer And Via (1570mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4415mil) from Top Layer to Bottom Layer And Via (1609.998mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4415mil) from Top Layer to Bottom Layer And Via (1610mil,4385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4415mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4415mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4445mil) from Top Layer to Bottom Layer And Via (1609.998mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4445mil) from Top Layer to Bottom Layer And Via (1610mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4445mil) from Top Layer to Bottom Layer And Via (1610mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4475mil) from Top Layer to Bottom Layer And Via (1609.998mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4475mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4475mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4475mil) from Top Layer to Bottom Layer And Via (1610mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4505mil) from Top Layer to Bottom Layer And Via (1609.998mil,4535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4505mil) from Top Layer to Bottom Layer And Via (1610mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4505mil) from Top Layer to Bottom Layer And Via (1610mil,4535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1609.998mil,4535mil) from Top Layer to Bottom Layer And Via (1610mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4325mil) from Top Layer to Bottom Layer And Via (1610mil,4355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4355mil) from Top Layer to Bottom Layer And Via (1610mil,4385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4385mil) from Top Layer to Bottom Layer And Via (1610mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4415mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4415mil) from Top Layer to Bottom Layer And Via (1610mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4445mil) from Top Layer to Bottom Layer And Via (1610mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4445mil) from Top Layer to Bottom Layer And Via (1610mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4475mil) from Top Layer to Bottom Layer And Via (1610mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1610mil,4505mil) from Top Layer to Bottom Layer And Via (1610mil,4535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4415mil) from Top Layer to Bottom Layer And Via (1649.998mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4415mil) from Top Layer to Bottom Layer And Via (1650mil,4385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4415mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4415mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4445mil) from Top Layer to Bottom Layer And Via (1649.998mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4445mil) from Top Layer to Bottom Layer And Via (1650mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4445mil) from Top Layer to Bottom Layer And Via (1650mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4475mil) from Top Layer to Bottom Layer And Via (1649.998mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4475mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4475mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4475mil) from Top Layer to Bottom Layer And Via (1650mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4505mil) from Top Layer to Bottom Layer And Via (1649.998mil,4535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4505mil) from Top Layer to Bottom Layer And Via (1650mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4505mil) from Top Layer to Bottom Layer And Via (1650mil,4535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4535mil) from Top Layer to Bottom Layer And Via (1650mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1649.998mil,4535mil) from Top Layer to Bottom Layer And Via (1650mil,4565mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4355mil) from Top Layer to Bottom Layer And Via (1650mil,4385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4385mil) from Top Layer to Bottom Layer And Via (1650mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4415mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4415mil) from Top Layer to Bottom Layer And Via (1650mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4445mil) from Top Layer to Bottom Layer And Via (1650mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4445mil) from Top Layer to Bottom Layer And Via (1650mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4475mil) from Top Layer to Bottom Layer And Via (1650mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4505mil) from Top Layer to Bottom Layer And Via (1650mil,4535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1650mil,4535mil) from Top Layer to Bottom Layer And Via (1650mil,4565mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1690mil,4385mil) from Top Layer to Bottom Layer And Via (1690mil,4415mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1690mil,4415mil) from Top Layer to Bottom Layer And Via (1690mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1690mil,4445mil) from Top Layer to Bottom Layer And Via (1690mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1690mil,4475mil) from Top Layer to Bottom Layer And Via (1690mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1690mil,4505mil) from Top Layer to Bottom Layer And Via (1690mil,4535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1690mil,4535mil) from Top Layer to Bottom Layer And Via (1690mil,4565mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1690mil,4565mil) from Top Layer to Bottom Layer And Via (1690mil,4595mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1730mil,4415mil) from Top Layer to Bottom Layer And Via (1730mil,4445mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1730mil,4445mil) from Top Layer to Bottom Layer And Via (1730mil,4475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1730mil,4475mil) from Top Layer to Bottom Layer And Via (1730mil,4505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1730mil,4505mil) from Top Layer to Bottom Layer And Via (1730mil,4535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1730mil,4535mil) from Top Layer to Bottom Layer And Via (1730mil,4565mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (1730mil,4565mil) from Top Layer to Bottom Layer And Via (1730mil,4595mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2177.498mil,4030mil) from Top Layer to Bottom Layer And Via (2177.498mil,4060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2177.498mil,4060mil) from Top Layer to Bottom Layer And Via (2177.498mil,4090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2177.498mil,4090mil) from Top Layer to Bottom Layer And Via (2177.498mil,4120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2177.498mil,4120mil) from Top Layer to Bottom Layer And Via (2177.498mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2217.498mil,4030mil) from Top Layer to Bottom Layer And Via (2217.498mil,4060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2217.498mil,4060mil) from Top Layer to Bottom Layer And Via (2217.498mil,4090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2217.498mil,4090mil) from Top Layer to Bottom Layer And Via (2217.498mil,4120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2217.498mil,4120mil) from Top Layer to Bottom Layer And Via (2217.498mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2257.498mil,4030mil) from Top Layer to Bottom Layer And Via (2257.498mil,4060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2257.498mil,4060mil) from Top Layer to Bottom Layer And Via (2257.498mil,4090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2257.498mil,4090mil) from Top Layer to Bottom Layer And Via (2257.498mil,4120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2257.498mil,4120mil) from Top Layer to Bottom Layer And Via (2257.498mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2265mil,2465mil) from Top Layer to Bottom Layer And Via (2265mil,2495mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2265mil,2495mil) from Top Layer to Bottom Layer And Via (2265mil,2525mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2265mil,2525mil) from Top Layer to Bottom Layer And Via (2265mil,2555mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2265mil,2555mil) from Top Layer to Bottom Layer And Via (2265mil,2585mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2297.498mil,4030mil) from Top Layer to Bottom Layer And Via (2297.498mil,4060mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2297.498mil,4060mil) from Top Layer to Bottom Layer And Via (2297.498mil,4090mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2297.498mil,4090mil) from Top Layer to Bottom Layer And Via (2297.498mil,4120mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2297.498mil,4120mil) from Top Layer to Bottom Layer And Via (2297.498mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2305mil,2465mil) from Top Layer to Bottom Layer And Via (2305mil,2495mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2305mil,2495mil) from Top Layer to Bottom Layer And Via (2305mil,2525mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2305mil,2525mil) from Top Layer to Bottom Layer And Via (2305mil,2555mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2305mil,2555mil) from Top Layer to Bottom Layer And Via (2305mil,2585mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2345mil,2465mil) from Top Layer to Bottom Layer And Via (2345mil,2495mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2345mil,2495mil) from Top Layer to Bottom Layer And Via (2345mil,2525mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2345mil,2525mil) from Top Layer to Bottom Layer And Via (2345mil,2555mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2345mil,2555mil) from Top Layer to Bottom Layer And Via (2345mil,2585mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2385mil,2465mil) from Top Layer to Bottom Layer And Via (2385mil,2495mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2385mil,2495mil) from Top Layer to Bottom Layer And Via (2385mil,2525mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2385mil,2525mil) from Top Layer to Bottom Layer And Via (2385mil,2555mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2385mil,2555mil) from Top Layer to Bottom Layer And Via (2385mil,2585mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2435mil,3125mil) from Top Layer to Bottom Layer And Via (2435mil,3155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2435mil,3155mil) from Top Layer to Bottom Layer And Via (2435mil,3185mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2435mil,3185mil) from Top Layer to Bottom Layer And Via (2435mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2435mil,3215mil) from Top Layer to Bottom Layer And Via (2435mil,3245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2435mil,3365mil) from Top Layer to Bottom Layer And Via (2435mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2475mil,3125mil) from Top Layer to Bottom Layer And Via (2475mil,3155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2475mil,3155mil) from Top Layer to Bottom Layer And Via (2475mil,3185mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2475mil,3185mil) from Top Layer to Bottom Layer And Via (2475mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2475mil,3215mil) from Top Layer to Bottom Layer And Via (2475mil,3245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2475mil,3365mil) from Top Layer to Bottom Layer And Via (2475mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2515mil,3125mil) from Top Layer to Bottom Layer And Via (2515mil,3155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2515mil,3155mil) from Top Layer to Bottom Layer And Via (2515mil,3185mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2515mil,3185mil) from Top Layer to Bottom Layer And Via (2515mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2515mil,3215mil) from Top Layer to Bottom Layer And Via (2515mil,3245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2515mil,3365mil) from Top Layer to Bottom Layer And Via (2515mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2555mil,3125mil) from Top Layer to Bottom Layer And Via (2555mil,3155mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2555mil,3155mil) from Top Layer to Bottom Layer And Via (2555mil,3185mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2555mil,3185mil) from Top Layer to Bottom Layer And Via (2555mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2555mil,3215mil) from Top Layer to Bottom Layer And Via (2555mil,3245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2555mil,3365mil) from Top Layer to Bottom Layer And Via (2555mil,3395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2733.822mil,2950.472mil) from Top Layer to Bottom Layer And Via (2733.822mil,2980.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2733.822mil,2980.472mil) from Top Layer to Bottom Layer And Via (2733.822mil,3010.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2733.822mil,3010.472mil) from Top Layer to Bottom Layer And Via (2733.822mil,3040.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2733.822mil,3040.472mil) from Top Layer to Bottom Layer And Via (2733.822mil,3070.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2773.822mil,2950.472mil) from Top Layer to Bottom Layer And Via (2773.822mil,2980.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2773.822mil,2980.472mil) from Top Layer to Bottom Layer And Via (2773.822mil,3010.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2773.822mil,3010.472mil) from Top Layer to Bottom Layer And Via (2773.822mil,3040.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2773.822mil,3040.472mil) from Top Layer to Bottom Layer And Via (2773.822mil,3070.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2813.822mil,2950.472mil) from Top Layer to Bottom Layer And Via (2813.822mil,2980.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2813.822mil,2980.472mil) from Top Layer to Bottom Layer And Via (2813.822mil,3010.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2813.822mil,3010.472mil) from Top Layer to Bottom Layer And Via (2813.822mil,3040.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2813.822mil,3040.472mil) from Top Layer to Bottom Layer And Via (2813.822mil,3070.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2853.822mil,2950.472mil) from Top Layer to Bottom Layer And Via (2853.822mil,2980.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2853.822mil,2980.472mil) from Top Layer to Bottom Layer And Via (2853.822mil,3010.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2853.822mil,3010.472mil) from Top Layer to Bottom Layer And Via (2853.822mil,3040.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Via (2853.822mil,3040.472mil) from Top Layer to Bottom Layer And Via (2853.822mil,3070.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
Rule Violations :208

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Arc (1998.853mil,4374.645mil) on Top Overlay And Pad U1-1(2023.826mil,4374.641mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Arc (2068.853mil,2809.645mil) on Top Overlay And Pad U3-1(2093.826mil,2809.641mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.377mil < 10mil) Between Arc (2253.847mil,3600.005mil) on Top Overlay And Pad U2-1(2278.82mil,3600.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(2361.81mil,3448.386mil) on Top Layer And Track (2348.935mil,3422.378mil)(2386.686mil,3422.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(2361.81mil,3448.386mil) on Top Layer And Track (2348.935mil,3474.394mil)(2386.686mil,3474.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(2361.81mil,3448.386mil) on Top Layer And Track (2386.686mil,3422.378mil)(2386.686mil,3474.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(2302.5mil,3448.386mil) on Top Layer And Track (2277.624mil,3422.378mil)(2277.624mil,3474.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C12-2(2302.5mil,3448.386mil) on Top Layer And Track (2277.624mil,3422.378mil)(2315.375mil,3422.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(2302.5mil,3448.386mil) on Top Layer And Track (2277.624mil,3474.394mil)(2315.375mil,3474.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(2295.472mil,3904.31mil) on Top Layer And Track (2269.465mil,3891.435mil)(2269.465mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(2295.472mil,3904.31mil) on Top Layer And Track (2269.465mil,3929.186mil)(2321.481mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(2295.472mil,3904.31mil) on Top Layer And Track (2321.481mil,3891.435mil)(2321.481mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C13-2(2295.472mil,3845mil) on Top Layer And Track (2269.465mil,3820.124mil)(2269.465mil,3857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(2295.472mil,3845mil) on Top Layer And Track (2269.465mil,3820.124mil)(2321.481mil,3820.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(2295.472mil,3845mil) on Top Layer And Track (2321.481mil,3820.124mil)(2321.481mil,3857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(2620mil,3905mil) on Top Layer And Track (2593.992mil,3892.125mil)(2593.992mil,3929.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(2620mil,3905mil) on Top Layer And Track (2593.992mil,3929.876mil)(2646.008mil,3929.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(2620mil,3905mil) on Top Layer And Track (2646.008mil,3892.125mil)(2646.008mil,3929.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C14-2(2620mil,3845.69mil) on Top Layer And Track (2593.992mil,3820.814mil)(2593.992mil,3858.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(2620mil,3845.69mil) on Top Layer And Track (2593.992mil,3820.814mil)(2646.008mil,3820.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(2620mil,3845.69mil) on Top Layer And Track (2646.008mil,3820.814mil)(2646.008mil,3858.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C18-1(2170mil,3845mil) on Top Layer And Track (2143.992mil,3820.124mil)(2143.992mil,3857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(2170mil,3845mil) on Top Layer And Track (2143.992mil,3820.124mil)(2196.008mil,3820.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-1(2170mil,3845mil) on Top Layer And Track (2196.008mil,3820.124mil)(2196.008mil,3857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-2(2170mil,3904.31mil) on Top Layer And Track (2143.992mil,3891.435mil)(2143.992mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-2(2170mil,3904.31mil) on Top Layer And Track (2143.992mil,3929.186mil)(2196.008mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C18-2(2170mil,3904.31mil) on Top Layer And Track (2196.008mil,3891.435mil)(2196.008mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(2170.638mil,2685mil) on Top Layer And Track (2157.763mil,2658.992mil)(2195.514mil,2658.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(2170.638mil,2685mil) on Top Layer And Track (2157.763mil,2711.008mil)(2195.514mil,2711.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-1(2170.638mil,2685mil) on Top Layer And Track (2195.514mil,2658.992mil)(2195.514mil,2711.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-2(2111.328mil,2685mil) on Top Layer And Track (2086.452mil,2658.992mil)(2086.452mil,2711.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C21-2(2111.328mil,2685mil) on Top Layer And Track (2086.452mil,2658.992mil)(2124.203mil,2658.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C21-2(2111.328mil,2685mil) on Top Layer And Track (2086.452mil,2711.008mil)(2124.203mil,2711.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-1(2101.85mil,3079.31mil) on Top Layer And Track (2075.842mil,3066.435mil)(2075.842mil,3104.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-1(2101.85mil,3079.31mil) on Top Layer And Track (2075.842mil,3104.186mil)(2127.858mil,3104.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-1(2101.85mil,3079.31mil) on Top Layer And Track (2127.858mil,3066.435mil)(2127.858mil,3104.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C22-2(2101.85mil,3020mil) on Top Layer And Track (2075.842mil,2995.124mil)(2075.842mil,3032.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-2(2101.85mil,3020mil) on Top Layer And Track (2075.842mil,2995.124mil)(2127.858mil,2995.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C22-2(2101.85mil,3020mil) on Top Layer And Track (2127.858mil,2995.124mil)(2127.858mil,3032.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-1(2470mil,3075mil) on Top Layer And Track (2443.992mil,3062.125mil)(2443.992mil,3099.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-1(2470mil,3075mil) on Top Layer And Track (2443.992mil,3099.876mil)(2496.008mil,3099.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-1(2470mil,3075mil) on Top Layer And Track (2496.008mil,3062.125mil)(2496.008mil,3099.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C23-2(2470mil,3015.69mil) on Top Layer And Track (2443.992mil,2990.814mil)(2443.992mil,3028.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-2(2470mil,3015.69mil) on Top Layer And Track (2443.992mil,2990.814mil)(2496.008mil,2990.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C23-2(2470mil,3015.69mil) on Top Layer And Track (2496.008mil,2990.814mil)(2496.008mil,3028.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C27-1(1955mil,3020.69mil) on Top Layer And Track (1928.992mil,2995.814mil)(1928.992mil,3033.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-1(1955mil,3020.69mil) on Top Layer And Track (1928.992mil,2995.814mil)(1981.008mil,2995.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-1(1955mil,3020.69mil) on Top Layer And Track (1981.008mil,2995.814mil)(1981.008mil,3033.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-2(1955mil,3080mil) on Top Layer And Track (1928.992mil,3067.125mil)(1928.992mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-2(1955mil,3080mil) on Top Layer And Track (1928.992mil,3104.876mil)(1981.008mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C27-2(1955mil,3080mil) on Top Layer And Track (1981.008mil,3067.125mil)(1981.008mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(2099.948mil,4235mil) on Top Layer And Track (2087.073mil,4208.992mil)(2124.824mil,4208.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(2099.948mil,4235mil) on Top Layer And Track (2087.073mil,4261.008mil)(2124.824mil,4261.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(2099.948mil,4235mil) on Top Layer And Track (2124.824mil,4208.992mil)(2124.824mil,4261.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(2040.638mil,4235mil) on Top Layer And Track (2015.762mil,4208.992mil)(2015.762mil,4261.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C3-2(2040.638mil,4235mil) on Top Layer And Track (2015.762mil,4208.992mil)(2053.513mil,4208.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(2040.638mil,4235mil) on Top Layer And Track (2015.762mil,4261.008mil)(2053.513mil,4261.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(2048.938mil,4635mil) on Top Layer And Track (2022.93mil,4622.125mil)(2022.93mil,4659.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(2048.938mil,4635mil) on Top Layer And Track (2022.93mil,4659.876mil)(2074.946mil,4659.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(2048.938mil,4635mil) on Top Layer And Track (2074.946mil,4622.125mil)(2074.946mil,4659.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C4-2(2048.938mil,4575.69mil) on Top Layer And Track (2022.93mil,4550.814mil)(2022.93mil,4588.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(2048.938mil,4575.69mil) on Top Layer And Track (2022.93mil,4550.814mil)(2074.946mil,4550.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(2048.938mil,4575.69mil) on Top Layer And Track (2074.946mil,4550.814mil)(2074.946mil,4588.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(2354.528mil,4634.31mil) on Top Layer And Track (2328.52mil,4621.435mil)(2328.52mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(2354.528mil,4634.31mil) on Top Layer And Track (2328.52mil,4659.186mil)(2380.536mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(2354.528mil,4634.31mil) on Top Layer And Track (2380.536mil,4621.435mil)(2380.536mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C5-2(2354.528mil,4575mil) on Top Layer And Track (2328.52mil,4550.124mil)(2328.52mil,4587.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(2354.528mil,4575mil) on Top Layer And Track (2328.52mil,4550.124mil)(2380.536mil,4550.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(2354.528mil,4575mil) on Top Layer And Track (2380.536mil,4550.124mil)(2380.536mil,4587.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad C9-1(1919.528mil,4575mil) on Top Layer And Track (1893.52mil,4550.124mil)(1893.52mil,4587.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(1919.528mil,4575mil) on Top Layer And Track (1893.52mil,4550.124mil)(1945.536mil,4550.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(1919.528mil,4575mil) on Top Layer And Track (1945.536mil,4550.124mil)(1945.536mil,4587.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(1919.528mil,4634.31mil) on Top Layer And Track (1893.52mil,4621.435mil)(1893.52mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(1919.528mil,4634.31mil) on Top Layer And Track (1893.52mil,4659.186mil)(1945.536mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(1919.528mil,4634.31mil) on Top Layer And Track (1945.536mil,4621.435mil)(1945.536mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad D1-1(1805mil,4182.994mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.002mil < 10mil) Between Pad D1-1(1805mil,4182.994mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.007mil < 10mil) Between Pad D1-1(1805mil,4182.994mil) on Top Layer And Track (1751.313mil,4231.284mil)(1858.691mil,4231.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Pad D1-2(1805mil,4385mil) on Top Layer And Track (1751.313mil,4390.344mil)(1765.112mil,4390.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Pad D1-2(1805mil,4385mil) on Top Layer And Track (1844.892mil,4390.344mil)(1858.691mil,4390.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad D2-1(2041.003mil,3394.998mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.002mil < 10mil) Between Pad D2-1(2041.003mil,3394.998mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.007mil < 10mil) Between Pad D2-1(2041.003mil,3394.998mil) on Top Layer And Track (1992.713mil,3341.311mil)(1992.713mil,3448.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Pad D2-2(1838.997mil,3394.998mil) on Top Layer And Track (1833.653mil,3341.311mil)(1833.653mil,3355.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Pad D2-2(1838.997mil,3394.998mil) on Top Layer And Track (1833.653mil,3434.89mil)(1833.653mil,3448.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.998mil < 10mil) Between Pad D3-1(1664.998mil,2743.997mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.002mil < 10mil) Between Pad D3-1(1664.998mil,2743.997mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [6.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.007mil < 10mil) Between Pad D3-1(1664.998mil,2743.997mil) on Top Layer And Track (1611.311mil,2792.287mil)(1718.689mil,2792.287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.007mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Pad D3-2(1664.998mil,2946.003mil) on Top Layer And Track (1611.311mil,2951.347mil)(1625.11mil,2951.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.002mil < 10mil) Between Pad D3-2(1664.998mil,2946.003mil) on Top Layer And Track (1704.89mil,2951.347mil)(1718.689mil,2951.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.002mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L1-1(2218.15mil,4355mil) on Top Layer And Track (2205.032mil,4214.205mil)(2205.032mil,4281.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L1-1(2218.15mil,4355mil) on Top Layer And Track (2205.032mil,4428.323mil)(2205.032mil,4495.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L1-2(2505mil,4355mil) on Top Layer And Track (2518.118mil,4214.205mil)(2518.118mil,4281.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L1-2(2505mil,4355mil) on Top Layer And Track (2518.118mil,4428.323mil)(2518.118mil,4495.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L2-1(2486.575mil,3585mil) on Top Layer And Track (2473.457mil,3444.205mil)(2473.457mil,3511.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L2-1(2486.575mil,3585mil) on Top Layer And Track (2473.457mil,3658.323mil)(2473.457mil,3725.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L2-2(2773.425mil,3585mil) on Top Layer And Track (2786.543mil,3444.205mil)(2786.543mil,3511.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L2-2(2773.425mil,3585mil) on Top Layer And Track (2786.543mil,3658.323mil)(2786.543mil,3725.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L3-1(2326.575mil,2785mil) on Top Layer And Track (2313.457mil,2644.205mil)(2313.457mil,2711.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L3-1(2326.575mil,2785mil) on Top Layer And Track (2313.457mil,2858.323mil)(2313.457mil,2925.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L3-2(2613.425mil,2785mil) on Top Layer And Track (2626.543mil,2644.205mil)(2626.543mil,2711.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad L3-2(2613.425mil,2785mil) on Top Layer And Track (2626.543mil,2858.323mil)(2626.543mil,2925.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.299mil < 10mil) Between Pad P3-2(2773.422mil,4047.055mil) on Multi-Layer And Text "C17" (2732mil,3962mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R10-1(1955mil,2840.69mil) on Top Layer And Track (1928.992mil,2815.814mil)(1928.992mil,2853.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(1955mil,2840.69mil) on Top Layer And Track (1928.992mil,2815.814mil)(1981.008mil,2815.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(1955mil,2840.69mil) on Top Layer And Track (1981.008mil,2815.814mil)(1981.008mil,2853.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(1955mil,2900mil) on Top Layer And Track (1928.992mil,2887.125mil)(1928.992mil,2924.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(1955mil,2900mil) on Top Layer And Track (1928.992mil,2924.876mil)(1981.008mil,2924.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(1955mil,2900mil) on Top Layer And Track (1981.008mil,2887.125mil)(1981.008mil,2924.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2144.528mil,4634.31mil) on Top Layer And Track (2118.52mil,4621.435mil)(2118.52mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2144.528mil,4634.31mil) on Top Layer And Track (2118.52mil,4659.186mil)(2170.536mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2144.528mil,4634.31mil) on Top Layer And Track (2170.536mil,4621.435mil)(2170.536mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R11-1(2045mil,3845.69mil) on Top Layer And Track (2018.992mil,3820.814mil)(2018.992mil,3858.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2045mil,3845.69mil) on Top Layer And Track (2018.992mil,3820.814mil)(2071.008mil,3820.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(2045mil,3845.69mil) on Top Layer And Track (2071.008mil,3820.814mil)(2071.008mil,3858.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2045mil,3905mil) on Top Layer And Track (2018.992mil,3892.125mil)(2018.992mil,3929.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2045mil,3905mil) on Top Layer And Track (2018.992mil,3929.876mil)(2071.008mil,3929.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(2045mil,3905mil) on Top Layer And Track (2071.008mil,3892.125mil)(2071.008mil,3929.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R1-2(2144.528mil,4575mil) on Top Layer And Track (2118.52mil,4550.124mil)(2118.52mil,4587.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2144.528mil,4575mil) on Top Layer And Track (2118.52mil,4550.124mil)(2170.536mil,4550.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2144.528mil,4575mil) on Top Layer And Track (2170.536mil,4550.124mil)(2170.536mil,4587.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R12-1(2040mil,3615.69mil) on Top Layer And Track (2013.992mil,3590.814mil)(2013.992mil,3628.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(2040mil,3615.69mil) on Top Layer And Track (2013.992mil,3590.814mil)(2066.008mil,3590.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(2040mil,3615.69mil) on Top Layer And Track (2066.008mil,3590.814mil)(2066.008mil,3628.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2040mil,3675mil) on Top Layer And Track (2013.992mil,3662.125mil)(2013.992mil,3699.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2040mil,3675mil) on Top Layer And Track (2013.992mil,3699.876mil)(2066.008mil,3699.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(2040mil,3675mil) on Top Layer And Track (2066.008mil,3662.125mil)(2066.008mil,3699.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R15-1(1580mil,2540.69mil) on Bottom Layer And Track (1553.992mil,2515.814mil)(1553.992mil,2553.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(1580mil,2540.69mil) on Bottom Layer And Track (1553.992mil,2515.814mil)(1606.008mil,2515.814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(1580mil,2540.69mil) on Bottom Layer And Track (1606.008mil,2515.814mil)(1606.008mil,2553.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(1580mil,2600mil) on Bottom Layer And Track (1553.992mil,2587.125mil)(1553.992mil,2624.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(1580mil,2600mil) on Bottom Layer And Track (1553.992mil,2624.876mil)(1606.008mil,2624.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(1580mil,2600mil) on Bottom Layer And Track (1606.008mil,2587.125mil)(1606.008mil,2624.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(1705mil,2600mil) on Bottom Layer And Track (1678.992mil,2587.125mil)(1678.992mil,2624.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(1705mil,2600mil) on Bottom Layer And Track (1678.992mil,2624.876mil)(1731.008mil,2624.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(1705mil,2600mil) on Bottom Layer And Track (1731.008mil,2587.125mil)(1731.008mil,2624.876mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R16-2(1705mil,2540.69mil) on Bottom Layer And Track (1678.992mil,2515.814mil)(1678.992mil,2553.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(1705mil,2540.69mil) on Bottom Layer And Track (1678.992mil,2515.814mil)(1731.008mil,2515.814mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(1705mil,2540.69mil) on Bottom Layer And Track (1731.008mil,2515.814mil)(1731.008mil,2553.565mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(1784.31mil,2730mil) on Bottom Layer And Track (1771.435mil,2703.992mil)(1809.186mil,2703.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(1784.31mil,2730mil) on Bottom Layer And Track (1771.435mil,2756.008mil)(1809.186mil,2756.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(1784.31mil,2730mil) on Bottom Layer And Track (1809.186mil,2703.992mil)(1809.186mil,2756.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(1725mil,2730mil) on Bottom Layer And Track (1700.124mil,2703.992mil)(1700.124mil,2756.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R17-2(1725mil,2730mil) on Bottom Layer And Track (1700.124mil,2703.992mil)(1737.875mil,2703.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(1725mil,2730mil) on Bottom Layer And Track (1700.124mil,2756.008mil)(1737.875mil,2756.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(1944.31mil,2730mil) on Bottom Layer And Track (1931.435mil,2703.992mil)(1969.186mil,2703.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(1944.31mil,2730mil) on Bottom Layer And Track (1931.435mil,2756.008mil)(1969.186mil,2756.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(1944.31mil,2730mil) on Bottom Layer And Track (1969.186mil,2703.992mil)(1969.186mil,2756.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(1885mil,2730mil) on Bottom Layer And Track (1860.124mil,2703.992mil)(1860.124mil,2756.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R18-2(1885mil,2730mil) on Bottom Layer And Track (1860.124mil,2703.992mil)(1897.875mil,2703.992mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(1885mil,2730mil) on Bottom Layer And Track (1860.124mil,2756.008mil)(1897.875mil,2756.008mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(2215mil,3080mil) on Top Layer And Track (2188.992mil,3067.125mil)(2188.992mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(2215mil,3080mil) on Top Layer And Track (2188.992mil,3104.876mil)(2241.008mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(2215mil,3080mil) on Top Layer And Track (2241.008mil,3067.125mil)(2241.008mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R19-2(2215mil,3020.69mil) on Top Layer And Track (2188.992mil,2995.814mil)(2188.992mil,3033.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2215mil,3020.69mil) on Top Layer And Track (2188.992mil,2995.814mil)(2241.008mil,2995.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2215mil,3020.69mil) on Top Layer And Track (2241.008mil,2995.814mil)(2241.008mil,3033.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R20-1(2340mil,3015.69mil) on Top Layer And Track (2313.992mil,2990.814mil)(2313.992mil,3028.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-1(2340mil,3015.69mil) on Top Layer And Track (2313.992mil,2990.814mil)(2366.008mil,2990.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-1(2340mil,3015.69mil) on Top Layer And Track (2366.008mil,2990.814mil)(2366.008mil,3028.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(2340mil,3075mil) on Top Layer And Track (2313.992mil,3062.125mil)(2313.992mil,3099.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(2340mil,3075mil) on Top Layer And Track (2313.992mil,3099.876mil)(2366.008mil,3099.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(2340mil,3075mil) on Top Layer And Track (2366.008mil,3062.125mil)(2366.008mil,3099.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R2-1(2244.528mil,4575.69mil) on Top Layer And Track (2218.52mil,4550.814mil)(2218.52mil,4588.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(2244.528mil,4575.69mil) on Top Layer And Track (2218.52mil,4550.814mil)(2270.536mil,4550.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(2244.528mil,4575.69mil) on Top Layer And Track (2270.536mil,4550.814mil)(2270.536mil,4588.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2244.528mil,4635mil) on Top Layer And Track (2218.52mil,4622.125mil)(2218.52mil,4659.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2244.528mil,4635mil) on Top Layer And Track (2218.52mil,4659.876mil)(2270.536mil,4659.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2244.528mil,4635mil) on Top Layer And Track (2270.536mil,4622.125mil)(2270.536mil,4659.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R22-1(1840mil,3020.69mil) on Top Layer And Track (1813.992mil,2995.814mil)(1813.992mil,3033.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-1(1840mil,3020.69mil) on Top Layer And Track (1813.992mil,2995.814mil)(1866.008mil,2995.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-1(1840mil,3020.69mil) on Top Layer And Track (1866.008mil,2995.814mil)(1866.008mil,3033.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-2(1840mil,3080mil) on Top Layer And Track (1813.992mil,3067.125mil)(1813.992mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-2(1840mil,3080mil) on Top Layer And Track (1813.992mil,3104.876mil)(1866.008mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-2(1840mil,3080mil) on Top Layer And Track (1866.008mil,3067.125mil)(1866.008mil,3104.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R23-1(1838.997mil,2845mil) on Top Layer And Track (1812.989mil,2820.124mil)(1812.989mil,2857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(1838.997mil,2845mil) on Top Layer And Track (1812.989mil,2820.124mil)(1865.005mil,2820.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(1838.997mil,2845mil) on Top Layer And Track (1865.005mil,2820.124mil)(1865.005mil,2857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-2(1838.997mil,2904.31mil) on Top Layer And Track (1812.989mil,2891.435mil)(1812.989mil,2929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-2(1838.997mil,2904.31mil) on Top Layer And Track (1812.989mil,2929.186mil)(1865.005mil,2929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-2(1838.997mil,2904.31mil) on Top Layer And Track (1865.005mil,2891.435mil)(1865.005mil,2929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R3-1(2170mil,3615.69mil) on Top Layer And Track (2143.992mil,3590.814mil)(2143.992mil,3628.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(2170mil,3615.69mil) on Top Layer And Track (2143.992mil,3590.814mil)(2196.008mil,3590.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(2170mil,3615.69mil) on Top Layer And Track (2196.008mil,3590.814mil)(2196.008mil,3628.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(2170mil,3675mil) on Top Layer And Track (2143.992mil,3662.125mil)(2143.992mil,3699.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(2170mil,3675mil) on Top Layer And Track (2143.992mil,3699.876mil)(2196.008mil,3699.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(2170mil,3675mil) on Top Layer And Track (2196.008mil,3662.125mil)(2196.008mil,3699.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R4-1(1804.528mil,4575mil) on Top Layer And Track (1778.52mil,4550.124mil)(1778.52mil,4587.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(1804.528mil,4575mil) on Top Layer And Track (1778.52mil,4550.124mil)(1830.536mil,4550.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(1804.528mil,4575mil) on Top Layer And Track (1830.536mil,4550.124mil)(1830.536mil,4587.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(1804.528mil,4634.31mil) on Top Layer And Track (1778.52mil,4621.435mil)(1778.52mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(1804.528mil,4634.31mil) on Top Layer And Track (1778.52mil,4659.186mil)(1830.536mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(1804.528mil,4634.31mil) on Top Layer And Track (1830.536mil,4621.435mil)(1830.536mil,4659.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R5-1(1920mil,4410mil) on Top Layer And Track (1893.992mil,4385.124mil)(1893.992mil,4422.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(1920mil,4410mil) on Top Layer And Track (1893.992mil,4385.124mil)(1946.008mil,4385.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(1920mil,4410mil) on Top Layer And Track (1946.008mil,4385.124mil)(1946.008mil,4422.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(1920mil,4469.31mil) on Top Layer And Track (1893.992mil,4456.435mil)(1893.992mil,4494.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(1920mil,4469.31mil) on Top Layer And Track (1893.992mil,4494.186mil)(1946.008mil,4494.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(1920mil,4469.31mil) on Top Layer And Track (1946.008mil,4456.435mil)(1946.008mil,4494.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2420mil,3904.31mil) on Top Layer And Track (2393.992mil,3891.435mil)(2393.992mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2420mil,3904.31mil) on Top Layer And Track (2393.992mil,3929.186mil)(2446.008mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2420mil,3904.31mil) on Top Layer And Track (2446.008mil,3891.435mil)(2446.008mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R8-2(2420mil,3845mil) on Top Layer And Track (2393.992mil,3820.124mil)(2393.992mil,3857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2420mil,3845mil) on Top Layer And Track (2393.992mil,3820.124mil)(2446.008mil,3820.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2420mil,3845mil) on Top Layer And Track (2446.008mil,3820.124mil)(2446.008mil,3857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.487mil < 10mil) Between Pad R9-1(2515mil,3845mil) on Top Layer And Track (2488.992mil,3820.124mil)(2488.992mil,3857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(2515mil,3845mil) on Top Layer And Track (2488.992mil,3820.124mil)(2541.008mil,3820.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(2515mil,3845mil) on Top Layer And Track (2541.008mil,3820.124mil)(2541.008mil,3857.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(2515mil,3904.31mil) on Top Layer And Track (2488.992mil,3891.435mil)(2488.992mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(2515mil,3904.31mil) on Top Layer And Track (2488.992mil,3929.186mil)(2541.008mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(2515mil,3904.31mil) on Top Layer And Track (2541.008mil,3891.435mil)(2541.008mil,3929.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.561mil < 10mil) Between Pad U1-1(2023.826mil,4374.641mil) on Top Layer And Track (2002.126mil,4407.703mil)(2122.3mil,4407.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.562mil < 10mil) Between Pad U1-2(2049.416mil,4374.64mil) on Top Layer And Track (2002.126mil,4407.703mil)(2122.3mil,4407.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.562mil < 10mil) Between Pad U1-3(2075.006mil,4374.64mil) on Top Layer And Track (2002.126mil,4407.703mil)(2122.3mil,4407.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U1-4(2100.606mil,4374.649mil) on Top Layer And Track (2002.126mil,4407.703mil)(2122.3mil,4407.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.561mil < 10mil) Between Pad U1-5(2100.6mil,4470.009mil) on Top Layer And Track (2002.126mil,4436.947mil)(2122.3mil,4436.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U1-6(2075mil,4470mil) on Top Layer And Track (2002.126mil,4436.947mil)(2122.3mil,4436.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U1-7(2049.41mil,4470mil) on Top Layer And Track (2002.126mil,4436.947mil)(2122.3mil,4436.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U1-8(2023.82mil,4470.001mil) on Top Layer And Track (2002.126mil,4436.947mil)(2122.3mil,4436.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.561mil < 10mil) Between Pad U2-1(2278.82mil,3600.001mil) on Top Layer And Track (2257.12mil,3633.063mil)(2377.294mil,3633.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.562mil < 10mil) Between Pad U2-2(2304.41mil,3600mil) on Top Layer And Track (2257.12mil,3633.063mil)(2377.294mil,3633.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.562mil < 10mil) Between Pad U2-3(2330mil,3600mil) on Top Layer And Track (2257.12mil,3633.063mil)(2377.294mil,3633.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U2-4(2355.6mil,3600.009mil) on Top Layer And Track (2257.12mil,3633.063mil)(2377.294mil,3633.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.561mil < 10mil) Between Pad U2-5(2355.594mil,3695.369mil) on Top Layer And Track (2257.12mil,3662.307mil)(2377.294mil,3662.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U2-6(2329.994mil,3695.36mil) on Top Layer And Track (2257.12mil,3662.307mil)(2377.294mil,3662.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U2-7(2304.404mil,3695.36mil) on Top Layer And Track (2257.12mil,3662.307mil)(2377.294mil,3662.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U2-8(2278.814mil,3695.361mil) on Top Layer And Track (2257.12mil,3662.307mil)(2377.294mil,3662.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.561mil < 10mil) Between Pad U3-1(2093.826mil,2809.641mil) on Top Layer And Track (2072.126mil,2842.703mil)(2192.3mil,2842.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.562mil < 10mil) Between Pad U3-2(2119.416mil,2809.64mil) on Top Layer And Track (2072.126mil,2842.703mil)(2192.3mil,2842.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.562mil < 10mil) Between Pad U3-3(2145.006mil,2809.64mil) on Top Layer And Track (2072.126mil,2842.703mil)(2192.3mil,2842.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.562mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U3-4(2170.606mil,2809.649mil) on Top Layer And Track (2072.126mil,2842.703mil)(2192.3mil,2842.703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.561mil < 10mil) Between Pad U3-5(2170.6mil,2905.009mil) on Top Layer And Track (2072.126mil,2871.947mil)(2192.3mil,2871.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U3-6(2145mil,2905mil) on Top Layer And Track (2072.126mil,2871.947mil)(2192.3mil,2871.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U3-7(2119.41mil,2905mil) on Top Layer And Track (2072.126mil,2871.947mil)(2192.3mil,2871.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.553mil < 10mil) Between Pad U3-8(2093.82mil,2905.001mil) on Top Layer And Track (2072.126mil,2871.947mil)(2192.3mil,2871.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.553mil]
Rule Violations :235

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.17mil < 10mil) Between Text "C21" (1979.448mil,2669.64mil) on Top Overlay And Track (2086.452mil,2658.992mil)(2086.452mil,2711.008mil) on Top Overlay Silk Text to Silk Clearance [7.17mil]
   Violation between Silk To Silk Clearance Constraint: (5.164mil < 10mil) Between Text "P5" (2047.946mil,2689.8mil) on Bottom Overlay And Track (1931.435mil,2703.992mil)(1969.186mil,2703.992mil) on Bottom Overlay Silk Text to Silk Clearance [5.164mil]
   Violation between Silk To Silk Clearance Constraint: (5.164mil < 10mil) Between Text "P5" (2047.946mil,2689.8mil) on Bottom Overlay And Track (1969.186mil,2703.992mil)(1969.186mil,2756.008mil) on Bottom Overlay Silk Text to Silk Clearance [5.164mil]
   Violation between Silk To Silk Clearance Constraint: (5.992mil < 10mil) Between Text "R16" (1665mil,2615mil) on Bottom Overlay And Track (1678.992mil,2515.814mil)(1678.992mil,2553.565mil) on Bottom Overlay Silk Text to Silk Clearance [5.992mil]
   Violation between Silk To Silk Clearance Constraint: (7.806mil < 10mil) Between Text "R16" (1665mil,2615mil) on Bottom Overlay And Track (1678.992mil,2515.814mil)(1731.008mil,2515.814mil) on Bottom Overlay Silk Text to Silk Clearance [7.806mil]
   Violation between Silk To Silk Clearance Constraint: (5.992mil < 10mil) Between Text "R16" (1665mil,2615mil) on Bottom Overlay And Track (1678.992mil,2587.125mil)(1678.992mil,2624.876mil) on Bottom Overlay Silk Text to Silk Clearance [5.992mil]
   Violation between Silk To Silk Clearance Constraint: (9.126mil < 10mil) Between Text "R16" (1665mil,2615mil) on Bottom Overlay And Track (1678.992mil,2624.876mil)(1731.008mil,2624.876mil) on Bottom Overlay Silk Text to Silk Clearance [9.126mil]
Rule Violations :7

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 471
Waived Violations : 0
Time Elapsed        : 00:00:00