
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026f4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002800  08002800  00012800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002820  08002820  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08002820  08002820  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002820  08002820  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002820  08002820  00012820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002824  08002824  00012824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08002828  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000034  0800285c  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  0800285c  00020114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   000093cd  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d84  00000000  00000000  0002942a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  0002b1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000968  00000000  00000000  0002bc48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001702b  00000000  00000000  0002c5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5ce  00000000  00000000  000435db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000822fc  00000000  00000000  0004fba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d1ea5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002908  00000000  00000000  000d1ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000034 	.word	0x20000034
 8000128:	00000000 	.word	0x00000000
 800012c:	080027e8 	.word	0x080027e8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000038 	.word	0x20000038
 8000148:	080027e8 	.word	0x080027e8

0800014c <fsm_green_change_run>:
 *      Author: Admin
 */

#include "fsm_green_change.h"

void fsm_green_change_run(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch (status){
 8000150:	4b37      	ldr	r3, [pc, #220]	; (8000230 <fsm_green_change_run+0xe4>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b06      	cmp	r3, #6
 8000156:	d165      	bne.n	8000224 <fsm_green_change_run+0xd8>
		case SET_GREEN_TIME:
			if (timer1_flag == 1){
 8000158:	4b36      	ldr	r3, [pc, #216]	; (8000234 <fsm_green_change_run+0xe8>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d108      	bne.n	8000172 <fsm_green_change_run+0x26>
				setTimer1(500);
 8000160:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000164:	f000 ff46 	bl	8000ff4 <setTimer1>
				HAL_GPIO_TogglePin(GPIOA, G_a_Pin| G_b_Pin);
 8000168:	f44f 6190 	mov.w	r1, #1152	; 0x480
 800016c:	4832      	ldr	r0, [pc, #200]	; (8000238 <fsm_green_change_run+0xec>)
 800016e:	f001 fb2a 	bl	80017c6 <HAL_GPIO_TogglePin>
			}
			updateBuffer_a(temp_value);
 8000172:	4b32      	ldr	r3, [pc, #200]	; (800023c <fsm_green_change_run+0xf0>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	4618      	mov	r0, r3
 8000178:	f000 fd02 	bl	8000b80 <updateBuffer_a>
			updateBuffer_b(mode);
 800017c:	4b30      	ldr	r3, [pc, #192]	; (8000240 <fsm_green_change_run+0xf4>)
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	4618      	mov	r0, r3
 8000182:	f000 fd21 	bl	8000bc8 <updateBuffer_b>
			if (isButtonPress(1)){
 8000186:	2001      	movs	r0, #1
 8000188:	f000 fae2 	bl	8000750 <isButtonPress>
 800018c:	4603      	mov	r3, r0
 800018e:	2b00      	cmp	r3, #0
 8000190:	d00b      	beq.n	80001aa <fsm_green_change_run+0x5e>
				temp_value++;
 8000192:	4b2a      	ldr	r3, [pc, #168]	; (800023c <fsm_green_change_run+0xf0>)
 8000194:	681b      	ldr	r3, [r3, #0]
 8000196:	3301      	adds	r3, #1
 8000198:	4a28      	ldr	r2, [pc, #160]	; (800023c <fsm_green_change_run+0xf0>)
 800019a:	6013      	str	r3, [r2, #0]
				if (temp_value > 99){
 800019c:	4b27      	ldr	r3, [pc, #156]	; (800023c <fsm_green_change_run+0xf0>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	2b63      	cmp	r3, #99	; 0x63
 80001a2:	dd02      	ble.n	80001aa <fsm_green_change_run+0x5e>
					temp_value = 1;
 80001a4:	4b25      	ldr	r3, [pc, #148]	; (800023c <fsm_green_change_run+0xf0>)
 80001a6:	2201      	movs	r2, #1
 80001a8:	601a      	str	r2, [r3, #0]
				}
			}
			if (isButtonPress(2)){
 80001aa:	2002      	movs	r0, #2
 80001ac:	f000 fad0 	bl	8000750 <isButtonPress>
 80001b0:	4603      	mov	r3, r0
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	d00d      	beq.n	80001d2 <fsm_green_change_run+0x86>
				RED_TIME_b += temp_value - GREEN_TIME_a;
 80001b6:	4b21      	ldr	r3, [pc, #132]	; (800023c <fsm_green_change_run+0xf0>)
 80001b8:	681a      	ldr	r2, [r3, #0]
 80001ba:	4b22      	ldr	r3, [pc, #136]	; (8000244 <fsm_green_change_run+0xf8>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	1ad2      	subs	r2, r2, r3
 80001c0:	4b21      	ldr	r3, [pc, #132]	; (8000248 <fsm_green_change_run+0xfc>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4413      	add	r3, r2
 80001c6:	4a20      	ldr	r2, [pc, #128]	; (8000248 <fsm_green_change_run+0xfc>)
 80001c8:	6013      	str	r3, [r2, #0]
				GREEN_TIME_a = temp_value;
 80001ca:	4b1c      	ldr	r3, [pc, #112]	; (800023c <fsm_green_change_run+0xf0>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	4a1d      	ldr	r2, [pc, #116]	; (8000244 <fsm_green_change_run+0xf8>)
 80001d0:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPress(0)){
 80001d2:	2000      	movs	r0, #0
 80001d4:	f000 fabc 	bl	8000750 <isButtonPress>
 80001d8:	4603      	mov	r3, r0
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d024      	beq.n	8000228 <fsm_green_change_run+0xdc>
				LedClear();
 80001de:	f000 fb6f 	bl	80008c0 <LedClear>
				setTimer1(GREEN_TIME_b * 1000);
 80001e2:	4b1a      	ldr	r3, [pc, #104]	; (800024c <fsm_green_change_run+0x100>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001ea:	fb02 f303 	mul.w	r3, r2, r3
 80001ee:	4618      	mov	r0, r3
 80001f0:	f000 ff00 	bl	8000ff4 <setTimer1>
				mode = 1;
 80001f4:	4b12      	ldr	r3, [pc, #72]	; (8000240 <fsm_green_change_run+0xf4>)
 80001f6:	2201      	movs	r2, #1
 80001f8:	601a      	str	r2, [r3, #0]
				number_display_a = RED_TIME_a;
 80001fa:	4b15      	ldr	r3, [pc, #84]	; (8000250 <fsm_green_change_run+0x104>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a15      	ldr	r2, [pc, #84]	; (8000254 <fsm_green_change_run+0x108>)
 8000200:	6013      	str	r3, [r2, #0]
				number_display_b = GREEN_TIME_b;
 8000202:	4b12      	ldr	r3, [pc, #72]	; (800024c <fsm_green_change_run+0x100>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a14      	ldr	r2, [pc, #80]	; (8000258 <fsm_green_change_run+0x10c>)
 8000208:	6013      	str	r3, [r2, #0]
				setTimer2(10);
 800020a:	200a      	movs	r0, #10
 800020c:	f000 ff0e 	bl	800102c <setTimer2>
				index = 0;
 8000210:	4b12      	ldr	r3, [pc, #72]	; (800025c <fsm_green_change_run+0x110>)
 8000212:	2200      	movs	r2, #0
 8000214:	601a      	str	r2, [r3, #0]
				setTimer3(10);
 8000216:	200a      	movs	r0, #10
 8000218:	f000 ff24 	bl	8001064 <setTimer3>
				status = RED_GREEN;
 800021c:	4b04      	ldr	r3, [pc, #16]	; (8000230 <fsm_green_change_run+0xe4>)
 800021e:	2201      	movs	r2, #1
 8000220:	601a      	str	r2, [r3, #0]
			}
					break;
 8000222:	e001      	b.n	8000228 <fsm_green_change_run+0xdc>
				default:
					break;
 8000224:	bf00      	nop
 8000226:	e000      	b.n	800022a <fsm_green_change_run+0xde>
					break;
 8000228:	bf00      	nop
			}
}
 800022a:	bf00      	nop
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	20000050 	.word	0x20000050
 8000234:	200000fc 	.word	0x200000fc
 8000238:	40010800 	.word	0x40010800
 800023c:	20000060 	.word	0x20000060
 8000240:	2000005c 	.word	0x2000005c
 8000244:	20000000 	.word	0x20000000
 8000248:	20000010 	.word	0x20000010
 800024c:	2000000c 	.word	0x2000000c
 8000250:	20000004 	.word	0x20000004
 8000254:	20000054 	.word	0x20000054
 8000258:	20000058 	.word	0x20000058
 800025c:	20000064 	.word	0x20000064

08000260 <fsm_normal_run>:
 */


#include "fsm_normal.h"

void fsm_normal_run(){
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	switch (status){
 8000264:	4b88      	ldr	r3, [pc, #544]	; (8000488 <fsm_normal_run+0x228>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	2b04      	cmp	r3, #4
 800026a:	f200 8173 	bhi.w	8000554 <fsm_normal_run+0x2f4>
 800026e:	a201      	add	r2, pc, #4	; (adr r2, 8000274 <fsm_normal_run+0x14>)
 8000270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000274:	08000289 	.word	0x08000289
 8000278:	080002cd 	.word	0x080002cd
 800027c:	0800035f 	.word	0x0800035f
 8000280:	080003f9 	.word	0x080003f9
 8000284:	080004bd 	.word	0x080004bd
		case INIT:
			status = RED_GREEN;
 8000288:	4b7f      	ldr	r3, [pc, #508]	; (8000488 <fsm_normal_run+0x228>)
 800028a:	2201      	movs	r2, #1
 800028c:	601a      	str	r2, [r3, #0]
			setTimer1(GREEN_TIME_b * 1000);
 800028e:	4b7f      	ldr	r3, [pc, #508]	; (800048c <fsm_normal_run+0x22c>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000296:	fb02 f303 	mul.w	r3, r2, r3
 800029a:	4618      	mov	r0, r3
 800029c:	f000 feaa 	bl	8000ff4 <setTimer1>
			number_display_a = RED_TIME_a;
 80002a0:	4b7b      	ldr	r3, [pc, #492]	; (8000490 <fsm_normal_run+0x230>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a7b      	ldr	r2, [pc, #492]	; (8000494 <fsm_normal_run+0x234>)
 80002a6:	6013      	str	r3, [r2, #0]
			number_display_b = GREEN_TIME_b;
 80002a8:	4b78      	ldr	r3, [pc, #480]	; (800048c <fsm_normal_run+0x22c>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a7a      	ldr	r2, [pc, #488]	; (8000498 <fsm_normal_run+0x238>)
 80002ae:	6013      	str	r3, [r2, #0]
			updateBuffer_a(number_display_a);
 80002b0:	4b78      	ldr	r3, [pc, #480]	; (8000494 <fsm_normal_run+0x234>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 fc63 	bl	8000b80 <updateBuffer_a>
			updateBuffer_b(number_display_b);
 80002ba:	4b77      	ldr	r3, [pc, #476]	; (8000498 <fsm_normal_run+0x238>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 fc82 	bl	8000bc8 <updateBuffer_b>
			setTimer2(10);
 80002c4:	200a      	movs	r0, #10
 80002c6:	f000 feb1 	bl	800102c <setTimer2>
			break;
 80002ca:	e14c      	b.n	8000566 <fsm_normal_run+0x306>
		case RED_GREEN:
			display_RED_GREEN();
 80002cc:	f000 fca0 	bl	8000c10 <display_RED_GREEN>
			if (timer2_flag == 1){
 80002d0:	4b72      	ldr	r3, [pc, #456]	; (800049c <fsm_normal_run+0x23c>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2b01      	cmp	r3, #1
 80002d6:	d113      	bne.n	8000300 <fsm_normal_run+0xa0>
				setTimer2(1000);
 80002d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002dc:	f000 fea6 	bl	800102c <setTimer2>
				updateBuffer_a(number_display_a--);
 80002e0:	4b6c      	ldr	r3, [pc, #432]	; (8000494 <fsm_normal_run+0x234>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	1e5a      	subs	r2, r3, #1
 80002e6:	496b      	ldr	r1, [pc, #428]	; (8000494 <fsm_normal_run+0x234>)
 80002e8:	600a      	str	r2, [r1, #0]
 80002ea:	4618      	mov	r0, r3
 80002ec:	f000 fc48 	bl	8000b80 <updateBuffer_a>
				updateBuffer_b(number_display_b--);
 80002f0:	4b69      	ldr	r3, [pc, #420]	; (8000498 <fsm_normal_run+0x238>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	1e5a      	subs	r2, r3, #1
 80002f6:	4968      	ldr	r1, [pc, #416]	; (8000498 <fsm_normal_run+0x238>)
 80002f8:	600a      	str	r2, [r1, #0]
 80002fa:	4618      	mov	r0, r3
 80002fc:	f000 fc64 	bl	8000bc8 <updateBuffer_b>

			}
			if (timer1_flag == 1){
 8000300:	4b67      	ldr	r3, [pc, #412]	; (80004a0 <fsm_normal_run+0x240>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	2b01      	cmp	r3, #1
 8000306:	d112      	bne.n	800032e <fsm_normal_run+0xce>
				setTimer1(YELLOW_TIME_b * 1000);
 8000308:	4b66      	ldr	r3, [pc, #408]	; (80004a4 <fsm_normal_run+0x244>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000310:	fb02 f303 	mul.w	r3, r2, r3
 8000314:	4618      	mov	r0, r3
 8000316:	f000 fe6d 	bl	8000ff4 <setTimer1>
				number_display_b = YELLOW_TIME_b;
 800031a:	4b62      	ldr	r3, [pc, #392]	; (80004a4 <fsm_normal_run+0x244>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	4a5e      	ldr	r2, [pc, #376]	; (8000498 <fsm_normal_run+0x238>)
 8000320:	6013      	str	r3, [r2, #0]
				status = RED_YELLOW;
 8000322:	4b59      	ldr	r3, [pc, #356]	; (8000488 <fsm_normal_run+0x228>)
 8000324:	2202      	movs	r2, #2
 8000326:	601a      	str	r2, [r3, #0]
				setTimer2(10);
 8000328:	200a      	movs	r0, #10
 800032a:	f000 fe7f 	bl	800102c <setTimer2>
			}
			if (isButtonPress(0)){
 800032e:	2000      	movs	r0, #0
 8000330:	f000 fa0e 	bl	8000750 <isButtonPress>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	f000 810e 	beq.w	8000558 <fsm_normal_run+0x2f8>
				LedClear();
 800033c:	f000 fac0 	bl	80008c0 <LedClear>
				setTimer1(500);
 8000340:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000344:	f000 fe56 	bl	8000ff4 <setTimer1>
				temp_value = RED_TIME_a;
 8000348:	4b51      	ldr	r3, [pc, #324]	; (8000490 <fsm_normal_run+0x230>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4a56      	ldr	r2, [pc, #344]	; (80004a8 <fsm_normal_run+0x248>)
 800034e:	6013      	str	r3, [r2, #0]
				mode = 2;
 8000350:	4b56      	ldr	r3, [pc, #344]	; (80004ac <fsm_normal_run+0x24c>)
 8000352:	2202      	movs	r2, #2
 8000354:	601a      	str	r2, [r3, #0]
				status = SET_RED_TIME;
 8000356:	4b4c      	ldr	r3, [pc, #304]	; (8000488 <fsm_normal_run+0x228>)
 8000358:	2205      	movs	r2, #5
 800035a:	601a      	str	r2, [r3, #0]
			}
			break;
 800035c:	e0fc      	b.n	8000558 <fsm_normal_run+0x2f8>
		case RED_YELLOW:
			display_RED_YELLOW();
 800035e:	f000 fc69 	bl	8000c34 <display_RED_YELLOW>

			if (timer2_flag == 1){
 8000362:	4b4e      	ldr	r3, [pc, #312]	; (800049c <fsm_normal_run+0x23c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b01      	cmp	r3, #1
 8000368:	d113      	bne.n	8000392 <fsm_normal_run+0x132>
				setTimer2(1000);
 800036a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800036e:	f000 fe5d 	bl	800102c <setTimer2>
				updateBuffer_a(number_display_a--);
 8000372:	4b48      	ldr	r3, [pc, #288]	; (8000494 <fsm_normal_run+0x234>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	1e5a      	subs	r2, r3, #1
 8000378:	4946      	ldr	r1, [pc, #280]	; (8000494 <fsm_normal_run+0x234>)
 800037a:	600a      	str	r2, [r1, #0]
 800037c:	4618      	mov	r0, r3
 800037e:	f000 fbff 	bl	8000b80 <updateBuffer_a>
				updateBuffer_b(number_display_b--);
 8000382:	4b45      	ldr	r3, [pc, #276]	; (8000498 <fsm_normal_run+0x238>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	1e5a      	subs	r2, r3, #1
 8000388:	4943      	ldr	r1, [pc, #268]	; (8000498 <fsm_normal_run+0x238>)
 800038a:	600a      	str	r2, [r1, #0]
 800038c:	4618      	mov	r0, r3
 800038e:	f000 fc1b 	bl	8000bc8 <updateBuffer_b>
			}

			if (timer1_flag == 1){
 8000392:	4b43      	ldr	r3, [pc, #268]	; (80004a0 <fsm_normal_run+0x240>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	2b01      	cmp	r3, #1
 8000398:	d116      	bne.n	80003c8 <fsm_normal_run+0x168>
				setTimer1(GREEN_TIME_a * 1000);
 800039a:	4b45      	ldr	r3, [pc, #276]	; (80004b0 <fsm_normal_run+0x250>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003a2:	fb02 f303 	mul.w	r3, r2, r3
 80003a6:	4618      	mov	r0, r3
 80003a8:	f000 fe24 	bl	8000ff4 <setTimer1>
				number_display_a = GREEN_TIME_a;
 80003ac:	4b40      	ldr	r3, [pc, #256]	; (80004b0 <fsm_normal_run+0x250>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a38      	ldr	r2, [pc, #224]	; (8000494 <fsm_normal_run+0x234>)
 80003b2:	6013      	str	r3, [r2, #0]
				number_display_b = RED_TIME_b;
 80003b4:	4b3f      	ldr	r3, [pc, #252]	; (80004b4 <fsm_normal_run+0x254>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a37      	ldr	r2, [pc, #220]	; (8000498 <fsm_normal_run+0x238>)
 80003ba:	6013      	str	r3, [r2, #0]
				status = GREEN_RED;
 80003bc:	4b32      	ldr	r3, [pc, #200]	; (8000488 <fsm_normal_run+0x228>)
 80003be:	2203      	movs	r2, #3
 80003c0:	601a      	str	r2, [r3, #0]
				setTimer2(10);
 80003c2:	200a      	movs	r0, #10
 80003c4:	f000 fe32 	bl	800102c <setTimer2>
			}
			if (isButtonPress(0)){
 80003c8:	2000      	movs	r0, #0
 80003ca:	f000 f9c1 	bl	8000750 <isButtonPress>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	f000 80c3 	beq.w	800055c <fsm_normal_run+0x2fc>
				LedClear();
 80003d6:	f000 fa73 	bl	80008c0 <LedClear>
				setTimer1(500);
 80003da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003de:	f000 fe09 	bl	8000ff4 <setTimer1>
				temp_value = RED_TIME_a;
 80003e2:	4b2b      	ldr	r3, [pc, #172]	; (8000490 <fsm_normal_run+0x230>)
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4a30      	ldr	r2, [pc, #192]	; (80004a8 <fsm_normal_run+0x248>)
 80003e8:	6013      	str	r3, [r2, #0]
				mode = 2;
 80003ea:	4b30      	ldr	r3, [pc, #192]	; (80004ac <fsm_normal_run+0x24c>)
 80003ec:	2202      	movs	r2, #2
 80003ee:	601a      	str	r2, [r3, #0]
				status = SET_RED_TIME;
 80003f0:	4b25      	ldr	r3, [pc, #148]	; (8000488 <fsm_normal_run+0x228>)
 80003f2:	2205      	movs	r2, #5
 80003f4:	601a      	str	r2, [r3, #0]
			}

			break;
 80003f6:	e0b1      	b.n	800055c <fsm_normal_run+0x2fc>
		case GREEN_RED:
			display_GREEN_RED();
 80003f8:	f000 fc2e 	bl	8000c58 <display_GREEN_RED>
			if (timer2_flag == 1){
 80003fc:	4b27      	ldr	r3, [pc, #156]	; (800049c <fsm_normal_run+0x23c>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d113      	bne.n	800042c <fsm_normal_run+0x1cc>
				setTimer2(1000);
 8000404:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000408:	f000 fe10 	bl	800102c <setTimer2>
				updateBuffer_a(number_display_a--);
 800040c:	4b21      	ldr	r3, [pc, #132]	; (8000494 <fsm_normal_run+0x234>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	1e5a      	subs	r2, r3, #1
 8000412:	4920      	ldr	r1, [pc, #128]	; (8000494 <fsm_normal_run+0x234>)
 8000414:	600a      	str	r2, [r1, #0]
 8000416:	4618      	mov	r0, r3
 8000418:	f000 fbb2 	bl	8000b80 <updateBuffer_a>
				updateBuffer_b(number_display_b--);
 800041c:	4b1e      	ldr	r3, [pc, #120]	; (8000498 <fsm_normal_run+0x238>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	1e5a      	subs	r2, r3, #1
 8000422:	491d      	ldr	r1, [pc, #116]	; (8000498 <fsm_normal_run+0x238>)
 8000424:	600a      	str	r2, [r1, #0]
 8000426:	4618      	mov	r0, r3
 8000428:	f000 fbce 	bl	8000bc8 <updateBuffer_b>
			}

			if (timer1_flag == 1){
 800042c:	4b1c      	ldr	r3, [pc, #112]	; (80004a0 <fsm_normal_run+0x240>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	2b01      	cmp	r3, #1
 8000432:	d112      	bne.n	800045a <fsm_normal_run+0x1fa>
				setTimer1(YELLOW_TIME_a * 1000);
 8000434:	4b20      	ldr	r3, [pc, #128]	; (80004b8 <fsm_normal_run+0x258>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800043c:	fb02 f303 	mul.w	r3, r2, r3
 8000440:	4618      	mov	r0, r3
 8000442:	f000 fdd7 	bl	8000ff4 <setTimer1>
				number_display_a = YELLOW_TIME_a;
 8000446:	4b1c      	ldr	r3, [pc, #112]	; (80004b8 <fsm_normal_run+0x258>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4a12      	ldr	r2, [pc, #72]	; (8000494 <fsm_normal_run+0x234>)
 800044c:	6013      	str	r3, [r2, #0]
				status = YELLOW_RED;
 800044e:	4b0e      	ldr	r3, [pc, #56]	; (8000488 <fsm_normal_run+0x228>)
 8000450:	2204      	movs	r2, #4
 8000452:	601a      	str	r2, [r3, #0]
				setTimer2(10);
 8000454:	200a      	movs	r0, #10
 8000456:	f000 fde9 	bl	800102c <setTimer2>
			}
			if (isButtonPress(0)){
 800045a:	2000      	movs	r0, #0
 800045c:	f000 f978 	bl	8000750 <isButtonPress>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d07c      	beq.n	8000560 <fsm_normal_run+0x300>
				LedClear();
 8000466:	f000 fa2b 	bl	80008c0 <LedClear>
				setTimer1(500);
 800046a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800046e:	f000 fdc1 	bl	8000ff4 <setTimer1>
				temp_value = RED_TIME_a;
 8000472:	4b07      	ldr	r3, [pc, #28]	; (8000490 <fsm_normal_run+0x230>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a0c      	ldr	r2, [pc, #48]	; (80004a8 <fsm_normal_run+0x248>)
 8000478:	6013      	str	r3, [r2, #0]
				mode = 2;
 800047a:	4b0c      	ldr	r3, [pc, #48]	; (80004ac <fsm_normal_run+0x24c>)
 800047c:	2202      	movs	r2, #2
 800047e:	601a      	str	r2, [r3, #0]
				status = SET_RED_TIME;
 8000480:	4b01      	ldr	r3, [pc, #4]	; (8000488 <fsm_normal_run+0x228>)
 8000482:	2205      	movs	r2, #5
 8000484:	601a      	str	r2, [r3, #0]
			}
			break;
 8000486:	e06b      	b.n	8000560 <fsm_normal_run+0x300>
 8000488:	20000050 	.word	0x20000050
 800048c:	2000000c 	.word	0x2000000c
 8000490:	20000004 	.word	0x20000004
 8000494:	20000054 	.word	0x20000054
 8000498:	20000058 	.word	0x20000058
 800049c:	20000104 	.word	0x20000104
 80004a0:	200000fc 	.word	0x200000fc
 80004a4:	20000014 	.word	0x20000014
 80004a8:	20000060 	.word	0x20000060
 80004ac:	2000005c 	.word	0x2000005c
 80004b0:	20000000 	.word	0x20000000
 80004b4:	20000010 	.word	0x20000010
 80004b8:	20000008 	.word	0x20000008
		case YELLOW_RED:
			display_YELLOW_RED();
 80004bc:	f000 fbde 	bl	8000c7c <display_YELLOW_RED>
			if (timer2_flag == 1){
 80004c0:	4b2a      	ldr	r3, [pc, #168]	; (800056c <fsm_normal_run+0x30c>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	2b01      	cmp	r3, #1
 80004c6:	d113      	bne.n	80004f0 <fsm_normal_run+0x290>
				setTimer2(1000);
 80004c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004cc:	f000 fdae 	bl	800102c <setTimer2>
				updateBuffer_a(number_display_a--);
 80004d0:	4b27      	ldr	r3, [pc, #156]	; (8000570 <fsm_normal_run+0x310>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	1e5a      	subs	r2, r3, #1
 80004d6:	4926      	ldr	r1, [pc, #152]	; (8000570 <fsm_normal_run+0x310>)
 80004d8:	600a      	str	r2, [r1, #0]
 80004da:	4618      	mov	r0, r3
 80004dc:	f000 fb50 	bl	8000b80 <updateBuffer_a>
				updateBuffer_b(number_display_b--);
 80004e0:	4b24      	ldr	r3, [pc, #144]	; (8000574 <fsm_normal_run+0x314>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	1e5a      	subs	r2, r3, #1
 80004e6:	4923      	ldr	r1, [pc, #140]	; (8000574 <fsm_normal_run+0x314>)
 80004e8:	600a      	str	r2, [r1, #0]
 80004ea:	4618      	mov	r0, r3
 80004ec:	f000 fb6c 	bl	8000bc8 <updateBuffer_b>
			}
			if (timer1_flag == 1){
 80004f0:	4b21      	ldr	r3, [pc, #132]	; (8000578 <fsm_normal_run+0x318>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	2b01      	cmp	r3, #1
 80004f6:	d116      	bne.n	8000526 <fsm_normal_run+0x2c6>
				setTimer1(GREEN_TIME_b * 1000);
 80004f8:	4b20      	ldr	r3, [pc, #128]	; (800057c <fsm_normal_run+0x31c>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000500:	fb02 f303 	mul.w	r3, r2, r3
 8000504:	4618      	mov	r0, r3
 8000506:	f000 fd75 	bl	8000ff4 <setTimer1>
				number_display_a = RED_TIME_a;
 800050a:	4b1d      	ldr	r3, [pc, #116]	; (8000580 <fsm_normal_run+0x320>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4a18      	ldr	r2, [pc, #96]	; (8000570 <fsm_normal_run+0x310>)
 8000510:	6013      	str	r3, [r2, #0]
				number_display_b = GREEN_TIME_b;
 8000512:	4b1a      	ldr	r3, [pc, #104]	; (800057c <fsm_normal_run+0x31c>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4a17      	ldr	r2, [pc, #92]	; (8000574 <fsm_normal_run+0x314>)
 8000518:	6013      	str	r3, [r2, #0]
				status = RED_GREEN;
 800051a:	4b1a      	ldr	r3, [pc, #104]	; (8000584 <fsm_normal_run+0x324>)
 800051c:	2201      	movs	r2, #1
 800051e:	601a      	str	r2, [r3, #0]
				setTimer2(10);
 8000520:	200a      	movs	r0, #10
 8000522:	f000 fd83 	bl	800102c <setTimer2>
			}
			if (isButtonPress(0)){
 8000526:	2000      	movs	r0, #0
 8000528:	f000 f912 	bl	8000750 <isButtonPress>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d018      	beq.n	8000564 <fsm_normal_run+0x304>
				LedClear();
 8000532:	f000 f9c5 	bl	80008c0 <LedClear>
				setTimer1(500);
 8000536:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800053a:	f000 fd5b 	bl	8000ff4 <setTimer1>
				temp_value = RED_TIME_a;
 800053e:	4b10      	ldr	r3, [pc, #64]	; (8000580 <fsm_normal_run+0x320>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	4a11      	ldr	r2, [pc, #68]	; (8000588 <fsm_normal_run+0x328>)
 8000544:	6013      	str	r3, [r2, #0]
				mode = 2;
 8000546:	4b11      	ldr	r3, [pc, #68]	; (800058c <fsm_normal_run+0x32c>)
 8000548:	2202      	movs	r2, #2
 800054a:	601a      	str	r2, [r3, #0]
				status = SET_RED_TIME;
 800054c:	4b0d      	ldr	r3, [pc, #52]	; (8000584 <fsm_normal_run+0x324>)
 800054e:	2205      	movs	r2, #5
 8000550:	601a      	str	r2, [r3, #0]
			}
			break;
 8000552:	e007      	b.n	8000564 <fsm_normal_run+0x304>
		default:
			break;
 8000554:	bf00      	nop
 8000556:	e006      	b.n	8000566 <fsm_normal_run+0x306>
			break;
 8000558:	bf00      	nop
 800055a:	e004      	b.n	8000566 <fsm_normal_run+0x306>
			break;
 800055c:	bf00      	nop
 800055e:	e002      	b.n	8000566 <fsm_normal_run+0x306>
			break;
 8000560:	bf00      	nop
 8000562:	e000      	b.n	8000566 <fsm_normal_run+0x306>
			break;
 8000564:	bf00      	nop
	}

}
 8000566:	bf00      	nop
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	20000104 	.word	0x20000104
 8000570:	20000054 	.word	0x20000054
 8000574:	20000058 	.word	0x20000058
 8000578:	200000fc 	.word	0x200000fc
 800057c:	2000000c 	.word	0x2000000c
 8000580:	20000004 	.word	0x20000004
 8000584:	20000050 	.word	0x20000050
 8000588:	20000060 	.word	0x20000060
 800058c:	2000005c 	.word	0x2000005c

08000590 <fsm_red_change_run>:
 *      Author: Admin
 */

#include "fsm_red_change.h"

void fsm_red_change_run(){
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	switch (status){
 8000594:	4b2e      	ldr	r3, [pc, #184]	; (8000650 <fsm_red_change_run+0xc0>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b05      	cmp	r3, #5
 800059a:	d153      	bne.n	8000644 <fsm_red_change_run+0xb4>
		case SET_RED_TIME:
			if (timer1_flag == 1){
 800059c:	4b2d      	ldr	r3, [pc, #180]	; (8000654 <fsm_red_change_run+0xc4>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d108      	bne.n	80005b6 <fsm_red_change_run+0x26>
				setTimer1(500);
 80005a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005a8:	f000 fd24 	bl	8000ff4 <setTimer1>
				HAL_GPIO_TogglePin(GPIOA, R_a_Pin| R_b_Pin);
 80005ac:	f44f 7110 	mov.w	r1, #576	; 0x240
 80005b0:	4829      	ldr	r0, [pc, #164]	; (8000658 <fsm_red_change_run+0xc8>)
 80005b2:	f001 f908 	bl	80017c6 <HAL_GPIO_TogglePin>
			}
			updateBuffer_a(temp_value);
 80005b6:	4b29      	ldr	r3, [pc, #164]	; (800065c <fsm_red_change_run+0xcc>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 fae0 	bl	8000b80 <updateBuffer_a>
			updateBuffer_b(mode);
 80005c0:	4b27      	ldr	r3, [pc, #156]	; (8000660 <fsm_red_change_run+0xd0>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 faff 	bl	8000bc8 <updateBuffer_b>
			if (isButtonPress(1)){
 80005ca:	2001      	movs	r0, #1
 80005cc:	f000 f8c0 	bl	8000750 <isButtonPress>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d00b      	beq.n	80005ee <fsm_red_change_run+0x5e>
				temp_value++;
 80005d6:	4b21      	ldr	r3, [pc, #132]	; (800065c <fsm_red_change_run+0xcc>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	3301      	adds	r3, #1
 80005dc:	4a1f      	ldr	r2, [pc, #124]	; (800065c <fsm_red_change_run+0xcc>)
 80005de:	6013      	str	r3, [r2, #0]
				if (temp_value > 99){
 80005e0:	4b1e      	ldr	r3, [pc, #120]	; (800065c <fsm_red_change_run+0xcc>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b63      	cmp	r3, #99	; 0x63
 80005e6:	dd02      	ble.n	80005ee <fsm_red_change_run+0x5e>
					temp_value = 1;
 80005e8:	4b1c      	ldr	r3, [pc, #112]	; (800065c <fsm_red_change_run+0xcc>)
 80005ea:	2201      	movs	r2, #1
 80005ec:	601a      	str	r2, [r3, #0]
				}
			}
			if (isButtonPress(2)){
 80005ee:	2002      	movs	r0, #2
 80005f0:	f000 f8ae 	bl	8000750 <isButtonPress>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d00d      	beq.n	8000616 <fsm_red_change_run+0x86>
				GREEN_TIME_b += temp_value - RED_TIME_a;
 80005fa:	4b18      	ldr	r3, [pc, #96]	; (800065c <fsm_red_change_run+0xcc>)
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	4b19      	ldr	r3, [pc, #100]	; (8000664 <fsm_red_change_run+0xd4>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	1ad2      	subs	r2, r2, r3
 8000604:	4b18      	ldr	r3, [pc, #96]	; (8000668 <fsm_red_change_run+0xd8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4413      	add	r3, r2
 800060a:	4a17      	ldr	r2, [pc, #92]	; (8000668 <fsm_red_change_run+0xd8>)
 800060c:	6013      	str	r3, [r2, #0]
				RED_TIME_a = temp_value;
 800060e:	4b13      	ldr	r3, [pc, #76]	; (800065c <fsm_red_change_run+0xcc>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a14      	ldr	r2, [pc, #80]	; (8000664 <fsm_red_change_run+0xd4>)
 8000614:	6013      	str	r3, [r2, #0]
			}
			if (isButtonPress(0)){
 8000616:	2000      	movs	r0, #0
 8000618:	f000 f89a 	bl	8000750 <isButtonPress>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d012      	beq.n	8000648 <fsm_red_change_run+0xb8>
				LedClear();
 8000622:	f000 f94d 	bl	80008c0 <LedClear>
				setTimer1(500);
 8000626:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800062a:	f000 fce3 	bl	8000ff4 <setTimer1>
				temp_value = YELLOW_TIME_a;
 800062e:	4b0f      	ldr	r3, [pc, #60]	; (800066c <fsm_red_change_run+0xdc>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a0a      	ldr	r2, [pc, #40]	; (800065c <fsm_red_change_run+0xcc>)
 8000634:	6013      	str	r3, [r2, #0]
				mode = 3;
 8000636:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <fsm_red_change_run+0xd0>)
 8000638:	2203      	movs	r2, #3
 800063a:	601a      	str	r2, [r3, #0]
				status = SET_YELLOW_TIME;
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <fsm_red_change_run+0xc0>)
 800063e:	2207      	movs	r2, #7
 8000640:	601a      	str	r2, [r3, #0]
			}
			break;
 8000642:	e001      	b.n	8000648 <fsm_red_change_run+0xb8>
		default:
			break;
 8000644:	bf00      	nop
 8000646:	e000      	b.n	800064a <fsm_red_change_run+0xba>
			break;
 8000648:	bf00      	nop
	}
}
 800064a:	bf00      	nop
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	20000050 	.word	0x20000050
 8000654:	200000fc 	.word	0x200000fc
 8000658:	40010800 	.word	0x40010800
 800065c:	20000060 	.word	0x20000060
 8000660:	2000005c 	.word	0x2000005c
 8000664:	20000004 	.word	0x20000004
 8000668:	2000000c 	.word	0x2000000c
 800066c:	20000008 	.word	0x20000008

08000670 <fsm_yellow_change_run>:
 *      Author: Admin
 */

#include "fsm_yellow_change.h"

void fsm_yellow_change_run(){
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
	switch (status){
 8000674:	4b2e      	ldr	r3, [pc, #184]	; (8000730 <fsm_yellow_change_run+0xc0>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2b07      	cmp	r3, #7
 800067a:	d153      	bne.n	8000724 <fsm_yellow_change_run+0xb4>
			case SET_YELLOW_TIME:
				if (timer1_flag == 1){
 800067c:	4b2d      	ldr	r3, [pc, #180]	; (8000734 <fsm_yellow_change_run+0xc4>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d108      	bne.n	8000696 <fsm_yellow_change_run+0x26>
					setTimer1(500);
 8000684:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000688:	f000 fcb4 	bl	8000ff4 <setTimer1>
					HAL_GPIO_TogglePin(GPIOA, Y_a_Pin| Y_b_Pin);
 800068c:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8000690:	4829      	ldr	r0, [pc, #164]	; (8000738 <fsm_yellow_change_run+0xc8>)
 8000692:	f001 f898 	bl	80017c6 <HAL_GPIO_TogglePin>
				}
				updateBuffer_a(temp_value);
 8000696:	4b29      	ldr	r3, [pc, #164]	; (800073c <fsm_yellow_change_run+0xcc>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4618      	mov	r0, r3
 800069c:	f000 fa70 	bl	8000b80 <updateBuffer_a>
				updateBuffer_b(mode);
 80006a0:	4b27      	ldr	r3, [pc, #156]	; (8000740 <fsm_yellow_change_run+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4618      	mov	r0, r3
 80006a6:	f000 fa8f 	bl	8000bc8 <updateBuffer_b>
				if (isButtonPress(1)){
 80006aa:	2001      	movs	r0, #1
 80006ac:	f000 f850 	bl	8000750 <isButtonPress>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d00b      	beq.n	80006ce <fsm_yellow_change_run+0x5e>
					temp_value++;
 80006b6:	4b21      	ldr	r3, [pc, #132]	; (800073c <fsm_yellow_change_run+0xcc>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	3301      	adds	r3, #1
 80006bc:	4a1f      	ldr	r2, [pc, #124]	; (800073c <fsm_yellow_change_run+0xcc>)
 80006be:	6013      	str	r3, [r2, #0]
					if (temp_value > 99){
 80006c0:	4b1e      	ldr	r3, [pc, #120]	; (800073c <fsm_yellow_change_run+0xcc>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	2b63      	cmp	r3, #99	; 0x63
 80006c6:	dd02      	ble.n	80006ce <fsm_yellow_change_run+0x5e>
						temp_value = 1;
 80006c8:	4b1c      	ldr	r3, [pc, #112]	; (800073c <fsm_yellow_change_run+0xcc>)
 80006ca:	2201      	movs	r2, #1
 80006cc:	601a      	str	r2, [r3, #0]
					}
				}
				if (isButtonPress(2)){
 80006ce:	2002      	movs	r0, #2
 80006d0:	f000 f83e 	bl	8000750 <isButtonPress>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d00d      	beq.n	80006f6 <fsm_yellow_change_run+0x86>
					RED_TIME_b += temp_value - YELLOW_TIME_a;
 80006da:	4b18      	ldr	r3, [pc, #96]	; (800073c <fsm_yellow_change_run+0xcc>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b19      	ldr	r3, [pc, #100]	; (8000744 <fsm_yellow_change_run+0xd4>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	1ad2      	subs	r2, r2, r3
 80006e4:	4b18      	ldr	r3, [pc, #96]	; (8000748 <fsm_yellow_change_run+0xd8>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4413      	add	r3, r2
 80006ea:	4a17      	ldr	r2, [pc, #92]	; (8000748 <fsm_yellow_change_run+0xd8>)
 80006ec:	6013      	str	r3, [r2, #0]
					YELLOW_TIME_a = temp_value;
 80006ee:	4b13      	ldr	r3, [pc, #76]	; (800073c <fsm_yellow_change_run+0xcc>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a14      	ldr	r2, [pc, #80]	; (8000744 <fsm_yellow_change_run+0xd4>)
 80006f4:	6013      	str	r3, [r2, #0]
				}
				if (isButtonPress(0)){
 80006f6:	2000      	movs	r0, #0
 80006f8:	f000 f82a 	bl	8000750 <isButtonPress>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d012      	beq.n	8000728 <fsm_yellow_change_run+0xb8>
					LedClear();
 8000702:	f000 f8dd 	bl	80008c0 <LedClear>
					setTimer1(500);
 8000706:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800070a:	f000 fc73 	bl	8000ff4 <setTimer1>
					temp_value = GREEN_TIME_a;
 800070e:	4b0f      	ldr	r3, [pc, #60]	; (800074c <fsm_yellow_change_run+0xdc>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4a0a      	ldr	r2, [pc, #40]	; (800073c <fsm_yellow_change_run+0xcc>)
 8000714:	6013      	str	r3, [r2, #0]
					mode = 4;
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <fsm_yellow_change_run+0xd0>)
 8000718:	2204      	movs	r2, #4
 800071a:	601a      	str	r2, [r3, #0]
					status = SET_GREEN_TIME;
 800071c:	4b04      	ldr	r3, [pc, #16]	; (8000730 <fsm_yellow_change_run+0xc0>)
 800071e:	2206      	movs	r2, #6
 8000720:	601a      	str	r2, [r3, #0]
				}
				break;
 8000722:	e001      	b.n	8000728 <fsm_yellow_change_run+0xb8>
			default:
				break;
 8000724:	bf00      	nop
 8000726:	e000      	b.n	800072a <fsm_yellow_change_run+0xba>
				break;
 8000728:	bf00      	nop
		}
}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	20000050 	.word	0x20000050
 8000734:	200000fc 	.word	0x200000fc
 8000738:	40010800 	.word	0x40010800
 800073c:	20000060 	.word	0x20000060
 8000740:	2000005c 	.word	0x2000005c
 8000744:	20000008 	.word	0x20000008
 8000748:	20000010 	.word	0x20000010
 800074c:	20000000 	.word	0x20000000

08000750 <isButtonPress>:
int keybuffer[NUM_OF_BUTTONS];
int counter_Button[NUM_OF_BUTTONS];
int flagforLongPress[NUM_OF_BUTTONS];
int flagforPress[NUM_OF_BUTTONS];

int isButtonPress(int index){
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
	if (flagforPress[index] == 1){
 8000758:	4a09      	ldr	r2, [pc, #36]	; (8000780 <isButtonPress+0x30>)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000760:	2b01      	cmp	r3, #1
 8000762:	d106      	bne.n	8000772 <isButtonPress+0x22>
		flagforPress[index] = 0;
 8000764:	4a06      	ldr	r2, [pc, #24]	; (8000780 <isButtonPress+0x30>)
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2100      	movs	r1, #0
 800076a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800076e:	2301      	movs	r3, #1
 8000770:	e000      	b.n	8000774 <isButtonPress+0x24>
	}
	return 0;
 8000772:	2300      	movs	r3, #0
}
 8000774:	4618      	mov	r0, r3
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	200000a4 	.word	0x200000a4

08000784 <button_read>:

int isButtonLongPress(int index){
	return (flagforLongPress[index] == 1);
}

void button_read(){
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
	for (int i = 0 ; i < NUM_OF_BUTTONS; i++){
 800078a:	2300      	movs	r3, #0
 800078c:	607b      	str	r3, [r7, #4]
 800078e:	e080      	b.n	8000892 <button_read+0x10e>
		key1[i] = key2[i];
 8000790:	4a44      	ldr	r2, [pc, #272]	; (80008a4 <button_read+0x120>)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000798:	4943      	ldr	r1, [pc, #268]	; (80008a8 <button_read+0x124>)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (i == 0){
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d109      	bne.n	80007ba <button_read+0x36>
			key2[i] = HAL_GPIO_ReadPin(SELECT_GPIO_Port, SELECT_Pin);
 80007a6:	2104      	movs	r1, #4
 80007a8:	4840      	ldr	r0, [pc, #256]	; (80008ac <button_read+0x128>)
 80007aa:	f000 ffdd 	bl	8001768 <HAL_GPIO_ReadPin>
 80007ae:	4603      	mov	r3, r0
 80007b0:	4619      	mov	r1, r3
 80007b2:	4a3c      	ldr	r2, [pc, #240]	; (80008a4 <button_read+0x120>)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		if (i == 1){
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d109      	bne.n	80007d4 <button_read+0x50>
			key2[i] = HAL_GPIO_ReadPin(INC_GPIO_Port, INC_Pin);
 80007c0:	2108      	movs	r1, #8
 80007c2:	483a      	ldr	r0, [pc, #232]	; (80008ac <button_read+0x128>)
 80007c4:	f000 ffd0 	bl	8001768 <HAL_GPIO_ReadPin>
 80007c8:	4603      	mov	r3, r0
 80007ca:	4619      	mov	r1, r3
 80007cc:	4a35      	ldr	r2, [pc, #212]	; (80008a4 <button_read+0x120>)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		if (i == 2){
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d109      	bne.n	80007ee <button_read+0x6a>
			key2[i] = HAL_GPIO_ReadPin(SET_GPIO_Port, SET_Pin);
 80007da:	2110      	movs	r1, #16
 80007dc:	4833      	ldr	r0, [pc, #204]	; (80008ac <button_read+0x128>)
 80007de:	f000 ffc3 	bl	8001768 <HAL_GPIO_ReadPin>
 80007e2:	4603      	mov	r3, r0
 80007e4:	4619      	mov	r1, r3
 80007e6:	4a2f      	ldr	r2, [pc, #188]	; (80008a4 <button_read+0x120>)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}

		if (key2[i] == key1[i]){
 80007ee:	4a2d      	ldr	r2, [pc, #180]	; (80008a4 <button_read+0x120>)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007f6:	492c      	ldr	r1, [pc, #176]	; (80008a8 <button_read+0x124>)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007fe:	429a      	cmp	r2, r3
 8000800:	d144      	bne.n	800088c <button_read+0x108>
				if (keybuffer[i] != key2[i]){
 8000802:	4a2b      	ldr	r2, [pc, #172]	; (80008b0 <button_read+0x12c>)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800080a:	4926      	ldr	r1, [pc, #152]	; (80008a4 <button_read+0x120>)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000812:	429a      	cmp	r2, r3
 8000814:	d01e      	beq.n	8000854 <button_read+0xd0>
					keybuffer[i] = key2[i];
 8000816:	4a23      	ldr	r2, [pc, #140]	; (80008a4 <button_read+0x120>)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800081e:	4924      	ldr	r1, [pc, #144]	; (80008b0 <button_read+0x12c>)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if (keybuffer[i] == BUTTON_PRESSED){
 8000826:	4a22      	ldr	r2, [pc, #136]	; (80008b0 <button_read+0x12c>)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d105      	bne.n	800083e <button_read+0xba>
						flagforPress[i] = 1;
 8000832:	4a20      	ldr	r2, [pc, #128]	; (80008b4 <button_read+0x130>)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2101      	movs	r1, #1
 8000838:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800083c:	e026      	b.n	800088c <button_read+0x108>
					} else {
						flagforLongPress[i] = 0;
 800083e:	4a1e      	ldr	r2, [pc, #120]	; (80008b8 <button_read+0x134>)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2100      	movs	r1, #0
 8000844:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						counter_Button[i] = 0;
 8000848:	4a1c      	ldr	r2, [pc, #112]	; (80008bc <button_read+0x138>)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	2100      	movs	r1, #0
 800084e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000852:	e01b      	b.n	800088c <button_read+0x108>
					}
				} else {
					if (keybuffer[i] == BUTTON_PRESSED){
 8000854:	4a16      	ldr	r2, [pc, #88]	; (80008b0 <button_read+0x12c>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d115      	bne.n	800088c <button_read+0x108>
						if (counter_Button[i] < TIME_FOR_LONGPRESS ){
 8000860:	4a16      	ldr	r2, [pc, #88]	; (80008bc <button_read+0x138>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000868:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800086c:	da09      	bge.n	8000882 <button_read+0xfe>
							counter_Button[i]++;
 800086e:	4a13      	ldr	r2, [pc, #76]	; (80008bc <button_read+0x138>)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000876:	1c5a      	adds	r2, r3, #1
 8000878:	4910      	ldr	r1, [pc, #64]	; (80008bc <button_read+0x138>)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000880:	e004      	b.n	800088c <button_read+0x108>
						} else {
							flagforLongPress[i] = 1;
 8000882:	4a0d      	ldr	r2, [pc, #52]	; (80008b8 <button_read+0x134>)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2101      	movs	r1, #1
 8000888:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0 ; i < NUM_OF_BUTTONS; i++){
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	3301      	adds	r3, #1
 8000890:	607b      	str	r3, [r7, #4]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2b02      	cmp	r3, #2
 8000896:	f77f af7b 	ble.w	8000790 <button_read+0xc>
						}
					}
				}
		}
	}
}
 800089a:	bf00      	nop
 800089c:	bf00      	nop
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20000074 	.word	0x20000074
 80008a8:	20000068 	.word	0x20000068
 80008ac:	40010800 	.word	0x40010800
 80008b0:	20000080 	.word	0x20000080
 80008b4:	200000a4 	.word	0x200000a4
 80008b8:	20000098 	.word	0x20000098
 80008bc:	2000008c 	.word	0x2000008c

080008c0 <LedClear>:
#include "led_display.h"

int Buffer_7SEG_a[2] = {1, 4};
int Buffer_7SEG_b[2] = {1, 0};

void LedClear(){
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, R_a_Pin| G_a_Pin| Y_a_Pin | R_b_Pin| G_b_Pin| Y_b_Pin| EN0_a_Pin| EN1_a_Pin| EN0_b_Pin| EN1_b_Pin, SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 80008ca:	4804      	ldr	r0, [pc, #16]	; (80008dc <LedClear+0x1c>)
 80008cc:	f000 ff63 	bl	8001796 <HAL_GPIO_WritePin>
	GPIOB->ODR = 0xffff;
 80008d0:	4b03      	ldr	r3, [pc, #12]	; (80008e0 <LedClear+0x20>)
 80008d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008d6:	60da      	str	r2, [r3, #12]
}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40010800 	.word	0x40010800
 80008e0:	40010c00 	.word	0x40010c00

080008e4 <display7SEG_a>:

void display7SEG_a(int number){
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	switch (number){
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2b09      	cmp	r3, #9
 80008f0:	d86e      	bhi.n	80009d0 <display7SEG_a+0xec>
 80008f2:	a201      	add	r2, pc, #4	; (adr r2, 80008f8 <display7SEG_a+0x14>)
 80008f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008f8:	08000921 	.word	0x08000921
 80008fc:	08000933 	.word	0x08000933
 8000900:	08000945 	.word	0x08000945
 8000904:	08000957 	.word	0x08000957
 8000908:	08000969 	.word	0x08000969
 800090c:	0800097b 	.word	0x0800097b
 8000910:	0800098d 	.word	0x0800098d
 8000914:	0800099f 	.word	0x0800099f
 8000918:	080009b1 	.word	0x080009b1
 800091c:	080009bf 	.word	0x080009bf
		case 0:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0040;
 8000920:	4b2e      	ldr	r3, [pc, #184]	; (80009dc <display7SEG_a+0xf8>)
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000928:	4a2c      	ldr	r2, [pc, #176]	; (80009dc <display7SEG_a+0xf8>)
 800092a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800092e:	60d3      	str	r3, [r2, #12]
			break;
 8000930:	e04f      	b.n	80009d2 <display7SEG_a+0xee>
		case 1:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0079;
 8000932:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <display7SEG_a+0xf8>)
 8000934:	68db      	ldr	r3, [r3, #12]
 8000936:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800093a:	4a28      	ldr	r2, [pc, #160]	; (80009dc <display7SEG_a+0xf8>)
 800093c:	f043 0379 	orr.w	r3, r3, #121	; 0x79
 8000940:	60d3      	str	r3, [r2, #12]
			break;
 8000942:	e046      	b.n	80009d2 <display7SEG_a+0xee>
		case 2:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0024;
 8000944:	4b25      	ldr	r3, [pc, #148]	; (80009dc <display7SEG_a+0xf8>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800094c:	4a23      	ldr	r2, [pc, #140]	; (80009dc <display7SEG_a+0xf8>)
 800094e:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8000952:	60d3      	str	r3, [r2, #12]
			break;
 8000954:	e03d      	b.n	80009d2 <display7SEG_a+0xee>
		case 3:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0030;
 8000956:	4b21      	ldr	r3, [pc, #132]	; (80009dc <display7SEG_a+0xf8>)
 8000958:	68db      	ldr	r3, [r3, #12]
 800095a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800095e:	4a1f      	ldr	r2, [pc, #124]	; (80009dc <display7SEG_a+0xf8>)
 8000960:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000964:	60d3      	str	r3, [r2, #12]
			break;
 8000966:	e034      	b.n	80009d2 <display7SEG_a+0xee>
		case 4:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0019;
 8000968:	4b1c      	ldr	r3, [pc, #112]	; (80009dc <display7SEG_a+0xf8>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000970:	4a1a      	ldr	r2, [pc, #104]	; (80009dc <display7SEG_a+0xf8>)
 8000972:	f043 0319 	orr.w	r3, r3, #25
 8000976:	60d3      	str	r3, [r2, #12]
			break;
 8000978:	e02b      	b.n	80009d2 <display7SEG_a+0xee>
		case 5:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0012;
 800097a:	4b18      	ldr	r3, [pc, #96]	; (80009dc <display7SEG_a+0xf8>)
 800097c:	68db      	ldr	r3, [r3, #12]
 800097e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000982:	4a16      	ldr	r2, [pc, #88]	; (80009dc <display7SEG_a+0xf8>)
 8000984:	f043 0312 	orr.w	r3, r3, #18
 8000988:	60d3      	str	r3, [r2, #12]
			break;
 800098a:	e022      	b.n	80009d2 <display7SEG_a+0xee>
		case 6:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0002;
 800098c:	4b13      	ldr	r3, [pc, #76]	; (80009dc <display7SEG_a+0xf8>)
 800098e:	68db      	ldr	r3, [r3, #12]
 8000990:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000994:	4a11      	ldr	r2, [pc, #68]	; (80009dc <display7SEG_a+0xf8>)
 8000996:	f043 0302 	orr.w	r3, r3, #2
 800099a:	60d3      	str	r3, [r2, #12]
			break;
 800099c:	e019      	b.n	80009d2 <display7SEG_a+0xee>
		case 7:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0078;
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <display7SEG_a+0xf8>)
 80009a0:	68db      	ldr	r3, [r3, #12]
 80009a2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80009a6:	4a0d      	ldr	r2, [pc, #52]	; (80009dc <display7SEG_a+0xf8>)
 80009a8:	f043 0378 	orr.w	r3, r3, #120	; 0x78
 80009ac:	60d3      	str	r3, [r2, #12]
			break;
 80009ae:	e010      	b.n	80009d2 <display7SEG_a+0xee>
		case 8:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0000;
 80009b0:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <display7SEG_a+0xf8>)
 80009b2:	68db      	ldr	r3, [r3, #12]
 80009b4:	4a09      	ldr	r2, [pc, #36]	; (80009dc <display7SEG_a+0xf8>)
 80009b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80009ba:	60d3      	str	r3, [r2, #12]
			break;
 80009bc:	e009      	b.n	80009d2 <display7SEG_a+0xee>
		case 9:
			GPIOB->ODR = ((GPIOB->ODR) & (0xff00)) | 0x0010;
 80009be:	4b07      	ldr	r3, [pc, #28]	; (80009dc <display7SEG_a+0xf8>)
 80009c0:	68db      	ldr	r3, [r3, #12]
 80009c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80009c6:	4a05      	ldr	r2, [pc, #20]	; (80009dc <display7SEG_a+0xf8>)
 80009c8:	f043 0310 	orr.w	r3, r3, #16
 80009cc:	60d3      	str	r3, [r2, #12]
			break;
 80009ce:	e000      	b.n	80009d2 <display7SEG_a+0xee>
		default:
			break;
 80009d0:	bf00      	nop
	}
}
 80009d2:	bf00      	nop
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr
 80009dc:	40010c00 	.word	0x40010c00

080009e0 <display7SEG_b>:

void display7SEG_b(int number){
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	switch (number){
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2b09      	cmp	r3, #9
 80009ec:	d864      	bhi.n	8000ab8 <display7SEG_b+0xd8>
 80009ee:	a201      	add	r2, pc, #4	; (adr r2, 80009f4 <display7SEG_b+0x14>)
 80009f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009f4:	08000a1d 	.word	0x08000a1d
 80009f8:	08000a2d 	.word	0x08000a2d
 80009fc:	08000a3d 	.word	0x08000a3d
 8000a00:	08000a4d 	.word	0x08000a4d
 8000a04:	08000a5d 	.word	0x08000a5d
 8000a08:	08000a6d 	.word	0x08000a6d
 8000a0c:	08000a7d 	.word	0x08000a7d
 8000a10:	08000a8d 	.word	0x08000a8d
 8000a14:	08000a9d 	.word	0x08000a9d
 8000a18:	08000aa9 	.word	0x08000aa9
		case 0:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x4000;
 8000a1c:	4b29      	ldr	r3, [pc, #164]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	4a28      	ldr	r2, [pc, #160]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a28:	60d3      	str	r3, [r2, #12]
			break;
 8000a2a:	e046      	b.n	8000aba <display7SEG_b+0xda>
		case 1:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x7900;
 8000a2c:	4b25      	ldr	r3, [pc, #148]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	4a24      	ldr	r2, [pc, #144]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a34:	f443 43f2 	orr.w	r3, r3, #30976	; 0x7900
 8000a38:	60d3      	str	r3, [r2, #12]
			break;
 8000a3a:	e03e      	b.n	8000aba <display7SEG_b+0xda>
		case 2:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x2400;
 8000a3c:	4b21      	ldr	r3, [pc, #132]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a3e:	68db      	ldr	r3, [r3, #12]
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	4a20      	ldr	r2, [pc, #128]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a44:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 8000a48:	60d3      	str	r3, [r2, #12]
			break;
 8000a4a:	e036      	b.n	8000aba <display7SEG_b+0xda>
		case 3:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x3000;
 8000a4c:	4b1d      	ldr	r3, [pc, #116]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	4a1c      	ldr	r2, [pc, #112]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a54:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8000a58:	60d3      	str	r3, [r2, #12]
			break;
 8000a5a:	e02e      	b.n	8000aba <display7SEG_b+0xda>
		case 4:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x1900;
 8000a5c:	4b19      	ldr	r3, [pc, #100]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	4a18      	ldr	r2, [pc, #96]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a64:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8000a68:	60d3      	str	r3, [r2, #12]
			break;
 8000a6a:	e026      	b.n	8000aba <display7SEG_b+0xda>
		case 5:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x1200;
 8000a6c:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	4a14      	ldr	r2, [pc, #80]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a74:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
 8000a78:	60d3      	str	r3, [r2, #12]
			break;
 8000a7a:	e01e      	b.n	8000aba <display7SEG_b+0xda>
		case 6:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x0200;
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a7e:	68db      	ldr	r3, [r3, #12]
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	4a10      	ldr	r2, [pc, #64]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a88:	60d3      	str	r3, [r2, #12]
			break;
 8000a8a:	e016      	b.n	8000aba <display7SEG_b+0xda>
		case 7:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x7800;
 8000a8c:	4b0d      	ldr	r3, [pc, #52]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	4a0c      	ldr	r2, [pc, #48]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a94:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 8000a98:	60d3      	str	r3, [r2, #12]
			break;
 8000a9a:	e00e      	b.n	8000aba <display7SEG_b+0xda>
		case 8:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x0000;
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <display7SEG_b+0xe4>)
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	4a08      	ldr	r2, [pc, #32]	; (8000ac4 <display7SEG_b+0xe4>)
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	60d3      	str	r3, [r2, #12]
			break;
 8000aa6:	e008      	b.n	8000aba <display7SEG_b+0xda>
		case 9:
			GPIOB->ODR = ((GPIOB->ODR) & (0x00ff)) | 0x1000;
 8000aa8:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <display7SEG_b+0xe4>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	4a05      	ldr	r2, [pc, #20]	; (8000ac4 <display7SEG_b+0xe4>)
 8000ab0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ab4:	60d3      	str	r3, [r2, #12]
			break;
 8000ab6:	e000      	b.n	8000aba <display7SEG_b+0xda>
		default:
			break;
 8000ab8:	bf00      	nop
	}
}
 8000aba:	bf00      	nop
 8000abc:	370c      	adds	r7, #12
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bc80      	pop	{r7}
 8000ac2:	4770      	bx	lr
 8000ac4:	40010c00 	.word	0x40010c00

08000ac8 <update7SEG>:

void update7SEG(int index){
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	switch (index){
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d003      	beq.n	8000ade <update7SEG+0x16>
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d023      	beq.n	8000b24 <update7SEG+0x5c>
			display7SEG_b(Buffer_7SEG_b[1]);
			HAL_GPIO_WritePin(EN1_a_GPIO_Port, EN1_a_Pin, RESET);
			HAL_GPIO_WritePin(EN1_b_GPIO_Port, EN1_b_Pin, RESET);
			break;
		default:
			break;
 8000adc:	e045      	b.n	8000b6a <update7SEG+0xa2>
			HAL_GPIO_WritePin(EN1_a_GPIO_Port, EN1_a_Pin, SET);
 8000ade:	2201      	movs	r2, #1
 8000ae0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ae4:	4823      	ldr	r0, [pc, #140]	; (8000b74 <update7SEG+0xac>)
 8000ae6:	f000 fe56 	bl	8001796 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_b_GPIO_Port, EN1_b_Pin, SET);
 8000aea:	2201      	movs	r2, #1
 8000aec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000af0:	4820      	ldr	r0, [pc, #128]	; (8000b74 <update7SEG+0xac>)
 8000af2:	f000 fe50 	bl	8001796 <HAL_GPIO_WritePin>
			display7SEG_a(Buffer_7SEG_a[0]);
 8000af6:	4b20      	ldr	r3, [pc, #128]	; (8000b78 <update7SEG+0xb0>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f7ff fef2 	bl	80008e4 <display7SEG_a>
			display7SEG_b(Buffer_7SEG_b[0]);
 8000b00:	4b1e      	ldr	r3, [pc, #120]	; (8000b7c <update7SEG+0xb4>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4618      	mov	r0, r3
 8000b06:	f7ff ff6b 	bl	80009e0 <display7SEG_b>
			HAL_GPIO_WritePin(EN0_a_GPIO_Port, EN0_a_Pin, RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b10:	4818      	ldr	r0, [pc, #96]	; (8000b74 <update7SEG+0xac>)
 8000b12:	f000 fe40 	bl	8001796 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_b_GPIO_Port, EN0_b_Pin, RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b1c:	4815      	ldr	r0, [pc, #84]	; (8000b74 <update7SEG+0xac>)
 8000b1e:	f000 fe3a 	bl	8001796 <HAL_GPIO_WritePin>
			break;
 8000b22:	e022      	b.n	8000b6a <update7SEG+0xa2>
			HAL_GPIO_WritePin(EN0_a_GPIO_Port, EN0_a_Pin, SET);
 8000b24:	2201      	movs	r2, #1
 8000b26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b2a:	4812      	ldr	r0, [pc, #72]	; (8000b74 <update7SEG+0xac>)
 8000b2c:	f000 fe33 	bl	8001796 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_b_GPIO_Port, EN0_b_Pin, SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b36:	480f      	ldr	r0, [pc, #60]	; (8000b74 <update7SEG+0xac>)
 8000b38:	f000 fe2d 	bl	8001796 <HAL_GPIO_WritePin>
			display7SEG_a(Buffer_7SEG_a[1]);
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <update7SEG+0xb0>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fecf 	bl	80008e4 <display7SEG_a>
			display7SEG_b(Buffer_7SEG_b[1]);
 8000b46:	4b0d      	ldr	r3, [pc, #52]	; (8000b7c <update7SEG+0xb4>)
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff ff48 	bl	80009e0 <display7SEG_b>
			HAL_GPIO_WritePin(EN1_a_GPIO_Port, EN1_a_Pin, RESET);
 8000b50:	2200      	movs	r2, #0
 8000b52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b56:	4807      	ldr	r0, [pc, #28]	; (8000b74 <update7SEG+0xac>)
 8000b58:	f000 fe1d 	bl	8001796 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_b_GPIO_Port, EN1_b_Pin, RESET);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b62:	4804      	ldr	r0, [pc, #16]	; (8000b74 <update7SEG+0xac>)
 8000b64:	f000 fe17 	bl	8001796 <HAL_GPIO_WritePin>
			break;
 8000b68:	bf00      	nop
	}
}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40010800 	.word	0x40010800
 8000b78:	20000018 	.word	0x20000018
 8000b7c:	20000020 	.word	0x20000020

08000b80 <updateBuffer_a>:
void updateBuffer_a(int number){
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
	Buffer_7SEG_a[0] = number / 10;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a0d      	ldr	r2, [pc, #52]	; (8000bc0 <updateBuffer_a+0x40>)
 8000b8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b90:	1092      	asrs	r2, r2, #2
 8000b92:	17db      	asrs	r3, r3, #31
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	4a0b      	ldr	r2, [pc, #44]	; (8000bc4 <updateBuffer_a+0x44>)
 8000b98:	6013      	str	r3, [r2, #0]
	Buffer_7SEG_a[1] = number % 10;
 8000b9a:	6879      	ldr	r1, [r7, #4]
 8000b9c:	4b08      	ldr	r3, [pc, #32]	; (8000bc0 <updateBuffer_a+0x40>)
 8000b9e:	fb83 2301 	smull	r2, r3, r3, r1
 8000ba2:	109a      	asrs	r2, r3, #2
 8000ba4:	17cb      	asrs	r3, r1, #31
 8000ba6:	1ad2      	subs	r2, r2, r3
 8000ba8:	4613      	mov	r3, r2
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	4413      	add	r3, r2
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	1aca      	subs	r2, r1, r3
 8000bb2:	4b04      	ldr	r3, [pc, #16]	; (8000bc4 <updateBuffer_a+0x44>)
 8000bb4:	605a      	str	r2, [r3, #4]
}
 8000bb6:	bf00      	nop
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr
 8000bc0:	66666667 	.word	0x66666667
 8000bc4:	20000018 	.word	0x20000018

08000bc8 <updateBuffer_b>:
void updateBuffer_b(int number){
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	Buffer_7SEG_b[0] = number / 10;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a0d      	ldr	r2, [pc, #52]	; (8000c08 <updateBuffer_b+0x40>)
 8000bd4:	fb82 1203 	smull	r1, r2, r2, r3
 8000bd8:	1092      	asrs	r2, r2, #2
 8000bda:	17db      	asrs	r3, r3, #31
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	4a0b      	ldr	r2, [pc, #44]	; (8000c0c <updateBuffer_b+0x44>)
 8000be0:	6013      	str	r3, [r2, #0]
	Buffer_7SEG_b[1] = number % 10;
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <updateBuffer_b+0x40>)
 8000be6:	fb83 2301 	smull	r2, r3, r3, r1
 8000bea:	109a      	asrs	r2, r3, #2
 8000bec:	17cb      	asrs	r3, r1, #31
 8000bee:	1ad2      	subs	r2, r2, r3
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	4413      	add	r3, r2
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	1aca      	subs	r2, r1, r3
 8000bfa:	4b04      	ldr	r3, [pc, #16]	; (8000c0c <updateBuffer_b+0x44>)
 8000bfc:	605a      	str	r2, [r3, #4]
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr
 8000c08:	66666667 	.word	0x66666667
 8000c0c:	20000020 	.word	0x20000020

08000c10 <display_RED_GREEN>:

void display_RED_GREEN(){
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, R_a_Pin | G_b_Pin , RESET);
 8000c14:	2200      	movs	r2, #0
 8000c16:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8000c1a:	4805      	ldr	r0, [pc, #20]	; (8000c30 <display_RED_GREEN+0x20>)
 8000c1c:	f000 fdbb 	bl	8001796 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, G_a_Pin | Y_a_Pin | R_b_Pin | Y_b_Pin , SET);
 8000c20:	2201      	movs	r2, #1
 8000c22:	f44f 6138 	mov.w	r1, #2944	; 0xb80
 8000c26:	4802      	ldr	r0, [pc, #8]	; (8000c30 <display_RED_GREEN+0x20>)
 8000c28:	f000 fdb5 	bl	8001796 <HAL_GPIO_WritePin>
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40010800 	.word	0x40010800

08000c34 <display_RED_YELLOW>:
void display_RED_YELLOW(){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, R_a_Pin | Y_b_Pin , RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	f44f 6104 	mov.w	r1, #2112	; 0x840
 8000c3e:	4805      	ldr	r0, [pc, #20]	; (8000c54 <display_RED_YELLOW+0x20>)
 8000c40:	f000 fda9 	bl	8001796 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, G_a_Pin | Y_a_Pin | R_b_Pin | G_b_Pin , SET);
 8000c44:	2201      	movs	r2, #1
 8000c46:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8000c4a:	4802      	ldr	r0, [pc, #8]	; (8000c54 <display_RED_YELLOW+0x20>)
 8000c4c:	f000 fda3 	bl	8001796 <HAL_GPIO_WritePin>
}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40010800 	.word	0x40010800

08000c58 <display_GREEN_RED>:

void display_GREEN_RED(){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, G_a_Pin | R_b_Pin , RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8000c62:	4805      	ldr	r0, [pc, #20]	; (8000c78 <display_GREEN_RED+0x20>)
 8000c64:	f000 fd97 	bl	8001796 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, R_a_Pin | Y_a_Pin | G_b_Pin | Y_b_Pin , SET);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f44f 6154 	mov.w	r1, #3392	; 0xd40
 8000c6e:	4802      	ldr	r0, [pc, #8]	; (8000c78 <display_GREEN_RED+0x20>)
 8000c70:	f000 fd91 	bl	8001796 <HAL_GPIO_WritePin>
}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	40010800 	.word	0x40010800

08000c7c <display_YELLOW_RED>:

void display_YELLOW_RED(){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, Y_a_Pin | R_b_Pin , RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000c86:	4805      	ldr	r0, [pc, #20]	; (8000c9c <display_YELLOW_RED+0x20>)
 8000c88:	f000 fd85 	bl	8001796 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, R_a_Pin | G_a_Pin | G_b_Pin | Y_b_Pin , SET);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	f44f 614c 	mov.w	r1, #3264	; 0xcc0
 8000c92:	4802      	ldr	r0, [pc, #8]	; (8000c9c <display_YELLOW_RED+0x20>)
 8000c94:	f000 fd7f 	bl	8001796 <HAL_GPIO_WritePin>
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40010800 	.word	0x40010800

08000ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ca4:	f000 fa74 	bl	8001190 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ca8:	f000 f836 	bl	8000d18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cac:	f000 f8bc 	bl	8000e28 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000cb0:	f000 f86e 	bl	8000d90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000cb4:	4814      	ldr	r0, [pc, #80]	; (8000d08 <main+0x68>)
 8000cb6:	f001 f9d7 	bl	8002068 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 8000cba:	4b14      	ldr	r3, [pc, #80]	; (8000d0c <main+0x6c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
  setTimer3(10);
 8000cc0:	200a      	movs	r0, #10
 8000cc2:	f000 f9cf 	bl	8001064 <setTimer3>
  while (1)
  {
	  fsm_normal_run();
 8000cc6:	f7ff facb 	bl	8000260 <fsm_normal_run>
	  fsm_red_change_run();
 8000cca:	f7ff fc61 	bl	8000590 <fsm_red_change_run>
	  fsm_green_change_run();
 8000cce:	f7ff fa3d 	bl	800014c <fsm_green_change_run>
	  fsm_yellow_change_run();
 8000cd2:	f7ff fccd 	bl	8000670 <fsm_yellow_change_run>
	  if (timer3_flag == 1){
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <main+0x70>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d1f3      	bne.n	8000cc6 <main+0x26>
		  setTimer3(500);
 8000cde:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ce2:	f000 f9bf 	bl	8001064 <setTimer3>
		  update7SEG(index++);
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <main+0x74>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	4909      	ldr	r1, [pc, #36]	; (8000d14 <main+0x74>)
 8000cee:	600a      	str	r2, [r1, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fee9 	bl	8000ac8 <update7SEG>
		  if (index > 1){
 8000cf6:	4b07      	ldr	r3, [pc, #28]	; (8000d14 <main+0x74>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	dde3      	ble.n	8000cc6 <main+0x26>
			  index = 0;
 8000cfe:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <main+0x74>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
	  fsm_normal_run();
 8000d04:	e7df      	b.n	8000cc6 <main+0x26>
 8000d06:	bf00      	nop
 8000d08:	200000b0 	.word	0x200000b0
 8000d0c:	20000050 	.word	0x20000050
 8000d10:	2000010c 	.word	0x2000010c
 8000d14:	20000064 	.word	0x20000064

08000d18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b090      	sub	sp, #64	; 0x40
 8000d1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d1e:	f107 0318 	add.w	r3, r7, #24
 8000d22:	2228      	movs	r2, #40	; 0x28
 8000d24:	2100      	movs	r1, #0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 fd56 	bl	80027d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]
 8000d34:	609a      	str	r2, [r3, #8]
 8000d36:	60da      	str	r2, [r3, #12]
 8000d38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d42:	2310      	movs	r3, #16
 8000d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d46:	2300      	movs	r3, #0
 8000d48:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d4a:	f107 0318 	add.w	r3, r7, #24
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 fd52 	bl	80017f8 <HAL_RCC_OscConfig>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d5a:	f000 f8c7 	bl	8000eec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d5e:	230f      	movs	r3, #15
 8000d60:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d62:	2300      	movs	r3, #0
 8000d64:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 ffc0 	bl	8001cfc <HAL_RCC_ClockConfig>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d82:	f000 f8b3 	bl	8000eec <Error_Handler>
  }
}
 8000d86:	bf00      	nop
 8000d88:	3740      	adds	r7, #64	; 0x40
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
	...

08000d90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d96:	f107 0308 	add.w	r3, r7, #8
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da4:	463b      	mov	r3, r7
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dac:	4b1d      	ldr	r3, [pc, #116]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000db2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000db4:	4b1b      	ldr	r3, [pc, #108]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000db6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000dba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dbc:	4b19      	ldr	r3, [pc, #100]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000dc2:	4b18      	ldr	r3, [pc, #96]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dc4:	2209      	movs	r2, #9
 8000dc6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc8:	4b16      	ldr	r3, [pc, #88]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dce:	4b15      	ldr	r3, [pc, #84]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dd4:	4813      	ldr	r0, [pc, #76]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000dd6:	f001 f8f7 	bl	8001fc8 <HAL_TIM_Base_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000de0:	f000 f884 	bl	8000eec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000dea:	f107 0308 	add.w	r3, r7, #8
 8000dee:	4619      	mov	r1, r3
 8000df0:	480c      	ldr	r0, [pc, #48]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000df2:	f001 fa8d 	bl	8002310 <HAL_TIM_ConfigClockSource>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dfc:	f000 f876 	bl	8000eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e00:	2300      	movs	r3, #0
 8000e02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e08:	463b      	mov	r3, r7
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4805      	ldr	r0, [pc, #20]	; (8000e24 <MX_TIM2_Init+0x94>)
 8000e0e:	f001 fc55 	bl	80026bc <HAL_TIMEx_MasterConfigSynchronization>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e18:	f000 f868 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e1c:	bf00      	nop
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	200000b0 	.word	0x200000b0

08000e28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2e:	f107 0308 	add.w	r3, r7, #8
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]
 8000e3a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3c:	4b28      	ldr	r3, [pc, #160]	; (8000ee0 <MX_GPIO_Init+0xb8>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	4a27      	ldr	r2, [pc, #156]	; (8000ee0 <MX_GPIO_Init+0xb8>)
 8000e42:	f043 0304 	orr.w	r3, r3, #4
 8000e46:	6193      	str	r3, [r2, #24]
 8000e48:	4b25      	ldr	r3, [pc, #148]	; (8000ee0 <MX_GPIO_Init+0xb8>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	f003 0304 	and.w	r3, r3, #4
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e54:	4b22      	ldr	r3, [pc, #136]	; (8000ee0 <MX_GPIO_Init+0xb8>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	4a21      	ldr	r2, [pc, #132]	; (8000ee0 <MX_GPIO_Init+0xb8>)
 8000e5a:	f043 0308 	orr.w	r3, r3, #8
 8000e5e:	6193      	str	r3, [r2, #24]
 8000e60:	4b1f      	ldr	r3, [pc, #124]	; (8000ee0 <MX_GPIO_Init+0xb8>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	f003 0308 	and.w	r3, r3, #8
 8000e68:	603b      	str	r3, [r7, #0]
 8000e6a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R_a_Pin|G_a_Pin|Y_a_Pin|R_b_Pin
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 8000e72:	481c      	ldr	r0, [pc, #112]	; (8000ee4 <MX_GPIO_Init+0xbc>)
 8000e74:	f000 fc8f 	bl	8001796 <HAL_GPIO_WritePin>
                          |G_b_Pin|Y_b_Pin|EN0_a_Pin|EN1_a_Pin
                          |EN0_b_Pin|EN1_b_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, led0_a_Pin|led1_a_Pin|led2_a_Pin|led2_b_Pin
 8000e78:	2200      	movs	r2, #0
 8000e7a:	f647 717f 	movw	r1, #32639	; 0x7f7f
 8000e7e:	481a      	ldr	r0, [pc, #104]	; (8000ee8 <MX_GPIO_Init+0xc0>)
 8000e80:	f000 fc89 	bl	8001796 <HAL_GPIO_WritePin>
                          |led3_b_Pin|led4_b_Pin|led5_b_Pin|led6_b_Pin
                          |led3_a_Pin|led4_a_Pin|led5_a_Pin|led6_a_Pin
                          |led0_b_Pin|led1_b_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SELECT_Pin INC_Pin SET_Pin */
  GPIO_InitStruct.Pin = SELECT_Pin|INC_Pin|SET_Pin;
 8000e84:	231c      	movs	r3, #28
 8000e86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e90:	f107 0308 	add.w	r3, r7, #8
 8000e94:	4619      	mov	r1, r3
 8000e96:	4813      	ldr	r0, [pc, #76]	; (8000ee4 <MX_GPIO_Init+0xbc>)
 8000e98:	f000 faea 	bl	8001470 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_a_Pin G_a_Pin Y_a_Pin R_b_Pin
                           G_b_Pin Y_b_Pin EN0_a_Pin EN1_a_Pin
                           EN0_b_Pin EN1_b_Pin */
  GPIO_InitStruct.Pin = R_a_Pin|G_a_Pin|Y_a_Pin|R_b_Pin
 8000e9c:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 8000ea0:	60bb      	str	r3, [r7, #8]
                          |G_b_Pin|Y_b_Pin|EN0_a_Pin|EN1_a_Pin
                          |EN0_b_Pin|EN1_b_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eae:	f107 0308 	add.w	r3, r7, #8
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	480b      	ldr	r0, [pc, #44]	; (8000ee4 <MX_GPIO_Init+0xbc>)
 8000eb6:	f000 fadb 	bl	8001470 <HAL_GPIO_Init>

  /*Configure GPIO pins : led0_a_Pin led1_a_Pin led2_a_Pin led2_b_Pin
                           led3_b_Pin led4_b_Pin led5_b_Pin led6_b_Pin
                           led3_a_Pin led4_a_Pin led5_a_Pin led6_a_Pin
                           led0_b_Pin led1_b_Pin */
  GPIO_InitStruct.Pin = led0_a_Pin|led1_a_Pin|led2_a_Pin|led2_b_Pin
 8000eba:	f647 737f 	movw	r3, #32639	; 0x7f7f
 8000ebe:	60bb      	str	r3, [r7, #8]
                          |led3_b_Pin|led4_b_Pin|led5_b_Pin|led6_b_Pin
                          |led3_a_Pin|led4_a_Pin|led5_a_Pin|led6_a_Pin
                          |led0_b_Pin|led1_b_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ecc:	f107 0308 	add.w	r3, r7, #8
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4805      	ldr	r0, [pc, #20]	; (8000ee8 <MX_GPIO_Init+0xc0>)
 8000ed4:	f000 facc 	bl	8001470 <HAL_GPIO_Init>

}
 8000ed8:	bf00      	nop
 8000eda:	3718      	adds	r7, #24
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	40010800 	.word	0x40010800
 8000ee8:	40010c00 	.word	0x40010c00

08000eec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef0:	b672      	cpsid	i
}
 8000ef2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef4:	e7fe      	b.n	8000ef4 <Error_Handler+0x8>
	...

08000ef8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000efe:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <HAL_MspInit+0x40>)
 8000f00:	699b      	ldr	r3, [r3, #24]
 8000f02:	4a0d      	ldr	r2, [pc, #52]	; (8000f38 <HAL_MspInit+0x40>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6193      	str	r3, [r2, #24]
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <HAL_MspInit+0x40>)
 8000f0c:	699b      	ldr	r3, [r3, #24]
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f16:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <HAL_MspInit+0x40>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	4a07      	ldr	r2, [pc, #28]	; (8000f38 <HAL_MspInit+0x40>)
 8000f1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f20:	61d3      	str	r3, [r2, #28]
 8000f22:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_MspInit+0x40>)
 8000f24:	69db      	ldr	r3, [r3, #28]
 8000f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f2a:	603b      	str	r3, [r7, #0]
 8000f2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr
 8000f38:	40021000 	.word	0x40021000

08000f3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f4c:	d113      	bne.n	8000f76 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f4e:	4b0c      	ldr	r3, [pc, #48]	; (8000f80 <HAL_TIM_Base_MspInit+0x44>)
 8000f50:	69db      	ldr	r3, [r3, #28]
 8000f52:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <HAL_TIM_Base_MspInit+0x44>)
 8000f54:	f043 0301 	orr.w	r3, r3, #1
 8000f58:	61d3      	str	r3, [r2, #28]
 8000f5a:	4b09      	ldr	r3, [pc, #36]	; (8000f80 <HAL_TIM_Base_MspInit+0x44>)
 8000f5c:	69db      	ldr	r3, [r3, #28]
 8000f5e:	f003 0301 	and.w	r3, r3, #1
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	201c      	movs	r0, #28
 8000f6c:	f000 fa49 	bl	8001402 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f70:	201c      	movs	r0, #28
 8000f72:	f000 fa62 	bl	800143a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f76:	bf00      	nop
 8000f78:	3710      	adds	r7, #16
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40021000 	.word	0x40021000

08000f84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f88:	e7fe      	b.n	8000f88 <NMI_Handler+0x4>

08000f8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8e:	e7fe      	b.n	8000f8e <HardFault_Handler+0x4>

08000f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <MemManage_Handler+0x4>

08000f96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <BusFault_Handler+0x4>

08000f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <UsageFault_Handler+0x4>

08000fa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr

08000fae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bc80      	pop	{r7}
 8000fb8:	4770      	bx	lr

08000fba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr

08000fc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fca:	f000 f927 	bl	800121c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fd8:	4802      	ldr	r0, [pc, #8]	; (8000fe4 <TIM2_IRQHandler+0x10>)
 8000fda:	f001 f891 	bl	8002100 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	200000b0 	.word	0x200000b0

08000fe8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr

08000ff4 <setTimer1>:
int timer2_flag = 0;

int timer3_count = 0;
int timer3_flag = 0;

void setTimer1(int duration){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	timer1_flag = 0;
 8000ffc:	4b08      	ldr	r3, [pc, #32]	; (8001020 <setTimer1+0x2c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
	timer1_count = duration / CYCLE;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4a07      	ldr	r2, [pc, #28]	; (8001024 <setTimer1+0x30>)
 8001006:	fb82 1203 	smull	r1, r2, r2, r3
 800100a:	1092      	asrs	r2, r2, #2
 800100c:	17db      	asrs	r3, r3, #31
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	4a05      	ldr	r2, [pc, #20]	; (8001028 <setTimer1+0x34>)
 8001012:	6013      	str	r3, [r2, #0]
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	200000fc 	.word	0x200000fc
 8001024:	66666667 	.word	0x66666667
 8001028:	200000f8 	.word	0x200000f8

0800102c <setTimer2>:

void setTimer2(int duration){
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
	timer2_flag = 0;
 8001034:	4b08      	ldr	r3, [pc, #32]	; (8001058 <setTimer2+0x2c>)
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
	timer2_count = duration / CYCLE;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a07      	ldr	r2, [pc, #28]	; (800105c <setTimer2+0x30>)
 800103e:	fb82 1203 	smull	r1, r2, r2, r3
 8001042:	1092      	asrs	r2, r2, #2
 8001044:	17db      	asrs	r3, r3, #31
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	4a05      	ldr	r2, [pc, #20]	; (8001060 <setTimer2+0x34>)
 800104a:	6013      	str	r3, [r2, #0]
}
 800104c:	bf00      	nop
 800104e:	370c      	adds	r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	bc80      	pop	{r7}
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	20000104 	.word	0x20000104
 800105c:	66666667 	.word	0x66666667
 8001060:	20000100 	.word	0x20000100

08001064 <setTimer3>:

void setTimer3(int duration){
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	timer3_flag = 0;
 800106c:	4b08      	ldr	r3, [pc, #32]	; (8001090 <setTimer3+0x2c>)
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
	timer3_count = duration / CYCLE;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a07      	ldr	r2, [pc, #28]	; (8001094 <setTimer3+0x30>)
 8001076:	fb82 1203 	smull	r1, r2, r2, r3
 800107a:	1092      	asrs	r2, r2, #2
 800107c:	17db      	asrs	r3, r3, #31
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	4a05      	ldr	r2, [pc, #20]	; (8001098 <setTimer3+0x34>)
 8001082:	6013      	str	r3, [r2, #0]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	2000010c 	.word	0x2000010c
 8001094:	66666667 	.word	0x66666667
 8001098:	20000108 	.word	0x20000108

0800109c <timer_run>:

void timer_run(){
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
	if (timer1_count > 0){
 80010a0:	4b19      	ldr	r3, [pc, #100]	; (8001108 <timer_run+0x6c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dd0b      	ble.n	80010c0 <timer_run+0x24>
		timer1_count--;
 80010a8:	4b17      	ldr	r3, [pc, #92]	; (8001108 <timer_run+0x6c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	3b01      	subs	r3, #1
 80010ae:	4a16      	ldr	r2, [pc, #88]	; (8001108 <timer_run+0x6c>)
 80010b0:	6013      	str	r3, [r2, #0]
		if (timer1_count == 0){
 80010b2:	4b15      	ldr	r3, [pc, #84]	; (8001108 <timer_run+0x6c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d102      	bne.n	80010c0 <timer_run+0x24>
			timer1_flag = 1;
 80010ba:	4b14      	ldr	r3, [pc, #80]	; (800110c <timer_run+0x70>)
 80010bc:	2201      	movs	r2, #1
 80010be:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_count > 0){
 80010c0:	4b13      	ldr	r3, [pc, #76]	; (8001110 <timer_run+0x74>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	dd0b      	ble.n	80010e0 <timer_run+0x44>
			timer2_count--;
 80010c8:	4b11      	ldr	r3, [pc, #68]	; (8001110 <timer_run+0x74>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	3b01      	subs	r3, #1
 80010ce:	4a10      	ldr	r2, [pc, #64]	; (8001110 <timer_run+0x74>)
 80010d0:	6013      	str	r3, [r2, #0]
			if (timer2_count == 0){
 80010d2:	4b0f      	ldr	r3, [pc, #60]	; (8001110 <timer_run+0x74>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d102      	bne.n	80010e0 <timer_run+0x44>
				timer2_flag = 1;
 80010da:	4b0e      	ldr	r3, [pc, #56]	; (8001114 <timer_run+0x78>)
 80010dc:	2201      	movs	r2, #1
 80010de:	601a      	str	r2, [r3, #0]
			}
		}
	if (timer3_count > 0){
 80010e0:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <timer_run+0x7c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	dd0b      	ble.n	8001100 <timer_run+0x64>
			timer3_count--;
 80010e8:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <timer_run+0x7c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	3b01      	subs	r3, #1
 80010ee:	4a0a      	ldr	r2, [pc, #40]	; (8001118 <timer_run+0x7c>)
 80010f0:	6013      	str	r3, [r2, #0]
			if (timer3_count == 0){
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <timer_run+0x7c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d102      	bne.n	8001100 <timer_run+0x64>
				timer3_flag = 1;
 80010fa:	4b08      	ldr	r3, [pc, #32]	; (800111c <timer_run+0x80>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	601a      	str	r2, [r3, #0]
			}
		}

}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	200000f8 	.word	0x200000f8
 800110c:	200000fc 	.word	0x200000fc
 8001110:	20000100 	.word	0x20000100
 8001114:	20000104 	.word	0x20000104
 8001118:	20000108 	.word	0x20000108
 800111c:	2000010c 	.word	0x2000010c

08001120 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001130:	d103      	bne.n	800113a <HAL_TIM_PeriodElapsedCallback+0x1a>
		timer_run();
 8001132:	f7ff ffb3 	bl	800109c <timer_run>
		button_read();
 8001136:	f7ff fb25 	bl	8000784 <button_read>
	}
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001144:	480c      	ldr	r0, [pc, #48]	; (8001178 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001146:	490d      	ldr	r1, [pc, #52]	; (800117c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001148:	4a0d      	ldr	r2, [pc, #52]	; (8001180 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800114a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800114c:	e002      	b.n	8001154 <LoopCopyDataInit>

0800114e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800114e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001150:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001152:	3304      	adds	r3, #4

08001154 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001154:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001156:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001158:	d3f9      	bcc.n	800114e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800115a:	4a0a      	ldr	r2, [pc, #40]	; (8001184 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800115c:	4c0a      	ldr	r4, [pc, #40]	; (8001188 <LoopFillZerobss+0x22>)
  movs r3, #0
 800115e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001160:	e001      	b.n	8001166 <LoopFillZerobss>

08001162 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001162:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001164:	3204      	adds	r2, #4

08001166 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001166:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001168:	d3fb      	bcc.n	8001162 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800116a:	f7ff ff3d 	bl	8000fe8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800116e:	f001 fb0f 	bl	8002790 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001172:	f7ff fd95 	bl	8000ca0 <main>
  bx lr
 8001176:	4770      	bx	lr
  ldr r0, =_sdata
 8001178:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800117c:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001180:	08002828 	.word	0x08002828
  ldr r2, =_sbss
 8001184:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001188:	20000114 	.word	0x20000114

0800118c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800118c:	e7fe      	b.n	800118c <ADC1_2_IRQHandler>
	...

08001190 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001194:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <HAL_Init+0x28>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a07      	ldr	r2, [pc, #28]	; (80011b8 <HAL_Init+0x28>)
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a0:	2003      	movs	r0, #3
 80011a2:	f000 f923 	bl	80013ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011a6:	200f      	movs	r0, #15
 80011a8:	f000 f808 	bl	80011bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011ac:	f7ff fea4 	bl	8000ef8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40022000 	.word	0x40022000

080011bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <HAL_InitTick+0x54>)
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <HAL_InitTick+0x58>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4619      	mov	r1, r3
 80011ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 f93b 	bl	8001456 <HAL_SYSTICK_Config>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e00e      	b.n	8001208 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2b0f      	cmp	r3, #15
 80011ee:	d80a      	bhi.n	8001206 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f0:	2200      	movs	r2, #0
 80011f2:	6879      	ldr	r1, [r7, #4]
 80011f4:	f04f 30ff 	mov.w	r0, #4294967295
 80011f8:	f000 f903 	bl	8001402 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011fc:	4a06      	ldr	r2, [pc, #24]	; (8001218 <HAL_InitTick+0x5c>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	e000      	b.n	8001208 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
}
 8001208:	4618      	mov	r0, r3
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000028 	.word	0x20000028
 8001214:	20000030 	.word	0x20000030
 8001218:	2000002c 	.word	0x2000002c

0800121c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001220:	4b05      	ldr	r3, [pc, #20]	; (8001238 <HAL_IncTick+0x1c>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	461a      	mov	r2, r3
 8001226:	4b05      	ldr	r3, [pc, #20]	; (800123c <HAL_IncTick+0x20>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4413      	add	r3, r2
 800122c:	4a03      	ldr	r2, [pc, #12]	; (800123c <HAL_IncTick+0x20>)
 800122e:	6013      	str	r3, [r2, #0]
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr
 8001238:	20000030 	.word	0x20000030
 800123c:	20000110 	.word	0x20000110

08001240 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  return uwTick;
 8001244:	4b02      	ldr	r3, [pc, #8]	; (8001250 <HAL_GetTick+0x10>)
 8001246:	681b      	ldr	r3, [r3, #0]
}
 8001248:	4618      	mov	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr
 8001250:	20000110 	.word	0x20000110

08001254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <__NVIC_SetPriorityGrouping+0x44>)
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001270:	4013      	ands	r3, r2
 8001272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800127c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001286:	4a04      	ldr	r2, [pc, #16]	; (8001298 <__NVIC_SetPriorityGrouping+0x44>)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	60d3      	str	r3, [r2, #12]
}
 800128c:	bf00      	nop
 800128e:	3714      	adds	r7, #20
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a0:	4b04      	ldr	r3, [pc, #16]	; (80012b4 <__NVIC_GetPriorityGrouping+0x18>)
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	0a1b      	lsrs	r3, r3, #8
 80012a6:	f003 0307 	and.w	r3, r3, #7
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000ed00 	.word	0xe000ed00

080012b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	db0b      	blt.n	80012e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	f003 021f 	and.w	r2, r3, #31
 80012d0:	4906      	ldr	r1, [pc, #24]	; (80012ec <__NVIC_EnableIRQ+0x34>)
 80012d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	2001      	movs	r0, #1
 80012da:	fa00 f202 	lsl.w	r2, r0, r2
 80012de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bc80      	pop	{r7}
 80012ea:	4770      	bx	lr
 80012ec:	e000e100 	.word	0xe000e100

080012f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	6039      	str	r1, [r7, #0]
 80012fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001300:	2b00      	cmp	r3, #0
 8001302:	db0a      	blt.n	800131a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	b2da      	uxtb	r2, r3
 8001308:	490c      	ldr	r1, [pc, #48]	; (800133c <__NVIC_SetPriority+0x4c>)
 800130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800130e:	0112      	lsls	r2, r2, #4
 8001310:	b2d2      	uxtb	r2, r2
 8001312:	440b      	add	r3, r1
 8001314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001318:	e00a      	b.n	8001330 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	b2da      	uxtb	r2, r3
 800131e:	4908      	ldr	r1, [pc, #32]	; (8001340 <__NVIC_SetPriority+0x50>)
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	3b04      	subs	r3, #4
 8001328:	0112      	lsls	r2, r2, #4
 800132a:	b2d2      	uxtb	r2, r2
 800132c:	440b      	add	r3, r1
 800132e:	761a      	strb	r2, [r3, #24]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	bc80      	pop	{r7}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000e100 	.word	0xe000e100
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001344:	b480      	push	{r7}
 8001346:	b089      	sub	sp, #36	; 0x24
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f003 0307 	and.w	r3, r3, #7
 8001356:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	f1c3 0307 	rsb	r3, r3, #7
 800135e:	2b04      	cmp	r3, #4
 8001360:	bf28      	it	cs
 8001362:	2304      	movcs	r3, #4
 8001364:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	3304      	adds	r3, #4
 800136a:	2b06      	cmp	r3, #6
 800136c:	d902      	bls.n	8001374 <NVIC_EncodePriority+0x30>
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	3b03      	subs	r3, #3
 8001372:	e000      	b.n	8001376 <NVIC_EncodePriority+0x32>
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001378:	f04f 32ff 	mov.w	r2, #4294967295
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	fa02 f303 	lsl.w	r3, r2, r3
 8001382:	43da      	mvns	r2, r3
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	401a      	ands	r2, r3
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800138c:	f04f 31ff 	mov.w	r1, #4294967295
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	fa01 f303 	lsl.w	r3, r1, r3
 8001396:	43d9      	mvns	r1, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800139c:	4313      	orrs	r3, r2
         );
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3724      	adds	r7, #36	; 0x24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr

080013a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013b8:	d301      	bcc.n	80013be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ba:	2301      	movs	r3, #1
 80013bc:	e00f      	b.n	80013de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013be:	4a0a      	ldr	r2, [pc, #40]	; (80013e8 <SysTick_Config+0x40>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013c6:	210f      	movs	r1, #15
 80013c8:	f04f 30ff 	mov.w	r0, #4294967295
 80013cc:	f7ff ff90 	bl	80012f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d0:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <SysTick_Config+0x40>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013d6:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <SysTick_Config+0x40>)
 80013d8:	2207      	movs	r2, #7
 80013da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	e000e010 	.word	0xe000e010

080013ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff ff2d 	bl	8001254 <__NVIC_SetPriorityGrouping>
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001402:	b580      	push	{r7, lr}
 8001404:	b086      	sub	sp, #24
 8001406:	af00      	add	r7, sp, #0
 8001408:	4603      	mov	r3, r0
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
 800140e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001410:	2300      	movs	r3, #0
 8001412:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001414:	f7ff ff42 	bl	800129c <__NVIC_GetPriorityGrouping>
 8001418:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	68b9      	ldr	r1, [r7, #8]
 800141e:	6978      	ldr	r0, [r7, #20]
 8001420:	f7ff ff90 	bl	8001344 <NVIC_EncodePriority>
 8001424:	4602      	mov	r2, r0
 8001426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800142a:	4611      	mov	r1, r2
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ff5f 	bl	80012f0 <__NVIC_SetPriority>
}
 8001432:	bf00      	nop
 8001434:	3718      	adds	r7, #24
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	4603      	mov	r3, r0
 8001442:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ff35 	bl	80012b8 <__NVIC_EnableIRQ>
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	b082      	sub	sp, #8
 800145a:	af00      	add	r7, sp, #0
 800145c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff ffa2 	bl	80013a8 <SysTick_Config>
 8001464:	4603      	mov	r3, r0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
	...

08001470 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001470:	b480      	push	{r7}
 8001472:	b08b      	sub	sp, #44	; 0x2c
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800147a:	2300      	movs	r3, #0
 800147c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800147e:	2300      	movs	r3, #0
 8001480:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001482:	e161      	b.n	8001748 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001484:	2201      	movs	r2, #1
 8001486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001488:	fa02 f303 	lsl.w	r3, r2, r3
 800148c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	69fa      	ldr	r2, [r7, #28]
 8001494:	4013      	ands	r3, r2
 8001496:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	429a      	cmp	r2, r3
 800149e:	f040 8150 	bne.w	8001742 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	4a97      	ldr	r2, [pc, #604]	; (8001704 <HAL_GPIO_Init+0x294>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d05e      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014ac:	4a95      	ldr	r2, [pc, #596]	; (8001704 <HAL_GPIO_Init+0x294>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d875      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014b2:	4a95      	ldr	r2, [pc, #596]	; (8001708 <HAL_GPIO_Init+0x298>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d058      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014b8:	4a93      	ldr	r2, [pc, #588]	; (8001708 <HAL_GPIO_Init+0x298>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d86f      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014be:	4a93      	ldr	r2, [pc, #588]	; (800170c <HAL_GPIO_Init+0x29c>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d052      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014c4:	4a91      	ldr	r2, [pc, #580]	; (800170c <HAL_GPIO_Init+0x29c>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d869      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014ca:	4a91      	ldr	r2, [pc, #580]	; (8001710 <HAL_GPIO_Init+0x2a0>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d04c      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014d0:	4a8f      	ldr	r2, [pc, #572]	; (8001710 <HAL_GPIO_Init+0x2a0>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d863      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014d6:	4a8f      	ldr	r2, [pc, #572]	; (8001714 <HAL_GPIO_Init+0x2a4>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d046      	beq.n	800156a <HAL_GPIO_Init+0xfa>
 80014dc:	4a8d      	ldr	r2, [pc, #564]	; (8001714 <HAL_GPIO_Init+0x2a4>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d85d      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014e2:	2b12      	cmp	r3, #18
 80014e4:	d82a      	bhi.n	800153c <HAL_GPIO_Init+0xcc>
 80014e6:	2b12      	cmp	r3, #18
 80014e8:	d859      	bhi.n	800159e <HAL_GPIO_Init+0x12e>
 80014ea:	a201      	add	r2, pc, #4	; (adr r2, 80014f0 <HAL_GPIO_Init+0x80>)
 80014ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f0:	0800156b 	.word	0x0800156b
 80014f4:	08001545 	.word	0x08001545
 80014f8:	08001557 	.word	0x08001557
 80014fc:	08001599 	.word	0x08001599
 8001500:	0800159f 	.word	0x0800159f
 8001504:	0800159f 	.word	0x0800159f
 8001508:	0800159f 	.word	0x0800159f
 800150c:	0800159f 	.word	0x0800159f
 8001510:	0800159f 	.word	0x0800159f
 8001514:	0800159f 	.word	0x0800159f
 8001518:	0800159f 	.word	0x0800159f
 800151c:	0800159f 	.word	0x0800159f
 8001520:	0800159f 	.word	0x0800159f
 8001524:	0800159f 	.word	0x0800159f
 8001528:	0800159f 	.word	0x0800159f
 800152c:	0800159f 	.word	0x0800159f
 8001530:	0800159f 	.word	0x0800159f
 8001534:	0800154d 	.word	0x0800154d
 8001538:	08001561 	.word	0x08001561
 800153c:	4a76      	ldr	r2, [pc, #472]	; (8001718 <HAL_GPIO_Init+0x2a8>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d013      	beq.n	800156a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001542:	e02c      	b.n	800159e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	623b      	str	r3, [r7, #32]
          break;
 800154a:	e029      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	3304      	adds	r3, #4
 8001552:	623b      	str	r3, [r7, #32]
          break;
 8001554:	e024      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	3308      	adds	r3, #8
 800155c:	623b      	str	r3, [r7, #32]
          break;
 800155e:	e01f      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	330c      	adds	r3, #12
 8001566:	623b      	str	r3, [r7, #32]
          break;
 8001568:	e01a      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d102      	bne.n	8001578 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001572:	2304      	movs	r3, #4
 8001574:	623b      	str	r3, [r7, #32]
          break;
 8001576:	e013      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d105      	bne.n	800158c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001580:	2308      	movs	r3, #8
 8001582:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69fa      	ldr	r2, [r7, #28]
 8001588:	611a      	str	r2, [r3, #16]
          break;
 800158a:	e009      	b.n	80015a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800158c:	2308      	movs	r3, #8
 800158e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	69fa      	ldr	r2, [r7, #28]
 8001594:	615a      	str	r2, [r3, #20]
          break;
 8001596:	e003      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001598:	2300      	movs	r3, #0
 800159a:	623b      	str	r3, [r7, #32]
          break;
 800159c:	e000      	b.n	80015a0 <HAL_GPIO_Init+0x130>
          break;
 800159e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	2bff      	cmp	r3, #255	; 0xff
 80015a4:	d801      	bhi.n	80015aa <HAL_GPIO_Init+0x13a>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	e001      	b.n	80015ae <HAL_GPIO_Init+0x13e>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	3304      	adds	r3, #4
 80015ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	2bff      	cmp	r3, #255	; 0xff
 80015b4:	d802      	bhi.n	80015bc <HAL_GPIO_Init+0x14c>
 80015b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	e002      	b.n	80015c2 <HAL_GPIO_Init+0x152>
 80015bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015be:	3b08      	subs	r3, #8
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	210f      	movs	r1, #15
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	fa01 f303 	lsl.w	r3, r1, r3
 80015d0:	43db      	mvns	r3, r3
 80015d2:	401a      	ands	r2, r3
 80015d4:	6a39      	ldr	r1, [r7, #32]
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	fa01 f303 	lsl.w	r3, r1, r3
 80015dc:	431a      	orrs	r2, r3
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f000 80a9 	beq.w	8001742 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015f0:	4b4a      	ldr	r3, [pc, #296]	; (800171c <HAL_GPIO_Init+0x2ac>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	4a49      	ldr	r2, [pc, #292]	; (800171c <HAL_GPIO_Init+0x2ac>)
 80015f6:	f043 0301 	orr.w	r3, r3, #1
 80015fa:	6193      	str	r3, [r2, #24]
 80015fc:	4b47      	ldr	r3, [pc, #284]	; (800171c <HAL_GPIO_Init+0x2ac>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	f003 0301 	and.w	r3, r3, #1
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001608:	4a45      	ldr	r2, [pc, #276]	; (8001720 <HAL_GPIO_Init+0x2b0>)
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	089b      	lsrs	r3, r3, #2
 800160e:	3302      	adds	r3, #2
 8001610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001614:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	220f      	movs	r2, #15
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	43db      	mvns	r3, r3
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	4013      	ands	r3, r2
 800162a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a3d      	ldr	r2, [pc, #244]	; (8001724 <HAL_GPIO_Init+0x2b4>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d00d      	beq.n	8001650 <HAL_GPIO_Init+0x1e0>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4a3c      	ldr	r2, [pc, #240]	; (8001728 <HAL_GPIO_Init+0x2b8>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d007      	beq.n	800164c <HAL_GPIO_Init+0x1dc>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4a3b      	ldr	r2, [pc, #236]	; (800172c <HAL_GPIO_Init+0x2bc>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d101      	bne.n	8001648 <HAL_GPIO_Init+0x1d8>
 8001644:	2302      	movs	r3, #2
 8001646:	e004      	b.n	8001652 <HAL_GPIO_Init+0x1e2>
 8001648:	2303      	movs	r3, #3
 800164a:	e002      	b.n	8001652 <HAL_GPIO_Init+0x1e2>
 800164c:	2301      	movs	r3, #1
 800164e:	e000      	b.n	8001652 <HAL_GPIO_Init+0x1e2>
 8001650:	2300      	movs	r3, #0
 8001652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001654:	f002 0203 	and.w	r2, r2, #3
 8001658:	0092      	lsls	r2, r2, #2
 800165a:	4093      	lsls	r3, r2
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	4313      	orrs	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001662:	492f      	ldr	r1, [pc, #188]	; (8001720 <HAL_GPIO_Init+0x2b0>)
 8001664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001666:	089b      	lsrs	r3, r3, #2
 8001668:	3302      	adds	r3, #2
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d006      	beq.n	800168a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800167c:	4b2c      	ldr	r3, [pc, #176]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	492b      	ldr	r1, [pc, #172]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	4313      	orrs	r3, r2
 8001686:	600b      	str	r3, [r1, #0]
 8001688:	e006      	b.n	8001698 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800168a:	4b29      	ldr	r3, [pc, #164]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	43db      	mvns	r3, r3
 8001692:	4927      	ldr	r1, [pc, #156]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 8001694:	4013      	ands	r3, r2
 8001696:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d006      	beq.n	80016b2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80016a4:	4b22      	ldr	r3, [pc, #136]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	4921      	ldr	r1, [pc, #132]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	4313      	orrs	r3, r2
 80016ae:	604b      	str	r3, [r1, #4]
 80016b0:	e006      	b.n	80016c0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016b2:	4b1f      	ldr	r3, [pc, #124]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016b4:	685a      	ldr	r2, [r3, #4]
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	43db      	mvns	r3, r3
 80016ba:	491d      	ldr	r1, [pc, #116]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016bc:	4013      	ands	r3, r2
 80016be:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d006      	beq.n	80016da <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	4917      	ldr	r1, [pc, #92]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016d2:	69bb      	ldr	r3, [r7, #24]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	608b      	str	r3, [r1, #8]
 80016d8:	e006      	b.n	80016e8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016dc:	689a      	ldr	r2, [r3, #8]
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	4913      	ldr	r1, [pc, #76]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016e4:	4013      	ands	r3, r2
 80016e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d01f      	beq.n	8001734 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016f4:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016f6:	68da      	ldr	r2, [r3, #12]
 80016f8:	490d      	ldr	r1, [pc, #52]	; (8001730 <HAL_GPIO_Init+0x2c0>)
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	60cb      	str	r3, [r1, #12]
 8001700:	e01f      	b.n	8001742 <HAL_GPIO_Init+0x2d2>
 8001702:	bf00      	nop
 8001704:	10320000 	.word	0x10320000
 8001708:	10310000 	.word	0x10310000
 800170c:	10220000 	.word	0x10220000
 8001710:	10210000 	.word	0x10210000
 8001714:	10120000 	.word	0x10120000
 8001718:	10110000 	.word	0x10110000
 800171c:	40021000 	.word	0x40021000
 8001720:	40010000 	.word	0x40010000
 8001724:	40010800 	.word	0x40010800
 8001728:	40010c00 	.word	0x40010c00
 800172c:	40011000 	.word	0x40011000
 8001730:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001734:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <HAL_GPIO_Init+0x2f4>)
 8001736:	68da      	ldr	r2, [r3, #12]
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	43db      	mvns	r3, r3
 800173c:	4909      	ldr	r1, [pc, #36]	; (8001764 <HAL_GPIO_Init+0x2f4>)
 800173e:	4013      	ands	r3, r2
 8001740:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001744:	3301      	adds	r3, #1
 8001746:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174e:	fa22 f303 	lsr.w	r3, r2, r3
 8001752:	2b00      	cmp	r3, #0
 8001754:	f47f ae96 	bne.w	8001484 <HAL_GPIO_Init+0x14>
  }
}
 8001758:	bf00      	nop
 800175a:	bf00      	nop
 800175c:	372c      	adds	r7, #44	; 0x2c
 800175e:	46bd      	mov	sp, r7
 8001760:	bc80      	pop	{r7}
 8001762:	4770      	bx	lr
 8001764:	40010400 	.word	0x40010400

08001768 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	460b      	mov	r3, r1
 8001772:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	689a      	ldr	r2, [r3, #8]
 8001778:	887b      	ldrh	r3, [r7, #2]
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d002      	beq.n	8001786 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001780:	2301      	movs	r3, #1
 8001782:	73fb      	strb	r3, [r7, #15]
 8001784:	e001      	b.n	800178a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001786:	2300      	movs	r3, #0
 8001788:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800178a:	7bfb      	ldrb	r3, [r7, #15]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3714      	adds	r7, #20
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr

08001796 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001796:	b480      	push	{r7}
 8001798:	b083      	sub	sp, #12
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
 800179e:	460b      	mov	r3, r1
 80017a0:	807b      	strh	r3, [r7, #2]
 80017a2:	4613      	mov	r3, r2
 80017a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80017a6:	787b      	ldrb	r3, [r7, #1]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ac:	887a      	ldrh	r2, [r7, #2]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80017b2:	e003      	b.n	80017bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80017b4:	887b      	ldrh	r3, [r7, #2]
 80017b6:	041a      	lsls	r2, r3, #16
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	611a      	str	r2, [r3, #16]
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr

080017c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017c6:	b480      	push	{r7}
 80017c8:	b085      	sub	sp, #20
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
 80017ce:	460b      	mov	r3, r1
 80017d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017d8:	887a      	ldrh	r2, [r7, #2]
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	4013      	ands	r3, r2
 80017de:	041a      	lsls	r2, r3, #16
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	43d9      	mvns	r1, r3
 80017e4:	887b      	ldrh	r3, [r7, #2]
 80017e6:	400b      	ands	r3, r1
 80017e8:	431a      	orrs	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	611a      	str	r2, [r3, #16]
}
 80017ee:	bf00      	nop
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr

080017f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e272      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 8087 	beq.w	8001926 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001818:	4b92      	ldr	r3, [pc, #584]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f003 030c 	and.w	r3, r3, #12
 8001820:	2b04      	cmp	r3, #4
 8001822:	d00c      	beq.n	800183e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001824:	4b8f      	ldr	r3, [pc, #572]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f003 030c 	and.w	r3, r3, #12
 800182c:	2b08      	cmp	r3, #8
 800182e:	d112      	bne.n	8001856 <HAL_RCC_OscConfig+0x5e>
 8001830:	4b8c      	ldr	r3, [pc, #560]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800183c:	d10b      	bne.n	8001856 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800183e:	4b89      	ldr	r3, [pc, #548]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d06c      	beq.n	8001924 <HAL_RCC_OscConfig+0x12c>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d168      	bne.n	8001924 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e24c      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800185e:	d106      	bne.n	800186e <HAL_RCC_OscConfig+0x76>
 8001860:	4b80      	ldr	r3, [pc, #512]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a7f      	ldr	r2, [pc, #508]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001866:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	e02e      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d10c      	bne.n	8001890 <HAL_RCC_OscConfig+0x98>
 8001876:	4b7b      	ldr	r3, [pc, #492]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a7a      	ldr	r2, [pc, #488]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800187c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	4b78      	ldr	r3, [pc, #480]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a77      	ldr	r2, [pc, #476]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001888:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	e01d      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001898:	d10c      	bne.n	80018b4 <HAL_RCC_OscConfig+0xbc>
 800189a:	4b72      	ldr	r3, [pc, #456]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a71      	ldr	r2, [pc, #452]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	4b6f      	ldr	r3, [pc, #444]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a6e      	ldr	r2, [pc, #440]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e00b      	b.n	80018cc <HAL_RCC_OscConfig+0xd4>
 80018b4:	4b6b      	ldr	r3, [pc, #428]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a6a      	ldr	r2, [pc, #424]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	4b68      	ldr	r3, [pc, #416]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a67      	ldr	r2, [pc, #412]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d013      	beq.n	80018fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff fcb4 	bl	8001240 <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff fcb0 	bl	8001240 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	; 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e200      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b5d      	ldr	r3, [pc, #372]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0xe4>
 80018fa:	e014      	b.n	8001926 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7ff fca0 	bl	8001240 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001904:	f7ff fc9c 	bl	8001240 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b64      	cmp	r3, #100	; 0x64
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e1ec      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001916:	4b53      	ldr	r3, [pc, #332]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x10c>
 8001922:	e000      	b.n	8001926 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d063      	beq.n	80019fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001932:	4b4c      	ldr	r3, [pc, #304]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00b      	beq.n	8001956 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800193e:	4b49      	ldr	r3, [pc, #292]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f003 030c 	and.w	r3, r3, #12
 8001946:	2b08      	cmp	r3, #8
 8001948:	d11c      	bne.n	8001984 <HAL_RCC_OscConfig+0x18c>
 800194a:	4b46      	ldr	r3, [pc, #280]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d116      	bne.n	8001984 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	4b43      	ldr	r3, [pc, #268]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <HAL_RCC_OscConfig+0x176>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e1c0      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	4b3d      	ldr	r3, [pc, #244]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	4939      	ldr	r1, [pc, #228]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	e03a      	b.n	80019fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d020      	beq.n	80019ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800198c:	4b36      	ldr	r3, [pc, #216]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001992:	f7ff fc55 	bl	8001240 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800199a:	f7ff fc51 	bl	8001240 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e1a1      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ac:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b8:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	695b      	ldr	r3, [r3, #20]
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4927      	ldr	r1, [pc, #156]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
 80019cc:	e015      	b.n	80019fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ce:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <HAL_RCC_OscConfig+0x270>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d4:	f7ff fc34 	bl	8001240 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019dc:	f7ff fc30 	bl	8001240 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e180      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ee:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d03a      	beq.n	8001a7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d019      	beq.n	8001a42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0e:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <HAL_RCC_OscConfig+0x274>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a14:	f7ff fc14 	bl	8001240 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7ff fc10 	bl	8001240 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e160      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a2e:	4b0d      	ldr	r3, [pc, #52]	; (8001a64 <HAL_RCC_OscConfig+0x26c>)
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	f000 faa6 	bl	8001f8c <RCC_Delay>
 8001a40:	e01c      	b.n	8001a7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a42:	4b0a      	ldr	r3, [pc, #40]	; (8001a6c <HAL_RCC_OscConfig+0x274>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a48:	f7ff fbfa 	bl	8001240 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a4e:	e00f      	b.n	8001a70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a50:	f7ff fbf6 	bl	8001240 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d908      	bls.n	8001a70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e146      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
 8001a62:	bf00      	nop
 8001a64:	40021000 	.word	0x40021000
 8001a68:	42420000 	.word	0x42420000
 8001a6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a70:	4b92      	ldr	r3, [pc, #584]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1e9      	bne.n	8001a50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	f000 80a6 	beq.w	8001bd6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a8e:	4b8b      	ldr	r3, [pc, #556]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d10d      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a9a:	4b88      	ldr	r3, [pc, #544]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001a9c:	69db      	ldr	r3, [r3, #28]
 8001a9e:	4a87      	ldr	r2, [pc, #540]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	61d3      	str	r3, [r2, #28]
 8001aa6:	4b85      	ldr	r3, [pc, #532]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab6:	4b82      	ldr	r3, [pc, #520]	; (8001cc0 <HAL_RCC_OscConfig+0x4c8>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d118      	bne.n	8001af4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ac2:	4b7f      	ldr	r3, [pc, #508]	; (8001cc0 <HAL_RCC_OscConfig+0x4c8>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a7e      	ldr	r2, [pc, #504]	; (8001cc0 <HAL_RCC_OscConfig+0x4c8>)
 8001ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ace:	f7ff fbb7 	bl	8001240 <HAL_GetTick>
 8001ad2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad6:	f7ff fbb3 	bl	8001240 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b64      	cmp	r3, #100	; 0x64
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e103      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae8:	4b75      	ldr	r3, [pc, #468]	; (8001cc0 <HAL_RCC_OscConfig+0x4c8>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0f0      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d106      	bne.n	8001b0a <HAL_RCC_OscConfig+0x312>
 8001afc:	4b6f      	ldr	r3, [pc, #444]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001afe:	6a1b      	ldr	r3, [r3, #32]
 8001b00:	4a6e      	ldr	r2, [pc, #440]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6213      	str	r3, [r2, #32]
 8001b08:	e02d      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10c      	bne.n	8001b2c <HAL_RCC_OscConfig+0x334>
 8001b12:	4b6a      	ldr	r3, [pc, #424]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	4a69      	ldr	r2, [pc, #420]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b18:	f023 0301 	bic.w	r3, r3, #1
 8001b1c:	6213      	str	r3, [r2, #32]
 8001b1e:	4b67      	ldr	r3, [pc, #412]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	4a66      	ldr	r2, [pc, #408]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b24:	f023 0304 	bic.w	r3, r3, #4
 8001b28:	6213      	str	r3, [r2, #32]
 8001b2a:	e01c      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	2b05      	cmp	r3, #5
 8001b32:	d10c      	bne.n	8001b4e <HAL_RCC_OscConfig+0x356>
 8001b34:	4b61      	ldr	r3, [pc, #388]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	4a60      	ldr	r2, [pc, #384]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b3a:	f043 0304 	orr.w	r3, r3, #4
 8001b3e:	6213      	str	r3, [r2, #32]
 8001b40:	4b5e      	ldr	r3, [pc, #376]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	4a5d      	ldr	r2, [pc, #372]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	6213      	str	r3, [r2, #32]
 8001b4c:	e00b      	b.n	8001b66 <HAL_RCC_OscConfig+0x36e>
 8001b4e:	4b5b      	ldr	r3, [pc, #364]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b50:	6a1b      	ldr	r3, [r3, #32]
 8001b52:	4a5a      	ldr	r2, [pc, #360]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	f023 0301 	bic.w	r3, r3, #1
 8001b58:	6213      	str	r3, [r2, #32]
 8001b5a:	4b58      	ldr	r3, [pc, #352]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	4a57      	ldr	r2, [pc, #348]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b60:	f023 0304 	bic.w	r3, r3, #4
 8001b64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d015      	beq.n	8001b9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6e:	f7ff fb67 	bl	8001240 <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b74:	e00a      	b.n	8001b8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b76:	f7ff fb63 	bl	8001240 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e0b1      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b8c:	4b4b      	ldr	r3, [pc, #300]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001b8e:	6a1b      	ldr	r3, [r3, #32]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d0ee      	beq.n	8001b76 <HAL_RCC_OscConfig+0x37e>
 8001b98:	e014      	b.n	8001bc4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9a:	f7ff fb51 	bl	8001240 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba0:	e00a      	b.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba2:	f7ff fb4d 	bl	8001240 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e09b      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bb8:	4b40      	ldr	r3, [pc, #256]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1ee      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001bc4:	7dfb      	ldrb	r3, [r7, #23]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d105      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bca:	4b3c      	ldr	r3, [pc, #240]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	4a3b      	ldr	r2, [pc, #236]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001bd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bd4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 8087 	beq.w	8001cee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be0:	4b36      	ldr	r3, [pc, #216]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f003 030c 	and.w	r3, r3, #12
 8001be8:	2b08      	cmp	r3, #8
 8001bea:	d061      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d146      	bne.n	8001c82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf4:	4b33      	ldr	r3, [pc, #204]	; (8001cc4 <HAL_RCC_OscConfig+0x4cc>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bfa:	f7ff fb21 	bl	8001240 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c02:	f7ff fb1d 	bl	8001240 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e06d      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c14:	4b29      	ldr	r3, [pc, #164]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1f0      	bne.n	8001c02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a1b      	ldr	r3, [r3, #32]
 8001c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c28:	d108      	bne.n	8001c3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001c2a:	4b24      	ldr	r3, [pc, #144]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	4921      	ldr	r1, [pc, #132]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c3c:	4b1f      	ldr	r3, [pc, #124]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6a19      	ldr	r1, [r3, #32]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4c:	430b      	orrs	r3, r1
 8001c4e:	491b      	ldr	r1, [pc, #108]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c54:	4b1b      	ldr	r3, [pc, #108]	; (8001cc4 <HAL_RCC_OscConfig+0x4cc>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5a:	f7ff faf1 	bl	8001240 <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c62:	f7ff faed 	bl	8001240 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e03d      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c74:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0f0      	beq.n	8001c62 <HAL_RCC_OscConfig+0x46a>
 8001c80:	e035      	b.n	8001cee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <HAL_RCC_OscConfig+0x4cc>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c88:	f7ff fada 	bl	8001240 <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c90:	f7ff fad6 	bl	8001240 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e026      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_RCC_OscConfig+0x4c4>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1f0      	bne.n	8001c90 <HAL_RCC_OscConfig+0x498>
 8001cae:	e01e      	b.n	8001cee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69db      	ldr	r3, [r3, #28]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d107      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e019      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	40007000 	.word	0x40007000
 8001cc4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <HAL_RCC_OscConfig+0x500>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d106      	bne.n	8001cea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d001      	beq.n	8001cee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e000      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40021000 	.word	0x40021000

08001cfc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e0d0      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d10:	4b6a      	ldr	r3, [pc, #424]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0307 	and.w	r3, r3, #7
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d910      	bls.n	8001d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b67      	ldr	r3, [pc, #412]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f023 0207 	bic.w	r2, r3, #7
 8001d26:	4965      	ldr	r1, [pc, #404]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b63      	ldr	r3, [pc, #396]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e0b8      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d020      	beq.n	8001d8e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d005      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d58:	4b59      	ldr	r3, [pc, #356]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4a58      	ldr	r2, [pc, #352]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d62:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d005      	beq.n	8001d7c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d70:	4b53      	ldr	r3, [pc, #332]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	4a52      	ldr	r2, [pc, #328]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d7a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d7c:	4b50      	ldr	r3, [pc, #320]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	494d      	ldr	r1, [pc, #308]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d040      	beq.n	8001e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d107      	bne.n	8001db2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da2:	4b47      	ldr	r3, [pc, #284]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d115      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e07f      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d107      	bne.n	8001dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dba:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d109      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e073      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dca:	4b3d      	ldr	r3, [pc, #244]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e06b      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dda:	4b39      	ldr	r3, [pc, #228]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f023 0203 	bic.w	r2, r3, #3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	4936      	ldr	r1, [pc, #216]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dec:	f7ff fa28 	bl	8001240 <HAL_GetTick>
 8001df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df2:	e00a      	b.n	8001e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df4:	f7ff fa24 	bl	8001240 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e053      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e0a:	4b2d      	ldr	r3, [pc, #180]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f003 020c 	and.w	r2, r3, #12
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d1eb      	bne.n	8001df4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e1c:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	683a      	ldr	r2, [r7, #0]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d210      	bcs.n	8001e4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e2a:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f023 0207 	bic.w	r2, r3, #7
 8001e32:	4922      	ldr	r1, [pc, #136]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e3a:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <HAL_RCC_ClockConfig+0x1c0>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	683a      	ldr	r2, [r7, #0]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d001      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e032      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d008      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e58:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	4916      	ldr	r1, [pc, #88]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e66:	4313      	orrs	r3, r2
 8001e68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0308 	and.w	r3, r3, #8
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d009      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e76:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	00db      	lsls	r3, r3, #3
 8001e84:	490e      	ldr	r1, [pc, #56]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e8a:	f000 f821 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	091b      	lsrs	r3, r3, #4
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	490a      	ldr	r1, [pc, #40]	; (8001ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8001e9c:	5ccb      	ldrb	r3, [r1, r3]
 8001e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea2:	4a09      	ldr	r2, [pc, #36]	; (8001ec8 <HAL_RCC_ClockConfig+0x1cc>)
 8001ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <HAL_RCC_ClockConfig+0x1d0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff f986 	bl	80011bc <HAL_InitTick>

  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40022000 	.word	0x40022000
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	08002810 	.word	0x08002810
 8001ec8:	20000028 	.word	0x20000028
 8001ecc:	2000002c 	.word	0x2000002c

08001ed0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed0:	b490      	push	{r4, r7}
 8001ed2:	b08a      	sub	sp, #40	; 0x28
 8001ed4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ed6:	4b29      	ldr	r3, [pc, #164]	; (8001f7c <HAL_RCC_GetSysClockFreq+0xac>)
 8001ed8:	1d3c      	adds	r4, r7, #4
 8001eda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ee0:	f240 2301 	movw	r3, #513	; 0x201
 8001ee4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
 8001eea:	2300      	movs	r3, #0
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	2300      	movs	r3, #0
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001efa:	4b21      	ldr	r3, [pc, #132]	; (8001f80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 030c 	and.w	r3, r3, #12
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d002      	beq.n	8001f10 <HAL_RCC_GetSysClockFreq+0x40>
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d003      	beq.n	8001f16 <HAL_RCC_GetSysClockFreq+0x46>
 8001f0e:	e02b      	b.n	8001f68 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f10:	4b1c      	ldr	r3, [pc, #112]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f12:	623b      	str	r3, [r7, #32]
      break;
 8001f14:	e02b      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	0c9b      	lsrs	r3, r3, #18
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	3328      	adds	r3, #40	; 0x28
 8001f20:	443b      	add	r3, r7
 8001f22:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001f26:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d012      	beq.n	8001f58 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001f32:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	0c5b      	lsrs	r3, r3, #17
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	3328      	adds	r3, #40	; 0x28
 8001f3e:	443b      	add	r3, r7
 8001f40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001f44:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	4a0e      	ldr	r2, [pc, #56]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f4a:	fb03 f202 	mul.w	r2, r3, r2
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
 8001f56:	e004      	b.n	8001f62 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	4a0b      	ldr	r2, [pc, #44]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f5c:	fb02 f303 	mul.w	r3, r2, r3
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f64:	623b      	str	r3, [r7, #32]
      break;
 8001f66:	e002      	b.n	8001f6e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f6a:	623b      	str	r3, [r7, #32]
      break;
 8001f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3728      	adds	r7, #40	; 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc90      	pop	{r4, r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	08002800 	.word	0x08002800
 8001f80:	40021000 	.word	0x40021000
 8001f84:	007a1200 	.word	0x007a1200
 8001f88:	003d0900 	.word	0x003d0900

08001f8c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f94:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <RCC_Delay+0x34>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a0a      	ldr	r2, [pc, #40]	; (8001fc4 <RCC_Delay+0x38>)
 8001f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9e:	0a5b      	lsrs	r3, r3, #9
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	fb02 f303 	mul.w	r3, r2, r3
 8001fa6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fa8:	bf00      	nop
  }
  while (Delay --);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	1e5a      	subs	r2, r3, #1
 8001fae:	60fa      	str	r2, [r7, #12]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1f9      	bne.n	8001fa8 <RCC_Delay+0x1c>
}
 8001fb4:	bf00      	nop
 8001fb6:	bf00      	nop
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr
 8001fc0:	20000028 	.word	0x20000028
 8001fc4:	10624dd3 	.word	0x10624dd3

08001fc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e041      	b.n	800205e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d106      	bne.n	8001ff4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7fe ffa4 	bl	8000f3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3304      	adds	r3, #4
 8002004:	4619      	mov	r1, r3
 8002006:	4610      	mov	r0, r2
 8002008:	f000 fa6a 	bl	80024e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b01      	cmp	r3, #1
 800207a:	d001      	beq.n	8002080 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e035      	b.n	80020ec <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2202      	movs	r2, #2
 8002084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0201 	orr.w	r2, r2, #1
 8002096:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a16      	ldr	r2, [pc, #88]	; (80020f8 <HAL_TIM_Base_Start_IT+0x90>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d009      	beq.n	80020b6 <HAL_TIM_Base_Start_IT+0x4e>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020aa:	d004      	beq.n	80020b6 <HAL_TIM_Base_Start_IT+0x4e>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a12      	ldr	r2, [pc, #72]	; (80020fc <HAL_TIM_Base_Start_IT+0x94>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d111      	bne.n	80020da <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2b06      	cmp	r3, #6
 80020c6:	d010      	beq.n	80020ea <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 0201 	orr.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020d8:	e007      	b.n	80020ea <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f042 0201 	orr.w	r2, r2, #1
 80020e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	40012c00 	.word	0x40012c00
 80020fc:	40000400 	.word	0x40000400

08002100 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b02      	cmp	r3, #2
 8002114:	d122      	bne.n	800215c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b02      	cmp	r3, #2
 8002122:	d11b      	bne.n	800215c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f06f 0202 	mvn.w	r2, #2
 800212c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f003 0303 	and.w	r3, r3, #3
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 f9b1 	bl	80024aa <HAL_TIM_IC_CaptureCallback>
 8002148:	e005      	b.n	8002156 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f9a4 	bl	8002498 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f9b3 	bl	80024bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	f003 0304 	and.w	r3, r3, #4
 8002166:	2b04      	cmp	r3, #4
 8002168:	d122      	bne.n	80021b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	f003 0304 	and.w	r3, r3, #4
 8002174:	2b04      	cmp	r3, #4
 8002176:	d11b      	bne.n	80021b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f06f 0204 	mvn.w	r2, #4
 8002180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2202      	movs	r2, #2
 8002186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f987 	bl	80024aa <HAL_TIM_IC_CaptureCallback>
 800219c:	e005      	b.n	80021aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f97a 	bl	8002498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f989 	bl	80024bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	f003 0308 	and.w	r3, r3, #8
 80021ba:	2b08      	cmp	r3, #8
 80021bc:	d122      	bne.n	8002204 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	f003 0308 	and.w	r3, r3, #8
 80021c8:	2b08      	cmp	r3, #8
 80021ca:	d11b      	bne.n	8002204 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f06f 0208 	mvn.w	r2, #8
 80021d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2204      	movs	r2, #4
 80021da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f95d 	bl	80024aa <HAL_TIM_IC_CaptureCallback>
 80021f0:	e005      	b.n	80021fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f950 	bl	8002498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 f95f 	bl	80024bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	f003 0310 	and.w	r3, r3, #16
 800220e:	2b10      	cmp	r3, #16
 8002210:	d122      	bne.n	8002258 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	2b10      	cmp	r3, #16
 800221e:	d11b      	bne.n	8002258 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0210 	mvn.w	r2, #16
 8002228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2208      	movs	r2, #8
 800222e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f933 	bl	80024aa <HAL_TIM_IC_CaptureCallback>
 8002244:	e005      	b.n	8002252 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f926 	bl	8002498 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 f935 	bl	80024bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b01      	cmp	r3, #1
 8002264:	d10e      	bne.n	8002284 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	f003 0301 	and.w	r3, r3, #1
 8002270:	2b01      	cmp	r3, #1
 8002272:	d107      	bne.n	8002284 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f06f 0201 	mvn.w	r2, #1
 800227c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7fe ff4e 	bl	8001120 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	691b      	ldr	r3, [r3, #16]
 800228a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800228e:	2b80      	cmp	r3, #128	; 0x80
 8002290:	d10e      	bne.n	80022b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800229c:	2b80      	cmp	r3, #128	; 0x80
 800229e:	d107      	bne.n	80022b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 fa67 	bl	800277e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ba:	2b40      	cmp	r3, #64	; 0x40
 80022bc:	d10e      	bne.n	80022dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c8:	2b40      	cmp	r3, #64	; 0x40
 80022ca:	d107      	bne.n	80022dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 f8f9 	bl	80024ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	f003 0320 	and.w	r3, r3, #32
 80022e6:	2b20      	cmp	r3, #32
 80022e8:	d10e      	bne.n	8002308 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f003 0320 	and.w	r3, r3, #32
 80022f4:	2b20      	cmp	r3, #32
 80022f6:	d107      	bne.n	8002308 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f06f 0220 	mvn.w	r2, #32
 8002300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 fa32 	bl	800276c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002320:	2b01      	cmp	r3, #1
 8002322:	d101      	bne.n	8002328 <HAL_TIM_ConfigClockSource+0x18>
 8002324:	2302      	movs	r3, #2
 8002326:	e0b3      	b.n	8002490 <HAL_TIM_ConfigClockSource+0x180>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002346:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800234e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002360:	d03e      	beq.n	80023e0 <HAL_TIM_ConfigClockSource+0xd0>
 8002362:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002366:	f200 8087 	bhi.w	8002478 <HAL_TIM_ConfigClockSource+0x168>
 800236a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800236e:	f000 8085 	beq.w	800247c <HAL_TIM_ConfigClockSource+0x16c>
 8002372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002376:	d87f      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002378:	2b70      	cmp	r3, #112	; 0x70
 800237a:	d01a      	beq.n	80023b2 <HAL_TIM_ConfigClockSource+0xa2>
 800237c:	2b70      	cmp	r3, #112	; 0x70
 800237e:	d87b      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002380:	2b60      	cmp	r3, #96	; 0x60
 8002382:	d050      	beq.n	8002426 <HAL_TIM_ConfigClockSource+0x116>
 8002384:	2b60      	cmp	r3, #96	; 0x60
 8002386:	d877      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002388:	2b50      	cmp	r3, #80	; 0x50
 800238a:	d03c      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0xf6>
 800238c:	2b50      	cmp	r3, #80	; 0x50
 800238e:	d873      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002390:	2b40      	cmp	r3, #64	; 0x40
 8002392:	d058      	beq.n	8002446 <HAL_TIM_ConfigClockSource+0x136>
 8002394:	2b40      	cmp	r3, #64	; 0x40
 8002396:	d86f      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 8002398:	2b30      	cmp	r3, #48	; 0x30
 800239a:	d064      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x156>
 800239c:	2b30      	cmp	r3, #48	; 0x30
 800239e:	d86b      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 80023a0:	2b20      	cmp	r3, #32
 80023a2:	d060      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x156>
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d867      	bhi.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d05c      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x156>
 80023ac:	2b10      	cmp	r3, #16
 80023ae:	d05a      	beq.n	8002466 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80023b0:	e062      	b.n	8002478 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6818      	ldr	r0, [r3, #0]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	6899      	ldr	r1, [r3, #8]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f000 f95c 	bl	800267e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80023d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	609a      	str	r2, [r3, #8]
      break;
 80023de:	e04e      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6818      	ldr	r0, [r3, #0]
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	6899      	ldr	r1, [r3, #8]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f000 f945 	bl	800267e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002402:	609a      	str	r2, [r3, #8]
      break;
 8002404:	e03b      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6818      	ldr	r0, [r3, #0]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	6859      	ldr	r1, [r3, #4]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	461a      	mov	r2, r3
 8002414:	f000 f8bc 	bl	8002590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2150      	movs	r1, #80	; 0x50
 800241e:	4618      	mov	r0, r3
 8002420:	f000 f913 	bl	800264a <TIM_ITRx_SetConfig>
      break;
 8002424:	e02b      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	6859      	ldr	r1, [r3, #4]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	461a      	mov	r2, r3
 8002434:	f000 f8da 	bl	80025ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2160      	movs	r1, #96	; 0x60
 800243e:	4618      	mov	r0, r3
 8002440:	f000 f903 	bl	800264a <TIM_ITRx_SetConfig>
      break;
 8002444:	e01b      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6818      	ldr	r0, [r3, #0]
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	6859      	ldr	r1, [r3, #4]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	461a      	mov	r2, r3
 8002454:	f000 f89c 	bl	8002590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2140      	movs	r1, #64	; 0x40
 800245e:	4618      	mov	r0, r3
 8002460:	f000 f8f3 	bl	800264a <TIM_ITRx_SetConfig>
      break;
 8002464:	e00b      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4619      	mov	r1, r3
 8002470:	4610      	mov	r0, r2
 8002472:	f000 f8ea 	bl	800264a <TIM_ITRx_SetConfig>
        break;
 8002476:	e002      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002478:	bf00      	nop
 800247a:	e000      	b.n	800247e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800247c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2201      	movs	r2, #1
 8002482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr

080024aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b083      	sub	sp, #12
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024b2:	bf00      	nop
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr

080024bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr

080024ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	bc80      	pop	{r7}
 80024de:	4770      	bx	lr

080024e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a25      	ldr	r2, [pc, #148]	; (8002588 <TIM_Base_SetConfig+0xa8>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d007      	beq.n	8002508 <TIM_Base_SetConfig+0x28>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024fe:	d003      	beq.n	8002508 <TIM_Base_SetConfig+0x28>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a22      	ldr	r2, [pc, #136]	; (800258c <TIM_Base_SetConfig+0xac>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d108      	bne.n	800251a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800250e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	4313      	orrs	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a1a      	ldr	r2, [pc, #104]	; (8002588 <TIM_Base_SetConfig+0xa8>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d007      	beq.n	8002532 <TIM_Base_SetConfig+0x52>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002528:	d003      	beq.n	8002532 <TIM_Base_SetConfig+0x52>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a17      	ldr	r2, [pc, #92]	; (800258c <TIM_Base_SetConfig+0xac>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d108      	bne.n	8002544 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	68fa      	ldr	r2, [r7, #12]
 8002540:	4313      	orrs	r3, r2
 8002542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	4313      	orrs	r3, r2
 8002550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a07      	ldr	r2, [pc, #28]	; (8002588 <TIM_Base_SetConfig+0xa8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d103      	bne.n	8002578 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	615a      	str	r2, [r3, #20]
}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	40012c00 	.word	0x40012c00
 800258c:	40000400 	.word	0x40000400

08002590 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	f023 0201 	bic.w	r2, r3, #1
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f023 030a 	bic.w	r3, r3, #10
 80025cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025ce:	697a      	ldr	r2, [r7, #20]
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	621a      	str	r2, [r3, #32]
}
 80025e2:	bf00      	nop
 80025e4:	371c      	adds	r7, #28
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	f023 0210 	bic.w	r2, r3, #16
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002616:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	031b      	lsls	r3, r3, #12
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	4313      	orrs	r3, r2
 8002620:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002628:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4313      	orrs	r3, r2
 8002632:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	621a      	str	r2, [r3, #32]
}
 8002640:	bf00      	nop
 8002642:	371c      	adds	r7, #28
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr

0800264a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800264a:	b480      	push	{r7}
 800264c:	b085      	sub	sp, #20
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
 8002652:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002660:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4313      	orrs	r3, r2
 8002668:	f043 0307 	orr.w	r3, r3, #7
 800266c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68fa      	ldr	r2, [r7, #12]
 8002672:	609a      	str	r2, [r3, #8]
}
 8002674:	bf00      	nop
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800267e:	b480      	push	{r7}
 8002680:	b087      	sub	sp, #28
 8002682:	af00      	add	r7, sp, #0
 8002684:	60f8      	str	r0, [r7, #12]
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
 800268a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002698:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	021a      	lsls	r2, r3, #8
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	431a      	orrs	r2, r3
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	609a      	str	r2, [r3, #8]
}
 80026b2:	bf00      	nop
 80026b4:	371c      	adds	r7, #28
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d101      	bne.n	80026d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026d0:	2302      	movs	r3, #2
 80026d2:	e041      	b.n	8002758 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	4313      	orrs	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a14      	ldr	r2, [pc, #80]	; (8002764 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d009      	beq.n	800272c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002720:	d004      	beq.n	800272c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a10      	ldr	r2, [pc, #64]	; (8002768 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d10c      	bne.n	8002746 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002732:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	4313      	orrs	r3, r2
 800273c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3714      	adds	r7, #20
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	40012c00 	.word	0x40012c00
 8002768:	40000400 	.word	0x40000400

0800276c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr

0800277e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002786:	bf00      	nop
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr

08002790 <__libc_init_array>:
 8002790:	b570      	push	{r4, r5, r6, lr}
 8002792:	2600      	movs	r6, #0
 8002794:	4d0c      	ldr	r5, [pc, #48]	; (80027c8 <__libc_init_array+0x38>)
 8002796:	4c0d      	ldr	r4, [pc, #52]	; (80027cc <__libc_init_array+0x3c>)
 8002798:	1b64      	subs	r4, r4, r5
 800279a:	10a4      	asrs	r4, r4, #2
 800279c:	42a6      	cmp	r6, r4
 800279e:	d109      	bne.n	80027b4 <__libc_init_array+0x24>
 80027a0:	f000 f822 	bl	80027e8 <_init>
 80027a4:	2600      	movs	r6, #0
 80027a6:	4d0a      	ldr	r5, [pc, #40]	; (80027d0 <__libc_init_array+0x40>)
 80027a8:	4c0a      	ldr	r4, [pc, #40]	; (80027d4 <__libc_init_array+0x44>)
 80027aa:	1b64      	subs	r4, r4, r5
 80027ac:	10a4      	asrs	r4, r4, #2
 80027ae:	42a6      	cmp	r6, r4
 80027b0:	d105      	bne.n	80027be <__libc_init_array+0x2e>
 80027b2:	bd70      	pop	{r4, r5, r6, pc}
 80027b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80027b8:	4798      	blx	r3
 80027ba:	3601      	adds	r6, #1
 80027bc:	e7ee      	b.n	800279c <__libc_init_array+0xc>
 80027be:	f855 3b04 	ldr.w	r3, [r5], #4
 80027c2:	4798      	blx	r3
 80027c4:	3601      	adds	r6, #1
 80027c6:	e7f2      	b.n	80027ae <__libc_init_array+0x1e>
 80027c8:	08002820 	.word	0x08002820
 80027cc:	08002820 	.word	0x08002820
 80027d0:	08002820 	.word	0x08002820
 80027d4:	08002824 	.word	0x08002824

080027d8 <memset>:
 80027d8:	4603      	mov	r3, r0
 80027da:	4402      	add	r2, r0
 80027dc:	4293      	cmp	r3, r2
 80027de:	d100      	bne.n	80027e2 <memset+0xa>
 80027e0:	4770      	bx	lr
 80027e2:	f803 1b01 	strb.w	r1, [r3], #1
 80027e6:	e7f9      	b.n	80027dc <memset+0x4>

080027e8 <_init>:
 80027e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ea:	bf00      	nop
 80027ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ee:	bc08      	pop	{r3}
 80027f0:	469e      	mov	lr, r3
 80027f2:	4770      	bx	lr

080027f4 <_fini>:
 80027f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027f6:	bf00      	nop
 80027f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027fa:	bc08      	pop	{r3}
 80027fc:	469e      	mov	lr, r3
 80027fe:	4770      	bx	lr
