<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2018.2-->
<!-- ##TE Last Modification:2018.08.13-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0722_7s" display_name="ZYNQ-7S TE0722_07S. SPRT PCB: REV01, REV02" url="trenz.org/te0722-info" preset_file="preset.xml">

  <images>
    <image name="te0722_board.png" display_name="ZYNQ-7 TE0722 BOARD" sub_type="board">
      <description>ZYNQ-7 TE0722 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <revision id="1">0.2</revision>
    <revision id="0">0.1</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>1.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>ZYNQ-7S TE0722-07S Board (form factor 1.8 x 5.1 cm) with single ARM Cortex-A9, without DDR, speed grade -1 and commercial temperature range. Supported PCB Revisions: REV01,REV2. Note: Primary boot device is QSPI, SD can be used as secondary boot device only. DDR less Zynq need a modified FSBL!</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="ZYNQ-7S TE0722_07S" type="fpga" part_name="xc7z007sclg225-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
          </preferred_ips>
        </interface>	  

<!--         <interface mode="master" name="LED_RGB" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds" preset_proc="leds_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_tri_o" dir="out" left="2" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="RGB_R"/> 
                <pin_map port_index="1" component_pin="RGB_G"/> 
                <pin_map port_index="2" component_pin="RGB_B"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	 -->
        
        <interface mode="master" name="dip_32bit" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_32bit" preset_proc="dip_32bit_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="dip_32bit_tri_o" dir="out" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="P0"/> 
                <pin_map port_index="1" component_pin="P1"/> 
                <pin_map port_index="2" component_pin="P2"/> 
                <pin_map port_index="3" component_pin="P3"/> 
                <pin_map port_index="4" component_pin="P4"/> 
                <pin_map port_index="5" component_pin="P5"/> 
                <pin_map port_index="6" component_pin="P6"/> 
                <pin_map port_index="7" component_pin="P7"/> 
                <pin_map port_index="8" component_pin="P8"/> 
                <pin_map port_index="9" component_pin="P9"/> 
                <pin_map port_index="10" component_pin="P10"/> 
                <pin_map port_index="11" component_pin="P11"/> 
                <pin_map port_index="12" component_pin="P12"/> 
                <pin_map port_index="13" component_pin="P13"/> 
                <pin_map port_index="14" component_pin="P14"/> 
                <pin_map port_index="15" component_pin="P15"/> 
                <pin_map port_index="16" component_pin="P16"/> 
                <pin_map port_index="17" component_pin="P17"/> 
                <pin_map port_index="18" component_pin="P18"/> 
                <pin_map port_index="19" component_pin="P19"/> 
                <pin_map port_index="20" component_pin="P20"/> 
                <pin_map port_index="21" component_pin="P21"/> 
                <pin_map port_index="22" component_pin="P22"/> 
                <pin_map port_index="23" component_pin="P23"/> 
                <pin_map port_index="24" component_pin="P24"/> 
                <pin_map port_index="25" component_pin="P25"/> 
                <pin_map port_index="26" component_pin="P26"/> 
                <pin_map port_index="27" component_pin="P27"/> 
                <pin_map port_index="28" component_pin="P28"/> 
                <pin_map port_index="29" component_pin="P29"/> 
                <pin_map port_index="30" component_pin="P30"/> 
                <pin_map port_index="31" component_pin="P31"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="dip_32bit_tri_t" dir="out" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="P0"/> 
                <pin_map port_index="1" component_pin="P1"/> 
                <pin_map port_index="2" component_pin="P2"/> 
                <pin_map port_index="3" component_pin="P3"/> 
                <pin_map port_index="4" component_pin="P4"/> 
                <pin_map port_index="5" component_pin="P5"/> 
                <pin_map port_index="6" component_pin="P6"/> 
                <pin_map port_index="7" component_pin="P7"/> 
                <pin_map port_index="8" component_pin="P8"/> 
                <pin_map port_index="9" component_pin="P9"/> 
                <pin_map port_index="10" component_pin="P10"/> 
                <pin_map port_index="11" component_pin="P11"/> 
                <pin_map port_index="12" component_pin="P12"/> 
                <pin_map port_index="13" component_pin="P13"/> 
                <pin_map port_index="14" component_pin="P14"/> 
                <pin_map port_index="15" component_pin="P15"/> 
                <pin_map port_index="16" component_pin="P16"/> 
                <pin_map port_index="17" component_pin="P17"/> 
                <pin_map port_index="18" component_pin="P18"/> 
                <pin_map port_index="19" component_pin="P19"/> 
                <pin_map port_index="20" component_pin="P20"/> 
                <pin_map port_index="21" component_pin="P21"/> 
                <pin_map port_index="22" component_pin="P22"/> 
                <pin_map port_index="23" component_pin="P23"/> 
                <pin_map port_index="24" component_pin="P24"/> 
                <pin_map port_index="25" component_pin="P25"/> 
                <pin_map port_index="26" component_pin="P26"/> 
                <pin_map port_index="27" component_pin="P27"/> 
                <pin_map port_index="28" component_pin="P28"/> 
                <pin_map port_index="29" component_pin="P29"/> 
                <pin_map port_index="30" component_pin="P30"/> 
                <pin_map port_index="31" component_pin="P31"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="dip_32bit_tri_i" dir="in" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="P0"/> 
                <pin_map port_index="1" component_pin="P1"/> 
                <pin_map port_index="2" component_pin="P2"/> 
                <pin_map port_index="3" component_pin="P3"/> 
                <pin_map port_index="4" component_pin="P4"/> 
                <pin_map port_index="5" component_pin="P5"/> 
                <pin_map port_index="6" component_pin="P6"/> 
                <pin_map port_index="7" component_pin="P7"/> 
                <pin_map port_index="8" component_pin="P8"/> 
                <pin_map port_index="9" component_pin="P9"/> 
                <pin_map port_index="10" component_pin="P10"/> 
                <pin_map port_index="11" component_pin="P11"/> 
                <pin_map port_index="12" component_pin="P12"/> 
                <pin_map port_index="13" component_pin="P13"/> 
                <pin_map port_index="14" component_pin="P14"/> 
                <pin_map port_index="15" component_pin="P15"/> 
                <pin_map port_index="16" component_pin="P16"/> 
                <pin_map port_index="17" component_pin="P17"/> 
                <pin_map port_index="18" component_pin="P18"/> 
                <pin_map port_index="19" component_pin="P19"/> 
                <pin_map port_index="20" component_pin="P20"/> 
                <pin_map port_index="21" component_pin="P21"/> 
                <pin_map port_index="22" component_pin="P22"/> 
                <pin_map port_index="23" component_pin="P23"/> 
                <pin_map port_index="24" component_pin="P24"/> 
                <pin_map port_index="25" component_pin="P25"/> 
                <pin_map port_index="26" component_pin="P26"/> 
                <pin_map port_index="27" component_pin="P27"/> 
                <pin_map port_index="28" component_pin="P28"/> 
                <pin_map port_index="29" component_pin="P29"/> 
                <pin_map port_index="30" component_pin="P30"/> 
                <pin_map port_index="31" component_pin="P31"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>   
       
        <interface mode="master" name="dip_30bit" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_30bit" preset_proc="dip_30bit_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="dip_30bit_tri_o" dir="out" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="P0"/> 
                <pin_map port_index="1" component_pin="P1"/> 
                <pin_map port_index="2" component_pin="P2"/> 
                <pin_map port_index="3" component_pin="P3"/> 
                <pin_map port_index="4" component_pin="P4"/> 
                <pin_map port_index="5" component_pin="P5"/> 
                <pin_map port_index="6" component_pin="P6"/> 
                <pin_map port_index="7" component_pin="P7"/> 
                <pin_map port_index="8" component_pin="P8"/> 
                <pin_map port_index="9" component_pin="P9"/> 
                <pin_map port_index="10" component_pin="P10"/> 
                <pin_map port_index="11" component_pin="P11"/> 
                <pin_map port_index="12" component_pin="P12"/> 
                <pin_map port_index="13" component_pin="P13"/> 
                <pin_map port_index="14" component_pin="P14"/> 
                <pin_map port_index="15" component_pin="P15"/> 
                <pin_map port_index="16" component_pin="P16"/> 
                <pin_map port_index="17" component_pin="P17"/> 
                <pin_map port_index="18" component_pin="P18"/> 
                <pin_map port_index="19" component_pin="P19"/> 
                <pin_map port_index="20" component_pin="P20"/> 
                <pin_map port_index="21" component_pin="P21"/> 
                <pin_map port_index="22" component_pin="P22"/> 
                <pin_map port_index="23" component_pin="P23"/> 
                <pin_map port_index="24" component_pin="P24"/> 
                <pin_map port_index="25" component_pin="P25"/> 
                <pin_map port_index="26" component_pin="P26"/> 
                <pin_map port_index="27" component_pin="P27"/> 
                <pin_map port_index="28" component_pin="P28"/> 
                <pin_map port_index="29" component_pin="P29"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="dip_30bit_tri_t" dir="out" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="P0"/> 
                <pin_map port_index="1" component_pin="P1"/> 
                <pin_map port_index="2" component_pin="P2"/> 
                <pin_map port_index="3" component_pin="P3"/> 
                <pin_map port_index="4" component_pin="P4"/> 
                <pin_map port_index="5" component_pin="P5"/> 
                <pin_map port_index="6" component_pin="P6"/> 
                <pin_map port_index="7" component_pin="P7"/> 
                <pin_map port_index="8" component_pin="P8"/> 
                <pin_map port_index="9" component_pin="P9"/> 
                <pin_map port_index="10" component_pin="P10"/> 
                <pin_map port_index="11" component_pin="P11"/> 
                <pin_map port_index="12" component_pin="P12"/> 
                <pin_map port_index="13" component_pin="P13"/> 
                <pin_map port_index="14" component_pin="P14"/> 
                <pin_map port_index="15" component_pin="P15"/> 
                <pin_map port_index="16" component_pin="P16"/> 
                <pin_map port_index="17" component_pin="P17"/> 
                <pin_map port_index="18" component_pin="P18"/> 
                <pin_map port_index="19" component_pin="P19"/> 
                <pin_map port_index="20" component_pin="P20"/> 
                <pin_map port_index="21" component_pin="P21"/> 
                <pin_map port_index="22" component_pin="P22"/> 
                <pin_map port_index="23" component_pin="P23"/> 
                <pin_map port_index="24" component_pin="P24"/> 
                <pin_map port_index="25" component_pin="P25"/> 
                <pin_map port_index="26" component_pin="P26"/> 
                <pin_map port_index="27" component_pin="P27"/> 
                <pin_map port_index="28" component_pin="P28"/> 
                <pin_map port_index="29" component_pin="P29"/> 
               </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="dip_30bit_tri_i" dir="in" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="P0"/> 
                <pin_map port_index="1" component_pin="P1"/> 
                <pin_map port_index="2" component_pin="P2"/> 
                <pin_map port_index="3" component_pin="P3"/> 
                <pin_map port_index="4" component_pin="P4"/> 
                <pin_map port_index="5" component_pin="P5"/> 
                <pin_map port_index="6" component_pin="P6"/> 
                <pin_map port_index="7" component_pin="P7"/> 
                <pin_map port_index="8" component_pin="P8"/> 
                <pin_map port_index="9" component_pin="P9"/> 
                <pin_map port_index="10" component_pin="P10"/> 
                <pin_map port_index="11" component_pin="P11"/> 
                <pin_map port_index="12" component_pin="P12"/> 
                <pin_map port_index="13" component_pin="P13"/> 
                <pin_map port_index="14" component_pin="P14"/> 
                <pin_map port_index="15" component_pin="P15"/> 
                <pin_map port_index="16" component_pin="P16"/> 
                <pin_map port_index="17" component_pin="P17"/> 
                <pin_map port_index="18" component_pin="P18"/> 
                <pin_map port_index="19" component_pin="P19"/> 
                <pin_map port_index="20" component_pin="P20"/> 
                <pin_map port_index="21" component_pin="P21"/> 
                <pin_map port_index="22" component_pin="P22"/> 
                <pin_map port_index="23" component_pin="P23"/> 
                <pin_map port_index="24" component_pin="P24"/> 
                <pin_map port_index="25" component_pin="P25"/> 
                <pin_map port_index="26" component_pin="P26"/> 
                <pin_map port_index="27" component_pin="P27"/> 
                <pin_map port_index="28" component_pin="P28"/> 
                <pin_map port_index="29" component_pin="P29"/> 
              </pin_maps>
            </port_map>
          </port_maps>
       </interface>
       
      <interface mode="master" name="uart0" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart0" preset_proc="uart0_preset">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="TxD" physical_port="uart0_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="P30"/> 
            </pin_maps>
          </port_map>
            <port_map logical_port="RxD" physical_port="uart0_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="P31"/> 
              </pin_maps>
            </port_map>
        </port_maps>
      </interface>	
      
      <interface mode="master" name="uart1" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart1" preset_proc="uart1_preset">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
        </preferred_ips>
        <port_maps>
          <port_map logical_port="TxD" physical_port="uart1_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="JTXD"/> 
            </pin_maps>
          </port_map>
            <port_map logical_port="RxD" physical_port="uart1_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="JRXD"/> 
              </pin_maps>
            </port_map>
        </port_maps>
      </interface>		

      </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->
    <component name="leds" display_name="Module LEDS" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs on the module, one red, one green and one blue</description>
    </component>
    
    <component name="dip_32bit" display_name="Module DIP 32Bit" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>32-Bit GPIO pin header on the module P(31 downto 0) </description>
    </component>  
    
    <component name="dip_30bit" display_name="Module DIP 30Bit" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>30-Bit GPIO pin header without uart pins on the module P(29 downto 0) </description>
    </component>
    
    <component name="uart0" display_name="BASE UART DIP" type="chip" sub_type="uart" major_group="Miscellaneous" >
      <description>UART to DIP-Pin header (TxD:P30, RxD:P31) </description>
    </component>  
    
    <component name="uart1" display_name="BASE UART J2" type="chip" sub_type="uart" major_group="Miscellaneous" >
      <description>UART to J2-Pin header (XMOD-JTAG) (TxD:7, RxD:3) </description>
    </component>
	
    <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>	
	
  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->

    <connection name="part0_leds" component1="part0" component2="leds">
      <connection_map name="part0_leds_1" c1_st_index="0" c1_end_index="2" c2_st_index="0" c2_end_index="2"/>
    </connection>	  
	
    <connection name="part0_dip_32bit" component1="part0" component2="dip_32bit">
      <connection_map name="part0_dip_32bit_1" c1_st_index="3" c1_end_index="34" c2_st_index="0" c2_end_index="31"/>
    </connection>
		
    <connection name="part0_dip_30bit" component1="part0" component2="dip_30bit">
      <connection_map name="part0_dip_30bit_1" c1_st_index="3" c1_end_index="32" c2_st_index="0" c2_end_index="29"/>
    </connection>	
    
    <connection name="part0_uart0" component1="part0" component2="uart0">
      <connection_map name="part0_uart0_1" c1_st_index="33" c1_end_index="34" c2_st_index="0" c2_end_index="1"/>
    </connection>   
    
    <connection name="part0_uart1" component1="part0" component2="uart1">
      <connection_map name="part0_uart0_1" c1_st_index="35" c1_end_index="36" c2_st_index="0" c2_end_index="1"/>
    </connection>
  
  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <ip_associated_rules>
    <ip_associated_rule name="default">
      <!--insert interface ip rules here, see ug895 or other board part files-->
    </ip_associated_rule>
  </ip_associated_rules>
<!-- ##################################################################### -->
</board>
