// Seed: 1703997480
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply1 id_8
);
  assign id_8 = id_0;
  assign id_4 = 1;
  supply0 id_10 = 1 || id_6 || id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    inout tri0 id_2,
    input uwire id_3,
    output wand id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12
);
  wor id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_4,
      id_9,
      id_2,
      id_9,
      id_6,
      id_5,
      id_4
  );
  assign modCall_1.type_14 = 0;
  wire id_15;
endmodule
