{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@164:174@HdlIdDef", "wire link_lmfc_edge;\nwire link_lmfc_clk;\nwire device_lmfc_edge;\nwire device_lmfc_clk;\nwire device_lmc_edge;\nwire device_lmc_quarter_edge;\nwire device_eoemb;\nwire tx_next_mf_ready;\nwire link_tx_ready;\n\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@161:171", "wire eoemb;\nwire [DATA_PATH_WIDTH*8*NUM_LANES-1:0] gearbox_data;\nwire tx_ready_nx;\nwire link_lmfc_edge;\nwire link_lmfc_clk;\nwire device_lmfc_edge;\nwire device_lmfc_clk;\nwire device_lmc_edge;\nwire device_lmc_quarter_edge;\nwire device_eoemb;\nwire tx_next_mf_ready;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@169:179", "wire device_lmc_quarter_edge;\nwire device_eoemb;\nwire tx_next_mf_ready;\nwire link_tx_ready;\n\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n\n// If input and output widths are symmetric keep the calculation for backwards\n// compatibility of the software.\nassign device_cfg_beats_per_multiframe_s = (TPL_DATA_PATH_WIDTH == DATA_PATH_WIDTH) ?\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@166:176", "wire device_lmfc_edge;\nwire device_lmfc_clk;\nwire device_lmc_edge;\nwire device_lmc_quarter_edge;\nwire device_eoemb;\nwire tx_next_mf_ready;\nwire link_tx_ready;\n\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@167:177", "wire device_lmfc_clk;\nwire device_lmc_edge;\nwire device_lmc_quarter_edge;\nwire device_eoemb;\nwire tx_next_mf_ready;\nwire link_tx_ready;\n\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n\n// If input and output widths are symmetric keep the calculation for backwards\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@162:172", "wire [DATA_PATH_WIDTH*8*NUM_LANES-1:0] gearbox_data;\nwire tx_ready_nx;\nwire link_lmfc_edge;\nwire link_lmfc_clk;\nwire device_lmfc_edge;\nwire device_lmfc_clk;\nwire device_lmc_edge;\nwire device_lmc_quarter_edge;\nwire device_eoemb;\nwire tx_next_mf_ready;\nwire link_tx_ready;\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@163:173", "wire tx_ready_nx;\nwire link_lmfc_edge;\nwire link_lmfc_clk;\nwire device_lmfc_edge;\nwire device_lmfc_clk;\nwire device_lmc_edge;\nwire device_lmc_quarter_edge;\nwire device_eoemb;\nwire tx_next_mf_ready;\nwire link_tx_ready;\n\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@165:175", "wire link_lmfc_clk;\nwire device_lmfc_edge;\nwire device_lmfc_clk;\nwire device_lmc_edge;\nwire device_lmc_quarter_edge;\nwire device_eoemb;\nwire tx_next_mf_ready;\nwire link_tx_ready;\n\nwire [7:0] cfg_beats_per_multiframe = cfg_octets_per_multiframe >> DPW_LOG2;\nwire [7:0] device_cfg_beats_per_multiframe_s;\n"]], "Diff Content": {"Delete": [[169, "wire device_lmc_quarter_edge;\n"]], "Add": []}}