// Seed: 2649406591
module module_0 ();
  id_1(
      id_2
  );
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  nor primCall (id_2, id_3, id_4, id_5, id_6, id_7);
  module_0 modCall_1 ();
endmodule
module module_2;
  supply1 id_1;
  logic [7:0][-1 'd0] id_2;
  assign id_1.id_1 = -1;
endmodule
module module_3 (
    input  wire  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  wor   id_4,
    id_7,
    input  wor   id_5
);
  module_2 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_8, id_9;
endmodule
