# PORT DEFINITIION

Actual Port     |   Port Name       |   Description       
----------------|-------------------|---------------
clock signal    |   BASYS_CLK       |   Main clock for our board
sw0             |   sw              |
sw15            |   sub_4           |   0: subtask 4.2 OFF, 1: subtask 4.2 ON
sw14            |   sub_4AorB       |   0: 4.2A, 1: 4.2B
sw13            |   sub_4hide       |   hide_functionality for the 4.2
led0            |   led_out[0]      |   for 4.2C
led1            |   led_out[1]      |   for 4.2C
led2            |   led_out[2]      |   for 4.2C
led3            |   led_out[3]      |   for 4.2C
led4            |   led_out[4]      |   for 4.2C
seg[6:0]        |   seg[6:0]        |   for 7-seg display
an[3:0]         |   an[3:0]         |   for 7-seg display
dp              |   dp              |   for 7-seg display
others          |   others          |   for mic and oled display