
first2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ee4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08004084  08004084  00005084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040d8  080040d8  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080040d8  080040d8  000050d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040e0  080040e0  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040e0  080040e0  000050e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040e4  080040e4  000050e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080040e8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  2000006c  08004154  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08004154  0000624c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a851  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f0b  00000000  00000000  000108ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b48  00000000  00000000  000127f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008a3  00000000  00000000  00013340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169c0  00000000  00000000  00013be3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cae0  00000000  00000000  0002a5a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bb7a  00000000  00000000  00037083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c2bfd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000338c  00000000  00000000  000c2c40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000c5fcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800406c 	.word	0x0800406c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	0800406c 	.word	0x0800406c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);	
}
#else
bool	Ds18b20_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 80005b2:	2305      	movs	r3, #5
 80005b4:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire,_DS18B20_GPIO ,_DS18B20_PIN);
 80005b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005ba:	4938      	ldr	r1, [pc, #224]	@ (800069c <Ds18b20_Init+0xf0>)
 80005bc:	4838      	ldr	r0, [pc, #224]	@ (80006a0 <Ds18b20_Init+0xf4>)
 80005be:	f000 fb6b 	bl	8000c98 <OneWire_Init>
		TempSensorCount = 0;	
 80005c2:	4b38      	ldr	r3, [pc, #224]	@ (80006a4 <Ds18b20_Init+0xf8>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 80005c8:	e002      	b.n	80005d0 <Ds18b20_Init+0x24>
			Ds18b20Delay(100);
 80005ca:	2064      	movs	r0, #100	@ 0x64
 80005cc:	f001 fcec 	bl	8001fa8 <HAL_Delay>
		while(HAL_GetTick() < 3000)
 80005d0:	f001 fcde 	bl	8001f90 <HAL_GetTick>
 80005d4:	4603      	mov	r3, r0
 80005d6:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80005da:	4293      	cmp	r3, r2
 80005dc:	d9f5      	bls.n	80005ca <Ds18b20_Init+0x1e>
		OneWireDevices = OneWire_First(&OneWire);
 80005de:	4830      	ldr	r0, [pc, #192]	@ (80006a0 <Ds18b20_Init+0xf4>)
 80005e0:	f000 fc4d 	bl	8000e7e <OneWire_First>
 80005e4:	4603      	mov	r3, r0
 80005e6:	461a      	mov	r2, r3
 80005e8:	4b2f      	ldr	r3, [pc, #188]	@ (80006a8 <Ds18b20_Init+0xfc>)
 80005ea:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 80005ec:	e019      	b.n	8000622 <Ds18b20_Init+0x76>
		{
			Ds18b20Delay(100);
 80005ee:	2064      	movs	r0, #100	@ 0x64
 80005f0:	f001 fcda 	bl	8001fa8 <HAL_Delay>
			TempSensorCount++;
 80005f4:	4b2b      	ldr	r3, [pc, #172]	@ (80006a4 <Ds18b20_Init+0xf8>)
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	3301      	adds	r3, #1
 80005fa:	b2da      	uxtb	r2, r3
 80005fc:	4b29      	ldr	r3, [pc, #164]	@ (80006a4 <Ds18b20_Init+0xf8>)
 80005fe:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 8000600:	4b28      	ldr	r3, [pc, #160]	@ (80006a4 <Ds18b20_Init+0xf8>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	3b01      	subs	r3, #1
 8000606:	011b      	lsls	r3, r3, #4
 8000608:	4a28      	ldr	r2, [pc, #160]	@ (80006ac <Ds18b20_Init+0x100>)
 800060a:	4413      	add	r3, r2
 800060c:	4619      	mov	r1, r3
 800060e:	4824      	ldr	r0, [pc, #144]	@ (80006a0 <Ds18b20_Init+0xf4>)
 8000610:	f000 fd4a 	bl	80010a8 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 8000614:	4822      	ldr	r0, [pc, #136]	@ (80006a0 <Ds18b20_Init+0xf4>)
 8000616:	f000 fc42 	bl	8000e9e <OneWire_Next>
 800061a:	4603      	mov	r3, r0
 800061c:	461a      	mov	r2, r3
 800061e:	4b22      	ldr	r3, [pc, #136]	@ (80006a8 <Ds18b20_Init+0xfc>)
 8000620:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8000622:	4b21      	ldr	r3, [pc, #132]	@ (80006a8 <Ds18b20_Init+0xfc>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d1e1      	bne.n	80005ee <Ds18b20_Init+0x42>
		}
		if(TempSensorCount>0)
 800062a:	4b1e      	ldr	r3, [pc, #120]	@ (80006a4 <Ds18b20_Init+0xf8>)
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d106      	bne.n	8000640 <Ds18b20_Init+0x94>
			break;
		Ds18b20TryToFind--;
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	3b01      	subs	r3, #1
 8000636:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d1bb      	bne.n	80005b6 <Ds18b20_Init+0xa>
 800063e:	e000      	b.n	8000642 <Ds18b20_Init+0x96>
			break;
 8000640:	bf00      	nop
	if(Ds18b20TryToFind==0)
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d101      	bne.n	800064c <Ds18b20_Init+0xa0>
		return false;
 8000648:	2300      	movs	r3, #0
 800064a:	e022      	b.n	8000692 <Ds18b20_Init+0xe6>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 800064c:	2300      	movs	r3, #0
 800064e:	71bb      	strb	r3, [r7, #6]
 8000650:	e019      	b.n	8000686 <Ds18b20_Init+0xda>
	{
		Ds18b20Delay(50);
 8000652:	2032      	movs	r0, #50	@ 0x32
 8000654:	f001 fca8 	bl	8001fa8 <HAL_Delay>
    DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 8000658:	79bb      	ldrb	r3, [r7, #6]
 800065a:	011b      	lsls	r3, r3, #4
 800065c:	4a13      	ldr	r2, [pc, #76]	@ (80006ac <Ds18b20_Init+0x100>)
 800065e:	4413      	add	r3, r2
 8000660:	220c      	movs	r2, #12
 8000662:	4619      	mov	r1, r3
 8000664:	480e      	ldr	r0, [pc, #56]	@ (80006a0 <Ds18b20_Init+0xf4>)
 8000666:	f000 f9ab 	bl	80009c0 <DS18B20_SetResolution>
		Ds18b20Delay(50);
 800066a:	2032      	movs	r0, #50	@ 0x32
 800066c:	f001 fc9c 	bl	8001fa8 <HAL_Delay>
    DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 8000670:	79bb      	ldrb	r3, [r7, #6]
 8000672:	011b      	lsls	r3, r3, #4
 8000674:	4a0d      	ldr	r2, [pc, #52]	@ (80006ac <Ds18b20_Init+0x100>)
 8000676:	4413      	add	r3, r2
 8000678:	4619      	mov	r1, r3
 800067a:	4809      	ldr	r0, [pc, #36]	@ (80006a0 <Ds18b20_Init+0xf4>)
 800067c:	f000 fa39 	bl	8000af2 <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8000680:	79bb      	ldrb	r3, [r7, #6]
 8000682:	3301      	adds	r3, #1
 8000684:	71bb      	strb	r3, [r7, #6]
 8000686:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <Ds18b20_Init+0xf8>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	79ba      	ldrb	r2, [r7, #6]
 800068c:	429a      	cmp	r2, r3
 800068e:	d3e0      	bcc.n	8000652 <Ds18b20_Init+0xa6>
  }
	return true;
 8000690:	2301      	movs	r3, #1
}
 8000692:	4618      	mov	r0, r3
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40020400 	.word	0x40020400
 80006a0:	20000098 	.word	0x20000098
 80006a4:	200000ad 	.word	0x200000ad
 80006a8:	200000ac 	.word	0x200000ac
 80006ac:	20000088 	.word	0x20000088

080006b0 <Ds18b20_ManualConvert>:
#endif
//###########################################################################################
bool	Ds18b20_ManualConvert(void)
{
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
	if(Ds18b20Timeout==0)
		return false;
	else
		return true;	
	#else	
	Ds18b20Timeout=_DS18B20_CONVERT_TIMEOUT_MS/10;
 80006b6:	4b33      	ldr	r3, [pc, #204]	@ (8000784 <Ds18b20_ManualConvert+0xd4>)
 80006b8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80006bc:	801a      	strh	r2, [r3, #0]
	DS18B20_StartAll(&OneWire);
 80006be:	4832      	ldr	r0, [pc, #200]	@ (8000788 <Ds18b20_ManualConvert+0xd8>)
 80006c0:	f000 f868 	bl	8000794 <DS18B20_StartAll>
	Ds18b20Delay(100);
 80006c4:	2064      	movs	r0, #100	@ 0x64
 80006c6:	f001 fc6f 	bl	8001fa8 <HAL_Delay>
	while (!DS18B20_AllDone(&OneWire))
 80006ca:	e00c      	b.n	80006e6 <Ds18b20_ManualConvert+0x36>
	{
		Ds18b20Delay(10);  
 80006cc:	200a      	movs	r0, #10
 80006ce:	f001 fc6b 	bl	8001fa8 <HAL_Delay>
		Ds18b20Timeout-=1;
 80006d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000784 <Ds18b20_ManualConvert+0xd4>)
 80006d4:	881b      	ldrh	r3, [r3, #0]
 80006d6:	3b01      	subs	r3, #1
 80006d8:	b29a      	uxth	r2, r3
 80006da:	4b2a      	ldr	r3, [pc, #168]	@ (8000784 <Ds18b20_ManualConvert+0xd4>)
 80006dc:	801a      	strh	r2, [r3, #0]
		if(Ds18b20Timeout==0)
 80006de:	4b29      	ldr	r3, [pc, #164]	@ (8000784 <Ds18b20_ManualConvert+0xd4>)
 80006e0:	881b      	ldrh	r3, [r3, #0]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d006      	beq.n	80006f4 <Ds18b20_ManualConvert+0x44>
	while (!DS18B20_AllDone(&OneWire))
 80006e6:	4828      	ldr	r0, [pc, #160]	@ (8000788 <Ds18b20_ManualConvert+0xd8>)
 80006e8:	f000 fa5e 	bl	8000ba8 <DS18B20_AllDone>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0ec      	beq.n	80006cc <Ds18b20_ManualConvert+0x1c>
 80006f2:	e000      	b.n	80006f6 <Ds18b20_ManualConvert+0x46>
			break;
 80006f4:	bf00      	nop
	}	
	if(Ds18b20Timeout>0)
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <Ds18b20_ManualConvert+0xd4>)
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d024      	beq.n	8000748 <Ds18b20_ManualConvert+0x98>
	{
		for (uint8_t i = 0; i < TempSensorCount; i++)
 80006fe:	2300      	movs	r3, #0
 8000700:	71fb      	strb	r3, [r7, #7]
 8000702:	e01b      	b.n	800073c <Ds18b20_ManualConvert+0x8c>
		{
			Ds18b20Delay(100);
 8000704:	2064      	movs	r0, #100	@ 0x64
 8000706:	f001 fc4f 	bl	8001fa8 <HAL_Delay>
			ds18b20[i].DataIsValid = DS18B20_Read(&OneWire, ds18b20[i].Address, &ds18b20[i].Temperature);
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	011b      	lsls	r3, r3, #4
 800070e:	4a1f      	ldr	r2, [pc, #124]	@ (800078c <Ds18b20_ManualConvert+0xdc>)
 8000710:	1899      	adds	r1, r3, r2
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	011b      	lsls	r3, r3, #4
 8000716:	3308      	adds	r3, #8
 8000718:	4a1c      	ldr	r2, [pc, #112]	@ (800078c <Ds18b20_ManualConvert+0xdc>)
 800071a:	4413      	add	r3, r2
 800071c:	79fc      	ldrb	r4, [r7, #7]
 800071e:	461a      	mov	r2, r3
 8000720:	4819      	ldr	r0, [pc, #100]	@ (8000788 <Ds18b20_ManualConvert+0xd8>)
 8000722:	f000 f84b 	bl	80007bc <DS18B20_Read>
 8000726:	4603      	mov	r3, r0
 8000728:	4619      	mov	r1, r3
 800072a:	4a18      	ldr	r2, [pc, #96]	@ (800078c <Ds18b20_ManualConvert+0xdc>)
 800072c:	0123      	lsls	r3, r4, #4
 800072e:	4413      	add	r3, r2
 8000730:	330c      	adds	r3, #12
 8000732:	460a      	mov	r2, r1
 8000734:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < TempSensorCount; i++)
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	3301      	adds	r3, #1
 800073a:	71fb      	strb	r3, [r7, #7]
 800073c:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <Ds18b20_ManualConvert+0xe0>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	79fa      	ldrb	r2, [r7, #7]
 8000742:	429a      	cmp	r2, r3
 8000744:	d3de      	bcc.n	8000704 <Ds18b20_ManualConvert+0x54>
 8000746:	e011      	b.n	800076c <Ds18b20_ManualConvert+0xbc>
		}
	}
	else
	{
		for (uint8_t i = 0; i < TempSensorCount; i++)
 8000748:	2300      	movs	r3, #0
 800074a:	71bb      	strb	r3, [r7, #6]
 800074c:	e009      	b.n	8000762 <Ds18b20_ManualConvert+0xb2>
			ds18b20[i].DataIsValid = false;
 800074e:	79bb      	ldrb	r3, [r7, #6]
 8000750:	4a0e      	ldr	r2, [pc, #56]	@ (800078c <Ds18b20_ManualConvert+0xdc>)
 8000752:	011b      	lsls	r3, r3, #4
 8000754:	4413      	add	r3, r2
 8000756:	330c      	adds	r3, #12
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < TempSensorCount; i++)
 800075c:	79bb      	ldrb	r3, [r7, #6]
 800075e:	3301      	adds	r3, #1
 8000760:	71bb      	strb	r3, [r7, #6]
 8000762:	4b0b      	ldr	r3, [pc, #44]	@ (8000790 <Ds18b20_ManualConvert+0xe0>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	79ba      	ldrb	r2, [r7, #6]
 8000768:	429a      	cmp	r2, r3
 800076a:	d3f0      	bcc.n	800074e <Ds18b20_ManualConvert+0x9e>
	}
	if(Ds18b20Timeout==0)
 800076c:	4b05      	ldr	r3, [pc, #20]	@ (8000784 <Ds18b20_ManualConvert+0xd4>)
 800076e:	881b      	ldrh	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d101      	bne.n	8000778 <Ds18b20_ManualConvert+0xc8>
		return false;
 8000774:	2300      	movs	r3, #0
 8000776:	e000      	b.n	800077a <Ds18b20_ManualConvert+0xca>
	else
		return true;
 8000778:	2301      	movs	r3, #1
	#endif
}
 800077a:	4618      	mov	r0, r3
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	bd90      	pop	{r4, r7, pc}
 8000782:	bf00      	nop
 8000784:	200000ae 	.word	0x200000ae
 8000788:	20000098 	.word	0x20000098
 800078c:	20000088 	.word	0x20000088
 8000790:	200000ad 	.word	0x200000ad

08000794 <DS18B20_StartAll>:
	
	return 1;
}

void DS18B20_StartAll(OneWire_t* OneWire)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f000 faa9 	bl	8000cf4 <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 80007a2:	21cc      	movs	r1, #204	@ 0xcc
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f000 fb2b 	bl	8000e00 <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 80007aa:	2144      	movs	r1, #68	@ 0x44
 80007ac:	6878      	ldr	r0, [r7, #4]
 80007ae:	f000 fb27 	bl	8000e00 <OneWire_WriteByte>
}
 80007b2:	bf00      	nop
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
	...

080007bc <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination) 
{
 80007bc:	b590      	push	{r4, r7, lr}
 80007be:	b08b      	sub	sp, #44	@ 0x2c
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	float decimal;
	uint8_t i = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;
	
	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 80007d2:	68b8      	ldr	r0, [r7, #8]
 80007d4:	f000 f97c 	bl	8000ad0 <DS18B20_Is>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d101      	bne.n	80007e2 <DS18B20_Read+0x26>
		return false;
 80007de:	2300      	movs	r3, #0
 80007e0:	e0e3      	b.n	80009aa <DS18B20_Read+0x1ee>
	}
	
	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire)) 
 80007e2:	68f8      	ldr	r0, [r7, #12]
 80007e4:	f000 fae2 	bl	8000dac <OneWire_ReadBit>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d101      	bne.n	80007f2 <DS18B20_Read+0x36>
	{
		/* Conversion is not finished yet */
		return false; 
 80007ee:	2300      	movs	r3, #0
 80007f0:	e0db      	b.n	80009aa <DS18B20_Read+0x1ee>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 80007f2:	68f8      	ldr	r0, [r7, #12]
 80007f4:	f000 fa7e 	bl	8000cf4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80007f8:	68b9      	ldr	r1, [r7, #8]
 80007fa:	68f8      	ldr	r0, [r7, #12]
 80007fc:	f000 fc35 	bl	800106a <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8000800:	21be      	movs	r1, #190	@ 0xbe
 8000802:	68f8      	ldr	r0, [r7, #12]
 8000804:	f000 fafc 	bl	8000e00 <OneWire_WriteByte>
	
	/* Get data */
	for (i = 0; i < 9; i++) 
 8000808:	2300      	movs	r3, #0
 800080a:	77fb      	strb	r3, [r7, #31]
 800080c:	e00d      	b.n	800082a <DS18B20_Read+0x6e>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 800080e:	7ffc      	ldrb	r4, [r7, #31]
 8000810:	68f8      	ldr	r0, [r7, #12]
 8000812:	f000 fb13 	bl	8000e3c <OneWire_ReadByte>
 8000816:	4603      	mov	r3, r0
 8000818:	461a      	mov	r2, r3
 800081a:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 800081e:	443b      	add	r3, r7
 8000820:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++) 
 8000824:	7ffb      	ldrb	r3, [r7, #31]
 8000826:	3301      	adds	r3, #1
 8000828:	77fb      	strb	r3, [r7, #31]
 800082a:	7ffb      	ldrb	r3, [r7, #31]
 800082c:	2b08      	cmp	r3, #8
 800082e:	d9ee      	bls.n	800080e <DS18B20_Read+0x52>
	}
	
	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 8000830:	f107 0314 	add.w	r3, r7, #20
 8000834:	2108      	movs	r1, #8
 8000836:	4618      	mov	r0, r3
 8000838:	f000 fc53 	bl	80010e2 <OneWire_CRC8>
 800083c:	4603      	mov	r3, r0
 800083e:	77bb      	strb	r3, [r7, #30]
	
	/* Check if CRC is ok */
	if (crc != data[8])
 8000840:	7f3b      	ldrb	r3, [r7, #28]
 8000842:	7fba      	ldrb	r2, [r7, #30]
 8000844:	429a      	cmp	r2, r3
 8000846:	d001      	beq.n	800084c <DS18B20_Read+0x90>
		/* CRC invalid */
		return 0;
 8000848:	2300      	movs	r3, #0
 800084a:	e0ae      	b.n	80009aa <DS18B20_Read+0x1ee>

	
	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 800084c:	7d3b      	ldrb	r3, [r7, #20]
 800084e:	b21a      	sxth	r2, r3
 8000850:	7d7b      	ldrb	r3, [r7, #21]
 8000852:	b21b      	sxth	r3, r3
 8000854:	021b      	lsls	r3, r3, #8
 8000856:	b21b      	sxth	r3, r3
 8000858:	4313      	orrs	r3, r2
 800085a:	b21b      	sxth	r3, r3
 800085c:	84fb      	strh	r3, [r7, #38]	@ 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 800085e:	68f8      	ldr	r0, [r7, #12]
 8000860:	f000 fa48 	bl	8000cf4 <OneWire_Reset>
	
	/* Check if temperature is negative */
	if (temperature & 0x8000)
 8000864:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000868:	2b00      	cmp	r3, #0
 800086a:	da05      	bge.n	8000878 <DS18B20_Read+0xbc>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 800086c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800086e:	425b      	negs	r3, r3
 8000870:	84fb      	strh	r3, [r7, #38]	@ 0x26
		minus = 1;
 8000872:	2301      	movs	r3, #1
 8000874:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	}

	
	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8000878:	7e3b      	ldrb	r3, [r7, #24]
 800087a:	115b      	asrs	r3, r3, #5
 800087c:	b2db      	uxtb	r3, r3
 800087e:	f003 0303 	and.w	r3, r3, #3
 8000882:	b2db      	uxtb	r3, r3
 8000884:	3309      	adds	r3, #9
 8000886:	777b      	strb	r3, [r7, #29]

	
	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 8000888:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800088a:	091b      	lsrs	r3, r3, #4
 800088c:	b29b      	uxth	r3, r3
 800088e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 8000892:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000894:	0a1b      	lsrs	r3, r3, #8
 8000896:	b29b      	uxth	r3, r3
 8000898:	b25b      	sxtb	r3, r3
 800089a:	011b      	lsls	r3, r3, #4
 800089c:	b25b      	sxtb	r3, r3
 800089e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80008a2:	b25a      	sxtb	r2, r3
 80008a4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008a8:	4313      	orrs	r3, r2
 80008aa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	
	/* Store decimal digits */
	switch (resolution) 
 80008ae:	7f7b      	ldrb	r3, [r7, #29]
 80008b0:	3b09      	subs	r3, #9
 80008b2:	2b03      	cmp	r3, #3
 80008b4:	d858      	bhi.n	8000968 <DS18B20_Read+0x1ac>
 80008b6:	a201      	add	r2, pc, #4	@ (adr r2, 80008bc <DS18B20_Read+0x100>)
 80008b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008bc:	080008cd 	.word	0x080008cd
 80008c0:	080008f5 	.word	0x080008f5
 80008c4:	0800091d 	.word	0x0800091d
 80008c8:	08000945 	.word	0x08000945
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 80008cc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80008ce:	08db      	lsrs	r3, r3, #3
 80008d0:	b29b      	uxth	r3, r3
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	ee07 3a90 	vmov	s15, r3
 80008da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008de:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 80008e2:	edd7 7a08 	vldr	s15, [r7, #32]
 80008e6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80008ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008ee:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 80008f2:	e03e      	b.n	8000972 <DS18B20_Read+0x1b6>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 80008f4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80008f6:	089b      	lsrs	r3, r3, #2
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	f003 0303 	and.w	r3, r3, #3
 80008fe:	ee07 3a90 	vmov	s15, r3
 8000902:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000906:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 800090a:	edd7 7a08 	vldr	s15, [r7, #32]
 800090e:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8000912:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000916:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 800091a:	e02a      	b.n	8000972 <DS18B20_Read+0x1b6>
		case 11: 
			decimal = (temperature >> 1) & 0x07;
 800091c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800091e:	085b      	lsrs	r3, r3, #1
 8000920:	b29b      	uxth	r3, r3
 8000922:	f003 0307 	and.w	r3, r3, #7
 8000926:	ee07 3a90 	vmov	s15, r3
 800092a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800092e:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8000932:	edd7 7a08 	vldr	s15, [r7, #32]
 8000936:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 800093a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800093e:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8000942:	e016      	b.n	8000972 <DS18B20_Read+0x1b6>
		case 12: 
			decimal = temperature & 0x0F;
 8000944:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000946:	f003 030f 	and.w	r3, r3, #15
 800094a:	ee07 3a90 	vmov	s15, r3
 800094e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000952:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8000956:	edd7 7a08 	vldr	s15, [r7, #32]
 800095a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80009b4 <DS18B20_Read+0x1f8>
 800095e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000962:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8000966:	e004      	b.n	8000972 <DS18B20_Read+0x1b6>
		default: 
			decimal = 0xFF;
 8000968:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <DS18B20_Read+0x1fc>)
 800096a:	623b      	str	r3, [r7, #32]
			digit = 0;
 800096c:	2300      	movs	r3, #0
 800096e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	}
	
	/* Check for negative part */
	decimal = digit + decimal;
 8000972:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8000976:	ee07 3a90 	vmov	s15, r3
 800097a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800097e:	ed97 7a08 	vldr	s14, [r7, #32]
 8000982:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000986:	edc7 7a08 	vstr	s15, [r7, #32]
	if (minus) 
 800098a:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 800098e:	2b00      	cmp	r3, #0
 8000990:	d007      	beq.n	80009a2 <DS18B20_Read+0x1e6>
		decimal = 0 - decimal;
 8000992:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80009bc <DS18B20_Read+0x200>
 8000996:	edd7 7a08 	vldr	s15, [r7, #32]
 800099a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800099e:	edc7 7a08 	vstr	s15, [r7, #32]
	
	
	/* Set to pointer */
	*destination = decimal;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6a3a      	ldr	r2, [r7, #32]
 80009a6:	601a      	str	r2, [r3, #0]
	
	/* Return 1, temperature valid */
	return true;
 80009a8:	2301      	movs	r3, #1
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	372c      	adds	r7, #44	@ 0x2c
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd90      	pop	{r4, r7, pc}
 80009b2:	bf00      	nop
 80009b4:	3d800000 	.word	0x3d800000
 80009b8:	437f0000 	.word	0x437f0000
 80009bc:	00000000 	.word	0x00000000

080009c0 <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution) 
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	4613      	mov	r3, r2
 80009cc:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM)) 
 80009ce:	68b8      	ldr	r0, [r7, #8]
 80009d0:	f000 f87e 	bl	8000ad0 <DS18B20_Is>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d101      	bne.n	80009de <DS18B20_SetResolution+0x1e>
		return 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	e074      	b.n	8000ac8 <DS18B20_SetResolution+0x108>
	
	
	/* Reset line */
	OneWire_Reset(OneWire);
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f000 f988 	bl	8000cf4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 80009e4:	68b9      	ldr	r1, [r7, #8]
 80009e6:	68f8      	ldr	r0, [r7, #12]
 80009e8:	f000 fb3f 	bl	800106a <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 80009ec:	21be      	movs	r1, #190	@ 0xbe
 80009ee:	68f8      	ldr	r0, [r7, #12]
 80009f0:	f000 fa06 	bl	8000e00 <OneWire_WriteByte>
	
	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 80009f4:	68f8      	ldr	r0, [r7, #12]
 80009f6:	f000 fa21 	bl	8000e3c <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 80009fa:	68f8      	ldr	r0, [r7, #12]
 80009fc:	f000 fa1e 	bl	8000e3c <OneWire_ReadByte>
	
	th = OneWire_ReadByte(OneWire);
 8000a00:	68f8      	ldr	r0, [r7, #12]
 8000a02:	f000 fa1b 	bl	8000e3c <OneWire_ReadByte>
 8000a06:	4603      	mov	r3, r0
 8000a08:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 8000a0a:	68f8      	ldr	r0, [r7, #12]
 8000a0c:	f000 fa16 	bl	8000e3c <OneWire_ReadByte>
 8000a10:	4603      	mov	r3, r0
 8000a12:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8000a14:	68f8      	ldr	r0, [r7, #12]
 8000a16:	f000 fa11 	bl	8000e3c <OneWire_ReadByte>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	75fb      	strb	r3, [r7, #23]
	
	if (resolution == DS18B20_Resolution_9bits) 
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	2b09      	cmp	r3, #9
 8000a22:	d108      	bne.n	8000a36 <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8000a24:	7dfb      	ldrb	r3, [r7, #23]
 8000a26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a2a:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8000a2c:	7dfb      	ldrb	r3, [r7, #23]
 8000a2e:	f023 0320 	bic.w	r3, r3, #32
 8000a32:	75fb      	strb	r3, [r7, #23]
 8000a34:	e022      	b.n	8000a7c <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits) 
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	2b0a      	cmp	r3, #10
 8000a3a:	d108      	bne.n	8000a4e <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8000a3c:	7dfb      	ldrb	r3, [r7, #23]
 8000a3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a42:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8000a44:	7dfb      	ldrb	r3, [r7, #23]
 8000a46:	f043 0320 	orr.w	r3, r3, #32
 8000a4a:	75fb      	strb	r3, [r7, #23]
 8000a4c:	e016      	b.n	8000a7c <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	2b0b      	cmp	r3, #11
 8000a52:	d108      	bne.n	8000a66 <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8000a54:	7dfb      	ldrb	r3, [r7, #23]
 8000a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a5a:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8000a5c:	7dfb      	ldrb	r3, [r7, #23]
 8000a5e:	f023 0320 	bic.w	r3, r3, #32
 8000a62:	75fb      	strb	r3, [r7, #23]
 8000a64:	e00a      	b.n	8000a7c <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	2b0c      	cmp	r3, #12
 8000a6a:	d107      	bne.n	8000a7c <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8000a6c:	7dfb      	ldrb	r3, [r7, #23]
 8000a6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a72:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8000a74:	7dfb      	ldrb	r3, [r7, #23]
 8000a76:	f043 0320 	orr.w	r3, r3, #32
 8000a7a:	75fb      	strb	r3, [r7, #23]
	}
	
	/* Reset line */
	OneWire_Reset(OneWire);
 8000a7c:	68f8      	ldr	r0, [r7, #12]
 8000a7e:	f000 f939 	bl	8000cf4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8000a82:	68b9      	ldr	r1, [r7, #8]
 8000a84:	68f8      	ldr	r0, [r7, #12]
 8000a86:	f000 faf0 	bl	800106a <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8000a8a:	214e      	movs	r1, #78	@ 0x4e
 8000a8c:	68f8      	ldr	r0, [r7, #12]
 8000a8e:	f000 f9b7 	bl	8000e00 <OneWire_WriteByte>
	
	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8000a92:	7dbb      	ldrb	r3, [r7, #22]
 8000a94:	4619      	mov	r1, r3
 8000a96:	68f8      	ldr	r0, [r7, #12]
 8000a98:	f000 f9b2 	bl	8000e00 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8000a9c:	7d7b      	ldrb	r3, [r7, #21]
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	68f8      	ldr	r0, [r7, #12]
 8000aa2:	f000 f9ad 	bl	8000e00 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8000aa6:	7dfb      	ldrb	r3, [r7, #23]
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	68f8      	ldr	r0, [r7, #12]
 8000aac:	f000 f9a8 	bl	8000e00 <OneWire_WriteByte>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 8000ab0:	68f8      	ldr	r0, [r7, #12]
 8000ab2:	f000 f91f 	bl	8000cf4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8000ab6:	68b9      	ldr	r1, [r7, #8]
 8000ab8:	68f8      	ldr	r0, [r7, #12]
 8000aba:	f000 fad6 	bl	800106a <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8000abe:	2148      	movs	r1, #72	@ 0x48
 8000ac0:	68f8      	ldr	r0, [r7, #12]
 8000ac2:	f000 f99d 	bl	8000e00 <OneWire_WriteByte>
	
	return 1;
 8000ac6:	2301      	movs	r3, #1
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3718      	adds	r7, #24
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM) 
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE) 
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b28      	cmp	r3, #40	@ 0x28
 8000ade:	d101      	bne.n	8000ae4 <DS18B20_Is+0x14>
		return 1;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	e000      	b.n	8000ae6 <DS18B20_Is+0x16>
	
	return 0;
 8000ae4:	2300      	movs	r3, #0
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <DS18B20_DisableAlarmTemperature>:
	
	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM) 
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b084      	sub	sp, #16
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	6078      	str	r0, [r7, #4]
 8000afa:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM)) 
 8000afc:	6838      	ldr	r0, [r7, #0]
 8000afe:	f7ff ffe7 	bl	8000ad0 <DS18B20_Is>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d101      	bne.n	8000b0c <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	e049      	b.n	8000ba0 <DS18B20_DisableAlarmTemperature+0xae>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f000 f8f1 	bl	8000cf4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8000b12:	6839      	ldr	r1, [r7, #0]
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f000 faa8 	bl	800106a <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8000b1a:	21be      	movs	r1, #190	@ 0xbe
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f000 f96f 	bl	8000e00 <OneWire_WriteByte>
	
	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f000 f98a 	bl	8000e3c <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	f000 f987 	bl	8000e3c <OneWire_ReadByte>
	
	th = OneWire_ReadByte(OneWire);
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f000 f984 	bl	8000e3c <OneWire_ReadByte>
 8000b34:	4603      	mov	r3, r0
 8000b36:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f000 f97f 	bl	8000e3c <OneWire_ReadByte>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8000b42:	6878      	ldr	r0, [r7, #4]
 8000b44:	f000 f97a 	bl	8000e3c <OneWire_ReadByte>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	737b      	strb	r3, [r7, #13]
	
	th = 125;
 8000b4c:	237d      	movs	r3, #125	@ 0x7d
 8000b4e:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 8000b50:	23c9      	movs	r3, #201	@ 0xc9
 8000b52:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8000b54:	6878      	ldr	r0, [r7, #4]
 8000b56:	f000 f8cd 	bl	8000cf4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8000b5a:	6839      	ldr	r1, [r7, #0]
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f000 fa84 	bl	800106a <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8000b62:	214e      	movs	r1, #78	@ 0x4e
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f000 f94b 	bl	8000e00 <OneWire_WriteByte>
	
	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	6878      	ldr	r0, [r7, #4]
 8000b70:	f000 f946 	bl	8000e00 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8000b74:	7bbb      	ldrb	r3, [r7, #14]
 8000b76:	4619      	mov	r1, r3
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f000 f941 	bl	8000e00 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8000b7e:	7b7b      	ldrb	r3, [r7, #13]
 8000b80:	4619      	mov	r1, r3
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f000 f93c 	bl	8000e00 <OneWire_WriteByte>
	
	/* Reset line */
	OneWire_Reset(OneWire);
 8000b88:	6878      	ldr	r0, [r7, #4]
 8000b8a:	f000 f8b3 	bl	8000cf4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8000b8e:	6839      	ldr	r1, [r7, #0]
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f000 fa6a 	bl	800106a <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8000b96:	2148      	movs	r1, #72	@ 0x48
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f000 f931 	bl	8000e00 <OneWire_WriteByte>
	
	return 1;
 8000b9e:	2301      	movs	r3, #1
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3710      	adds	r7, #16
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f000 f8fb 	bl	8000dac <OneWire_ReadBit>
 8000bb6:	4603      	mov	r3, r0
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <ONEWIRE_DELAY>:
#include "onewire.h"
#include "ds18b20Config.h"
//#include "tim.h"

void ONEWIRE_DELAY(uint16_t time_us)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <ONEWIRE_DELAY+0x30>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	@ 0x24
	while(_DS18B20_TIMER.Instance->CNT <= time_us);
 8000bd2:	bf00      	nop
 8000bd4:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <ONEWIRE_DELAY+0x30>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000bda:	88fb      	ldrh	r3, [r7, #6]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d9f9      	bls.n	8000bd4 <ONEWIRE_DELAY+0x14>
}
 8000be0:	bf00      	nop
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	200000b0 	.word	0x200000b0

08000bf4 <ONEWIRE_LOW>:
void ONEWIRE_LOW(OneWire_t *gp)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	889b      	ldrh	r3, [r3, #4]
 8000c00:	461a      	mov	r2, r3
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	0412      	lsls	r2, r2, #16
 8000c08:	619a      	str	r2, [r3, #24]
}
 8000c0a:	bf00      	nop
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 8000c16:	b480      	push	{r7}
 8000c18:	b083      	sub	sp, #12
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	889a      	ldrh	r2, [r3, #4]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	619a      	str	r2, [r3, #24]
}	
 8000c28:	bf00      	nop
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b088      	sub	sp, #32
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c44:	2302      	movs	r3, #2
 8000c46:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;	
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	889b      	ldrh	r3, [r3, #4]
 8000c4c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f107 020c 	add.w	r2, r7, #12
 8000c56:	4611      	mov	r1, r2
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f001 fadb 	bl	8002214 <HAL_GPIO_Init>
}	
 8000c5e:	bf00      	nop
 8000c60:	3720      	adds	r7, #32
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b088      	sub	sp, #32
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 8000c6e:	2311      	movs	r3, #17
 8000c70:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c76:	2302      	movs	r3, #2
 8000c78:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	889b      	ldrh	r3, [r3, #4]
 8000c7e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f107 020c 	add.w	r2, r7, #12
 8000c88:	4611      	mov	r1, r2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f001 fac2 	bl	8002214 <HAL_GPIO_Init>

}
 8000c90:	bf00      	nop
 8000c92:	3720      	adds	r7, #32
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) 
{	
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER);
 8000ca6:	4812      	ldr	r0, [pc, #72]	@ (8000cf0 <OneWire_Init+0x58>)
 8000ca8:	f002 f8de 	bl	8002e68 <HAL_TIM_Base_Start>

	OneWireStruct->GPIOx = GPIOx;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	68ba      	ldr	r2, [r7, #8]
 8000cb0:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	88fa      	ldrh	r2, [r7, #6]
 8000cb6:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 8000cb8:	68f8      	ldr	r0, [r7, #12]
 8000cba:	f7ff ffd4 	bl	8000c66 <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 8000cbe:	68f8      	ldr	r0, [r7, #12]
 8000cc0:	f7ff ffa9 	bl	8000c16 <ONEWIRE_HIGH>
	OneWireDelay(1000);
 8000cc4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cc8:	f001 f96e 	bl	8001fa8 <HAL_Delay>
	ONEWIRE_LOW(OneWireStruct);
 8000ccc:	68f8      	ldr	r0, [r7, #12]
 8000cce:	f7ff ff91 	bl	8000bf4 <ONEWIRE_LOW>
	OneWireDelay(1000);
 8000cd2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cd6:	f001 f967 	bl	8001fa8 <HAL_Delay>
	ONEWIRE_HIGH(OneWireStruct);
 8000cda:	68f8      	ldr	r0, [r7, #12]
 8000cdc:	f7ff ff9b 	bl	8000c16 <ONEWIRE_HIGH>
	OneWireDelay(2000);
 8000ce0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000ce4:	f001 f960 	bl	8001fa8 <HAL_Delay>
}
 8000ce8:	bf00      	nop
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	200000b0 	.word	0x200000b0

08000cf4 <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 8000cfc:	6878      	ldr	r0, [r7, #4]
 8000cfe:	f7ff ff79 	bl	8000bf4 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff ffaf 	bl	8000c66 <ONEWIRE_OUTPUT>
	ONEWIRE_DELAY(480);
 8000d08:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8000d0c:	f7ff ff58 	bl	8000bc0 <ONEWIRE_DELAY>
	ONEWIRE_DELAY(20);
 8000d10:	2014      	movs	r0, #20
 8000d12:	f7ff ff55 	bl	8000bc0 <ONEWIRE_DELAY>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f7ff ff8c 	bl	8000c34 <ONEWIRE_INPUT>
	ONEWIRE_DELAY(70);
 8000d1c:	2046      	movs	r0, #70	@ 0x46
 8000d1e:	f7ff ff4f 	bl	8000bc0 <ONEWIRE_DELAY>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	889b      	ldrh	r3, [r3, #4]
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4610      	mov	r0, r2
 8000d2e:	f001 fbf5 	bl	800251c <HAL_GPIO_ReadPin>
 8000d32:	4603      	mov	r3, r0
 8000d34:	73fb      	strb	r3, [r7, #15]
	
	/* Delay for 410 us */
	ONEWIRE_DELAY(410);
 8000d36:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 8000d3a:	f7ff ff41 	bl	8000bc0 <ONEWIRE_DELAY>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 8000d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	70fb      	strb	r3, [r7, #3]
	if (bit) 
 8000d54:	78fb      	ldrb	r3, [r7, #3]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d012      	beq.n	8000d80 <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff ff4a 	bl	8000bf4 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f7ff ff80 	bl	8000c66 <ONEWIRE_OUTPUT>
		ONEWIRE_DELAY(10);
 8000d66:	200a      	movs	r0, #10
 8000d68:	f7ff ff2a 	bl	8000bc0 <ONEWIRE_DELAY>
		
		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff ff61 	bl	8000c34 <ONEWIRE_INPUT>
		
		/* Wait for 55 us and release the line */
		ONEWIRE_DELAY(55);
 8000d72:	2037      	movs	r0, #55	@ 0x37
 8000d74:	f7ff ff24 	bl	8000bc0 <ONEWIRE_DELAY>
		ONEWIRE_INPUT(OneWireStruct);
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	f7ff ff5b 	bl	8000c34 <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		ONEWIRE_DELAY(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 8000d7e:	e011      	b.n	8000da4 <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 8000d80:	6878      	ldr	r0, [r7, #4]
 8000d82:	f7ff ff37 	bl	8000bf4 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff ff6d 	bl	8000c66 <ONEWIRE_OUTPUT>
		ONEWIRE_DELAY(65);
 8000d8c:	2041      	movs	r0, #65	@ 0x41
 8000d8e:	f7ff ff17 	bl	8000bc0 <ONEWIRE_DELAY>
		ONEWIRE_INPUT(OneWireStruct);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ff4e 	bl	8000c34 <ONEWIRE_INPUT>
		ONEWIRE_DELAY(5);
 8000d98:	2005      	movs	r0, #5
 8000d9a:	f7ff ff11 	bl	8000bc0 <ONEWIRE_DELAY>
		ONEWIRE_INPUT(OneWireStruct);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ff48 	bl	8000c34 <ONEWIRE_INPUT>
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct) 
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	73fb      	strb	r3, [r7, #15]
	
	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f7ff ff1b 	bl	8000bf4 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff ff51 	bl	8000c66 <ONEWIRE_OUTPUT>
	ONEWIRE_DELAY(2);
 8000dc4:	2002      	movs	r0, #2
 8000dc6:	f7ff fefb 	bl	8000bc0 <ONEWIRE_DELAY>
	
	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f7ff ff32 	bl	8000c34 <ONEWIRE_INPUT>
	ONEWIRE_DELAY(10);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f7ff fef5 	bl	8000bc0 <ONEWIRE_DELAY>
	
	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	889b      	ldrh	r3, [r3, #4]
 8000dde:	4619      	mov	r1, r3
 8000de0:	4610      	mov	r0, r2
 8000de2:	f001 fb9b 	bl	800251c <HAL_GPIO_ReadPin>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 8000dec:	2301      	movs	r3, #1
 8000dee:	73fb      	strb	r3, [r7, #15]
	}
	
	/* Wait 50us to complete 60us period */
	ONEWIRE_DELAY(50);
 8000df0:	2032      	movs	r0, #50	@ 0x32
 8000df2:	f7ff fee5 	bl	8000bc0 <ONEWIRE_DELAY>
	
	/* Return bit value */
	return bit;
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3710      	adds	r7, #16
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	460b      	mov	r3, r1
 8000e0a:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8000e0c:	2308      	movs	r3, #8
 8000e0e:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 8000e10:	e00a      	b.n	8000e28 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 8000e12:	78fb      	ldrb	r3, [r7, #3]
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff ff93 	bl	8000d48 <OneWire_WriteBit>
		byte >>= 1;
 8000e22:	78fb      	ldrb	r3, [r7, #3]
 8000e24:	085b      	lsrs	r3, r3, #1
 8000e26:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	1e5a      	subs	r2, r3, #1
 8000e2c:	73fa      	strb	r2, [r7, #15]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d1ef      	bne.n	8000e12 <OneWire_WriteByte+0x12>
	}
}
 8000e32:	bf00      	nop
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8000e44:	2308      	movs	r3, #8
 8000e46:	73fb      	strb	r3, [r7, #15]
 8000e48:	2300      	movs	r3, #0
 8000e4a:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8000e4c:	e00d      	b.n	8000e6a <OneWire_ReadByte+0x2e>
		byte >>= 1;
 8000e4e:	7bbb      	ldrb	r3, [r7, #14]
 8000e50:	085b      	lsrs	r3, r3, #1
 8000e52:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff ffa9 	bl	8000dac <OneWire_ReadBit>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	01db      	lsls	r3, r3, #7
 8000e5e:	b25a      	sxtb	r2, r3
 8000e60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	b25b      	sxtb	r3, r3
 8000e68:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8000e6a:	7bfb      	ldrb	r3, [r7, #15]
 8000e6c:	1e5a      	subs	r2, r3, #1
 8000e6e:	73fa      	strb	r2, [r7, #15]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d1ec      	bne.n	8000e4e <OneWire_ReadByte+0x12>
	}
	
	return byte;
 8000e74:	7bbb      	ldrb	r3, [r7, #14]
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f000 f816 	bl	8000eb8 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8000e8c:	21f0      	movs	r1, #240	@ 0xf0
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f000 f825 	bl	8000ede <OneWire_Search>
 8000e94:	4603      	mov	r3, r0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8000ea6:	21f0      	movs	r1, #240	@ 0xf0
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f000 f818 	bl	8000ede <OneWire_Search>
 8000eae:	4603      	mov	r3, r0
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2200      	movs	r2, #0
 8000ed0:	71da      	strb	r2, [r3, #7]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b084      	sub	sp, #16
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8000eea:	2301      	movs	r3, #1
 8000eec:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	7a1b      	ldrb	r3, [r3, #8]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	f040 809a 	bne.w	800103c <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct)) 
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff fef3 	bl	8000cf4 <OneWire_Reset>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d00a      	beq.n	8000f2a <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2200      	movs	r2, #0
 8000f18:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2200      	movs	r2, #0
 8000f24:	71da      	strb	r2, [r3, #7]
			return 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	e09b      	b.n	8001062 <OneWire_Search+0x184>
		}

		// issue the search command 
		OneWire_WriteByte(OneWireStruct, command);  
 8000f2a:	78fb      	ldrb	r3, [r7, #3]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f7ff ff66 	bl	8000e00 <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ff39 	bl	8000dac <OneWire_ReadBit>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff ff34 	bl	8000dac <OneWire_ReadBit>
 8000f44:	4603      	mov	r3, r0
 8000f46:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8000f48:	7a7b      	ldrb	r3, [r7, #9]
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	d102      	bne.n	8000f54 <OneWire_Search+0x76>
 8000f4e:	7a3b      	ldrb	r3, [r7, #8]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d064      	beq.n	800101e <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8000f54:	7a7a      	ldrb	r2, [r7, #9]
 8000f56:	7a3b      	ldrb	r3, [r7, #8]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d002      	beq.n	8000f62 <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8000f5c:	7a7b      	ldrb	r3, [r7, #9]
 8000f5e:	72bb      	strb	r3, [r7, #10]
 8000f60:	e026      	b.n	8000fb0 <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	799b      	ldrb	r3, [r3, #6]
 8000f66:	7bfa      	ldrb	r2, [r7, #15]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d20d      	bcs.n	8000f88 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8000f6c:	7b7b      	ldrb	r3, [r7, #13]
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	4413      	add	r3, r2
 8000f72:	7a5a      	ldrb	r2, [r3, #9]
 8000f74:	7afb      	ldrb	r3, [r7, #11]
 8000f76:	4013      	ands	r3, r2
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	bf14      	ite	ne
 8000f7e:	2301      	movne	r3, #1
 8000f80:	2300      	moveq	r3, #0
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	72bb      	strb	r3, [r7, #10]
 8000f86:	e008      	b.n	8000f9a <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	799b      	ldrb	r3, [r3, #6]
 8000f8c:	7bfa      	ldrb	r2, [r7, #15]
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	bf0c      	ite	eq
 8000f92:	2301      	moveq	r3, #1
 8000f94:	2300      	movne	r3, #0
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	72bb      	strb	r3, [r7, #10]
					}
					
					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8000f9a:	7abb      	ldrb	r3, [r7, #10]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d107      	bne.n	8000fb0 <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	2b08      	cmp	r3, #8
 8000fa8:	d802      	bhi.n	8000fb0 <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	7bba      	ldrb	r2, [r7, #14]
 8000fae:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8000fb0:	7abb      	ldrb	r3, [r7, #10]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d10c      	bne.n	8000fd0 <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8000fb6:	7b7b      	ldrb	r3, [r7, #13]
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	4413      	add	r3, r2
 8000fbc:	7a59      	ldrb	r1, [r3, #9]
 8000fbe:	7b7b      	ldrb	r3, [r7, #13]
 8000fc0:	7afa      	ldrb	r2, [r7, #11]
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	b2d1      	uxtb	r1, r2
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	460a      	mov	r2, r1
 8000fcc:	725a      	strb	r2, [r3, #9]
 8000fce:	e010      	b.n	8000ff2 <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8000fd0:	7b7b      	ldrb	r3, [r7, #13]
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	7a5b      	ldrb	r3, [r3, #9]
 8000fd8:	b25a      	sxtb	r2, r3
 8000fda:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	b25b      	sxtb	r3, r3
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	b25a      	sxtb	r2, r3
 8000fe6:	7b7b      	ldrb	r3, [r7, #13]
 8000fe8:	b2d1      	uxtb	r1, r2
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	4413      	add	r3, r2
 8000fee:	460a      	mov	r2, r1
 8000ff0:	725a      	strb	r2, [r3, #9]
				}
				
				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 8000ff2:	7abb      	ldrb	r3, [r7, #10]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff fea6 	bl	8000d48 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	3301      	adds	r3, #1
 8001000:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8001002:	7afb      	ldrb	r3, [r7, #11]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8001008:	7afb      	ldrb	r3, [r7, #11]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d104      	bne.n	8001018 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 800100e:	7b7b      	ldrb	r3, [r7, #13]
 8001010:	3301      	adds	r3, #1
 8001012:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8001014:	2301      	movs	r3, #1
 8001016:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8001018:	7b7b      	ldrb	r3, [r7, #13]
 800101a:	2b07      	cmp	r3, #7
 800101c:	d98a      	bls.n	8000f34 <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	2b40      	cmp	r3, #64	@ 0x40
 8001022:	d90b      	bls.n	800103c <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	7bba      	ldrb	r2, [r7, #14]
 8001028:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	799b      	ldrb	r3, [r3, #6]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d102      	bne.n	8001038 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2201      	movs	r2, #1
 8001036:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8001038:	2301      	movs	r3, #1
 800103a:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 800103c:	7b3b      	ldrb	r3, [r7, #12]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d003      	beq.n	800104a <OneWire_Search+0x16c>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7a5b      	ldrb	r3, [r3, #9]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d10a      	bne.n	8001060 <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2200      	movs	r2, #0
 800104e:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 800105c:	2300      	movs	r3, #0
 800105e:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8001060:	7b3b      	ldrb	r3, [r7, #12]
}
 8001062:	4618      	mov	r0, r3
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 800106a:	b580      	push	{r7, lr}
 800106c:	b084      	sub	sp, #16
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8001074:	2155      	movs	r1, #85	@ 0x55
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff fec2 	bl	8000e00 <OneWire_WriteByte>
	
	for (i = 0; i < 8; i++) {
 800107c:	2300      	movs	r3, #0
 800107e:	73fb      	strb	r3, [r7, #15]
 8001080:	e00a      	b.n	8001098 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8001082:	7bfb      	ldrb	r3, [r7, #15]
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	4413      	add	r3, r2
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	4619      	mov	r1, r3
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff feb7 	bl	8000e00 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	3301      	adds	r3, #1
 8001096:	73fb      	strb	r3, [r7, #15]
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	2b07      	cmp	r3, #7
 800109c:	d9f1      	bls.n	8001082 <OneWire_SelectWithPointer+0x18>
	}	
}
 800109e:	bf00      	nop
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 80010b2:	2300      	movs	r3, #0
 80010b4:	73fb      	strb	r3, [r7, #15]
 80010b6:	e00a      	b.n	80010ce <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 80010b8:	7bfa      	ldrb	r2, [r7, #15]
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	6839      	ldr	r1, [r7, #0]
 80010be:	440b      	add	r3, r1
 80010c0:	6879      	ldr	r1, [r7, #4]
 80010c2:	440a      	add	r2, r1
 80010c4:	7a52      	ldrb	r2, [r2, #9]
 80010c6:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	3301      	adds	r3, #1
 80010cc:	73fb      	strb	r3, [r7, #15]
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	2b07      	cmp	r3, #7
 80010d2:	d9f1      	bls.n	80010b8 <OneWire_GetFullROM+0x10>
	}
}
 80010d4:	bf00      	nop
 80010d6:	bf00      	nop
 80010d8:	3714      	adds	r7, #20
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 80010e2:	b480      	push	{r7}
 80010e4:	b085      	sub	sp, #20
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	460b      	mov	r3, r1
 80010ec:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 80010ee:	2300      	movs	r3, #0
 80010f0:	73fb      	strb	r3, [r7, #15]
	
	while (len--) {
 80010f2:	e022      	b.n	800113a <OneWire_CRC8+0x58>
		inbyte = *addr++;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	1c5a      	adds	r2, r3, #1
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 80010fe:	2308      	movs	r3, #8
 8001100:	737b      	strb	r3, [r7, #13]
 8001102:	e017      	b.n	8001134 <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8001104:	7bfa      	ldrb	r2, [r7, #15]
 8001106:	7bbb      	ldrb	r3, [r7, #14]
 8001108:	4053      	eors	r3, r2
 800110a:	b2db      	uxtb	r3, r3
 800110c:	f003 0301 	and.w	r3, r3, #1
 8001110:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	085b      	lsrs	r3, r3, #1
 8001116:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8001118:	7b3b      	ldrb	r3, [r7, #12]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d004      	beq.n	8001128 <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 800111e:	7bfb      	ldrb	r3, [r7, #15]
 8001120:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 8001124:	43db      	mvns	r3, r3
 8001126:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8001128:	7bbb      	ldrb	r3, [r7, #14]
 800112a:	085b      	lsrs	r3, r3, #1
 800112c:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 800112e:	7b7b      	ldrb	r3, [r7, #13]
 8001130:	3b01      	subs	r3, #1
 8001132:	737b      	strb	r3, [r7, #13]
 8001134:	7b7b      	ldrb	r3, [r7, #13]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1e4      	bne.n	8001104 <OneWire_CRC8+0x22>
	while (len--) {
 800113a:	78fb      	ldrb	r3, [r7, #3]
 800113c:	1e5a      	subs	r2, r3, #1
 800113e:	70fa      	strb	r2, [r7, #3]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d1d7      	bne.n	80010f4 <OneWire_CRC8+0x12>
		}
	}
	
	/* Return calculated CRC */
	return crc;
 8001144:	7bfb      	ldrb	r3, [r7, #15]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3714      	adds	r7, #20
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <tm1637_init>:
 * @brief Initializes the TM1637 display driver.
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_init(tm1637_t *handle)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b084      	sub	sp, #16
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_PIN(pin_dat));
  assert_param(handle->gpio_dat != NULL);
  assert_param(handle->gpio_clk != NULL);

  /* Set All pins to high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	891a      	ldrh	r2, [r3, #8]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	895a      	ldrh	r2, [r3, #10]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	619a      	str	r2, [r3, #24]

  /* Send TM1637_COMM1 */
  tm1637_start(handle);
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f000 fa70 	bl	8001654 <tm1637_start>
  err = tm1637_write(handle, TM1637_COMM1);
 8001174:	2140      	movs	r1, #64	@ 0x40
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 faa8 	bl	80016cc <tm1637_write>
 800117c:	4603      	mov	r3, r0
 800117e:	73fb      	strb	r3, [r7, #15]
  tm1637_stop(handle);
 8001180:	6878      	ldr	r0, [r7, #4]
 8001182:	f000 fa84 	bl	800168e <tm1637_stop>
  return err;
 8001186:	7bfb      	ldrb	r3, [r7, #15]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <tm1637_brightness>:
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @param[in] brightness_0_8 Brightness level (0-8), where 0 turns off the display.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_brightness(tm1637_t *handle, uint8_t brightness_0_8)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	460b      	mov	r3, r1
 800119a:	70fb      	strb	r3, [r7, #3]
  tm1637_err_t err;
  assert_param(handle != NULL);

  /* Map brightness */
  uint8_t tmp = brightness_0_8 > 8 ? 8 : brightness_0_8;
 800119c:	78fb      	ldrb	r3, [r7, #3]
 800119e:	2b08      	cmp	r3, #8
 80011a0:	bf28      	it	cs
 80011a2:	2308      	movcs	r3, #8
 80011a4:	73fb      	strb	r3, [r7, #15]
  tmp = (brightness_0_8 == 0) ? TM1637_COMM3_OFF : TM1637_COMM3_ON;
 80011a6:	78fb      	ldrb	r3, [r7, #3]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d101      	bne.n	80011b0 <tm1637_brightness+0x20>
 80011ac:	2380      	movs	r3, #128	@ 0x80
 80011ae:	e000      	b.n	80011b2 <tm1637_brightness+0x22>
 80011b0:	2388      	movs	r3, #136	@ 0x88
 80011b2:	73fb      	strb	r3, [r7, #15]
  if (brightness_0_8 > 0)
 80011b4:	78fb      	ldrb	r3, [r7, #3]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d002      	beq.n	80011c0 <tm1637_brightness+0x30>
  {
    brightness_0_8--;
 80011ba:	78fb      	ldrb	r3, [r7, #3]
 80011bc:	3b01      	subs	r3, #1
 80011be:	70fb      	strb	r3, [r7, #3]
  }

  /* Send Brightness */
  tm1637_start(handle);
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f000 fa47 	bl	8001654 <tm1637_start>
  err = tm1637_write(handle, tmp | brightness_0_8);
 80011c6:	7bfa      	ldrb	r2, [r7, #15]
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	4619      	mov	r1, r3
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 fa7b 	bl	80016cc <tm1637_write>
 80011d6:	4603      	mov	r3, r0
 80011d8:	73bb      	strb	r3, [r7, #14]
  tm1637_stop(handle);
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f000 fa57 	bl	800168e <tm1637_stop>
  return err;
 80011e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3710      	adds	r7, #16
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <tm1637_raw>:
 * @param[in] data Pointer to an array containing raw segment data.
 *
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_raw(tm1637_t *handle, const uint8_t *data)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b084      	sub	sp, #16
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
 80011f2:	6039      	str	r1, [r7, #0]
  tm1637_err_t err;
  assert_param(handle != NULL);

  /* Send TM1637_COMM2 */
  tm1637_start(handle);
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f000 fa2d 	bl	8001654 <tm1637_start>
  err = tm1637_write(handle, TM1637_COMM2);
 80011fa:	21c0      	movs	r1, #192	@ 0xc0
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f000 fa65 	bl	80016cc <tm1637_write>
 8001202:	4603      	mov	r3, r0
 8001204:	73fb      	strb	r3, [r7, #15]
  if (err != TM1637_ERR_NONE)
 8001206:	7bfb      	ldrb	r3, [r7, #15]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <tm1637_raw+0x26>
  {
    return TM1637_ERR_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e01d      	b.n	800124c <tm1637_raw+0x62>
  }

  /* Send all data */
  for (uint8_t i = 0; i < handle->seg_cnt; i++)
 8001210:	2300      	movs	r3, #0
 8001212:	73bb      	strb	r3, [r7, #14]
 8001214:	e00f      	b.n	8001236 <tm1637_raw+0x4c>
  {
    err = tm1637_write(handle, data[i]);
 8001216:	7bbb      	ldrb	r3, [r7, #14]
 8001218:	683a      	ldr	r2, [r7, #0]
 800121a:	4413      	add	r3, r2
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	4619      	mov	r1, r3
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f000 fa53 	bl	80016cc <tm1637_write>
 8001226:	4603      	mov	r3, r0
 8001228:	73fb      	strb	r3, [r7, #15]
    if (err != TM1637_ERR_NONE)
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d108      	bne.n	8001242 <tm1637_raw+0x58>
  for (uint8_t i = 0; i < handle->seg_cnt; i++)
 8001230:	7bbb      	ldrb	r3, [r7, #14]
 8001232:	3301      	adds	r3, #1
 8001234:	73bb      	strb	r3, [r7, #14]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	7b1b      	ldrb	r3, [r3, #12]
 800123a:	7bba      	ldrb	r2, [r7, #14]
 800123c:	429a      	cmp	r2, r3
 800123e:	d3ea      	bcc.n	8001216 <tm1637_raw+0x2c>
 8001240:	e000      	b.n	8001244 <tm1637_raw+0x5a>
    {
      break;
 8001242:	bf00      	nop
    }
  }
  tm1637_stop(handle);
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 fa22 	bl	800168e <tm1637_stop>
  return err;
 800124a:	7bfb      	ldrb	r3, [r7, #15]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <tm1637_str>:
 * @param[in] str Pointer to a null-terminated string to display.
 *               Supports numbers (0-9), letters (if enabled), '-' and '.' for decimal points.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t tm1637_str(tm1637_t *handle, const char *str)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]
  uint8_t buff[TM1637_SEG_MAX + 1] = {0};
 800125e:	f107 0308 	add.w	r3, r7, #8
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	f8c3 2003 	str.w	r2, [r3, #3]
  char *str_tmp = (char*)str;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	617b      	str	r3, [r7, #20]
  assert_param(handle != NULL);

  for (int i = 0; i < handle->seg_cnt; i++)
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	e19f      	b.n	80015b4 <tm1637_str+0x360>
  {
    switch (*str_tmp)
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	3b2d      	subs	r3, #45	@ 0x2d
 800127a:	2b4c      	cmp	r3, #76	@ 0x4c
 800127c:	f200 8177 	bhi.w	800156e <tm1637_str+0x31a>
 8001280:	a201      	add	r2, pc, #4	@ (adr r2, 8001288 <tm1637_str+0x34>)
 8001282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001286:	bf00      	nop
 8001288:	08001449 	.word	0x08001449
 800128c:	0800156f 	.word	0x0800156f
 8001290:	0800156f 	.word	0x0800156f
 8001294:	080013bd 	.word	0x080013bd
 8001298:	080013cb 	.word	0x080013cb
 800129c:	080013d9 	.word	0x080013d9
 80012a0:	080013e7 	.word	0x080013e7
 80012a4:	080013f5 	.word	0x080013f5
 80012a8:	08001403 	.word	0x08001403
 80012ac:	08001411 	.word	0x08001411
 80012b0:	0800141f 	.word	0x0800141f
 80012b4:	0800142d 	.word	0x0800142d
 80012b8:	0800143b 	.word	0x0800143b
 80012bc:	0800156f 	.word	0x0800156f
 80012c0:	0800156f 	.word	0x0800156f
 80012c4:	0800156f 	.word	0x0800156f
 80012c8:	0800156f 	.word	0x0800156f
 80012cc:	0800156f 	.word	0x0800156f
 80012d0:	0800156f 	.word	0x0800156f
 80012d4:	0800156f 	.word	0x0800156f
 80012d8:	08001457 	.word	0x08001457
 80012dc:	08001465 	.word	0x08001465
 80012e0:	08001473 	.word	0x08001473
 80012e4:	08001481 	.word	0x08001481
 80012e8:	0800148f 	.word	0x0800148f
 80012ec:	0800149d 	.word	0x0800149d
 80012f0:	080014ab 	.word	0x080014ab
 80012f4:	080014b9 	.word	0x080014b9
 80012f8:	080014c7 	.word	0x080014c7
 80012fc:	080014d5 	.word	0x080014d5
 8001300:	0800156f 	.word	0x0800156f
 8001304:	080014e3 	.word	0x080014e3
 8001308:	0800156f 	.word	0x0800156f
 800130c:	080014f1 	.word	0x080014f1
 8001310:	080014ff 	.word	0x080014ff
 8001314:	0800150d 	.word	0x0800150d
 8001318:	0800151b 	.word	0x0800151b
 800131c:	08001529 	.word	0x08001529
 8001320:	08001537 	.word	0x08001537
 8001324:	08001545 	.word	0x08001545
 8001328:	08001553 	.word	0x08001553
 800132c:	0800156f 	.word	0x0800156f
 8001330:	0800156f 	.word	0x0800156f
 8001334:	0800156f 	.word	0x0800156f
 8001338:	08001561 	.word	0x08001561
 800133c:	0800156f 	.word	0x0800156f
 8001340:	0800156f 	.word	0x0800156f
 8001344:	0800156f 	.word	0x0800156f
 8001348:	0800156f 	.word	0x0800156f
 800134c:	0800156f 	.word	0x0800156f
 8001350:	0800156f 	.word	0x0800156f
 8001354:	0800156f 	.word	0x0800156f
 8001358:	08001457 	.word	0x08001457
 800135c:	08001465 	.word	0x08001465
 8001360:	08001473 	.word	0x08001473
 8001364:	08001481 	.word	0x08001481
 8001368:	0800148f 	.word	0x0800148f
 800136c:	0800149d 	.word	0x0800149d
 8001370:	080014ab 	.word	0x080014ab
 8001374:	080014b9 	.word	0x080014b9
 8001378:	080014c7 	.word	0x080014c7
 800137c:	080014d5 	.word	0x080014d5
 8001380:	0800156f 	.word	0x0800156f
 8001384:	080014e3 	.word	0x080014e3
 8001388:	0800156f 	.word	0x0800156f
 800138c:	080014f1 	.word	0x080014f1
 8001390:	080014ff 	.word	0x080014ff
 8001394:	0800150d 	.word	0x0800150d
 8001398:	0800151b 	.word	0x0800151b
 800139c:	08001529 	.word	0x08001529
 80013a0:	08001537 	.word	0x08001537
 80013a4:	08001545 	.word	0x08001545
 80013a8:	08001553 	.word	0x08001553
 80013ac:	0800156f 	.word	0x0800156f
 80013b0:	0800156f 	.word	0x0800156f
 80013b4:	0800156f 	.word	0x0800156f
 80013b8:	08001561 	.word	0x08001561
    {
    case '0':
      buff[i] = 0x3f;
 80013bc:	f107 0208 	add.w	r2, r7, #8
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	4413      	add	r3, r2
 80013c4:	223f      	movs	r2, #63	@ 0x3f
 80013c6:	701a      	strb	r2, [r3, #0]
      break;
 80013c8:	e0d8      	b.n	800157c <tm1637_str+0x328>
    case '1':
      buff[i] = 0x06;
 80013ca:	f107 0208 	add.w	r2, r7, #8
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	4413      	add	r3, r2
 80013d2:	2206      	movs	r2, #6
 80013d4:	701a      	strb	r2, [r3, #0]
      break;
 80013d6:	e0d1      	b.n	800157c <tm1637_str+0x328>
    case '2':
      buff[i] = 0x5b;
 80013d8:	f107 0208 	add.w	r2, r7, #8
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	4413      	add	r3, r2
 80013e0:	225b      	movs	r2, #91	@ 0x5b
 80013e2:	701a      	strb	r2, [r3, #0]
      break;
 80013e4:	e0ca      	b.n	800157c <tm1637_str+0x328>
    case '3':
      buff[i] = 0x4f;
 80013e6:	f107 0208 	add.w	r2, r7, #8
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	4413      	add	r3, r2
 80013ee:	224f      	movs	r2, #79	@ 0x4f
 80013f0:	701a      	strb	r2, [r3, #0]
      break;
 80013f2:	e0c3      	b.n	800157c <tm1637_str+0x328>
    case '4':
      buff[i] = 0x66;
 80013f4:	f107 0208 	add.w	r2, r7, #8
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	4413      	add	r3, r2
 80013fc:	2266      	movs	r2, #102	@ 0x66
 80013fe:	701a      	strb	r2, [r3, #0]
      break;
 8001400:	e0bc      	b.n	800157c <tm1637_str+0x328>
    case '5':
      buff[i] = 0x6d;
 8001402:	f107 0208 	add.w	r2, r7, #8
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	4413      	add	r3, r2
 800140a:	226d      	movs	r2, #109	@ 0x6d
 800140c:	701a      	strb	r2, [r3, #0]
      break;
 800140e:	e0b5      	b.n	800157c <tm1637_str+0x328>
    case '6':
      buff[i] = 0x7d;
 8001410:	f107 0208 	add.w	r2, r7, #8
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	4413      	add	r3, r2
 8001418:	227d      	movs	r2, #125	@ 0x7d
 800141a:	701a      	strb	r2, [r3, #0]
      break;
 800141c:	e0ae      	b.n	800157c <tm1637_str+0x328>
    case '7':
      buff[i] = 0x07;
 800141e:	f107 0208 	add.w	r2, r7, #8
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	4413      	add	r3, r2
 8001426:	2207      	movs	r2, #7
 8001428:	701a      	strb	r2, [r3, #0]
      break;
 800142a:	e0a7      	b.n	800157c <tm1637_str+0x328>
    case '8':
      buff[i] = 0x7f;
 800142c:	f107 0208 	add.w	r2, r7, #8
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	4413      	add	r3, r2
 8001434:	227f      	movs	r2, #127	@ 0x7f
 8001436:	701a      	strb	r2, [r3, #0]
      break;
 8001438:	e0a0      	b.n	800157c <tm1637_str+0x328>
    case '9':
      buff[i] = 0x6f;
 800143a:	f107 0208 	add.w	r2, r7, #8
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	4413      	add	r3, r2
 8001442:	226f      	movs	r2, #111	@ 0x6f
 8001444:	701a      	strb	r2, [r3, #0]
      break;
 8001446:	e099      	b.n	800157c <tm1637_str+0x328>
    case '-':
      buff[i] = 0x40;
 8001448:	f107 0208 	add.w	r2, r7, #8
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	4413      	add	r3, r2
 8001450:	2240      	movs	r2, #64	@ 0x40
 8001452:	701a      	strb	r2, [r3, #0]
      break;
 8001454:	e092      	b.n	800157c <tm1637_str+0x328>
#if (TM1637_ENABLE_ALFABET == 1)
    case 'A':
    case 'a':
      buff[i] = 0x77;
 8001456:	f107 0208 	add.w	r2, r7, #8
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	4413      	add	r3, r2
 800145e:	2277      	movs	r2, #119	@ 0x77
 8001460:	701a      	strb	r2, [r3, #0]
      break;
 8001462:	e08b      	b.n	800157c <tm1637_str+0x328>
    case 'B':
    case 'b':
      buff[i] = 0x7C;
 8001464:	f107 0208 	add.w	r2, r7, #8
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	4413      	add	r3, r2
 800146c:	227c      	movs	r2, #124	@ 0x7c
 800146e:	701a      	strb	r2, [r3, #0]
      break;
 8001470:	e084      	b.n	800157c <tm1637_str+0x328>
    case 'C':
    case 'c':
      buff[i] = 0x58;
 8001472:	f107 0208 	add.w	r2, r7, #8
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	4413      	add	r3, r2
 800147a:	2258      	movs	r2, #88	@ 0x58
 800147c:	701a      	strb	r2, [r3, #0]
      break;
 800147e:	e07d      	b.n	800157c <tm1637_str+0x328>
    case 'D':
    case 'd':
      buff[i] = 0x5E;
 8001480:	f107 0208 	add.w	r2, r7, #8
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4413      	add	r3, r2
 8001488:	225e      	movs	r2, #94	@ 0x5e
 800148a:	701a      	strb	r2, [r3, #0]
      break;
 800148c:	e076      	b.n	800157c <tm1637_str+0x328>
    case 'E':
    case 'e':
      buff[i] = 0x79;
 800148e:	f107 0208 	add.w	r2, r7, #8
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	4413      	add	r3, r2
 8001496:	2279      	movs	r2, #121	@ 0x79
 8001498:	701a      	strb	r2, [r3, #0]
      break;
 800149a:	e06f      	b.n	800157c <tm1637_str+0x328>
    case 'F':
    case 'f':
      buff[i] = 0x71;
 800149c:	f107 0208 	add.w	r2, r7, #8
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	4413      	add	r3, r2
 80014a4:	2271      	movs	r2, #113	@ 0x71
 80014a6:	701a      	strb	r2, [r3, #0]
      break;
 80014a8:	e068      	b.n	800157c <tm1637_str+0x328>
    case 'G':
    case 'g':
      buff[i] = 0x6f;
 80014aa:	f107 0208 	add.w	r2, r7, #8
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	4413      	add	r3, r2
 80014b2:	226f      	movs	r2, #111	@ 0x6f
 80014b4:	701a      	strb	r2, [r3, #0]
      break;
 80014b6:	e061      	b.n	800157c <tm1637_str+0x328>
    case 'H':
    case 'h':
      buff[i] = 0x76;
 80014b8:	f107 0208 	add.w	r2, r7, #8
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	4413      	add	r3, r2
 80014c0:	2276      	movs	r2, #118	@ 0x76
 80014c2:	701a      	strb	r2, [r3, #0]
      break;
 80014c4:	e05a      	b.n	800157c <tm1637_str+0x328>
    case 'I':
    case 'i':
      buff[i] = 0x04;
 80014c6:	f107 0208 	add.w	r2, r7, #8
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	4413      	add	r3, r2
 80014ce:	2204      	movs	r2, #4
 80014d0:	701a      	strb	r2, [r3, #0]
      break;
 80014d2:	e053      	b.n	800157c <tm1637_str+0x328>
    case 'J':
    case 'j':
      buff[i] = 0x0E;
 80014d4:	f107 0208 	add.w	r2, r7, #8
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	4413      	add	r3, r2
 80014dc:	220e      	movs	r2, #14
 80014de:	701a      	strb	r2, [r3, #0]
      break;
 80014e0:	e04c      	b.n	800157c <tm1637_str+0x328>
    case 'L':
    case 'l':
      buff[i] = 0x38;
 80014e2:	f107 0208 	add.w	r2, r7, #8
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	4413      	add	r3, r2
 80014ea:	2238      	movs	r2, #56	@ 0x38
 80014ec:	701a      	strb	r2, [r3, #0]
      break;
 80014ee:	e045      	b.n	800157c <tm1637_str+0x328>
    case 'N':
    case 'n':
      buff[i] = 0x54;
 80014f0:	f107 0208 	add.w	r2, r7, #8
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	4413      	add	r3, r2
 80014f8:	2254      	movs	r2, #84	@ 0x54
 80014fa:	701a      	strb	r2, [r3, #0]
      break;
 80014fc:	e03e      	b.n	800157c <tm1637_str+0x328>
    case 'O':
    case 'o':
      buff[i] = 0x5C;
 80014fe:	f107 0208 	add.w	r2, r7, #8
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	4413      	add	r3, r2
 8001506:	225c      	movs	r2, #92	@ 0x5c
 8001508:	701a      	strb	r2, [r3, #0]
      break;
 800150a:	e037      	b.n	800157c <tm1637_str+0x328>
    case 'P':
    case 'p':
      buff[i] = 0x73;
 800150c:	f107 0208 	add.w	r2, r7, #8
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	4413      	add	r3, r2
 8001514:	2273      	movs	r2, #115	@ 0x73
 8001516:	701a      	strb	r2, [r3, #0]
      break;
 8001518:	e030      	b.n	800157c <tm1637_str+0x328>
    case 'Q':
    case 'q':
      buff[i] = 0x67;
 800151a:	f107 0208 	add.w	r2, r7, #8
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	4413      	add	r3, r2
 8001522:	2267      	movs	r2, #103	@ 0x67
 8001524:	701a      	strb	r2, [r3, #0]
      break;
 8001526:	e029      	b.n	800157c <tm1637_str+0x328>
    case 'R':
    case 'r':
      buff[i] = 0x50;
 8001528:	f107 0208 	add.w	r2, r7, #8
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	4413      	add	r3, r2
 8001530:	2250      	movs	r2, #80	@ 0x50
 8001532:	701a      	strb	r2, [r3, #0]
      break;
 8001534:	e022      	b.n	800157c <tm1637_str+0x328>
    case 'S':
    case 's':
      buff[i] = 0x6D;
 8001536:	f107 0208 	add.w	r2, r7, #8
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	4413      	add	r3, r2
 800153e:	226d      	movs	r2, #109	@ 0x6d
 8001540:	701a      	strb	r2, [r3, #0]
      break;
 8001542:	e01b      	b.n	800157c <tm1637_str+0x328>
    case 'T':
    case 't':
      buff[i] = 0x78;
 8001544:	f107 0208 	add.w	r2, r7, #8
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	4413      	add	r3, r2
 800154c:	2278      	movs	r2, #120	@ 0x78
 800154e:	701a      	strb	r2, [r3, #0]
      break;
 8001550:	e014      	b.n	800157c <tm1637_str+0x328>
    case 'U':
    case 'u':
      buff[i] = 0x1C;
 8001552:	f107 0208 	add.w	r2, r7, #8
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	4413      	add	r3, r2
 800155a:	221c      	movs	r2, #28
 800155c:	701a      	strb	r2, [r3, #0]
      break;
 800155e:	e00d      	b.n	800157c <tm1637_str+0x328>
    case 'Y':
    case 'y':
      buff[i] = 0x6E;
 8001560:	f107 0208 	add.w	r2, r7, #8
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4413      	add	r3, r2
 8001568:	226e      	movs	r2, #110	@ 0x6e
 800156a:	701a      	strb	r2, [r3, #0]
      break;
 800156c:	e006      	b.n	800157c <tm1637_str+0x328>
#endif
    default:
      buff[i] = 0;
 800156e:	f107 0208 	add.w	r2, r7, #8
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	4413      	add	r3, r2
 8001576:	2200      	movs	r2, #0
 8001578:	701a      	strb	r2, [r3, #0]
      break;
 800157a:	bf00      	nop
    }
    if (*(str_tmp + 1) == '.')
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	3301      	adds	r3, #1
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b2e      	cmp	r3, #46	@ 0x2e
 8001584:	d110      	bne.n	80015a8 <tm1637_str+0x354>
    {
      buff[i] |= 0x80;
 8001586:	f107 0208 	add.w	r2, r7, #8
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	4413      	add	r3, r2
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001594:	b2d9      	uxtb	r1, r3
 8001596:	f107 0208 	add.w	r2, r7, #8
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	4413      	add	r3, r2
 800159e:	460a      	mov	r2, r1
 80015a0:	701a      	strb	r2, [r3, #0]
      str_tmp++;
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	3301      	adds	r3, #1
 80015a6:	617b      	str	r3, [r7, #20]
    }
    str_tmp++;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	3301      	adds	r3, #1
 80015ac:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < handle->seg_cnt; i++)
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	3301      	adds	r3, #1
 80015b2:	613b      	str	r3, [r7, #16]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	7b1b      	ldrb	r3, [r3, #12]
 80015b8:	461a      	mov	r2, r3
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	4293      	cmp	r3, r2
 80015be:	f6ff ae59 	blt.w	8001274 <tm1637_str+0x20>
  }

  /* Write to tm1637 */
  return tm1637_raw(handle, buff);
 80015c2:	f107 0308 	add.w	r3, r7, #8
 80015c6:	4619      	mov	r1, r3
 80015c8:	6878      	ldr	r0, [r7, #4]
 80015ca:	f7ff fe0e 	bl	80011ea <tm1637_raw>
 80015ce:	4603      	mov	r3, r0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <tm1637_printf>:
 * @param[in] format Format string (printf-style) to display.
 * @param[in] ... Additional arguments for the formatted string.
 * @return tm1637_err_t Error code indicating success or failure.
 */
tm1637_err_t  tm1637_printf(tm1637_t *handle, const char *format, ...)
{
 80015d8:	b40e      	push	{r1, r2, r3}
 80015da:	b580      	push	{r7, lr}
 80015dc:	b087      	sub	sp, #28
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  char buff[TM1637_SEG_MAX + 1] = {0};
 80015e2:	f107 030c 	add.w	r3, r7, #12
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	f8c3 2003 	str.w	r2, [r3, #3]
  assert_param(handle != NULL);

  va_list args;
  va_start(args, format);
 80015ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015f2:	60bb      	str	r3, [r7, #8]
  int chars_written = vsnprintf(buff, sizeof(buff), format, args);
 80015f4:	f107 000c 	add.w	r0, r7, #12
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015fc:	2107      	movs	r1, #7
 80015fe:	f002 f8a9 	bl	8003754 <vsniprintf>
 8001602:	6178      	str	r0, [r7, #20]
  va_end(args);
  if (chars_written < 0)
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	2b00      	cmp	r3, #0
 8001608:	da01      	bge.n	800160e <tm1637_printf+0x36>
  {
    return TM1637_ERR_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e006      	b.n	800161c <tm1637_printf+0x44>
  }
  return tm1637_str(handle, buff);
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	4619      	mov	r1, r3
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff fe1d 	bl	8001254 <tm1637_str>
 800161a:	4603      	mov	r3, r0
}
 800161c:	4618      	mov	r0, r3
 800161e:	371c      	adds	r7, #28
 8001620:	46bd      	mov	sp, r7
 8001622:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001626:	b003      	add	sp, #12
 8001628:	4770      	bx	lr

0800162a <tm1637_delay>:
 * @brief Provides a delay for the TM1637 display operations.
 *        This function uses a simple loop to generate a delay for controlling the timing
 *        of the TM1637 display operations.
 */
static void tm1637_delay(void)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
  for (uint32_t i = 0; i < TM1637_DELAY; i++)
 8001630:	2300      	movs	r3, #0
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	e003      	b.n	800163e <tm1637_delay+0x14>
  {
    __NOP();
 8001636:	bf00      	nop
  for (uint32_t i = 0; i < TM1637_DELAY; i++)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3301      	adds	r3, #1
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001644:	d3f7      	bcc.n	8001636 <tm1637_delay+0xc>
  }
}
 8001646:	bf00      	nop
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <tm1637_start>:
 *        This function generates a start condition by toggling the clock and data lines.
 *        The start condition is necessary to begin communication with the TM1637 display.
 * @param[in] handle Pointer to the TM1637 handle structure.
 */
static void tm1637_start(tm1637_t *handle)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Raise CLK/DAT high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	891a      	ldrh	r2, [r3, #8]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	895a      	ldrh	r2, [r3, #10]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8001670:	f7ff ffdb 	bl	800162a <tm1637_delay>

  /* Pull DAT low to start */
  handle->gpio_dat->BSRR = handle->pin_dat << 16;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	895b      	ldrh	r3, [r3, #10]
 8001678:	461a      	mov	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	0412      	lsls	r2, r2, #16
 8001680:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 8001682:	f7ff ffd2 	bl	800162a <tm1637_delay>
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <tm1637_stop>:
 *        This function generates a stop condition by toggling the data and clock lines.
 *        The stop condition signals the end of communication with the TM1637 display.
 * @param[in] handle Pointer to the TM1637 handle structure.
 */
static void tm1637_stop(tm1637_t *handle)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  assert_param(handle != NULL);

  /* Pull DAT low */
  handle->gpio_dat->BSRR = handle->pin_dat << 16;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	895b      	ldrh	r3, [r3, #10]
 800169a:	461a      	mov	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	0412      	lsls	r2, r2, #16
 80016a2:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80016a4:	f7ff ffc1 	bl	800162a <tm1637_delay>

  /* Raise CLK high */
  handle->gpio_clk->BSRR = handle->pin_clk;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	891a      	ldrh	r2, [r3, #8]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80016b2:	f7ff ffba 	bl	800162a <tm1637_delay>

  /* Release DAT high (STOP) */
  handle->gpio_dat->BSRR = handle->pin_dat;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	895a      	ldrh	r2, [r3, #10]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80016c0:	f7ff ffb3 	bl	800162a <tm1637_delay>
}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <tm1637_write>:
 * @param[in] handle Pointer to the TM1637 handle structure.
 * @param[in] data The byte of data to send to the display.
 * @return tm1637_err_t Error code indicating success or failure.
 */
static tm1637_err_t tm1637_write(tm1637_t *handle, uint8_t data)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp = data;
 80016d8:	78fb      	ldrb	r3, [r7, #3]
 80016da:	73fb      	strb	r3, [r7, #15]
  assert_param(handle != NULL);

  /* Send each bit (LSB first) */
  for (int i = 0; i < 8; i++)
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
 80016e0:	e025      	b.n	800172e <tm1637_write+0x62>
  {
    handle->gpio_clk->BSRR = handle->pin_clk << 16;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	891b      	ldrh	r3, [r3, #8]
 80016e6:	461a      	mov	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	0412      	lsls	r2, r2, #16
 80016ee:	619a      	str	r2, [r3, #24]
    tm1637_delay();
 80016f0:	f7ff ff9b 	bl	800162a <tm1637_delay>
    handle->gpio_dat->BSRR = (tmp & 0x01) ? handle->pin_dat : (handle->pin_dat << 16);
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <tm1637_write+0x38>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	895b      	ldrh	r3, [r3, #10]
 8001702:	e002      	b.n	800170a <tm1637_write+0x3e>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	895b      	ldrh	r3, [r3, #10]
 8001708:	041b      	lsls	r3, r3, #16
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	6852      	ldr	r2, [r2, #4]
 800170e:	6193      	str	r3, [r2, #24]
    tm1637_delay();
 8001710:	f7ff ff8b 	bl	800162a <tm1637_delay>
    handle->gpio_clk->BSRR = handle->pin_clk;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	891a      	ldrh	r2, [r3, #8]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	619a      	str	r2, [r3, #24]
    tm1637_delay();
 800171e:	f7ff ff84 	bl	800162a <tm1637_delay>
    tmp >>= 1;
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < 8; i++)
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	3301      	adds	r3, #1
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	2b07      	cmp	r3, #7
 8001732:	ddd6      	ble.n	80016e2 <tm1637_write+0x16>
  }
  handle->gpio_clk->BSRR = handle->pin_clk << 16;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	891b      	ldrh	r3, [r3, #8]
 8001738:	461a      	mov	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	0412      	lsls	r2, r2, #16
 8001740:	619a      	str	r2, [r3, #24]
  handle->gpio_dat->BSRR = handle->pin_dat;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	895a      	ldrh	r2, [r3, #10]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800174c:	f7ff ff6d 	bl	800162a <tm1637_delay>

  /* Generate clock pulse for ACK phase */
  handle->gpio_clk->BSRR = handle->pin_clk;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	891a      	ldrh	r2, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 800175a:	f7ff ff66 	bl	800162a <tm1637_delay>
  tm1637_delay();
 800175e:	f7ff ff64 	bl	800162a <tm1637_delay>

  /* Read ACK bit from TM1637  data line is released and clock is toggled to sample response */
  tmp = (handle->gpio_dat->IDR & handle->pin_dat) ? 1 : 0;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	8952      	ldrh	r2, [r2, #10]
 800176c:	4013      	ands	r3, r2
 800176e:	2b00      	cmp	r3, #0
 8001770:	bf14      	ite	ne
 8001772:	2301      	movne	r3, #1
 8001774:	2300      	moveq	r3, #0
 8001776:	b2db      	uxtb	r3, r3
 8001778:	73fb      	strb	r3, [r7, #15]
  handle->gpio_dat->BSRR = (tmp == 0) ? (handle->pin_dat << 16) : handle->pin_dat;
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d103      	bne.n	8001788 <tm1637_write+0xbc>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	895b      	ldrh	r3, [r3, #10]
 8001784:	041b      	lsls	r3, r3, #16
 8001786:	e001      	b.n	800178c <tm1637_write+0xc0>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	895b      	ldrh	r3, [r3, #10]
 800178c:	687a      	ldr	r2, [r7, #4]
 800178e:	6852      	ldr	r2, [r2, #4]
 8001790:	6193      	str	r3, [r2, #24]
  tm1637_delay();
 8001792:	f7ff ff4a 	bl	800162a <tm1637_delay>
  handle->gpio_clk->BSRR = handle->pin_clk << 16;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	891b      	ldrh	r3, [r3, #8]
 800179a:	461a      	mov	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	0412      	lsls	r2, r2, #16
 80017a2:	619a      	str	r2, [r3, #24]
  tm1637_delay();
 80017a4:	f7ff ff41 	bl	800162a <tm1637_delay>
  return (tm1637_err_t)tmp;
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <tm1637_temp>:


tm1637_err_t tm1637_temp(tm1637_t *handle, float temp)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	ed87 0a00 	vstr	s0, [r7]
    char buf[7] = "      ";
 80017c0:	4a76      	ldr	r2, [pc, #472]	@ (800199c <tm1637_temp+0x1e8>)
 80017c2:	f107 030c 	add.w	r3, r7, #12
 80017c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80017ca:	6018      	str	r0, [r3, #0]
 80017cc:	3304      	adds	r3, #4
 80017ce:	8019      	strh	r1, [r3, #0]
 80017d0:	3302      	adds	r3, #2
 80017d2:	0c0a      	lsrs	r2, r1, #16
 80017d4:	701a      	strb	r2, [r3, #0]
    int32_t val = (int32_t)(temp * 10.0f);
 80017d6:	edd7 7a00 	vldr	s15, [r7]
 80017da:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80017de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017e6:	ee17 3a90 	vmov	r3, s15
 80017ea:	61fb      	str	r3, [r7, #28]
    uint32_t abs_val = (val < 0) ? -val : val;
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	bfb8      	it	lt
 80017f2:	425b      	neglt	r3, r3
 80017f4:	61bb      	str	r3, [r7, #24]

    if (temp >= 100.0f) {
 80017f6:	edd7 7a00 	vldr	s15, [r7]
 80017fa:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 80019a0 <tm1637_temp+0x1ec>
 80017fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001806:	db31      	blt.n	800186c <tm1637_temp+0xb8>
        // [1] 100 : "123 "
        buf[0] = (abs_val / 1000) + '0';
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	4a66      	ldr	r2, [pc, #408]	@ (80019a4 <tm1637_temp+0x1f0>)
 800180c:	fba2 2303 	umull	r2, r3, r2, r3
 8001810:	099b      	lsrs	r3, r3, #6
 8001812:	b2db      	uxtb	r3, r3
 8001814:	3330      	adds	r3, #48	@ 0x30
 8001816:	b2db      	uxtb	r3, r3
 8001818:	733b      	strb	r3, [r7, #12]
        buf[1] = (abs_val / 100 % 10) + '0';
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	4a62      	ldr	r2, [pc, #392]	@ (80019a8 <tm1637_temp+0x1f4>)
 800181e:	fba2 2303 	umull	r2, r3, r2, r3
 8001822:	0959      	lsrs	r1, r3, #5
 8001824:	4b61      	ldr	r3, [pc, #388]	@ (80019ac <tm1637_temp+0x1f8>)
 8001826:	fba3 2301 	umull	r2, r3, r3, r1
 800182a:	08da      	lsrs	r2, r3, #3
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	1aca      	subs	r2, r1, r3
 8001836:	b2d3      	uxtb	r3, r2
 8001838:	3330      	adds	r3, #48	@ 0x30
 800183a:	b2db      	uxtb	r3, r3
 800183c:	737b      	strb	r3, [r7, #13]
        buf[2] = (abs_val / 10 % 10) + '0';
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	4a5a      	ldr	r2, [pc, #360]	@ (80019ac <tm1637_temp+0x1f8>)
 8001842:	fba2 2303 	umull	r2, r3, r2, r3
 8001846:	08d9      	lsrs	r1, r3, #3
 8001848:	4b58      	ldr	r3, [pc, #352]	@ (80019ac <tm1637_temp+0x1f8>)
 800184a:	fba3 2301 	umull	r2, r3, r3, r1
 800184e:	08da      	lsrs	r2, r3, #3
 8001850:	4613      	mov	r3, r2
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	4413      	add	r3, r2
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	1aca      	subs	r2, r1, r3
 800185a:	b2d3      	uxtb	r3, r2
 800185c:	3330      	adds	r3, #48	@ 0x30
 800185e:	b2db      	uxtb	r3, r3
 8001860:	73bb      	strb	r3, [r7, #14]
        buf[3] = ' ';
 8001862:	2320      	movs	r3, #32
 8001864:	73fb      	strb	r3, [r7, #15]
        buf[4] = '\0';
 8001866:	2300      	movs	r3, #0
 8001868:	743b      	strb	r3, [r7, #16]
 800186a:	e08c      	b.n	8001986 <tm1637_temp+0x1d2>
    }
    else if (temp <= -10.0f) {
 800186c:	edd7 7a00 	vldr	s15, [r7]
 8001870:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8001874:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	d823      	bhi.n	80018c6 <tm1637_temp+0x112>
        // [2] -10 : "-:12"
        uint32_t int_val = abs_val / 10;
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	4a4a      	ldr	r2, [pc, #296]	@ (80019ac <tm1637_temp+0x1f8>)
 8001882:	fba2 2303 	umull	r2, r3, r2, r3
 8001886:	08db      	lsrs	r3, r3, #3
 8001888:	617b      	str	r3, [r7, #20]
        buf[0] = '-';
 800188a:	232d      	movs	r3, #45	@ 0x2d
 800188c:	733b      	strb	r3, [r7, #12]
        buf[1] = '.';
 800188e:	232e      	movs	r3, #46	@ 0x2e
 8001890:	737b      	strb	r3, [r7, #13]
        buf[2] = (int_val / 10) + '0';
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	4a45      	ldr	r2, [pc, #276]	@ (80019ac <tm1637_temp+0x1f8>)
 8001896:	fba2 2303 	umull	r2, r3, r2, r3
 800189a:	08db      	lsrs	r3, r3, #3
 800189c:	b2db      	uxtb	r3, r3
 800189e:	3330      	adds	r3, #48	@ 0x30
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	73bb      	strb	r3, [r7, #14]
        buf[3] = (int_val % 10) + '0';
 80018a4:	6979      	ldr	r1, [r7, #20]
 80018a6:	4b41      	ldr	r3, [pc, #260]	@ (80019ac <tm1637_temp+0x1f8>)
 80018a8:	fba3 2301 	umull	r2, r3, r3, r1
 80018ac:	08da      	lsrs	r2, r3, #3
 80018ae:	4613      	mov	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	1aca      	subs	r2, r1, r3
 80018b8:	b2d3      	uxtb	r3, r2
 80018ba:	3330      	adds	r3, #48	@ 0x30
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	73fb      	strb	r3, [r7, #15]
        buf[4] = '\0';
 80018c0:	2300      	movs	r3, #0
 80018c2:	743b      	strb	r3, [r7, #16]
 80018c4:	e05f      	b.n	8001986 <tm1637_temp+0x1d2>
    }
    else if (temp < 0) {
 80018c6:	edd7 7a00 	vldr	s15, [r7]
 80018ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d2:	d526      	bpl.n	8001922 <tm1637_temp+0x16e>
        // [3] -10 ~ 0 : "-1:2"
        buf[0] = '-';
 80018d4:	232d      	movs	r3, #45	@ 0x2d
 80018d6:	733b      	strb	r3, [r7, #12]
        buf[1] = (abs_val / 10 % 10) + '0';
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	4a34      	ldr	r2, [pc, #208]	@ (80019ac <tm1637_temp+0x1f8>)
 80018dc:	fba2 2303 	umull	r2, r3, r2, r3
 80018e0:	08d9      	lsrs	r1, r3, #3
 80018e2:	4b32      	ldr	r3, [pc, #200]	@ (80019ac <tm1637_temp+0x1f8>)
 80018e4:	fba3 2301 	umull	r2, r3, r3, r1
 80018e8:	08da      	lsrs	r2, r3, #3
 80018ea:	4613      	mov	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4413      	add	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	1aca      	subs	r2, r1, r3
 80018f4:	b2d3      	uxtb	r3, r2
 80018f6:	3330      	adds	r3, #48	@ 0x30
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	737b      	strb	r3, [r7, #13]
        buf[2] = '.';
 80018fc:	232e      	movs	r3, #46	@ 0x2e
 80018fe:	73bb      	strb	r3, [r7, #14]
        buf[3] = (abs_val % 10) + '0';
 8001900:	69b9      	ldr	r1, [r7, #24]
 8001902:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <tm1637_temp+0x1f8>)
 8001904:	fba3 2301 	umull	r2, r3, r3, r1
 8001908:	08da      	lsrs	r2, r3, #3
 800190a:	4613      	mov	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	4413      	add	r3, r2
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	1aca      	subs	r2, r1, r3
 8001914:	b2d3      	uxtb	r3, r2
 8001916:	3330      	adds	r3, #48	@ 0x30
 8001918:	b2db      	uxtb	r3, r3
 800191a:	73fb      	strb	r3, [r7, #15]
        buf[4] = '\0';
 800191c:	2300      	movs	r3, #0
 800191e:	743b      	strb	r3, [r7, #16]
 8001920:	e031      	b.n	8001986 <tm1637_temp+0x1d2>
    }
    else {
        // [4] 0 ~ 99.9: "28:9"
        buf[0] = (abs_val / 100 == 0) ? ' ' : (abs_val / 100) + '0';
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	2b63      	cmp	r3, #99	@ 0x63
 8001926:	d908      	bls.n	800193a <tm1637_temp+0x186>
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	4a1f      	ldr	r2, [pc, #124]	@ (80019a8 <tm1637_temp+0x1f4>)
 800192c:	fba2 2303 	umull	r2, r3, r2, r3
 8001930:	095b      	lsrs	r3, r3, #5
 8001932:	b2db      	uxtb	r3, r3
 8001934:	3330      	adds	r3, #48	@ 0x30
 8001936:	b2db      	uxtb	r3, r3
 8001938:	e000      	b.n	800193c <tm1637_temp+0x188>
 800193a:	2320      	movs	r3, #32
 800193c:	733b      	strb	r3, [r7, #12]
        buf[1] = (abs_val / 10 % 10) + '0';
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	4a1a      	ldr	r2, [pc, #104]	@ (80019ac <tm1637_temp+0x1f8>)
 8001942:	fba2 2303 	umull	r2, r3, r2, r3
 8001946:	08d9      	lsrs	r1, r3, #3
 8001948:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <tm1637_temp+0x1f8>)
 800194a:	fba3 2301 	umull	r2, r3, r3, r1
 800194e:	08da      	lsrs	r2, r3, #3
 8001950:	4613      	mov	r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	4413      	add	r3, r2
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	1aca      	subs	r2, r1, r3
 800195a:	b2d3      	uxtb	r3, r2
 800195c:	3330      	adds	r3, #48	@ 0x30
 800195e:	b2db      	uxtb	r3, r3
 8001960:	737b      	strb	r3, [r7, #13]
        buf[2] = '.';
 8001962:	232e      	movs	r3, #46	@ 0x2e
 8001964:	73bb      	strb	r3, [r7, #14]
        buf[3] = (abs_val % 10) + '0';
 8001966:	69b9      	ldr	r1, [r7, #24]
 8001968:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <tm1637_temp+0x1f8>)
 800196a:	fba3 2301 	umull	r2, r3, r3, r1
 800196e:	08da      	lsrs	r2, r3, #3
 8001970:	4613      	mov	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	1aca      	subs	r2, r1, r3
 800197a:	b2d3      	uxtb	r3, r2
 800197c:	3330      	adds	r3, #48	@ 0x30
 800197e:	b2db      	uxtb	r3, r3
 8001980:	73fb      	strb	r3, [r7, #15]
        buf[4] = '\0';
 8001982:	2300      	movs	r3, #0
 8001984:	743b      	strb	r3, [r7, #16]
    }

    return tm1637_str(handle, buf);
 8001986:	f107 030c 	add.w	r3, r7, #12
 800198a:	4619      	mov	r1, r3
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff fc61 	bl	8001254 <tm1637_str>
 8001992:	4603      	mov	r3, r0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3720      	adds	r7, #32
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	08004084 	.word	0x08004084
 80019a0:	42c80000 	.word	0x42c80000
 80019a4:	10624dd3 	.word	0x10624dd3
 80019a8:	51eb851f 	.word	0x51eb851f
 80019ac:	cccccccd 	.word	0xcccccccd

080019b0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80019b4:	f000 fa86 	bl	8001ec4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80019b8:	f000 f83a 	bl	8001a30 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80019bc:	f000 f8f0 	bl	8001ba0 <MX_GPIO_Init>
	MX_TIM2_Init();
 80019c0:	f000 f8a2 	bl	8001b08 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 80019c4:	4815      	ldr	r0, [pc, #84]	@ (8001a1c <main+0x6c>)
 80019c6:	f001 faa9 	bl	8002f1c <HAL_TIM_Base_Start_IT>
	Ds18b20_Init();
 80019ca:	f7fe fdef 	bl	80005ac <Ds18b20_Init>
	tm1637_init(&seg);
 80019ce:	4814      	ldr	r0, [pc, #80]	@ (8001a20 <main+0x70>)
 80019d0:	f7ff fbbf 	bl	8001152 <tm1637_init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	tm1637_brightness(&seg, 1);
 80019d4:	2101      	movs	r1, #1
 80019d6:	4812      	ldr	r0, [pc, #72]	@ (8001a20 <main+0x70>)
 80019d8:	f7ff fbda 	bl	8001190 <tm1637_brightness>
	while (1) {
//		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);   // 
////		GPIOA->BSRR = GPIO_PIN_5;
		*(uint32_t*) 0x40020018 = 0x0020;
 80019dc:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <main+0x74>)
 80019de:	2220      	movs	r2, #32
 80019e0:	601a      	str	r2, [r3, #0]
		HAL_Delay(500);
 80019e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019e6:	f000 fadf 	bl	8001fa8 <HAL_Delay>
		*(uint32_t*) 0x40020018 = (uint32_t) 0x0020 << 16U;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <main+0x74>)
 80019ec:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80019f0:	601a      	str	r2, [r3, #0]
//		HAL_Delay(100);

		Ds18b20_ManualConvert();
 80019f2:	f7fe fe5d 	bl	80006b0 <Ds18b20_ManualConvert>
		if (ds18b20->DataIsValid) {
 80019f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a28 <main+0x78>)
 80019f8:	7b1b      	ldrb	r3, [r3, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d008      	beq.n	8001a10 <main+0x60>
			tm1637_temp(&seg, (*ds18b20).Temperature);
 80019fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <main+0x78>)
 8001a00:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a04:	eeb0 0a67 	vmov.f32	s0, s15
 8001a08:	4805      	ldr	r0, [pc, #20]	@ (8001a20 <main+0x70>)
 8001a0a:	f7ff fed3 	bl	80017b4 <tm1637_temp>
 8001a0e:	e7e5      	b.n	80019dc <main+0x2c>
		} else {
			//    "----"  "Err" 
			tm1637_printf(&seg, "Err ");
 8001a10:	4906      	ldr	r1, [pc, #24]	@ (8001a2c <main+0x7c>)
 8001a12:	4803      	ldr	r0, [pc, #12]	@ (8001a20 <main+0x70>)
 8001a14:	f7ff fde0 	bl	80015d8 <tm1637_printf>
		*(uint32_t*) 0x40020018 = 0x0020;
 8001a18:	e7e0      	b.n	80019dc <main+0x2c>
 8001a1a:	bf00      	nop
 8001a1c:	200000b0 	.word	0x200000b0
 8001a20:	20000000 	.word	0x20000000
 8001a24:	40020018 	.word	0x40020018
 8001a28:	20000088 	.word	0x20000088
 8001a2c:	0800408c 	.word	0x0800408c

08001a30 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b094      	sub	sp, #80	@ 0x50
 8001a34:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001a36:	f107 0320 	add.w	r3, r7, #32
 8001a3a:	2230      	movs	r2, #48	@ 0x30
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f001 fe96 	bl	8003770 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a44:	f107 030c 	add.w	r3, r7, #12
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001a54:	2300      	movs	r3, #0
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	4b29      	ldr	r3, [pc, #164]	@ (8001b00 <SystemClock_Config+0xd0>)
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5c:	4a28      	ldr	r2, [pc, #160]	@ (8001b00 <SystemClock_Config+0xd0>)
 8001a5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a62:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a64:	4b26      	ldr	r3, [pc, #152]	@ (8001b00 <SystemClock_Config+0xd0>)
 8001a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a70:	2300      	movs	r3, #0
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	4b23      	ldr	r3, [pc, #140]	@ (8001b04 <SystemClock_Config+0xd4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a7c:	4a21      	ldr	r2, [pc, #132]	@ (8001b04 <SystemClock_Config+0xd4>)
 8001a7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a82:	6013      	str	r3, [r2, #0]
 8001a84:	4b1f      	ldr	r3, [pc, #124]	@ (8001b04 <SystemClock_Config+0xd4>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a8c:	607b      	str	r3, [r7, #4]
 8001a8e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a90:	2302      	movs	r3, #2
 8001a92:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a94:	2301      	movs	r3, #1
 8001a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a98:	2310      	movs	r3, #16
 8001a9a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001aa4:	2308      	movs	r3, #8
 8001aa6:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 8001aa8:	2348      	movs	r3, #72	@ 0x48
 8001aaa:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001aac:	2302      	movs	r3, #2
 8001aae:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001ab4:	f107 0320 	add.w	r3, r7, #32
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 fd61 	bl	8002580 <HAL_RCC_OscConfig>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <SystemClock_Config+0x98>
		Error_Handler();
 8001ac4:	f000 f8f8 	bl	8001cb8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ac8:	230f      	movs	r3, #15
 8001aca:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001acc:	2302      	movs	r3, #2
 8001ace:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ad4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ad8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ada:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ade:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001ae0:	f107 030c 	add.w	r3, r7, #12
 8001ae4:	2102      	movs	r1, #2
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f000 ffc2 	bl	8002a70 <HAL_RCC_ClockConfig>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <SystemClock_Config+0xc6>
		Error_Handler();
 8001af2:	f000 f8e1 	bl	8001cb8 <Error_Handler>
	}
}
 8001af6:	bf00      	nop
 8001af8:	3750      	adds	r7, #80	@ 0x50
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40007000 	.word	0x40007000

08001b08 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001b0e:	f107 0308 	add.w	r3, r7, #8
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001b24:	4b1d      	ldr	r3, [pc, #116]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b26:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b2a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72 - 1;
 8001b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b2e:	2247      	movs	r2, #71	@ 0x47
 8001b30:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b32:	4b1a      	ldr	r3, [pc, #104]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 0xffff;
 8001b38:	4b18      	ldr	r3, [pc, #96]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b3e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	4b16      	ldr	r3, [pc, #88]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b46:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001b4c:	4813      	ldr	r0, [pc, #76]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b4e:	f001 f93b 	bl	8002dc8 <HAL_TIM_Base_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM2_Init+0x54>
		Error_Handler();
 8001b58:	f000 f8ae 	bl	8001cb8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b60:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001b62:	f107 0308 	add.w	r3, r7, #8
 8001b66:	4619      	mov	r1, r3
 8001b68:	480c      	ldr	r0, [pc, #48]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b6a:	f001 fb29 	bl	80031c0 <HAL_TIM_ConfigClockSource>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM2_Init+0x70>
		Error_Handler();
 8001b74:	f000 f8a0 	bl	8001cb8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001b80:	463b      	mov	r3, r7
 8001b82:	4619      	mov	r1, r3
 8001b84:	4805      	ldr	r0, [pc, #20]	@ (8001b9c <MX_TIM2_Init+0x94>)
 8001b86:	f001 fd35 	bl	80035f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8001b90:	f000 f892 	bl	8001cb8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001b94:	bf00      	nop
 8001b96:	3718      	adds	r7, #24
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	200000b0 	.word	0x200000b0

08001ba0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	@ 0x28
 8001ba4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
 8001bb4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
 8001bba:	4b3b      	ldr	r3, [pc, #236]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	4a3a      	ldr	r2, [pc, #232]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001bc0:	f043 0304 	orr.w	r3, r3, #4
 8001bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc6:	4b38      	ldr	r3, [pc, #224]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	f003 0304 	and.w	r3, r3, #4
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	4b34      	ldr	r3, [pc, #208]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	4a33      	ldr	r2, [pc, #204]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001bdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be2:	4b31      	ldr	r3, [pc, #196]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	4a2c      	ldr	r2, [pc, #176]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	60bb      	str	r3, [r7, #8]
 8001c08:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	607b      	str	r3, [r7, #4]
 8001c0e:	4b26      	ldr	r3, [pc, #152]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	4a25      	ldr	r2, [pc, #148]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001c14:	f043 0302 	orr.w	r3, r3, #2
 8001c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1a:	4b23      	ldr	r3, [pc, #140]	@ (8001ca8 <MX_GPIO_Init+0x108>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_SET);
 8001c26:	2201      	movs	r2, #1
 8001c28:	2120      	movs	r1, #32
 8001c2a:	4820      	ldr	r0, [pc, #128]	@ (8001cac <MX_GPIO_Init+0x10c>)
 8001c2c:	f000 fc8e 	bl	800254c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, FND_CLK_Pin | FND_DIO_Pin, GPIO_PIN_SET);
 8001c30:	2201      	movs	r2, #1
 8001c32:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8001c36:	481e      	ldr	r0, [pc, #120]	@ (8001cb0 <MX_GPIO_Init+0x110>)
 8001c38:	f000 fc88 	bl	800254c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(TEMP_DATA_GPIO_Port, TEMP_DATA_Pin, GPIO_PIN_SET);
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c42:	481c      	ldr	r0, [pc, #112]	@ (8001cb4 <MX_GPIO_Init+0x114>)
 8001c44:	f000 fc82 	bl	800254c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : GPIO_LED1_Pin */
	GPIO_InitStruct.Pin = GPIO_LED1_Pin;
 8001c48:	2320      	movs	r3, #32
 8001c4a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c54:	2302      	movs	r3, #2
 8001c56:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_LED1_GPIO_Port, &GPIO_InitStruct);
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4813      	ldr	r0, [pc, #76]	@ (8001cac <MX_GPIO_Init+0x10c>)
 8001c60:	f000 fad8 	bl	8002214 <HAL_GPIO_Init>

	/*Configure GPIO pins : FND_CLK_Pin FND_DIO_Pin */
	GPIO_InitStruct.Pin = FND_CLK_Pin | FND_DIO_Pin;
 8001c64:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c68:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001c6a:	2311      	movs	r3, #17
 8001c6c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c72:	2300      	movs	r3, #0
 8001c74:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c76:	f107 0314 	add.w	r3, r7, #20
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	480c      	ldr	r0, [pc, #48]	@ (8001cb0 <MX_GPIO_Init+0x110>)
 8001c7e:	f000 fac9 	bl	8002214 <HAL_GPIO_Init>

	/*Configure GPIO pin : TEMP_DATA_Pin */
	GPIO_InitStruct.Pin = TEMP_DATA_Pin;
 8001c82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c86:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c90:	2302      	movs	r3, #2
 8001c92:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(TEMP_DATA_GPIO_Port, &GPIO_InitStruct);
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4806      	ldr	r0, [pc, #24]	@ (8001cb4 <MX_GPIO_Init+0x114>)
 8001c9c:	f000 faba 	bl	8002214 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001ca0:	bf00      	nop
 8001ca2:	3728      	adds	r7, #40	@ 0x28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40020000 	.word	0x40020000
 8001cb0:	40020800 	.word	0x40020800
 8001cb4:	40020400 	.word	0x40020400

08001cb8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cbc:	b672      	cpsid	i
}
 8001cbe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <Error_Handler+0x8>

08001cc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	4b10      	ldr	r3, [pc, #64]	@ (8001d10 <HAL_MspInit+0x4c>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd2:	4a0f      	ldr	r2, [pc, #60]	@ (8001d10 <HAL_MspInit+0x4c>)
 8001cd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cda:	4b0d      	ldr	r3, [pc, #52]	@ (8001d10 <HAL_MspInit+0x4c>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	603b      	str	r3, [r7, #0]
 8001cea:	4b09      	ldr	r3, [pc, #36]	@ (8001d10 <HAL_MspInit+0x4c>)
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	4a08      	ldr	r2, [pc, #32]	@ (8001d10 <HAL_MspInit+0x4c>)
 8001cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cf6:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <HAL_MspInit+0x4c>)
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d02:	bf00      	nop
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	40023800 	.word	0x40023800

08001d14 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d24:	d115      	bne.n	8001d52 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <HAL_TIM_Base_MspInit+0x48>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	4a0b      	ldr	r2, [pc, #44]	@ (8001d5c <HAL_TIM_Base_MspInit+0x48>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d36:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <HAL_TIM_Base_MspInit+0x48>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2100      	movs	r1, #0
 8001d46:	201c      	movs	r0, #28
 8001d48:	f000 fa2d 	bl	80021a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d4c:	201c      	movs	r0, #28
 8001d4e:	f000 fa46 	bl	80021de <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40023800 	.word	0x40023800

08001d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d64:	bf00      	nop
 8001d66:	e7fd      	b.n	8001d64 <NMI_Handler+0x4>

08001d68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d6c:	bf00      	nop
 8001d6e:	e7fd      	b.n	8001d6c <HardFault_Handler+0x4>

08001d70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d74:	bf00      	nop
 8001d76:	e7fd      	b.n	8001d74 <MemManage_Handler+0x4>

08001d78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d7c:	bf00      	nop
 8001d7e:	e7fd      	b.n	8001d7c <BusFault_Handler+0x4>

08001d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d84:	bf00      	nop
 8001d86:	e7fd      	b.n	8001d84 <UsageFault_Handler+0x4>

08001d88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001db6:	f000 f8d7 	bl	8001f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
	...

08001dc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	m_time++;
 8001dc4:	4b04      	ldr	r3, [pc, #16]	@ (8001dd8 <TIM2_IRQHandler+0x18>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	4a03      	ldr	r2, [pc, #12]	@ (8001dd8 <TIM2_IRQHandler+0x18>)
 8001dcc:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dce:	4803      	ldr	r0, [pc, #12]	@ (8001ddc <TIM2_IRQHandler+0x1c>)
 8001dd0:	f001 f906 	bl	8002fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	200000f8 	.word	0x200000f8
 8001ddc:	200000b0 	.word	0x200000b0

08001de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001de8:	4a14      	ldr	r2, [pc, #80]	@ (8001e3c <_sbrk+0x5c>)
 8001dea:	4b15      	ldr	r3, [pc, #84]	@ (8001e40 <_sbrk+0x60>)
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001df4:	4b13      	ldr	r3, [pc, #76]	@ (8001e44 <_sbrk+0x64>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d102      	bne.n	8001e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dfc:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <_sbrk+0x64>)
 8001dfe:	4a12      	ldr	r2, [pc, #72]	@ (8001e48 <_sbrk+0x68>)
 8001e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e02:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <_sbrk+0x64>)
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4413      	add	r3, r2
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d207      	bcs.n	8001e20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e10:	f001 fcb6 	bl	8003780 <__errno>
 8001e14:	4603      	mov	r3, r0
 8001e16:	220c      	movs	r2, #12
 8001e18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e1e:	e009      	b.n	8001e34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e20:	4b08      	ldr	r3, [pc, #32]	@ (8001e44 <_sbrk+0x64>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e26:	4b07      	ldr	r3, [pc, #28]	@ (8001e44 <_sbrk+0x64>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	4a05      	ldr	r2, [pc, #20]	@ (8001e44 <_sbrk+0x64>)
 8001e30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e32:	68fb      	ldr	r3, [r7, #12]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20018000 	.word	0x20018000
 8001e40:	00000400 	.word	0x00000400
 8001e44:	200000fc 	.word	0x200000fc
 8001e48:	20000250 	.word	0x20000250

08001e4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e50:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <SystemInit+0x20>)
 8001e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e56:	4a05      	ldr	r2, [pc, #20]	@ (8001e6c <SystemInit+0x20>)
 8001e58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	e000ed00 	.word	0xe000ed00

08001e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ea8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e74:	f7ff ffea 	bl	8001e4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e78:	480c      	ldr	r0, [pc, #48]	@ (8001eac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e7a:	490d      	ldr	r1, [pc, #52]	@ (8001eb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001eb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e80:	e002      	b.n	8001e88 <LoopCopyDataInit>

08001e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e86:	3304      	adds	r3, #4

08001e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e8c:	d3f9      	bcc.n	8001e82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e90:	4c0a      	ldr	r4, [pc, #40]	@ (8001ebc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e94:	e001      	b.n	8001e9a <LoopFillZerobss>

08001e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e98:	3204      	adds	r2, #4

08001e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e9c:	d3fb      	bcc.n	8001e96 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001e9e:	f001 fc75 	bl	800378c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ea2:	f7ff fd85 	bl	80019b0 <main>
  bx  lr    
 8001ea6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ea8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001eb0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001eb4:	080040e8 	.word	0x080040e8
  ldr r2, =_sbss
 8001eb8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001ebc:	2000024c 	.word	0x2000024c

08001ec0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ec0:	e7fe      	b.n	8001ec0 <ADC_IRQHandler>
	...

08001ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8001f04 <HAL_Init+0x40>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8001f04 <HAL_Init+0x40>)
 8001ece:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ed2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <HAL_Init+0x40>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8001f04 <HAL_Init+0x40>)
 8001eda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ede:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ee0:	4b08      	ldr	r3, [pc, #32]	@ (8001f04 <HAL_Init+0x40>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a07      	ldr	r2, [pc, #28]	@ (8001f04 <HAL_Init+0x40>)
 8001ee6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eec:	2003      	movs	r0, #3
 8001eee:	f000 f94f 	bl	8002190 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ef2:	200f      	movs	r0, #15
 8001ef4:	f000 f808 	bl	8001f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ef8:	f7ff fee4 	bl	8001cc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40023c00 	.word	0x40023c00

08001f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f10:	4b12      	ldr	r3, [pc, #72]	@ (8001f5c <HAL_InitTick+0x54>)
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4b12      	ldr	r3, [pc, #72]	@ (8001f60 <HAL_InitTick+0x58>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f26:	4618      	mov	r0, r3
 8001f28:	f000 f967 	bl	80021fa <HAL_SYSTICK_Config>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e00e      	b.n	8001f54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2b0f      	cmp	r3, #15
 8001f3a:	d80a      	bhi.n	8001f52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	6879      	ldr	r1, [r7, #4]
 8001f40:	f04f 30ff 	mov.w	r0, #4294967295
 8001f44:	f000 f92f 	bl	80021a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f48:	4a06      	ldr	r2, [pc, #24]	@ (8001f64 <HAL_InitTick+0x5c>)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	e000      	b.n	8001f54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20000010 	.word	0x20000010
 8001f60:	20000018 	.word	0x20000018
 8001f64:	20000014 	.word	0x20000014

08001f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <HAL_IncTick+0x20>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <HAL_IncTick+0x24>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4413      	add	r3, r2
 8001f78:	4a04      	ldr	r2, [pc, #16]	@ (8001f8c <HAL_IncTick+0x24>)
 8001f7a:	6013      	str	r3, [r2, #0]
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	20000018 	.word	0x20000018
 8001f8c:	20000100 	.word	0x20000100

08001f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return uwTick;
 8001f94:	4b03      	ldr	r3, [pc, #12]	@ (8001fa4 <HAL_GetTick+0x14>)
 8001f96:	681b      	ldr	r3, [r3, #0]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	20000100 	.word	0x20000100

08001fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb0:	f7ff ffee 	bl	8001f90 <HAL_GetTick>
 8001fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc0:	d005      	beq.n	8001fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <HAL_Delay+0x44>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4413      	add	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fce:	bf00      	nop
 8001fd0:	f7ff ffde 	bl	8001f90 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d8f7      	bhi.n	8001fd0 <HAL_Delay+0x28>
  {
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000018 	.word	0x20000018

08001ff0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002000:	4b0c      	ldr	r3, [pc, #48]	@ (8002034 <__NVIC_SetPriorityGrouping+0x44>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002006:	68ba      	ldr	r2, [r7, #8]
 8002008:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800200c:	4013      	ands	r3, r2
 800200e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002018:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800201c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002022:	4a04      	ldr	r2, [pc, #16]	@ (8002034 <__NVIC_SetPriorityGrouping+0x44>)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	60d3      	str	r3, [r2, #12]
}
 8002028:	bf00      	nop
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800203c:	4b04      	ldr	r3, [pc, #16]	@ (8002050 <__NVIC_GetPriorityGrouping+0x18>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	0a1b      	lsrs	r3, r3, #8
 8002042:	f003 0307 	and.w	r3, r3, #7
}
 8002046:	4618      	mov	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800205e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002062:	2b00      	cmp	r3, #0
 8002064:	db0b      	blt.n	800207e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	f003 021f 	and.w	r2, r3, #31
 800206c:	4907      	ldr	r1, [pc, #28]	@ (800208c <__NVIC_EnableIRQ+0x38>)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	095b      	lsrs	r3, r3, #5
 8002074:	2001      	movs	r0, #1
 8002076:	fa00 f202 	lsl.w	r2, r0, r2
 800207a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000e100 	.word	0xe000e100

08002090 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	6039      	str	r1, [r7, #0]
 800209a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800209c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	db0a      	blt.n	80020ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	b2da      	uxtb	r2, r3
 80020a8:	490c      	ldr	r1, [pc, #48]	@ (80020dc <__NVIC_SetPriority+0x4c>)
 80020aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ae:	0112      	lsls	r2, r2, #4
 80020b0:	b2d2      	uxtb	r2, r2
 80020b2:	440b      	add	r3, r1
 80020b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b8:	e00a      	b.n	80020d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	b2da      	uxtb	r2, r3
 80020be:	4908      	ldr	r1, [pc, #32]	@ (80020e0 <__NVIC_SetPriority+0x50>)
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	f003 030f 	and.w	r3, r3, #15
 80020c6:	3b04      	subs	r3, #4
 80020c8:	0112      	lsls	r2, r2, #4
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	440b      	add	r3, r1
 80020ce:	761a      	strb	r2, [r3, #24]
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000e100 	.word	0xe000e100
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b089      	sub	sp, #36	@ 0x24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	60f8      	str	r0, [r7, #12]
 80020ec:	60b9      	str	r1, [r7, #8]
 80020ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f003 0307 	and.w	r3, r3, #7
 80020f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	f1c3 0307 	rsb	r3, r3, #7
 80020fe:	2b04      	cmp	r3, #4
 8002100:	bf28      	it	cs
 8002102:	2304      	movcs	r3, #4
 8002104:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	3304      	adds	r3, #4
 800210a:	2b06      	cmp	r3, #6
 800210c:	d902      	bls.n	8002114 <NVIC_EncodePriority+0x30>
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	3b03      	subs	r3, #3
 8002112:	e000      	b.n	8002116 <NVIC_EncodePriority+0x32>
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002118:	f04f 32ff 	mov.w	r2, #4294967295
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	43da      	mvns	r2, r3
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	401a      	ands	r2, r3
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800212c:	f04f 31ff 	mov.w	r1, #4294967295
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	fa01 f303 	lsl.w	r3, r1, r3
 8002136:	43d9      	mvns	r1, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800213c:	4313      	orrs	r3, r2
         );
}
 800213e:	4618      	mov	r0, r3
 8002140:	3724      	adds	r7, #36	@ 0x24
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
	...

0800214c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3b01      	subs	r3, #1
 8002158:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800215c:	d301      	bcc.n	8002162 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800215e:	2301      	movs	r3, #1
 8002160:	e00f      	b.n	8002182 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002162:	4a0a      	ldr	r2, [pc, #40]	@ (800218c <SysTick_Config+0x40>)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	3b01      	subs	r3, #1
 8002168:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800216a:	210f      	movs	r1, #15
 800216c:	f04f 30ff 	mov.w	r0, #4294967295
 8002170:	f7ff ff8e 	bl	8002090 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002174:	4b05      	ldr	r3, [pc, #20]	@ (800218c <SysTick_Config+0x40>)
 8002176:	2200      	movs	r2, #0
 8002178:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800217a:	4b04      	ldr	r3, [pc, #16]	@ (800218c <SysTick_Config+0x40>)
 800217c:	2207      	movs	r2, #7
 800217e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	e000e010 	.word	0xe000e010

08002190 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7ff ff29 	bl	8001ff0 <__NVIC_SetPriorityGrouping>
}
 800219e:	bf00      	nop
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b086      	sub	sp, #24
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	4603      	mov	r3, r0
 80021ae:	60b9      	str	r1, [r7, #8]
 80021b0:	607a      	str	r2, [r7, #4]
 80021b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021b4:	2300      	movs	r3, #0
 80021b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021b8:	f7ff ff3e 	bl	8002038 <__NVIC_GetPriorityGrouping>
 80021bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68b9      	ldr	r1, [r7, #8]
 80021c2:	6978      	ldr	r0, [r7, #20]
 80021c4:	f7ff ff8e 	bl	80020e4 <NVIC_EncodePriority>
 80021c8:	4602      	mov	r2, r0
 80021ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ce:	4611      	mov	r1, r2
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ff5d 	bl	8002090 <__NVIC_SetPriority>
}
 80021d6:	bf00      	nop
 80021d8:	3718      	adds	r7, #24
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	4603      	mov	r3, r0
 80021e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff31 	bl	8002054 <__NVIC_EnableIRQ>
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff ffa2 	bl	800214c <SysTick_Config>
 8002208:	4603      	mov	r3, r0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002214:	b480      	push	{r7}
 8002216:	b089      	sub	sp, #36	@ 0x24
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002226:	2300      	movs	r3, #0
 8002228:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800222a:	2300      	movs	r3, #0
 800222c:	61fb      	str	r3, [r7, #28]
 800222e:	e159      	b.n	80024e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002230:	2201      	movs	r2, #1
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	4013      	ands	r3, r2
 8002242:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002244:	693a      	ldr	r2, [r7, #16]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	429a      	cmp	r2, r3
 800224a:	f040 8148 	bne.w	80024de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	2b01      	cmp	r3, #1
 8002258:	d005      	beq.n	8002266 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002262:	2b02      	cmp	r3, #2
 8002264:	d130      	bne.n	80022c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	2203      	movs	r2, #3
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	43db      	mvns	r3, r3
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	4013      	ands	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4313      	orrs	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800229c:	2201      	movs	r2, #1
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	091b      	lsrs	r3, r3, #4
 80022b2:	f003 0201 	and.w	r2, r3, #1
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 0303 	and.w	r3, r3, #3
 80022d0:	2b03      	cmp	r3, #3
 80022d2:	d017      	beq.n	8002304 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	2203      	movs	r2, #3
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d123      	bne.n	8002358 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	08da      	lsrs	r2, r3, #3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3208      	adds	r2, #8
 8002318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800231c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	f003 0307 	and.w	r3, r3, #7
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	220f      	movs	r2, #15
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	691a      	ldr	r2, [r3, #16]
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	08da      	lsrs	r2, r3, #3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	3208      	adds	r2, #8
 8002352:	69b9      	ldr	r1, [r7, #24]
 8002354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	2203      	movs	r2, #3
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	4013      	ands	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0203 	and.w	r2, r3, #3
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4313      	orrs	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 80a2 	beq.w	80024de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	4b57      	ldr	r3, [pc, #348]	@ (80024fc <HAL_GPIO_Init+0x2e8>)
 80023a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a2:	4a56      	ldr	r2, [pc, #344]	@ (80024fc <HAL_GPIO_Init+0x2e8>)
 80023a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023aa:	4b54      	ldr	r3, [pc, #336]	@ (80024fc <HAL_GPIO_Init+0x2e8>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023b2:	60fb      	str	r3, [r7, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023b6:	4a52      	ldr	r2, [pc, #328]	@ (8002500 <HAL_GPIO_Init+0x2ec>)
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	089b      	lsrs	r3, r3, #2
 80023bc:	3302      	adds	r3, #2
 80023be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	220f      	movs	r2, #15
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43db      	mvns	r3, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4013      	ands	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a49      	ldr	r2, [pc, #292]	@ (8002504 <HAL_GPIO_Init+0x2f0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d019      	beq.n	8002416 <HAL_GPIO_Init+0x202>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a48      	ldr	r2, [pc, #288]	@ (8002508 <HAL_GPIO_Init+0x2f4>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d013      	beq.n	8002412 <HAL_GPIO_Init+0x1fe>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a47      	ldr	r2, [pc, #284]	@ (800250c <HAL_GPIO_Init+0x2f8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d00d      	beq.n	800240e <HAL_GPIO_Init+0x1fa>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a46      	ldr	r2, [pc, #280]	@ (8002510 <HAL_GPIO_Init+0x2fc>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d007      	beq.n	800240a <HAL_GPIO_Init+0x1f6>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a45      	ldr	r2, [pc, #276]	@ (8002514 <HAL_GPIO_Init+0x300>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d101      	bne.n	8002406 <HAL_GPIO_Init+0x1f2>
 8002402:	2304      	movs	r3, #4
 8002404:	e008      	b.n	8002418 <HAL_GPIO_Init+0x204>
 8002406:	2307      	movs	r3, #7
 8002408:	e006      	b.n	8002418 <HAL_GPIO_Init+0x204>
 800240a:	2303      	movs	r3, #3
 800240c:	e004      	b.n	8002418 <HAL_GPIO_Init+0x204>
 800240e:	2302      	movs	r3, #2
 8002410:	e002      	b.n	8002418 <HAL_GPIO_Init+0x204>
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <HAL_GPIO_Init+0x204>
 8002416:	2300      	movs	r3, #0
 8002418:	69fa      	ldr	r2, [r7, #28]
 800241a:	f002 0203 	and.w	r2, r2, #3
 800241e:	0092      	lsls	r2, r2, #2
 8002420:	4093      	lsls	r3, r2
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4313      	orrs	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002428:	4935      	ldr	r1, [pc, #212]	@ (8002500 <HAL_GPIO_Init+0x2ec>)
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	089b      	lsrs	r3, r3, #2
 800242e:	3302      	adds	r3, #2
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002436:	4b38      	ldr	r3, [pc, #224]	@ (8002518 <HAL_GPIO_Init+0x304>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	43db      	mvns	r3, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4013      	ands	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	4313      	orrs	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800245a:	4a2f      	ldr	r2, [pc, #188]	@ (8002518 <HAL_GPIO_Init+0x304>)
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002460:	4b2d      	ldr	r3, [pc, #180]	@ (8002518 <HAL_GPIO_Init+0x304>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	43db      	mvns	r3, r3
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	4013      	ands	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d003      	beq.n	8002484 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	4313      	orrs	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002484:	4a24      	ldr	r2, [pc, #144]	@ (8002518 <HAL_GPIO_Init+0x304>)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800248a:	4b23      	ldr	r3, [pc, #140]	@ (8002518 <HAL_GPIO_Init+0x304>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	43db      	mvns	r3, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4013      	ands	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d003      	beq.n	80024ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002518 <HAL_GPIO_Init+0x304>)
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024b4:	4b18      	ldr	r3, [pc, #96]	@ (8002518 <HAL_GPIO_Init+0x304>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	43db      	mvns	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4013      	ands	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024d0:	69ba      	ldr	r2, [r7, #24]
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024d8:	4a0f      	ldr	r2, [pc, #60]	@ (8002518 <HAL_GPIO_Init+0x304>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3301      	adds	r3, #1
 80024e2:	61fb      	str	r3, [r7, #28]
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	2b0f      	cmp	r3, #15
 80024e8:	f67f aea2 	bls.w	8002230 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	3724      	adds	r7, #36	@ 0x24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40023800 	.word	0x40023800
 8002500:	40013800 	.word	0x40013800
 8002504:	40020000 	.word	0x40020000
 8002508:	40020400 	.word	0x40020400
 800250c:	40020800 	.word	0x40020800
 8002510:	40020c00 	.word	0x40020c00
 8002514:	40021000 	.word	0x40021000
 8002518:	40013c00 	.word	0x40013c00

0800251c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	460b      	mov	r3, r1
 8002526:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	691a      	ldr	r2, [r3, #16]
 800252c:	887b      	ldrh	r3, [r7, #2]
 800252e:	4013      	ands	r3, r2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d002      	beq.n	800253a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
 8002538:	e001      	b.n	800253e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800253a:	2300      	movs	r3, #0
 800253c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800253e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	460b      	mov	r3, r1
 8002556:	807b      	strh	r3, [r7, #2]
 8002558:	4613      	mov	r3, r2
 800255a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800255c:	787b      	ldrb	r3, [r7, #1]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002562:	887a      	ldrh	r2, [r7, #2]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002568:	e003      	b.n	8002572 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800256a:	887b      	ldrh	r3, [r7, #2]
 800256c:	041a      	lsls	r2, r3, #16
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	619a      	str	r2, [r3, #24]
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
	...

08002580 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b086      	sub	sp, #24
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e267      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d075      	beq.n	800268a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800259e:	4b88      	ldr	r3, [pc, #544]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 030c 	and.w	r3, r3, #12
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	d00c      	beq.n	80025c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025aa:	4b85      	ldr	r3, [pc, #532]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025b2:	2b08      	cmp	r3, #8
 80025b4:	d112      	bne.n	80025dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025b6:	4b82      	ldr	r3, [pc, #520]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025c2:	d10b      	bne.n	80025dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c4:	4b7e      	ldr	r3, [pc, #504]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d05b      	beq.n	8002688 <HAL_RCC_OscConfig+0x108>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d157      	bne.n	8002688 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e242      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025e4:	d106      	bne.n	80025f4 <HAL_RCC_OscConfig+0x74>
 80025e6:	4b76      	ldr	r3, [pc, #472]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a75      	ldr	r2, [pc, #468]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80025ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f0:	6013      	str	r3, [r2, #0]
 80025f2:	e01d      	b.n	8002630 <HAL_RCC_OscConfig+0xb0>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025fc:	d10c      	bne.n	8002618 <HAL_RCC_OscConfig+0x98>
 80025fe:	4b70      	ldr	r3, [pc, #448]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a6f      	ldr	r2, [pc, #444]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002604:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	4b6d      	ldr	r3, [pc, #436]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a6c      	ldr	r2, [pc, #432]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	e00b      	b.n	8002630 <HAL_RCC_OscConfig+0xb0>
 8002618:	4b69      	ldr	r3, [pc, #420]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a68      	ldr	r2, [pc, #416]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 800261e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002622:	6013      	str	r3, [r2, #0]
 8002624:	4b66      	ldr	r3, [pc, #408]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a65      	ldr	r2, [pc, #404]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 800262a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800262e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d013      	beq.n	8002660 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002638:	f7ff fcaa 	bl	8001f90 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002640:	f7ff fca6 	bl	8001f90 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b64      	cmp	r3, #100	@ 0x64
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e207      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002652:	4b5b      	ldr	r3, [pc, #364]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d0f0      	beq.n	8002640 <HAL_RCC_OscConfig+0xc0>
 800265e:	e014      	b.n	800268a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002660:	f7ff fc96 	bl	8001f90 <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002668:	f7ff fc92 	bl	8001f90 <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b64      	cmp	r3, #100	@ 0x64
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e1f3      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800267a:	4b51      	ldr	r3, [pc, #324]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1f0      	bne.n	8002668 <HAL_RCC_OscConfig+0xe8>
 8002686:	e000      	b.n	800268a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002688:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d063      	beq.n	800275e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002696:	4b4a      	ldr	r3, [pc, #296]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	f003 030c 	and.w	r3, r3, #12
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00b      	beq.n	80026ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026a2:	4b47      	ldr	r3, [pc, #284]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026aa:	2b08      	cmp	r3, #8
 80026ac:	d11c      	bne.n	80026e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026ae:	4b44      	ldr	r3, [pc, #272]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d116      	bne.n	80026e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ba:	4b41      	ldr	r3, [pc, #260]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d005      	beq.n	80026d2 <HAL_RCC_OscConfig+0x152>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d001      	beq.n	80026d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e1c7      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d2:	4b3b      	ldr	r3, [pc, #236]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	4937      	ldr	r1, [pc, #220]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026e6:	e03a      	b.n	800275e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d020      	beq.n	8002732 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026f0:	4b34      	ldr	r3, [pc, #208]	@ (80027c4 <HAL_RCC_OscConfig+0x244>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f6:	f7ff fc4b 	bl	8001f90 <HAL_GetTick>
 80026fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026fe:	f7ff fc47 	bl	8001f90 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e1a8      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002710:	4b2b      	ldr	r3, [pc, #172]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0302 	and.w	r3, r3, #2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d0f0      	beq.n	80026fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800271c:	4b28      	ldr	r3, [pc, #160]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	4925      	ldr	r1, [pc, #148]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 800272c:	4313      	orrs	r3, r2
 800272e:	600b      	str	r3, [r1, #0]
 8002730:	e015      	b.n	800275e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002732:	4b24      	ldr	r3, [pc, #144]	@ (80027c4 <HAL_RCC_OscConfig+0x244>)
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002738:	f7ff fc2a 	bl	8001f90 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002740:	f7ff fc26 	bl	8001f90 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e187      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002752:	4b1b      	ldr	r3, [pc, #108]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b00      	cmp	r3, #0
 8002768:	d036      	beq.n	80027d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d016      	beq.n	80027a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002772:	4b15      	ldr	r3, [pc, #84]	@ (80027c8 <HAL_RCC_OscConfig+0x248>)
 8002774:	2201      	movs	r2, #1
 8002776:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7ff fc0a 	bl	8001f90 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002780:	f7ff fc06 	bl	8001f90 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e167      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002792:	4b0b      	ldr	r3, [pc, #44]	@ (80027c0 <HAL_RCC_OscConfig+0x240>)
 8002794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0f0      	beq.n	8002780 <HAL_RCC_OscConfig+0x200>
 800279e:	e01b      	b.n	80027d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027a0:	4b09      	ldr	r3, [pc, #36]	@ (80027c8 <HAL_RCC_OscConfig+0x248>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a6:	f7ff fbf3 	bl	8001f90 <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ac:	e00e      	b.n	80027cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ae:	f7ff fbef 	bl	8001f90 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d907      	bls.n	80027cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e150      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
 80027c0:	40023800 	.word	0x40023800
 80027c4:	42470000 	.word	0x42470000
 80027c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027cc:	4b88      	ldr	r3, [pc, #544]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 80027ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1ea      	bne.n	80027ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 8097 	beq.w	8002914 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027e6:	2300      	movs	r3, #0
 80027e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ea:	4b81      	ldr	r3, [pc, #516]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10f      	bne.n	8002816 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	60bb      	str	r3, [r7, #8]
 80027fa:	4b7d      	ldr	r3, [pc, #500]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fe:	4a7c      	ldr	r2, [pc, #496]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002804:	6413      	str	r3, [r2, #64]	@ 0x40
 8002806:	4b7a      	ldr	r3, [pc, #488]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800280e:	60bb      	str	r3, [r7, #8]
 8002810:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002812:	2301      	movs	r3, #1
 8002814:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002816:	4b77      	ldr	r3, [pc, #476]	@ (80029f4 <HAL_RCC_OscConfig+0x474>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800281e:	2b00      	cmp	r3, #0
 8002820:	d118      	bne.n	8002854 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002822:	4b74      	ldr	r3, [pc, #464]	@ (80029f4 <HAL_RCC_OscConfig+0x474>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a73      	ldr	r2, [pc, #460]	@ (80029f4 <HAL_RCC_OscConfig+0x474>)
 8002828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800282c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800282e:	f7ff fbaf 	bl	8001f90 <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002836:	f7ff fbab 	bl	8001f90 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e10c      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002848:	4b6a      	ldr	r3, [pc, #424]	@ (80029f4 <HAL_RCC_OscConfig+0x474>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0f0      	beq.n	8002836 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d106      	bne.n	800286a <HAL_RCC_OscConfig+0x2ea>
 800285c:	4b64      	ldr	r3, [pc, #400]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 800285e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002860:	4a63      	ldr	r2, [pc, #396]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6713      	str	r3, [r2, #112]	@ 0x70
 8002868:	e01c      	b.n	80028a4 <HAL_RCC_OscConfig+0x324>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	2b05      	cmp	r3, #5
 8002870:	d10c      	bne.n	800288c <HAL_RCC_OscConfig+0x30c>
 8002872:	4b5f      	ldr	r3, [pc, #380]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002876:	4a5e      	ldr	r2, [pc, #376]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002878:	f043 0304 	orr.w	r3, r3, #4
 800287c:	6713      	str	r3, [r2, #112]	@ 0x70
 800287e:	4b5c      	ldr	r3, [pc, #368]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002880:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002882:	4a5b      	ldr	r2, [pc, #364]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002884:	f043 0301 	orr.w	r3, r3, #1
 8002888:	6713      	str	r3, [r2, #112]	@ 0x70
 800288a:	e00b      	b.n	80028a4 <HAL_RCC_OscConfig+0x324>
 800288c:	4b58      	ldr	r3, [pc, #352]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 800288e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002890:	4a57      	ldr	r2, [pc, #348]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002892:	f023 0301 	bic.w	r3, r3, #1
 8002896:	6713      	str	r3, [r2, #112]	@ 0x70
 8002898:	4b55      	ldr	r3, [pc, #340]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 800289a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800289c:	4a54      	ldr	r2, [pc, #336]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 800289e:	f023 0304 	bic.w	r3, r3, #4
 80028a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d015      	beq.n	80028d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ac:	f7ff fb70 	bl	8001f90 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b2:	e00a      	b.n	80028ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028b4:	f7ff fb6c 	bl	8001f90 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e0cb      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ca:	4b49      	ldr	r3, [pc, #292]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 80028cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0ee      	beq.n	80028b4 <HAL_RCC_OscConfig+0x334>
 80028d6:	e014      	b.n	8002902 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028d8:	f7ff fb5a 	bl	8001f90 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028de:	e00a      	b.n	80028f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e0:	f7ff fb56 	bl	8001f90 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e0b5      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028f6:	4b3e      	ldr	r3, [pc, #248]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 80028f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1ee      	bne.n	80028e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002902:	7dfb      	ldrb	r3, [r7, #23]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d105      	bne.n	8002914 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002908:	4b39      	ldr	r3, [pc, #228]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	4a38      	ldr	r2, [pc, #224]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 800290e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002912:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	2b00      	cmp	r3, #0
 800291a:	f000 80a1 	beq.w	8002a60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800291e:	4b34      	ldr	r3, [pc, #208]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 030c 	and.w	r3, r3, #12
 8002926:	2b08      	cmp	r3, #8
 8002928:	d05c      	beq.n	80029e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	2b02      	cmp	r3, #2
 8002930:	d141      	bne.n	80029b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002932:	4b31      	ldr	r3, [pc, #196]	@ (80029f8 <HAL_RCC_OscConfig+0x478>)
 8002934:	2200      	movs	r2, #0
 8002936:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002938:	f7ff fb2a 	bl	8001f90 <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002940:	f7ff fb26 	bl	8001f90 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e087      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002952:	4b27      	ldr	r3, [pc, #156]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1f0      	bne.n	8002940 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69da      	ldr	r2, [r3, #28]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	019b      	lsls	r3, r3, #6
 800296e:	431a      	orrs	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002974:	085b      	lsrs	r3, r3, #1
 8002976:	3b01      	subs	r3, #1
 8002978:	041b      	lsls	r3, r3, #16
 800297a:	431a      	orrs	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002980:	061b      	lsls	r3, r3, #24
 8002982:	491b      	ldr	r1, [pc, #108]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 8002984:	4313      	orrs	r3, r2
 8002986:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002988:	4b1b      	ldr	r3, [pc, #108]	@ (80029f8 <HAL_RCC_OscConfig+0x478>)
 800298a:	2201      	movs	r2, #1
 800298c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298e:	f7ff faff 	bl	8001f90 <HAL_GetTick>
 8002992:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002994:	e008      	b.n	80029a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002996:	f7ff fafb 	bl	8001f90 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e05c      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029a8:	4b11      	ldr	r3, [pc, #68]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d0f0      	beq.n	8002996 <HAL_RCC_OscConfig+0x416>
 80029b4:	e054      	b.n	8002a60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b6:	4b10      	ldr	r3, [pc, #64]	@ (80029f8 <HAL_RCC_OscConfig+0x478>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029bc:	f7ff fae8 	bl	8001f90 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c4:	f7ff fae4 	bl	8001f90 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e045      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d6:	4b06      	ldr	r3, [pc, #24]	@ (80029f0 <HAL_RCC_OscConfig+0x470>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f0      	bne.n	80029c4 <HAL_RCC_OscConfig+0x444>
 80029e2:	e03d      	b.n	8002a60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d107      	bne.n	80029fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e038      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40007000 	.word	0x40007000
 80029f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029fc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a6c <HAL_RCC_OscConfig+0x4ec>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d028      	beq.n	8002a5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d121      	bne.n	8002a5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d11a      	bne.n	8002a5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d111      	bne.n	8002a5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a42:	085b      	lsrs	r3, r3, #1
 8002a44:	3b01      	subs	r3, #1
 8002a46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d107      	bne.n	8002a5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d001      	beq.n	8002a60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e000      	b.n	8002a62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3718      	adds	r7, #24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	40023800 	.word	0x40023800

08002a70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e0cc      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a84:	4b68      	ldr	r3, [pc, #416]	@ (8002c28 <HAL_RCC_ClockConfig+0x1b8>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0307 	and.w	r3, r3, #7
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d90c      	bls.n	8002aac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a92:	4b65      	ldr	r3, [pc, #404]	@ (8002c28 <HAL_RCC_ClockConfig+0x1b8>)
 8002a94:	683a      	ldr	r2, [r7, #0]
 8002a96:	b2d2      	uxtb	r2, r2
 8002a98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a9a:	4b63      	ldr	r3, [pc, #396]	@ (8002c28 <HAL_RCC_ClockConfig+0x1b8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d001      	beq.n	8002aac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e0b8      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d020      	beq.n	8002afa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d005      	beq.n	8002ad0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ac4:	4b59      	ldr	r3, [pc, #356]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	4a58      	ldr	r2, [pc, #352]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002aca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ace:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002adc:	4b53      	ldr	r3, [pc, #332]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	4a52      	ldr	r2, [pc, #328]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002ae2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ae6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae8:	4b50      	ldr	r3, [pc, #320]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	494d      	ldr	r1, [pc, #308]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d044      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d107      	bne.n	8002b1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0e:	4b47      	ldr	r3, [pc, #284]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d119      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e07f      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d003      	beq.n	8002b2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b2a:	2b03      	cmp	r3, #3
 8002b2c:	d107      	bne.n	8002b3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b2e:	4b3f      	ldr	r3, [pc, #252]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d109      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e06f      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b3e:	4b3b      	ldr	r3, [pc, #236]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0302 	and.w	r3, r3, #2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e067      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b4e:	4b37      	ldr	r3, [pc, #220]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f023 0203 	bic.w	r2, r3, #3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	4934      	ldr	r1, [pc, #208]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b60:	f7ff fa16 	bl	8001f90 <HAL_GetTick>
 8002b64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b66:	e00a      	b.n	8002b7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b68:	f7ff fa12 	bl	8001f90 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e04f      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b7e:	4b2b      	ldr	r3, [pc, #172]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 020c 	and.w	r2, r3, #12
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d1eb      	bne.n	8002b68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b90:	4b25      	ldr	r3, [pc, #148]	@ (8002c28 <HAL_RCC_ClockConfig+0x1b8>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d20c      	bcs.n	8002bb8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9e:	4b22      	ldr	r3, [pc, #136]	@ (8002c28 <HAL_RCC_ClockConfig+0x1b8>)
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ba6:	4b20      	ldr	r3, [pc, #128]	@ (8002c28 <HAL_RCC_ClockConfig+0x1b8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d001      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e032      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bc4:	4b19      	ldr	r3, [pc, #100]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	4916      	ldr	r1, [pc, #88]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0308 	and.w	r3, r3, #8
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d009      	beq.n	8002bf6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002be2:	4b12      	ldr	r3, [pc, #72]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	490e      	ldr	r1, [pc, #56]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002bf6:	f000 f821 	bl	8002c3c <HAL_RCC_GetSysClockFreq>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002c2c <HAL_RCC_ClockConfig+0x1bc>)
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	091b      	lsrs	r3, r3, #4
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	490a      	ldr	r1, [pc, #40]	@ (8002c30 <HAL_RCC_ClockConfig+0x1c0>)
 8002c08:	5ccb      	ldrb	r3, [r1, r3]
 8002c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0e:	4a09      	ldr	r2, [pc, #36]	@ (8002c34 <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c12:	4b09      	ldr	r3, [pc, #36]	@ (8002c38 <HAL_RCC_ClockConfig+0x1c8>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff f976 	bl	8001f08 <HAL_InitTick>

  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40023c00 	.word	0x40023c00
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	08004094 	.word	0x08004094
 8002c34:	20000010 	.word	0x20000010
 8002c38:	20000014 	.word	0x20000014

08002c3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c40:	b090      	sub	sp, #64	@ 0x40
 8002c42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c54:	4b59      	ldr	r3, [pc, #356]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f003 030c 	and.w	r3, r3, #12
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d00d      	beq.n	8002c7c <HAL_RCC_GetSysClockFreq+0x40>
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	f200 80a1 	bhi.w	8002da8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d002      	beq.n	8002c70 <HAL_RCC_GetSysClockFreq+0x34>
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d003      	beq.n	8002c76 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c6e:	e09b      	b.n	8002da8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c70:	4b53      	ldr	r3, [pc, #332]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c74:	e09b      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c76:	4b53      	ldr	r3, [pc, #332]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c78:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c7a:	e098      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c7c:	4b4f      	ldr	r3, [pc, #316]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c84:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c86:	4b4d      	ldr	r3, [pc, #308]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d028      	beq.n	8002ce4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c92:	4b4a      	ldr	r3, [pc, #296]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	099b      	lsrs	r3, r3, #6
 8002c98:	2200      	movs	r2, #0
 8002c9a:	623b      	str	r3, [r7, #32]
 8002c9c:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c9e:	6a3b      	ldr	r3, [r7, #32]
 8002ca0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	4b47      	ldr	r3, [pc, #284]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ca8:	fb03 f201 	mul.w	r2, r3, r1
 8002cac:	2300      	movs	r3, #0
 8002cae:	fb00 f303 	mul.w	r3, r0, r3
 8002cb2:	4413      	add	r3, r2
 8002cb4:	4a43      	ldr	r2, [pc, #268]	@ (8002dc4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002cb6:	fba0 1202 	umull	r1, r2, r0, r2
 8002cba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002cbc:	460a      	mov	r2, r1
 8002cbe:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002cc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cc2:	4413      	add	r3, r2
 8002cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cc8:	2200      	movs	r2, #0
 8002cca:	61bb      	str	r3, [r7, #24]
 8002ccc:	61fa      	str	r2, [r7, #28]
 8002cce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cd2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002cd6:	f7fd fad3 	bl	8000280 <__aeabi_uldivmod>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4613      	mov	r3, r2
 8002ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ce2:	e053      	b.n	8002d8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ce4:	4b35      	ldr	r3, [pc, #212]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	099b      	lsrs	r3, r3, #6
 8002cea:	2200      	movs	r2, #0
 8002cec:	613b      	str	r3, [r7, #16]
 8002cee:	617a      	str	r2, [r7, #20]
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002cf6:	f04f 0b00 	mov.w	fp, #0
 8002cfa:	4652      	mov	r2, sl
 8002cfc:	465b      	mov	r3, fp
 8002cfe:	f04f 0000 	mov.w	r0, #0
 8002d02:	f04f 0100 	mov.w	r1, #0
 8002d06:	0159      	lsls	r1, r3, #5
 8002d08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d0c:	0150      	lsls	r0, r2, #5
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	ebb2 080a 	subs.w	r8, r2, sl
 8002d16:	eb63 090b 	sbc.w	r9, r3, fp
 8002d1a:	f04f 0200 	mov.w	r2, #0
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002d26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002d2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002d2e:	ebb2 0408 	subs.w	r4, r2, r8
 8002d32:	eb63 0509 	sbc.w	r5, r3, r9
 8002d36:	f04f 0200 	mov.w	r2, #0
 8002d3a:	f04f 0300 	mov.w	r3, #0
 8002d3e:	00eb      	lsls	r3, r5, #3
 8002d40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d44:	00e2      	lsls	r2, r4, #3
 8002d46:	4614      	mov	r4, r2
 8002d48:	461d      	mov	r5, r3
 8002d4a:	eb14 030a 	adds.w	r3, r4, sl
 8002d4e:	603b      	str	r3, [r7, #0]
 8002d50:	eb45 030b 	adc.w	r3, r5, fp
 8002d54:	607b      	str	r3, [r7, #4]
 8002d56:	f04f 0200 	mov.w	r2, #0
 8002d5a:	f04f 0300 	mov.w	r3, #0
 8002d5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d62:	4629      	mov	r1, r5
 8002d64:	028b      	lsls	r3, r1, #10
 8002d66:	4621      	mov	r1, r4
 8002d68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d6c:	4621      	mov	r1, r4
 8002d6e:	028a      	lsls	r2, r1, #10
 8002d70:	4610      	mov	r0, r2
 8002d72:	4619      	mov	r1, r3
 8002d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d76:	2200      	movs	r2, #0
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	60fa      	str	r2, [r7, #12]
 8002d7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d80:	f7fd fa7e 	bl	8000280 <__aeabi_uldivmod>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4613      	mov	r3, r2
 8002d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x180>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	0c1b      	lsrs	r3, r3, #16
 8002d92:	f003 0303 	and.w	r3, r3, #3
 8002d96:	3301      	adds	r3, #1
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002d9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002da6:	e002      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002da8:	4b05      	ldr	r3, [pc, #20]	@ (8002dc0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002daa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002dac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3740      	adds	r7, #64	@ 0x40
 8002db4:	46bd      	mov	sp, r7
 8002db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dba:	bf00      	nop
 8002dbc:	40023800 	.word	0x40023800
 8002dc0:	00f42400 	.word	0x00f42400
 8002dc4:	017d7840 	.word	0x017d7840

08002dc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e041      	b.n	8002e5e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d106      	bne.n	8002df4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7fe ff90 	bl	8001d14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2202      	movs	r2, #2
 8002df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3304      	adds	r3, #4
 8002e04:	4619      	mov	r1, r3
 8002e06:	4610      	mov	r0, r2
 8002e08:	f000 fad4 	bl	80033b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
	...

08002e68 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d001      	beq.n	8002e80 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e03c      	b.n	8002efa <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2202      	movs	r2, #2
 8002e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8002f08 <HAL_TIM_Base_Start+0xa0>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d018      	beq.n	8002ec4 <HAL_TIM_Base_Start+0x5c>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e9a:	d013      	beq.n	8002ec4 <HAL_TIM_Base_Start+0x5c>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a1a      	ldr	r2, [pc, #104]	@ (8002f0c <HAL_TIM_Base_Start+0xa4>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d00e      	beq.n	8002ec4 <HAL_TIM_Base_Start+0x5c>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a19      	ldr	r2, [pc, #100]	@ (8002f10 <HAL_TIM_Base_Start+0xa8>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d009      	beq.n	8002ec4 <HAL_TIM_Base_Start+0x5c>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a17      	ldr	r2, [pc, #92]	@ (8002f14 <HAL_TIM_Base_Start+0xac>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d004      	beq.n	8002ec4 <HAL_TIM_Base_Start+0x5c>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a16      	ldr	r2, [pc, #88]	@ (8002f18 <HAL_TIM_Base_Start+0xb0>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d111      	bne.n	8002ee8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2b06      	cmp	r3, #6
 8002ed4:	d010      	beq.n	8002ef8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f042 0201 	orr.w	r2, r2, #1
 8002ee4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ee6:	e007      	b.n	8002ef8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 0201 	orr.w	r2, r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3714      	adds	r7, #20
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40010000 	.word	0x40010000
 8002f0c:	40000400 	.word	0x40000400
 8002f10:	40000800 	.word	0x40000800
 8002f14:	40000c00 	.word	0x40000c00
 8002f18:	40014000 	.word	0x40014000

08002f1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d001      	beq.n	8002f34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e044      	b.n	8002fbe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2202      	movs	r2, #2
 8002f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f042 0201 	orr.w	r2, r2, #1
 8002f4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a1e      	ldr	r2, [pc, #120]	@ (8002fcc <HAL_TIM_Base_Start_IT+0xb0>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d018      	beq.n	8002f88 <HAL_TIM_Base_Start_IT+0x6c>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f5e:	d013      	beq.n	8002f88 <HAL_TIM_Base_Start_IT+0x6c>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a1a      	ldr	r2, [pc, #104]	@ (8002fd0 <HAL_TIM_Base_Start_IT+0xb4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d00e      	beq.n	8002f88 <HAL_TIM_Base_Start_IT+0x6c>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a19      	ldr	r2, [pc, #100]	@ (8002fd4 <HAL_TIM_Base_Start_IT+0xb8>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d009      	beq.n	8002f88 <HAL_TIM_Base_Start_IT+0x6c>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a17      	ldr	r2, [pc, #92]	@ (8002fd8 <HAL_TIM_Base_Start_IT+0xbc>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d004      	beq.n	8002f88 <HAL_TIM_Base_Start_IT+0x6c>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a16      	ldr	r2, [pc, #88]	@ (8002fdc <HAL_TIM_Base_Start_IT+0xc0>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d111      	bne.n	8002fac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2b06      	cmp	r3, #6
 8002f98:	d010      	beq.n	8002fbc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f042 0201 	orr.w	r2, r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002faa:	e007      	b.n	8002fbc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3714      	adds	r7, #20
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	40010000 	.word	0x40010000
 8002fd0:	40000400 	.word	0x40000400
 8002fd4:	40000800 	.word	0x40000800
 8002fd8:	40000c00 	.word	0x40000c00
 8002fdc:	40014000 	.word	0x40014000

08002fe0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d020      	beq.n	8003044 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d01b      	beq.n	8003044 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f06f 0202 	mvn.w	r2, #2
 8003014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2201      	movs	r2, #1
 800301a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	f003 0303 	and.w	r3, r3, #3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f9a3 	bl	8003376 <HAL_TIM_IC_CaptureCallback>
 8003030:	e005      	b.n	800303e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 f995 	bl	8003362 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f000 f9a6 	bl	800338a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	2b00      	cmp	r3, #0
 800304c:	d020      	beq.n	8003090 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b00      	cmp	r3, #0
 8003056:	d01b      	beq.n	8003090 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f06f 0204 	mvn.w	r2, #4
 8003060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2202      	movs	r2, #2
 8003066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 f97d 	bl	8003376 <HAL_TIM_IC_CaptureCallback>
 800307c:	e005      	b.n	800308a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f96f 	bl	8003362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 f980 	bl	800338a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b00      	cmp	r3, #0
 8003098:	d020      	beq.n	80030dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f003 0308 	and.w	r3, r3, #8
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d01b      	beq.n	80030dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f06f 0208 	mvn.w	r2, #8
 80030ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2204      	movs	r2, #4
 80030b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f957 	bl	8003376 <HAL_TIM_IC_CaptureCallback>
 80030c8:	e005      	b.n	80030d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f000 f949 	bl	8003362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 f95a 	bl	800338a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	f003 0310 	and.w	r3, r3, #16
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d020      	beq.n	8003128 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f003 0310 	and.w	r3, r3, #16
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d01b      	beq.n	8003128 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f06f 0210 	mvn.w	r2, #16
 80030f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2208      	movs	r2, #8
 80030fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	69db      	ldr	r3, [r3, #28]
 8003106:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f931 	bl	8003376 <HAL_TIM_IC_CaptureCallback>
 8003114:	e005      	b.n	8003122 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f923 	bl	8003362 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f934 	bl	800338a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00c      	beq.n	800314c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	2b00      	cmp	r3, #0
 800313a:	d007      	beq.n	800314c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f06f 0201 	mvn.w	r2, #1
 8003144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f000 f901 	bl	800334e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00c      	beq.n	8003170 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800315c:	2b00      	cmp	r3, #0
 800315e:	d007      	beq.n	8003170 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 faba 	bl	80036e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00c      	beq.n	8003194 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003180:	2b00      	cmp	r3, #0
 8003182:	d007      	beq.n	8003194 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800318c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 f905 	bl	800339e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	f003 0320 	and.w	r3, r3, #32
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00c      	beq.n	80031b8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f003 0320 	and.w	r3, r3, #32
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d007      	beq.n	80031b8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f06f 0220 	mvn.w	r2, #32
 80031b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 fa8c 	bl	80036d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031b8:	bf00      	nop
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d101      	bne.n	80031dc <HAL_TIM_ConfigClockSource+0x1c>
 80031d8:	2302      	movs	r3, #2
 80031da:	e0b4      	b.n	8003346 <HAL_TIM_ConfigClockSource+0x186>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80031fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003202:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003214:	d03e      	beq.n	8003294 <HAL_TIM_ConfigClockSource+0xd4>
 8003216:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800321a:	f200 8087 	bhi.w	800332c <HAL_TIM_ConfigClockSource+0x16c>
 800321e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003222:	f000 8086 	beq.w	8003332 <HAL_TIM_ConfigClockSource+0x172>
 8003226:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800322a:	d87f      	bhi.n	800332c <HAL_TIM_ConfigClockSource+0x16c>
 800322c:	2b70      	cmp	r3, #112	@ 0x70
 800322e:	d01a      	beq.n	8003266 <HAL_TIM_ConfigClockSource+0xa6>
 8003230:	2b70      	cmp	r3, #112	@ 0x70
 8003232:	d87b      	bhi.n	800332c <HAL_TIM_ConfigClockSource+0x16c>
 8003234:	2b60      	cmp	r3, #96	@ 0x60
 8003236:	d050      	beq.n	80032da <HAL_TIM_ConfigClockSource+0x11a>
 8003238:	2b60      	cmp	r3, #96	@ 0x60
 800323a:	d877      	bhi.n	800332c <HAL_TIM_ConfigClockSource+0x16c>
 800323c:	2b50      	cmp	r3, #80	@ 0x50
 800323e:	d03c      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0xfa>
 8003240:	2b50      	cmp	r3, #80	@ 0x50
 8003242:	d873      	bhi.n	800332c <HAL_TIM_ConfigClockSource+0x16c>
 8003244:	2b40      	cmp	r3, #64	@ 0x40
 8003246:	d058      	beq.n	80032fa <HAL_TIM_ConfigClockSource+0x13a>
 8003248:	2b40      	cmp	r3, #64	@ 0x40
 800324a:	d86f      	bhi.n	800332c <HAL_TIM_ConfigClockSource+0x16c>
 800324c:	2b30      	cmp	r3, #48	@ 0x30
 800324e:	d064      	beq.n	800331a <HAL_TIM_ConfigClockSource+0x15a>
 8003250:	2b30      	cmp	r3, #48	@ 0x30
 8003252:	d86b      	bhi.n	800332c <HAL_TIM_ConfigClockSource+0x16c>
 8003254:	2b20      	cmp	r3, #32
 8003256:	d060      	beq.n	800331a <HAL_TIM_ConfigClockSource+0x15a>
 8003258:	2b20      	cmp	r3, #32
 800325a:	d867      	bhi.n	800332c <HAL_TIM_ConfigClockSource+0x16c>
 800325c:	2b00      	cmp	r3, #0
 800325e:	d05c      	beq.n	800331a <HAL_TIM_ConfigClockSource+0x15a>
 8003260:	2b10      	cmp	r3, #16
 8003262:	d05a      	beq.n	800331a <HAL_TIM_ConfigClockSource+0x15a>
 8003264:	e062      	b.n	800332c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003276:	f000 f99d 	bl	80035b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003288:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68ba      	ldr	r2, [r7, #8]
 8003290:	609a      	str	r2, [r3, #8]
      break;
 8003292:	e04f      	b.n	8003334 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032a4:	f000 f986 	bl	80035b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	689a      	ldr	r2, [r3, #8]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032b6:	609a      	str	r2, [r3, #8]
      break;
 80032b8:	e03c      	b.n	8003334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032c6:	461a      	mov	r2, r3
 80032c8:	f000 f8fa 	bl	80034c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2150      	movs	r1, #80	@ 0x50
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 f953 	bl	800357e <TIM_ITRx_SetConfig>
      break;
 80032d8:	e02c      	b.n	8003334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032e6:	461a      	mov	r2, r3
 80032e8:	f000 f919 	bl	800351e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2160      	movs	r1, #96	@ 0x60
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 f943 	bl	800357e <TIM_ITRx_SetConfig>
      break;
 80032f8:	e01c      	b.n	8003334 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003306:	461a      	mov	r2, r3
 8003308:	f000 f8da 	bl	80034c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2140      	movs	r1, #64	@ 0x40
 8003312:	4618      	mov	r0, r3
 8003314:	f000 f933 	bl	800357e <TIM_ITRx_SetConfig>
      break;
 8003318:	e00c      	b.n	8003334 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4619      	mov	r1, r3
 8003324:	4610      	mov	r0, r2
 8003326:	f000 f92a 	bl	800357e <TIM_ITRx_SetConfig>
      break;
 800332a:	e003      	b.n	8003334 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	73fb      	strb	r3, [r7, #15]
      break;
 8003330:	e000      	b.n	8003334 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003332:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003344:	7bfb      	ldrb	r3, [r7, #15]
}
 8003346:	4618      	mov	r0, r3
 8003348:	3710      	adds	r7, #16
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}

0800334e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800334e:	b480      	push	{r7}
 8003350:	b083      	sub	sp, #12
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003362:	b480      	push	{r7}
 8003364:	b083      	sub	sp, #12
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800336a:	bf00      	nop
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr

08003376 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003376:	b480      	push	{r7}
 8003378:	b083      	sub	sp, #12
 800337a:	af00      	add	r7, sp, #0
 800337c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800337e:	bf00      	nop
 8003380:	370c      	adds	r7, #12
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr

0800338a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800338a:	b480      	push	{r7}
 800338c:	b083      	sub	sp, #12
 800338e:	af00      	add	r7, sp, #0
 8003390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr

0800339e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800339e:	b480      	push	{r7}
 80033a0:	b083      	sub	sp, #12
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80033a6:	bf00      	nop
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
	...

080033b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b085      	sub	sp, #20
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a37      	ldr	r2, [pc, #220]	@ (80034a4 <TIM_Base_SetConfig+0xf0>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d00f      	beq.n	80033ec <TIM_Base_SetConfig+0x38>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033d2:	d00b      	beq.n	80033ec <TIM_Base_SetConfig+0x38>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a34      	ldr	r2, [pc, #208]	@ (80034a8 <TIM_Base_SetConfig+0xf4>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d007      	beq.n	80033ec <TIM_Base_SetConfig+0x38>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a33      	ldr	r2, [pc, #204]	@ (80034ac <TIM_Base_SetConfig+0xf8>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d003      	beq.n	80033ec <TIM_Base_SetConfig+0x38>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a32      	ldr	r2, [pc, #200]	@ (80034b0 <TIM_Base_SetConfig+0xfc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d108      	bne.n	80033fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a28      	ldr	r2, [pc, #160]	@ (80034a4 <TIM_Base_SetConfig+0xf0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d01b      	beq.n	800343e <TIM_Base_SetConfig+0x8a>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800340c:	d017      	beq.n	800343e <TIM_Base_SetConfig+0x8a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a25      	ldr	r2, [pc, #148]	@ (80034a8 <TIM_Base_SetConfig+0xf4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d013      	beq.n	800343e <TIM_Base_SetConfig+0x8a>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a24      	ldr	r2, [pc, #144]	@ (80034ac <TIM_Base_SetConfig+0xf8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d00f      	beq.n	800343e <TIM_Base_SetConfig+0x8a>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a23      	ldr	r2, [pc, #140]	@ (80034b0 <TIM_Base_SetConfig+0xfc>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d00b      	beq.n	800343e <TIM_Base_SetConfig+0x8a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a22      	ldr	r2, [pc, #136]	@ (80034b4 <TIM_Base_SetConfig+0x100>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d007      	beq.n	800343e <TIM_Base_SetConfig+0x8a>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a21      	ldr	r2, [pc, #132]	@ (80034b8 <TIM_Base_SetConfig+0x104>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d003      	beq.n	800343e <TIM_Base_SetConfig+0x8a>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a20      	ldr	r2, [pc, #128]	@ (80034bc <TIM_Base_SetConfig+0x108>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d108      	bne.n	8003450 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	68fa      	ldr	r2, [r7, #12]
 800344c:	4313      	orrs	r3, r2
 800344e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	4313      	orrs	r3, r2
 800345c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	689a      	ldr	r2, [r3, #8]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a0c      	ldr	r2, [pc, #48]	@ (80034a4 <TIM_Base_SetConfig+0xf0>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d103      	bne.n	800347e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	691a      	ldr	r2, [r3, #16]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f043 0204 	orr.w	r2, r3, #4
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68fa      	ldr	r2, [r7, #12]
 8003494:	601a      	str	r2, [r3, #0]
}
 8003496:	bf00      	nop
 8003498:	3714      	adds	r7, #20
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	40010000 	.word	0x40010000
 80034a8:	40000400 	.word	0x40000400
 80034ac:	40000800 	.word	0x40000800
 80034b0:	40000c00 	.word	0x40000c00
 80034b4:	40014000 	.word	0x40014000
 80034b8:	40014400 	.word	0x40014400
 80034bc:	40014800 	.word	0x40014800

080034c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	f023 0201 	bic.w	r2, r3, #1
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	f023 030a 	bic.w	r3, r3, #10
 80034fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	4313      	orrs	r3, r2
 8003504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	621a      	str	r2, [r3, #32]
}
 8003512:	bf00      	nop
 8003514:	371c      	adds	r7, #28
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800351e:	b480      	push	{r7}
 8003520:	b087      	sub	sp, #28
 8003522:	af00      	add	r7, sp, #0
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	f023 0210 	bic.w	r2, r3, #16
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003548:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	031b      	lsls	r3, r3, #12
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800355a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	011b      	lsls	r3, r3, #4
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	4313      	orrs	r3, r2
 8003564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	621a      	str	r2, [r3, #32]
}
 8003572:	bf00      	nop
 8003574:	371c      	adds	r7, #28
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800357e:	b480      	push	{r7}
 8003580:	b085      	sub	sp, #20
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
 8003586:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003594:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4313      	orrs	r3, r2
 800359c:	f043 0307 	orr.w	r3, r3, #7
 80035a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	609a      	str	r2, [r3, #8]
}
 80035a8:	bf00      	nop
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b087      	sub	sp, #28
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
 80035c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	021a      	lsls	r2, r3, #8
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	431a      	orrs	r2, r3
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	4313      	orrs	r3, r2
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	4313      	orrs	r3, r2
 80035e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	609a      	str	r2, [r3, #8]
}
 80035e8:	bf00      	nop
 80035ea:	371c      	adds	r7, #28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003604:	2b01      	cmp	r3, #1
 8003606:	d101      	bne.n	800360c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003608:	2302      	movs	r3, #2
 800360a:	e050      	b.n	80036ae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003632:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	4313      	orrs	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a1c      	ldr	r2, [pc, #112]	@ (80036bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d018      	beq.n	8003682 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003658:	d013      	beq.n	8003682 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a18      	ldr	r2, [pc, #96]	@ (80036c0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d00e      	beq.n	8003682 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a16      	ldr	r2, [pc, #88]	@ (80036c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d009      	beq.n	8003682 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a15      	ldr	r2, [pc, #84]	@ (80036c8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d004      	beq.n	8003682 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a13      	ldr	r2, [pc, #76]	@ (80036cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d10c      	bne.n	800369c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003688:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	4313      	orrs	r3, r2
 8003692:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	40010000 	.word	0x40010000
 80036c0:	40000400 	.word	0x40000400
 80036c4:	40000800 	.word	0x40000800
 80036c8:	40000c00 	.word	0x40000c00
 80036cc:	40014000 	.word	0x40014000

080036d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <_vsniprintf_r>:
 80036f8:	b530      	push	{r4, r5, lr}
 80036fa:	4614      	mov	r4, r2
 80036fc:	2c00      	cmp	r4, #0
 80036fe:	b09b      	sub	sp, #108	@ 0x6c
 8003700:	4605      	mov	r5, r0
 8003702:	461a      	mov	r2, r3
 8003704:	da05      	bge.n	8003712 <_vsniprintf_r+0x1a>
 8003706:	238b      	movs	r3, #139	@ 0x8b
 8003708:	6003      	str	r3, [r0, #0]
 800370a:	f04f 30ff 	mov.w	r0, #4294967295
 800370e:	b01b      	add	sp, #108	@ 0x6c
 8003710:	bd30      	pop	{r4, r5, pc}
 8003712:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003716:	f8ad 300c 	strh.w	r3, [sp, #12]
 800371a:	f04f 0300 	mov.w	r3, #0
 800371e:	9319      	str	r3, [sp, #100]	@ 0x64
 8003720:	bf14      	ite	ne
 8003722:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003726:	4623      	moveq	r3, r4
 8003728:	9302      	str	r3, [sp, #8]
 800372a:	9305      	str	r3, [sp, #20]
 800372c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003730:	9100      	str	r1, [sp, #0]
 8003732:	9104      	str	r1, [sp, #16]
 8003734:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003738:	4669      	mov	r1, sp
 800373a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800373c:	f000 f9a0 	bl	8003a80 <_svfiprintf_r>
 8003740:	1c43      	adds	r3, r0, #1
 8003742:	bfbc      	itt	lt
 8003744:	238b      	movlt	r3, #139	@ 0x8b
 8003746:	602b      	strlt	r3, [r5, #0]
 8003748:	2c00      	cmp	r4, #0
 800374a:	d0e0      	beq.n	800370e <_vsniprintf_r+0x16>
 800374c:	9b00      	ldr	r3, [sp, #0]
 800374e:	2200      	movs	r2, #0
 8003750:	701a      	strb	r2, [r3, #0]
 8003752:	e7dc      	b.n	800370e <_vsniprintf_r+0x16>

08003754 <vsniprintf>:
 8003754:	b507      	push	{r0, r1, r2, lr}
 8003756:	9300      	str	r3, [sp, #0]
 8003758:	4613      	mov	r3, r2
 800375a:	460a      	mov	r2, r1
 800375c:	4601      	mov	r1, r0
 800375e:	4803      	ldr	r0, [pc, #12]	@ (800376c <vsniprintf+0x18>)
 8003760:	6800      	ldr	r0, [r0, #0]
 8003762:	f7ff ffc9 	bl	80036f8 <_vsniprintf_r>
 8003766:	b003      	add	sp, #12
 8003768:	f85d fb04 	ldr.w	pc, [sp], #4
 800376c:	2000001c 	.word	0x2000001c

08003770 <memset>:
 8003770:	4402      	add	r2, r0
 8003772:	4603      	mov	r3, r0
 8003774:	4293      	cmp	r3, r2
 8003776:	d100      	bne.n	800377a <memset+0xa>
 8003778:	4770      	bx	lr
 800377a:	f803 1b01 	strb.w	r1, [r3], #1
 800377e:	e7f9      	b.n	8003774 <memset+0x4>

08003780 <__errno>:
 8003780:	4b01      	ldr	r3, [pc, #4]	@ (8003788 <__errno+0x8>)
 8003782:	6818      	ldr	r0, [r3, #0]
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	2000001c 	.word	0x2000001c

0800378c <__libc_init_array>:
 800378c:	b570      	push	{r4, r5, r6, lr}
 800378e:	4d0d      	ldr	r5, [pc, #52]	@ (80037c4 <__libc_init_array+0x38>)
 8003790:	4c0d      	ldr	r4, [pc, #52]	@ (80037c8 <__libc_init_array+0x3c>)
 8003792:	1b64      	subs	r4, r4, r5
 8003794:	10a4      	asrs	r4, r4, #2
 8003796:	2600      	movs	r6, #0
 8003798:	42a6      	cmp	r6, r4
 800379a:	d109      	bne.n	80037b0 <__libc_init_array+0x24>
 800379c:	4d0b      	ldr	r5, [pc, #44]	@ (80037cc <__libc_init_array+0x40>)
 800379e:	4c0c      	ldr	r4, [pc, #48]	@ (80037d0 <__libc_init_array+0x44>)
 80037a0:	f000 fc64 	bl	800406c <_init>
 80037a4:	1b64      	subs	r4, r4, r5
 80037a6:	10a4      	asrs	r4, r4, #2
 80037a8:	2600      	movs	r6, #0
 80037aa:	42a6      	cmp	r6, r4
 80037ac:	d105      	bne.n	80037ba <__libc_init_array+0x2e>
 80037ae:	bd70      	pop	{r4, r5, r6, pc}
 80037b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80037b4:	4798      	blx	r3
 80037b6:	3601      	adds	r6, #1
 80037b8:	e7ee      	b.n	8003798 <__libc_init_array+0xc>
 80037ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80037be:	4798      	blx	r3
 80037c0:	3601      	adds	r6, #1
 80037c2:	e7f2      	b.n	80037aa <__libc_init_array+0x1e>
 80037c4:	080040e0 	.word	0x080040e0
 80037c8:	080040e0 	.word	0x080040e0
 80037cc:	080040e0 	.word	0x080040e0
 80037d0:	080040e4 	.word	0x080040e4

080037d4 <__retarget_lock_acquire_recursive>:
 80037d4:	4770      	bx	lr

080037d6 <__retarget_lock_release_recursive>:
 80037d6:	4770      	bx	lr

080037d8 <_free_r>:
 80037d8:	b538      	push	{r3, r4, r5, lr}
 80037da:	4605      	mov	r5, r0
 80037dc:	2900      	cmp	r1, #0
 80037de:	d041      	beq.n	8003864 <_free_r+0x8c>
 80037e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037e4:	1f0c      	subs	r4, r1, #4
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	bfb8      	it	lt
 80037ea:	18e4      	addlt	r4, r4, r3
 80037ec:	f000 f8e0 	bl	80039b0 <__malloc_lock>
 80037f0:	4a1d      	ldr	r2, [pc, #116]	@ (8003868 <_free_r+0x90>)
 80037f2:	6813      	ldr	r3, [r2, #0]
 80037f4:	b933      	cbnz	r3, 8003804 <_free_r+0x2c>
 80037f6:	6063      	str	r3, [r4, #4]
 80037f8:	6014      	str	r4, [r2, #0]
 80037fa:	4628      	mov	r0, r5
 80037fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003800:	f000 b8dc 	b.w	80039bc <__malloc_unlock>
 8003804:	42a3      	cmp	r3, r4
 8003806:	d908      	bls.n	800381a <_free_r+0x42>
 8003808:	6820      	ldr	r0, [r4, #0]
 800380a:	1821      	adds	r1, r4, r0
 800380c:	428b      	cmp	r3, r1
 800380e:	bf01      	itttt	eq
 8003810:	6819      	ldreq	r1, [r3, #0]
 8003812:	685b      	ldreq	r3, [r3, #4]
 8003814:	1809      	addeq	r1, r1, r0
 8003816:	6021      	streq	r1, [r4, #0]
 8003818:	e7ed      	b.n	80037f6 <_free_r+0x1e>
 800381a:	461a      	mov	r2, r3
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	b10b      	cbz	r3, 8003824 <_free_r+0x4c>
 8003820:	42a3      	cmp	r3, r4
 8003822:	d9fa      	bls.n	800381a <_free_r+0x42>
 8003824:	6811      	ldr	r1, [r2, #0]
 8003826:	1850      	adds	r0, r2, r1
 8003828:	42a0      	cmp	r0, r4
 800382a:	d10b      	bne.n	8003844 <_free_r+0x6c>
 800382c:	6820      	ldr	r0, [r4, #0]
 800382e:	4401      	add	r1, r0
 8003830:	1850      	adds	r0, r2, r1
 8003832:	4283      	cmp	r3, r0
 8003834:	6011      	str	r1, [r2, #0]
 8003836:	d1e0      	bne.n	80037fa <_free_r+0x22>
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	6053      	str	r3, [r2, #4]
 800383e:	4408      	add	r0, r1
 8003840:	6010      	str	r0, [r2, #0]
 8003842:	e7da      	b.n	80037fa <_free_r+0x22>
 8003844:	d902      	bls.n	800384c <_free_r+0x74>
 8003846:	230c      	movs	r3, #12
 8003848:	602b      	str	r3, [r5, #0]
 800384a:	e7d6      	b.n	80037fa <_free_r+0x22>
 800384c:	6820      	ldr	r0, [r4, #0]
 800384e:	1821      	adds	r1, r4, r0
 8003850:	428b      	cmp	r3, r1
 8003852:	bf04      	itt	eq
 8003854:	6819      	ldreq	r1, [r3, #0]
 8003856:	685b      	ldreq	r3, [r3, #4]
 8003858:	6063      	str	r3, [r4, #4]
 800385a:	bf04      	itt	eq
 800385c:	1809      	addeq	r1, r1, r0
 800385e:	6021      	streq	r1, [r4, #0]
 8003860:	6054      	str	r4, [r2, #4]
 8003862:	e7ca      	b.n	80037fa <_free_r+0x22>
 8003864:	bd38      	pop	{r3, r4, r5, pc}
 8003866:	bf00      	nop
 8003868:	20000248 	.word	0x20000248

0800386c <sbrk_aligned>:
 800386c:	b570      	push	{r4, r5, r6, lr}
 800386e:	4e0f      	ldr	r6, [pc, #60]	@ (80038ac <sbrk_aligned+0x40>)
 8003870:	460c      	mov	r4, r1
 8003872:	6831      	ldr	r1, [r6, #0]
 8003874:	4605      	mov	r5, r0
 8003876:	b911      	cbnz	r1, 800387e <sbrk_aligned+0x12>
 8003878:	f000 fba4 	bl	8003fc4 <_sbrk_r>
 800387c:	6030      	str	r0, [r6, #0]
 800387e:	4621      	mov	r1, r4
 8003880:	4628      	mov	r0, r5
 8003882:	f000 fb9f 	bl	8003fc4 <_sbrk_r>
 8003886:	1c43      	adds	r3, r0, #1
 8003888:	d103      	bne.n	8003892 <sbrk_aligned+0x26>
 800388a:	f04f 34ff 	mov.w	r4, #4294967295
 800388e:	4620      	mov	r0, r4
 8003890:	bd70      	pop	{r4, r5, r6, pc}
 8003892:	1cc4      	adds	r4, r0, #3
 8003894:	f024 0403 	bic.w	r4, r4, #3
 8003898:	42a0      	cmp	r0, r4
 800389a:	d0f8      	beq.n	800388e <sbrk_aligned+0x22>
 800389c:	1a21      	subs	r1, r4, r0
 800389e:	4628      	mov	r0, r5
 80038a0:	f000 fb90 	bl	8003fc4 <_sbrk_r>
 80038a4:	3001      	adds	r0, #1
 80038a6:	d1f2      	bne.n	800388e <sbrk_aligned+0x22>
 80038a8:	e7ef      	b.n	800388a <sbrk_aligned+0x1e>
 80038aa:	bf00      	nop
 80038ac:	20000244 	.word	0x20000244

080038b0 <_malloc_r>:
 80038b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038b4:	1ccd      	adds	r5, r1, #3
 80038b6:	f025 0503 	bic.w	r5, r5, #3
 80038ba:	3508      	adds	r5, #8
 80038bc:	2d0c      	cmp	r5, #12
 80038be:	bf38      	it	cc
 80038c0:	250c      	movcc	r5, #12
 80038c2:	2d00      	cmp	r5, #0
 80038c4:	4606      	mov	r6, r0
 80038c6:	db01      	blt.n	80038cc <_malloc_r+0x1c>
 80038c8:	42a9      	cmp	r1, r5
 80038ca:	d904      	bls.n	80038d6 <_malloc_r+0x26>
 80038cc:	230c      	movs	r3, #12
 80038ce:	6033      	str	r3, [r6, #0]
 80038d0:	2000      	movs	r0, #0
 80038d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80039ac <_malloc_r+0xfc>
 80038da:	f000 f869 	bl	80039b0 <__malloc_lock>
 80038de:	f8d8 3000 	ldr.w	r3, [r8]
 80038e2:	461c      	mov	r4, r3
 80038e4:	bb44      	cbnz	r4, 8003938 <_malloc_r+0x88>
 80038e6:	4629      	mov	r1, r5
 80038e8:	4630      	mov	r0, r6
 80038ea:	f7ff ffbf 	bl	800386c <sbrk_aligned>
 80038ee:	1c43      	adds	r3, r0, #1
 80038f0:	4604      	mov	r4, r0
 80038f2:	d158      	bne.n	80039a6 <_malloc_r+0xf6>
 80038f4:	f8d8 4000 	ldr.w	r4, [r8]
 80038f8:	4627      	mov	r7, r4
 80038fa:	2f00      	cmp	r7, #0
 80038fc:	d143      	bne.n	8003986 <_malloc_r+0xd6>
 80038fe:	2c00      	cmp	r4, #0
 8003900:	d04b      	beq.n	800399a <_malloc_r+0xea>
 8003902:	6823      	ldr	r3, [r4, #0]
 8003904:	4639      	mov	r1, r7
 8003906:	4630      	mov	r0, r6
 8003908:	eb04 0903 	add.w	r9, r4, r3
 800390c:	f000 fb5a 	bl	8003fc4 <_sbrk_r>
 8003910:	4581      	cmp	r9, r0
 8003912:	d142      	bne.n	800399a <_malloc_r+0xea>
 8003914:	6821      	ldr	r1, [r4, #0]
 8003916:	1a6d      	subs	r5, r5, r1
 8003918:	4629      	mov	r1, r5
 800391a:	4630      	mov	r0, r6
 800391c:	f7ff ffa6 	bl	800386c <sbrk_aligned>
 8003920:	3001      	adds	r0, #1
 8003922:	d03a      	beq.n	800399a <_malloc_r+0xea>
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	442b      	add	r3, r5
 8003928:	6023      	str	r3, [r4, #0]
 800392a:	f8d8 3000 	ldr.w	r3, [r8]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	bb62      	cbnz	r2, 800398c <_malloc_r+0xdc>
 8003932:	f8c8 7000 	str.w	r7, [r8]
 8003936:	e00f      	b.n	8003958 <_malloc_r+0xa8>
 8003938:	6822      	ldr	r2, [r4, #0]
 800393a:	1b52      	subs	r2, r2, r5
 800393c:	d420      	bmi.n	8003980 <_malloc_r+0xd0>
 800393e:	2a0b      	cmp	r2, #11
 8003940:	d917      	bls.n	8003972 <_malloc_r+0xc2>
 8003942:	1961      	adds	r1, r4, r5
 8003944:	42a3      	cmp	r3, r4
 8003946:	6025      	str	r5, [r4, #0]
 8003948:	bf18      	it	ne
 800394a:	6059      	strne	r1, [r3, #4]
 800394c:	6863      	ldr	r3, [r4, #4]
 800394e:	bf08      	it	eq
 8003950:	f8c8 1000 	streq.w	r1, [r8]
 8003954:	5162      	str	r2, [r4, r5]
 8003956:	604b      	str	r3, [r1, #4]
 8003958:	4630      	mov	r0, r6
 800395a:	f000 f82f 	bl	80039bc <__malloc_unlock>
 800395e:	f104 000b 	add.w	r0, r4, #11
 8003962:	1d23      	adds	r3, r4, #4
 8003964:	f020 0007 	bic.w	r0, r0, #7
 8003968:	1ac2      	subs	r2, r0, r3
 800396a:	bf1c      	itt	ne
 800396c:	1a1b      	subne	r3, r3, r0
 800396e:	50a3      	strne	r3, [r4, r2]
 8003970:	e7af      	b.n	80038d2 <_malloc_r+0x22>
 8003972:	6862      	ldr	r2, [r4, #4]
 8003974:	42a3      	cmp	r3, r4
 8003976:	bf0c      	ite	eq
 8003978:	f8c8 2000 	streq.w	r2, [r8]
 800397c:	605a      	strne	r2, [r3, #4]
 800397e:	e7eb      	b.n	8003958 <_malloc_r+0xa8>
 8003980:	4623      	mov	r3, r4
 8003982:	6864      	ldr	r4, [r4, #4]
 8003984:	e7ae      	b.n	80038e4 <_malloc_r+0x34>
 8003986:	463c      	mov	r4, r7
 8003988:	687f      	ldr	r7, [r7, #4]
 800398a:	e7b6      	b.n	80038fa <_malloc_r+0x4a>
 800398c:	461a      	mov	r2, r3
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	42a3      	cmp	r3, r4
 8003992:	d1fb      	bne.n	800398c <_malloc_r+0xdc>
 8003994:	2300      	movs	r3, #0
 8003996:	6053      	str	r3, [r2, #4]
 8003998:	e7de      	b.n	8003958 <_malloc_r+0xa8>
 800399a:	230c      	movs	r3, #12
 800399c:	6033      	str	r3, [r6, #0]
 800399e:	4630      	mov	r0, r6
 80039a0:	f000 f80c 	bl	80039bc <__malloc_unlock>
 80039a4:	e794      	b.n	80038d0 <_malloc_r+0x20>
 80039a6:	6005      	str	r5, [r0, #0]
 80039a8:	e7d6      	b.n	8003958 <_malloc_r+0xa8>
 80039aa:	bf00      	nop
 80039ac:	20000248 	.word	0x20000248

080039b0 <__malloc_lock>:
 80039b0:	4801      	ldr	r0, [pc, #4]	@ (80039b8 <__malloc_lock+0x8>)
 80039b2:	f7ff bf0f 	b.w	80037d4 <__retarget_lock_acquire_recursive>
 80039b6:	bf00      	nop
 80039b8:	20000240 	.word	0x20000240

080039bc <__malloc_unlock>:
 80039bc:	4801      	ldr	r0, [pc, #4]	@ (80039c4 <__malloc_unlock+0x8>)
 80039be:	f7ff bf0a 	b.w	80037d6 <__retarget_lock_release_recursive>
 80039c2:	bf00      	nop
 80039c4:	20000240 	.word	0x20000240

080039c8 <__ssputs_r>:
 80039c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039cc:	688e      	ldr	r6, [r1, #8]
 80039ce:	461f      	mov	r7, r3
 80039d0:	42be      	cmp	r6, r7
 80039d2:	680b      	ldr	r3, [r1, #0]
 80039d4:	4682      	mov	sl, r0
 80039d6:	460c      	mov	r4, r1
 80039d8:	4690      	mov	r8, r2
 80039da:	d82d      	bhi.n	8003a38 <__ssputs_r+0x70>
 80039dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80039e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80039e4:	d026      	beq.n	8003a34 <__ssputs_r+0x6c>
 80039e6:	6965      	ldr	r5, [r4, #20]
 80039e8:	6909      	ldr	r1, [r1, #16]
 80039ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80039ee:	eba3 0901 	sub.w	r9, r3, r1
 80039f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80039f6:	1c7b      	adds	r3, r7, #1
 80039f8:	444b      	add	r3, r9
 80039fa:	106d      	asrs	r5, r5, #1
 80039fc:	429d      	cmp	r5, r3
 80039fe:	bf38      	it	cc
 8003a00:	461d      	movcc	r5, r3
 8003a02:	0553      	lsls	r3, r2, #21
 8003a04:	d527      	bpl.n	8003a56 <__ssputs_r+0x8e>
 8003a06:	4629      	mov	r1, r5
 8003a08:	f7ff ff52 	bl	80038b0 <_malloc_r>
 8003a0c:	4606      	mov	r6, r0
 8003a0e:	b360      	cbz	r0, 8003a6a <__ssputs_r+0xa2>
 8003a10:	6921      	ldr	r1, [r4, #16]
 8003a12:	464a      	mov	r2, r9
 8003a14:	f000 fae6 	bl	8003fe4 <memcpy>
 8003a18:	89a3      	ldrh	r3, [r4, #12]
 8003a1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003a1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a22:	81a3      	strh	r3, [r4, #12]
 8003a24:	6126      	str	r6, [r4, #16]
 8003a26:	6165      	str	r5, [r4, #20]
 8003a28:	444e      	add	r6, r9
 8003a2a:	eba5 0509 	sub.w	r5, r5, r9
 8003a2e:	6026      	str	r6, [r4, #0]
 8003a30:	60a5      	str	r5, [r4, #8]
 8003a32:	463e      	mov	r6, r7
 8003a34:	42be      	cmp	r6, r7
 8003a36:	d900      	bls.n	8003a3a <__ssputs_r+0x72>
 8003a38:	463e      	mov	r6, r7
 8003a3a:	6820      	ldr	r0, [r4, #0]
 8003a3c:	4632      	mov	r2, r6
 8003a3e:	4641      	mov	r1, r8
 8003a40:	f000 faa6 	bl	8003f90 <memmove>
 8003a44:	68a3      	ldr	r3, [r4, #8]
 8003a46:	1b9b      	subs	r3, r3, r6
 8003a48:	60a3      	str	r3, [r4, #8]
 8003a4a:	6823      	ldr	r3, [r4, #0]
 8003a4c:	4433      	add	r3, r6
 8003a4e:	6023      	str	r3, [r4, #0]
 8003a50:	2000      	movs	r0, #0
 8003a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a56:	462a      	mov	r2, r5
 8003a58:	f000 fad2 	bl	8004000 <_realloc_r>
 8003a5c:	4606      	mov	r6, r0
 8003a5e:	2800      	cmp	r0, #0
 8003a60:	d1e0      	bne.n	8003a24 <__ssputs_r+0x5c>
 8003a62:	6921      	ldr	r1, [r4, #16]
 8003a64:	4650      	mov	r0, sl
 8003a66:	f7ff feb7 	bl	80037d8 <_free_r>
 8003a6a:	230c      	movs	r3, #12
 8003a6c:	f8ca 3000 	str.w	r3, [sl]
 8003a70:	89a3      	ldrh	r3, [r4, #12]
 8003a72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a76:	81a3      	strh	r3, [r4, #12]
 8003a78:	f04f 30ff 	mov.w	r0, #4294967295
 8003a7c:	e7e9      	b.n	8003a52 <__ssputs_r+0x8a>
	...

08003a80 <_svfiprintf_r>:
 8003a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a84:	4698      	mov	r8, r3
 8003a86:	898b      	ldrh	r3, [r1, #12]
 8003a88:	061b      	lsls	r3, r3, #24
 8003a8a:	b09d      	sub	sp, #116	@ 0x74
 8003a8c:	4607      	mov	r7, r0
 8003a8e:	460d      	mov	r5, r1
 8003a90:	4614      	mov	r4, r2
 8003a92:	d510      	bpl.n	8003ab6 <_svfiprintf_r+0x36>
 8003a94:	690b      	ldr	r3, [r1, #16]
 8003a96:	b973      	cbnz	r3, 8003ab6 <_svfiprintf_r+0x36>
 8003a98:	2140      	movs	r1, #64	@ 0x40
 8003a9a:	f7ff ff09 	bl	80038b0 <_malloc_r>
 8003a9e:	6028      	str	r0, [r5, #0]
 8003aa0:	6128      	str	r0, [r5, #16]
 8003aa2:	b930      	cbnz	r0, 8003ab2 <_svfiprintf_r+0x32>
 8003aa4:	230c      	movs	r3, #12
 8003aa6:	603b      	str	r3, [r7, #0]
 8003aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8003aac:	b01d      	add	sp, #116	@ 0x74
 8003aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ab2:	2340      	movs	r3, #64	@ 0x40
 8003ab4:	616b      	str	r3, [r5, #20]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003aba:	2320      	movs	r3, #32
 8003abc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ac0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ac4:	2330      	movs	r3, #48	@ 0x30
 8003ac6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003c64 <_svfiprintf_r+0x1e4>
 8003aca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ace:	f04f 0901 	mov.w	r9, #1
 8003ad2:	4623      	mov	r3, r4
 8003ad4:	469a      	mov	sl, r3
 8003ad6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ada:	b10a      	cbz	r2, 8003ae0 <_svfiprintf_r+0x60>
 8003adc:	2a25      	cmp	r2, #37	@ 0x25
 8003ade:	d1f9      	bne.n	8003ad4 <_svfiprintf_r+0x54>
 8003ae0:	ebba 0b04 	subs.w	fp, sl, r4
 8003ae4:	d00b      	beq.n	8003afe <_svfiprintf_r+0x7e>
 8003ae6:	465b      	mov	r3, fp
 8003ae8:	4622      	mov	r2, r4
 8003aea:	4629      	mov	r1, r5
 8003aec:	4638      	mov	r0, r7
 8003aee:	f7ff ff6b 	bl	80039c8 <__ssputs_r>
 8003af2:	3001      	adds	r0, #1
 8003af4:	f000 80a7 	beq.w	8003c46 <_svfiprintf_r+0x1c6>
 8003af8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003afa:	445a      	add	r2, fp
 8003afc:	9209      	str	r2, [sp, #36]	@ 0x24
 8003afe:	f89a 3000 	ldrb.w	r3, [sl]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f000 809f 	beq.w	8003c46 <_svfiprintf_r+0x1c6>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b12:	f10a 0a01 	add.w	sl, sl, #1
 8003b16:	9304      	str	r3, [sp, #16]
 8003b18:	9307      	str	r3, [sp, #28]
 8003b1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003b1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003b20:	4654      	mov	r4, sl
 8003b22:	2205      	movs	r2, #5
 8003b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b28:	484e      	ldr	r0, [pc, #312]	@ (8003c64 <_svfiprintf_r+0x1e4>)
 8003b2a:	f7fc fb59 	bl	80001e0 <memchr>
 8003b2e:	9a04      	ldr	r2, [sp, #16]
 8003b30:	b9d8      	cbnz	r0, 8003b6a <_svfiprintf_r+0xea>
 8003b32:	06d0      	lsls	r0, r2, #27
 8003b34:	bf44      	itt	mi
 8003b36:	2320      	movmi	r3, #32
 8003b38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b3c:	0711      	lsls	r1, r2, #28
 8003b3e:	bf44      	itt	mi
 8003b40:	232b      	movmi	r3, #43	@ 0x2b
 8003b42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003b46:	f89a 3000 	ldrb.w	r3, [sl]
 8003b4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b4c:	d015      	beq.n	8003b7a <_svfiprintf_r+0xfa>
 8003b4e:	9a07      	ldr	r2, [sp, #28]
 8003b50:	4654      	mov	r4, sl
 8003b52:	2000      	movs	r0, #0
 8003b54:	f04f 0c0a 	mov.w	ip, #10
 8003b58:	4621      	mov	r1, r4
 8003b5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b5e:	3b30      	subs	r3, #48	@ 0x30
 8003b60:	2b09      	cmp	r3, #9
 8003b62:	d94b      	bls.n	8003bfc <_svfiprintf_r+0x17c>
 8003b64:	b1b0      	cbz	r0, 8003b94 <_svfiprintf_r+0x114>
 8003b66:	9207      	str	r2, [sp, #28]
 8003b68:	e014      	b.n	8003b94 <_svfiprintf_r+0x114>
 8003b6a:	eba0 0308 	sub.w	r3, r0, r8
 8003b6e:	fa09 f303 	lsl.w	r3, r9, r3
 8003b72:	4313      	orrs	r3, r2
 8003b74:	9304      	str	r3, [sp, #16]
 8003b76:	46a2      	mov	sl, r4
 8003b78:	e7d2      	b.n	8003b20 <_svfiprintf_r+0xa0>
 8003b7a:	9b03      	ldr	r3, [sp, #12]
 8003b7c:	1d19      	adds	r1, r3, #4
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	9103      	str	r1, [sp, #12]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	bfbb      	ittet	lt
 8003b86:	425b      	neglt	r3, r3
 8003b88:	f042 0202 	orrlt.w	r2, r2, #2
 8003b8c:	9307      	strge	r3, [sp, #28]
 8003b8e:	9307      	strlt	r3, [sp, #28]
 8003b90:	bfb8      	it	lt
 8003b92:	9204      	strlt	r2, [sp, #16]
 8003b94:	7823      	ldrb	r3, [r4, #0]
 8003b96:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b98:	d10a      	bne.n	8003bb0 <_svfiprintf_r+0x130>
 8003b9a:	7863      	ldrb	r3, [r4, #1]
 8003b9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b9e:	d132      	bne.n	8003c06 <_svfiprintf_r+0x186>
 8003ba0:	9b03      	ldr	r3, [sp, #12]
 8003ba2:	1d1a      	adds	r2, r3, #4
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	9203      	str	r2, [sp, #12]
 8003ba8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003bac:	3402      	adds	r4, #2
 8003bae:	9305      	str	r3, [sp, #20]
 8003bb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003c74 <_svfiprintf_r+0x1f4>
 8003bb4:	7821      	ldrb	r1, [r4, #0]
 8003bb6:	2203      	movs	r2, #3
 8003bb8:	4650      	mov	r0, sl
 8003bba:	f7fc fb11 	bl	80001e0 <memchr>
 8003bbe:	b138      	cbz	r0, 8003bd0 <_svfiprintf_r+0x150>
 8003bc0:	9b04      	ldr	r3, [sp, #16]
 8003bc2:	eba0 000a 	sub.w	r0, r0, sl
 8003bc6:	2240      	movs	r2, #64	@ 0x40
 8003bc8:	4082      	lsls	r2, r0
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	3401      	adds	r4, #1
 8003bce:	9304      	str	r3, [sp, #16]
 8003bd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bd4:	4824      	ldr	r0, [pc, #144]	@ (8003c68 <_svfiprintf_r+0x1e8>)
 8003bd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003bda:	2206      	movs	r2, #6
 8003bdc:	f7fc fb00 	bl	80001e0 <memchr>
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d036      	beq.n	8003c52 <_svfiprintf_r+0x1d2>
 8003be4:	4b21      	ldr	r3, [pc, #132]	@ (8003c6c <_svfiprintf_r+0x1ec>)
 8003be6:	bb1b      	cbnz	r3, 8003c30 <_svfiprintf_r+0x1b0>
 8003be8:	9b03      	ldr	r3, [sp, #12]
 8003bea:	3307      	adds	r3, #7
 8003bec:	f023 0307 	bic.w	r3, r3, #7
 8003bf0:	3308      	adds	r3, #8
 8003bf2:	9303      	str	r3, [sp, #12]
 8003bf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003bf6:	4433      	add	r3, r6
 8003bf8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bfa:	e76a      	b.n	8003ad2 <_svfiprintf_r+0x52>
 8003bfc:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c00:	460c      	mov	r4, r1
 8003c02:	2001      	movs	r0, #1
 8003c04:	e7a8      	b.n	8003b58 <_svfiprintf_r+0xd8>
 8003c06:	2300      	movs	r3, #0
 8003c08:	3401      	adds	r4, #1
 8003c0a:	9305      	str	r3, [sp, #20]
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	f04f 0c0a 	mov.w	ip, #10
 8003c12:	4620      	mov	r0, r4
 8003c14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c18:	3a30      	subs	r2, #48	@ 0x30
 8003c1a:	2a09      	cmp	r2, #9
 8003c1c:	d903      	bls.n	8003c26 <_svfiprintf_r+0x1a6>
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0c6      	beq.n	8003bb0 <_svfiprintf_r+0x130>
 8003c22:	9105      	str	r1, [sp, #20]
 8003c24:	e7c4      	b.n	8003bb0 <_svfiprintf_r+0x130>
 8003c26:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c2a:	4604      	mov	r4, r0
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e7f0      	b.n	8003c12 <_svfiprintf_r+0x192>
 8003c30:	ab03      	add	r3, sp, #12
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	462a      	mov	r2, r5
 8003c36:	4b0e      	ldr	r3, [pc, #56]	@ (8003c70 <_svfiprintf_r+0x1f0>)
 8003c38:	a904      	add	r1, sp, #16
 8003c3a:	4638      	mov	r0, r7
 8003c3c:	f3af 8000 	nop.w
 8003c40:	1c42      	adds	r2, r0, #1
 8003c42:	4606      	mov	r6, r0
 8003c44:	d1d6      	bne.n	8003bf4 <_svfiprintf_r+0x174>
 8003c46:	89ab      	ldrh	r3, [r5, #12]
 8003c48:	065b      	lsls	r3, r3, #25
 8003c4a:	f53f af2d 	bmi.w	8003aa8 <_svfiprintf_r+0x28>
 8003c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003c50:	e72c      	b.n	8003aac <_svfiprintf_r+0x2c>
 8003c52:	ab03      	add	r3, sp, #12
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	462a      	mov	r2, r5
 8003c58:	4b05      	ldr	r3, [pc, #20]	@ (8003c70 <_svfiprintf_r+0x1f0>)
 8003c5a:	a904      	add	r1, sp, #16
 8003c5c:	4638      	mov	r0, r7
 8003c5e:	f000 f879 	bl	8003d54 <_printf_i>
 8003c62:	e7ed      	b.n	8003c40 <_svfiprintf_r+0x1c0>
 8003c64:	080040a4 	.word	0x080040a4
 8003c68:	080040ae 	.word	0x080040ae
 8003c6c:	00000000 	.word	0x00000000
 8003c70:	080039c9 	.word	0x080039c9
 8003c74:	080040aa 	.word	0x080040aa

08003c78 <_printf_common>:
 8003c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c7c:	4616      	mov	r6, r2
 8003c7e:	4698      	mov	r8, r3
 8003c80:	688a      	ldr	r2, [r1, #8]
 8003c82:	690b      	ldr	r3, [r1, #16]
 8003c84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	bfb8      	it	lt
 8003c8c:	4613      	movlt	r3, r2
 8003c8e:	6033      	str	r3, [r6, #0]
 8003c90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c94:	4607      	mov	r7, r0
 8003c96:	460c      	mov	r4, r1
 8003c98:	b10a      	cbz	r2, 8003c9e <_printf_common+0x26>
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	6033      	str	r3, [r6, #0]
 8003c9e:	6823      	ldr	r3, [r4, #0]
 8003ca0:	0699      	lsls	r1, r3, #26
 8003ca2:	bf42      	ittt	mi
 8003ca4:	6833      	ldrmi	r3, [r6, #0]
 8003ca6:	3302      	addmi	r3, #2
 8003ca8:	6033      	strmi	r3, [r6, #0]
 8003caa:	6825      	ldr	r5, [r4, #0]
 8003cac:	f015 0506 	ands.w	r5, r5, #6
 8003cb0:	d106      	bne.n	8003cc0 <_printf_common+0x48>
 8003cb2:	f104 0a19 	add.w	sl, r4, #25
 8003cb6:	68e3      	ldr	r3, [r4, #12]
 8003cb8:	6832      	ldr	r2, [r6, #0]
 8003cba:	1a9b      	subs	r3, r3, r2
 8003cbc:	42ab      	cmp	r3, r5
 8003cbe:	dc26      	bgt.n	8003d0e <_printf_common+0x96>
 8003cc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003cc4:	6822      	ldr	r2, [r4, #0]
 8003cc6:	3b00      	subs	r3, #0
 8003cc8:	bf18      	it	ne
 8003cca:	2301      	movne	r3, #1
 8003ccc:	0692      	lsls	r2, r2, #26
 8003cce:	d42b      	bmi.n	8003d28 <_printf_common+0xb0>
 8003cd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003cd4:	4641      	mov	r1, r8
 8003cd6:	4638      	mov	r0, r7
 8003cd8:	47c8      	blx	r9
 8003cda:	3001      	adds	r0, #1
 8003cdc:	d01e      	beq.n	8003d1c <_printf_common+0xa4>
 8003cde:	6823      	ldr	r3, [r4, #0]
 8003ce0:	6922      	ldr	r2, [r4, #16]
 8003ce2:	f003 0306 	and.w	r3, r3, #6
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	bf02      	ittt	eq
 8003cea:	68e5      	ldreq	r5, [r4, #12]
 8003cec:	6833      	ldreq	r3, [r6, #0]
 8003cee:	1aed      	subeq	r5, r5, r3
 8003cf0:	68a3      	ldr	r3, [r4, #8]
 8003cf2:	bf0c      	ite	eq
 8003cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003cf8:	2500      	movne	r5, #0
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	bfc4      	itt	gt
 8003cfe:	1a9b      	subgt	r3, r3, r2
 8003d00:	18ed      	addgt	r5, r5, r3
 8003d02:	2600      	movs	r6, #0
 8003d04:	341a      	adds	r4, #26
 8003d06:	42b5      	cmp	r5, r6
 8003d08:	d11a      	bne.n	8003d40 <_printf_common+0xc8>
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	e008      	b.n	8003d20 <_printf_common+0xa8>
 8003d0e:	2301      	movs	r3, #1
 8003d10:	4652      	mov	r2, sl
 8003d12:	4641      	mov	r1, r8
 8003d14:	4638      	mov	r0, r7
 8003d16:	47c8      	blx	r9
 8003d18:	3001      	adds	r0, #1
 8003d1a:	d103      	bne.n	8003d24 <_printf_common+0xac>
 8003d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d24:	3501      	adds	r5, #1
 8003d26:	e7c6      	b.n	8003cb6 <_printf_common+0x3e>
 8003d28:	18e1      	adds	r1, r4, r3
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	2030      	movs	r0, #48	@ 0x30
 8003d2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003d32:	4422      	add	r2, r4
 8003d34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003d38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003d3c:	3302      	adds	r3, #2
 8003d3e:	e7c7      	b.n	8003cd0 <_printf_common+0x58>
 8003d40:	2301      	movs	r3, #1
 8003d42:	4622      	mov	r2, r4
 8003d44:	4641      	mov	r1, r8
 8003d46:	4638      	mov	r0, r7
 8003d48:	47c8      	blx	r9
 8003d4a:	3001      	adds	r0, #1
 8003d4c:	d0e6      	beq.n	8003d1c <_printf_common+0xa4>
 8003d4e:	3601      	adds	r6, #1
 8003d50:	e7d9      	b.n	8003d06 <_printf_common+0x8e>
	...

08003d54 <_printf_i>:
 8003d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d58:	7e0f      	ldrb	r7, [r1, #24]
 8003d5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003d5c:	2f78      	cmp	r7, #120	@ 0x78
 8003d5e:	4691      	mov	r9, r2
 8003d60:	4680      	mov	r8, r0
 8003d62:	460c      	mov	r4, r1
 8003d64:	469a      	mov	sl, r3
 8003d66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003d6a:	d807      	bhi.n	8003d7c <_printf_i+0x28>
 8003d6c:	2f62      	cmp	r7, #98	@ 0x62
 8003d6e:	d80a      	bhi.n	8003d86 <_printf_i+0x32>
 8003d70:	2f00      	cmp	r7, #0
 8003d72:	f000 80d1 	beq.w	8003f18 <_printf_i+0x1c4>
 8003d76:	2f58      	cmp	r7, #88	@ 0x58
 8003d78:	f000 80b8 	beq.w	8003eec <_printf_i+0x198>
 8003d7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003d84:	e03a      	b.n	8003dfc <_printf_i+0xa8>
 8003d86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003d8a:	2b15      	cmp	r3, #21
 8003d8c:	d8f6      	bhi.n	8003d7c <_printf_i+0x28>
 8003d8e:	a101      	add	r1, pc, #4	@ (adr r1, 8003d94 <_printf_i+0x40>)
 8003d90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d94:	08003ded 	.word	0x08003ded
 8003d98:	08003e01 	.word	0x08003e01
 8003d9c:	08003d7d 	.word	0x08003d7d
 8003da0:	08003d7d 	.word	0x08003d7d
 8003da4:	08003d7d 	.word	0x08003d7d
 8003da8:	08003d7d 	.word	0x08003d7d
 8003dac:	08003e01 	.word	0x08003e01
 8003db0:	08003d7d 	.word	0x08003d7d
 8003db4:	08003d7d 	.word	0x08003d7d
 8003db8:	08003d7d 	.word	0x08003d7d
 8003dbc:	08003d7d 	.word	0x08003d7d
 8003dc0:	08003eff 	.word	0x08003eff
 8003dc4:	08003e2b 	.word	0x08003e2b
 8003dc8:	08003eb9 	.word	0x08003eb9
 8003dcc:	08003d7d 	.word	0x08003d7d
 8003dd0:	08003d7d 	.word	0x08003d7d
 8003dd4:	08003f21 	.word	0x08003f21
 8003dd8:	08003d7d 	.word	0x08003d7d
 8003ddc:	08003e2b 	.word	0x08003e2b
 8003de0:	08003d7d 	.word	0x08003d7d
 8003de4:	08003d7d 	.word	0x08003d7d
 8003de8:	08003ec1 	.word	0x08003ec1
 8003dec:	6833      	ldr	r3, [r6, #0]
 8003dee:	1d1a      	adds	r2, r3, #4
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	6032      	str	r2, [r6, #0]
 8003df4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003df8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e09c      	b.n	8003f3a <_printf_i+0x1e6>
 8003e00:	6833      	ldr	r3, [r6, #0]
 8003e02:	6820      	ldr	r0, [r4, #0]
 8003e04:	1d19      	adds	r1, r3, #4
 8003e06:	6031      	str	r1, [r6, #0]
 8003e08:	0606      	lsls	r6, r0, #24
 8003e0a:	d501      	bpl.n	8003e10 <_printf_i+0xbc>
 8003e0c:	681d      	ldr	r5, [r3, #0]
 8003e0e:	e003      	b.n	8003e18 <_printf_i+0xc4>
 8003e10:	0645      	lsls	r5, r0, #25
 8003e12:	d5fb      	bpl.n	8003e0c <_printf_i+0xb8>
 8003e14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003e18:	2d00      	cmp	r5, #0
 8003e1a:	da03      	bge.n	8003e24 <_printf_i+0xd0>
 8003e1c:	232d      	movs	r3, #45	@ 0x2d
 8003e1e:	426d      	negs	r5, r5
 8003e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e24:	4858      	ldr	r0, [pc, #352]	@ (8003f88 <_printf_i+0x234>)
 8003e26:	230a      	movs	r3, #10
 8003e28:	e011      	b.n	8003e4e <_printf_i+0xfa>
 8003e2a:	6821      	ldr	r1, [r4, #0]
 8003e2c:	6833      	ldr	r3, [r6, #0]
 8003e2e:	0608      	lsls	r0, r1, #24
 8003e30:	f853 5b04 	ldr.w	r5, [r3], #4
 8003e34:	d402      	bmi.n	8003e3c <_printf_i+0xe8>
 8003e36:	0649      	lsls	r1, r1, #25
 8003e38:	bf48      	it	mi
 8003e3a:	b2ad      	uxthmi	r5, r5
 8003e3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003e3e:	4852      	ldr	r0, [pc, #328]	@ (8003f88 <_printf_i+0x234>)
 8003e40:	6033      	str	r3, [r6, #0]
 8003e42:	bf14      	ite	ne
 8003e44:	230a      	movne	r3, #10
 8003e46:	2308      	moveq	r3, #8
 8003e48:	2100      	movs	r1, #0
 8003e4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003e4e:	6866      	ldr	r6, [r4, #4]
 8003e50:	60a6      	str	r6, [r4, #8]
 8003e52:	2e00      	cmp	r6, #0
 8003e54:	db05      	blt.n	8003e62 <_printf_i+0x10e>
 8003e56:	6821      	ldr	r1, [r4, #0]
 8003e58:	432e      	orrs	r6, r5
 8003e5a:	f021 0104 	bic.w	r1, r1, #4
 8003e5e:	6021      	str	r1, [r4, #0]
 8003e60:	d04b      	beq.n	8003efa <_printf_i+0x1a6>
 8003e62:	4616      	mov	r6, r2
 8003e64:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e68:	fb03 5711 	mls	r7, r3, r1, r5
 8003e6c:	5dc7      	ldrb	r7, [r0, r7]
 8003e6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e72:	462f      	mov	r7, r5
 8003e74:	42bb      	cmp	r3, r7
 8003e76:	460d      	mov	r5, r1
 8003e78:	d9f4      	bls.n	8003e64 <_printf_i+0x110>
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d10b      	bne.n	8003e96 <_printf_i+0x142>
 8003e7e:	6823      	ldr	r3, [r4, #0]
 8003e80:	07df      	lsls	r7, r3, #31
 8003e82:	d508      	bpl.n	8003e96 <_printf_i+0x142>
 8003e84:	6923      	ldr	r3, [r4, #16]
 8003e86:	6861      	ldr	r1, [r4, #4]
 8003e88:	4299      	cmp	r1, r3
 8003e8a:	bfde      	ittt	le
 8003e8c:	2330      	movle	r3, #48	@ 0x30
 8003e8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e92:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e96:	1b92      	subs	r2, r2, r6
 8003e98:	6122      	str	r2, [r4, #16]
 8003e9a:	f8cd a000 	str.w	sl, [sp]
 8003e9e:	464b      	mov	r3, r9
 8003ea0:	aa03      	add	r2, sp, #12
 8003ea2:	4621      	mov	r1, r4
 8003ea4:	4640      	mov	r0, r8
 8003ea6:	f7ff fee7 	bl	8003c78 <_printf_common>
 8003eaa:	3001      	adds	r0, #1
 8003eac:	d14a      	bne.n	8003f44 <_printf_i+0x1f0>
 8003eae:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb2:	b004      	add	sp, #16
 8003eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eb8:	6823      	ldr	r3, [r4, #0]
 8003eba:	f043 0320 	orr.w	r3, r3, #32
 8003ebe:	6023      	str	r3, [r4, #0]
 8003ec0:	4832      	ldr	r0, [pc, #200]	@ (8003f8c <_printf_i+0x238>)
 8003ec2:	2778      	movs	r7, #120	@ 0x78
 8003ec4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ec8:	6823      	ldr	r3, [r4, #0]
 8003eca:	6831      	ldr	r1, [r6, #0]
 8003ecc:	061f      	lsls	r7, r3, #24
 8003ece:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ed2:	d402      	bmi.n	8003eda <_printf_i+0x186>
 8003ed4:	065f      	lsls	r7, r3, #25
 8003ed6:	bf48      	it	mi
 8003ed8:	b2ad      	uxthmi	r5, r5
 8003eda:	6031      	str	r1, [r6, #0]
 8003edc:	07d9      	lsls	r1, r3, #31
 8003ede:	bf44      	itt	mi
 8003ee0:	f043 0320 	orrmi.w	r3, r3, #32
 8003ee4:	6023      	strmi	r3, [r4, #0]
 8003ee6:	b11d      	cbz	r5, 8003ef0 <_printf_i+0x19c>
 8003ee8:	2310      	movs	r3, #16
 8003eea:	e7ad      	b.n	8003e48 <_printf_i+0xf4>
 8003eec:	4826      	ldr	r0, [pc, #152]	@ (8003f88 <_printf_i+0x234>)
 8003eee:	e7e9      	b.n	8003ec4 <_printf_i+0x170>
 8003ef0:	6823      	ldr	r3, [r4, #0]
 8003ef2:	f023 0320 	bic.w	r3, r3, #32
 8003ef6:	6023      	str	r3, [r4, #0]
 8003ef8:	e7f6      	b.n	8003ee8 <_printf_i+0x194>
 8003efa:	4616      	mov	r6, r2
 8003efc:	e7bd      	b.n	8003e7a <_printf_i+0x126>
 8003efe:	6833      	ldr	r3, [r6, #0]
 8003f00:	6825      	ldr	r5, [r4, #0]
 8003f02:	6961      	ldr	r1, [r4, #20]
 8003f04:	1d18      	adds	r0, r3, #4
 8003f06:	6030      	str	r0, [r6, #0]
 8003f08:	062e      	lsls	r6, r5, #24
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	d501      	bpl.n	8003f12 <_printf_i+0x1be>
 8003f0e:	6019      	str	r1, [r3, #0]
 8003f10:	e002      	b.n	8003f18 <_printf_i+0x1c4>
 8003f12:	0668      	lsls	r0, r5, #25
 8003f14:	d5fb      	bpl.n	8003f0e <_printf_i+0x1ba>
 8003f16:	8019      	strh	r1, [r3, #0]
 8003f18:	2300      	movs	r3, #0
 8003f1a:	6123      	str	r3, [r4, #16]
 8003f1c:	4616      	mov	r6, r2
 8003f1e:	e7bc      	b.n	8003e9a <_printf_i+0x146>
 8003f20:	6833      	ldr	r3, [r6, #0]
 8003f22:	1d1a      	adds	r2, r3, #4
 8003f24:	6032      	str	r2, [r6, #0]
 8003f26:	681e      	ldr	r6, [r3, #0]
 8003f28:	6862      	ldr	r2, [r4, #4]
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	4630      	mov	r0, r6
 8003f2e:	f7fc f957 	bl	80001e0 <memchr>
 8003f32:	b108      	cbz	r0, 8003f38 <_printf_i+0x1e4>
 8003f34:	1b80      	subs	r0, r0, r6
 8003f36:	6060      	str	r0, [r4, #4]
 8003f38:	6863      	ldr	r3, [r4, #4]
 8003f3a:	6123      	str	r3, [r4, #16]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f42:	e7aa      	b.n	8003e9a <_printf_i+0x146>
 8003f44:	6923      	ldr	r3, [r4, #16]
 8003f46:	4632      	mov	r2, r6
 8003f48:	4649      	mov	r1, r9
 8003f4a:	4640      	mov	r0, r8
 8003f4c:	47d0      	blx	sl
 8003f4e:	3001      	adds	r0, #1
 8003f50:	d0ad      	beq.n	8003eae <_printf_i+0x15a>
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	079b      	lsls	r3, r3, #30
 8003f56:	d413      	bmi.n	8003f80 <_printf_i+0x22c>
 8003f58:	68e0      	ldr	r0, [r4, #12]
 8003f5a:	9b03      	ldr	r3, [sp, #12]
 8003f5c:	4298      	cmp	r0, r3
 8003f5e:	bfb8      	it	lt
 8003f60:	4618      	movlt	r0, r3
 8003f62:	e7a6      	b.n	8003eb2 <_printf_i+0x15e>
 8003f64:	2301      	movs	r3, #1
 8003f66:	4632      	mov	r2, r6
 8003f68:	4649      	mov	r1, r9
 8003f6a:	4640      	mov	r0, r8
 8003f6c:	47d0      	blx	sl
 8003f6e:	3001      	adds	r0, #1
 8003f70:	d09d      	beq.n	8003eae <_printf_i+0x15a>
 8003f72:	3501      	adds	r5, #1
 8003f74:	68e3      	ldr	r3, [r4, #12]
 8003f76:	9903      	ldr	r1, [sp, #12]
 8003f78:	1a5b      	subs	r3, r3, r1
 8003f7a:	42ab      	cmp	r3, r5
 8003f7c:	dcf2      	bgt.n	8003f64 <_printf_i+0x210>
 8003f7e:	e7eb      	b.n	8003f58 <_printf_i+0x204>
 8003f80:	2500      	movs	r5, #0
 8003f82:	f104 0619 	add.w	r6, r4, #25
 8003f86:	e7f5      	b.n	8003f74 <_printf_i+0x220>
 8003f88:	080040b5 	.word	0x080040b5
 8003f8c:	080040c6 	.word	0x080040c6

08003f90 <memmove>:
 8003f90:	4288      	cmp	r0, r1
 8003f92:	b510      	push	{r4, lr}
 8003f94:	eb01 0402 	add.w	r4, r1, r2
 8003f98:	d902      	bls.n	8003fa0 <memmove+0x10>
 8003f9a:	4284      	cmp	r4, r0
 8003f9c:	4623      	mov	r3, r4
 8003f9e:	d807      	bhi.n	8003fb0 <memmove+0x20>
 8003fa0:	1e43      	subs	r3, r0, #1
 8003fa2:	42a1      	cmp	r1, r4
 8003fa4:	d008      	beq.n	8003fb8 <memmove+0x28>
 8003fa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003faa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003fae:	e7f8      	b.n	8003fa2 <memmove+0x12>
 8003fb0:	4402      	add	r2, r0
 8003fb2:	4601      	mov	r1, r0
 8003fb4:	428a      	cmp	r2, r1
 8003fb6:	d100      	bne.n	8003fba <memmove+0x2a>
 8003fb8:	bd10      	pop	{r4, pc}
 8003fba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003fbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003fc2:	e7f7      	b.n	8003fb4 <memmove+0x24>

08003fc4 <_sbrk_r>:
 8003fc4:	b538      	push	{r3, r4, r5, lr}
 8003fc6:	4d06      	ldr	r5, [pc, #24]	@ (8003fe0 <_sbrk_r+0x1c>)
 8003fc8:	2300      	movs	r3, #0
 8003fca:	4604      	mov	r4, r0
 8003fcc:	4608      	mov	r0, r1
 8003fce:	602b      	str	r3, [r5, #0]
 8003fd0:	f7fd ff06 	bl	8001de0 <_sbrk>
 8003fd4:	1c43      	adds	r3, r0, #1
 8003fd6:	d102      	bne.n	8003fde <_sbrk_r+0x1a>
 8003fd8:	682b      	ldr	r3, [r5, #0]
 8003fda:	b103      	cbz	r3, 8003fde <_sbrk_r+0x1a>
 8003fdc:	6023      	str	r3, [r4, #0]
 8003fde:	bd38      	pop	{r3, r4, r5, pc}
 8003fe0:	2000023c 	.word	0x2000023c

08003fe4 <memcpy>:
 8003fe4:	440a      	add	r2, r1
 8003fe6:	4291      	cmp	r1, r2
 8003fe8:	f100 33ff 	add.w	r3, r0, #4294967295
 8003fec:	d100      	bne.n	8003ff0 <memcpy+0xc>
 8003fee:	4770      	bx	lr
 8003ff0:	b510      	push	{r4, lr}
 8003ff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ff6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ffa:	4291      	cmp	r1, r2
 8003ffc:	d1f9      	bne.n	8003ff2 <memcpy+0xe>
 8003ffe:	bd10      	pop	{r4, pc}

08004000 <_realloc_r>:
 8004000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004004:	4607      	mov	r7, r0
 8004006:	4614      	mov	r4, r2
 8004008:	460d      	mov	r5, r1
 800400a:	b921      	cbnz	r1, 8004016 <_realloc_r+0x16>
 800400c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004010:	4611      	mov	r1, r2
 8004012:	f7ff bc4d 	b.w	80038b0 <_malloc_r>
 8004016:	b92a      	cbnz	r2, 8004024 <_realloc_r+0x24>
 8004018:	f7ff fbde 	bl	80037d8 <_free_r>
 800401c:	4625      	mov	r5, r4
 800401e:	4628      	mov	r0, r5
 8004020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004024:	f000 f81a 	bl	800405c <_malloc_usable_size_r>
 8004028:	4284      	cmp	r4, r0
 800402a:	4606      	mov	r6, r0
 800402c:	d802      	bhi.n	8004034 <_realloc_r+0x34>
 800402e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004032:	d8f4      	bhi.n	800401e <_realloc_r+0x1e>
 8004034:	4621      	mov	r1, r4
 8004036:	4638      	mov	r0, r7
 8004038:	f7ff fc3a 	bl	80038b0 <_malloc_r>
 800403c:	4680      	mov	r8, r0
 800403e:	b908      	cbnz	r0, 8004044 <_realloc_r+0x44>
 8004040:	4645      	mov	r5, r8
 8004042:	e7ec      	b.n	800401e <_realloc_r+0x1e>
 8004044:	42b4      	cmp	r4, r6
 8004046:	4622      	mov	r2, r4
 8004048:	4629      	mov	r1, r5
 800404a:	bf28      	it	cs
 800404c:	4632      	movcs	r2, r6
 800404e:	f7ff ffc9 	bl	8003fe4 <memcpy>
 8004052:	4629      	mov	r1, r5
 8004054:	4638      	mov	r0, r7
 8004056:	f7ff fbbf 	bl	80037d8 <_free_r>
 800405a:	e7f1      	b.n	8004040 <_realloc_r+0x40>

0800405c <_malloc_usable_size_r>:
 800405c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004060:	1f18      	subs	r0, r3, #4
 8004062:	2b00      	cmp	r3, #0
 8004064:	bfbc      	itt	lt
 8004066:	580b      	ldrlt	r3, [r1, r0]
 8004068:	18c0      	addlt	r0, r0, r3
 800406a:	4770      	bx	lr

0800406c <_init>:
 800406c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800406e:	bf00      	nop
 8004070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004072:	bc08      	pop	{r3}
 8004074:	469e      	mov	lr, r3
 8004076:	4770      	bx	lr

08004078 <_fini>:
 8004078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800407a:	bf00      	nop
 800407c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800407e:	bc08      	pop	{r3}
 8004080:	469e      	mov	lr, r3
 8004082:	4770      	bx	lr
