==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2012.4
Copyright (C) 2012 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock with a period of 16ns.
@I [HLS-10] Setting target device to 'xc7k70tfbg484-1'
@I [HLS-10] Importing test bench file 'smartcard_tb.c' ... 
@I [HLS-10] Importing design file 'smartcard.c' ... 
@I [HLS-10] Analyzing the design file ...
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] smartcard.c:70: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Elapsed time: 3.44 seconds; current memory usage: 18 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'smartcard' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'smartcard' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-31] Invalid protocol: Begin anchor missing in region 'smartcard'.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 18.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'smartcard' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 18.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'smartcard' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting IO mode on port 'smartcard|cla' to 'ap_none'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|ins' to 'ap_none'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|p1' to 'ap_none'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|p2' to 'ap_none'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|len_command' to 'ap_none'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|command' to 'ap_none'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|len_response' to 'ap_none'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|response' to 'ap_none'.
@W [RTGEN-101] Port 'response' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting IO mode on port 'smartcard|status' to 'ap_none'.
@W [RTGEN-101] Port 'status' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting IO mode on port 'smartcard|uart_out' to 'ap_fifo'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|uart_in' to 'ap_fifo'.
@I [RTGEN-500] Setting IO mode on port 'smartcard|return' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'smartcard'.
@I [HLS-111] Elapsed time: 0.19 seconds; current memory usage: 18.4 MB.
@I [WSYSC-301] Generating RTL SystemC for 'smartcard'.
@I [WVHDL-304] Generating RTL VHDL for 'smartcard'.
@I [WVLOG-307] Generating RTL Verilog for 'smartcard'.
@I [HLS-10] Finished generating all RTL models.
@I [HLS-112] Total elapsed time: 3.970 seconds; peak memory usage: 18.4 MB.
