/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Tue Oct  3 07:44:38 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[5].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.399     1.195
| (intra 'clb' routing)                                                        0.085     1.280
$abc$10792$abc$3303$li05_li05.in[1] (.names at (27,40))                       -0.000     1.280
| (primitive '.names' combinational delay)                                     0.173     1.453
$abc$10792$abc$3303$li05_li05.out[0] (.names at (27,40))                       0.000     1.453
| (intra 'clb' routing)                                                        0.000     1.453
| (inter-block routing)                                                        0.399     1.852
| (intra 'clb' routing)                                                        0.233     2.085
HRDATA[5].D[0] (dffre at (26,43))                                              0.000     2.085
data arrival time                                                                        2.085

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[5].C[0] (dffre at (26,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.085
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.062


#Path 2
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[11].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.399     1.195
| (intra 'clb' routing)                                                        0.085     1.280
$abc$10792$abc$3303$li11_li11.in[1] (.names at (27,40))                       -0.000     1.280
| (primitive '.names' combinational delay)                                     0.103     1.383
$abc$10792$abc$3303$li11_li11.out[0] (.names at (27,40))                       0.000     1.383
| (intra 'clb' routing)                                                        0.000     1.383
| (inter-block routing)                                                        0.399     1.782
| (intra 'clb' routing)                                                        0.221     2.003
HRDATA[11].D[0] (dffre at (24,42))                                             0.000     2.003
data arrival time                                                                        2.003

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[11].C[0] (dffre at (24,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -2.003
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.980


#Path 3
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[6].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li06_li06.in[1] (.names at (27,41))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.173     1.395
$abc$10792$abc$3303$li06_li06.out[0] (.names at (27,41))                       0.000     1.395
| (intra 'clb' routing)                                                        0.000     1.395
| (inter-block routing)                                                        0.342     1.736
| (intra 'clb' routing)                                                        0.221     1.957
HRDATA[6].D[0] (dffre at (26,43))                                              0.000     1.957
data arrival time                                                                        1.957

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[6].C[0] (dffre at (26,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.957
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.934


#Path 4
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[12].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li12_li12.in[1] (.names at (27,41))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.103     1.325
$abc$10792$abc$3303$li12_li12.out[0] (.names at (27,41))                       0.000     1.325
| (intra 'clb' routing)                                                        0.000     1.325
| (inter-block routing)                                                        0.342     1.666
| (intra 'clb' routing)                                                        0.233     1.899
HRDATA[12].D[0] (dffre at (24,42))                                             0.000     1.899
data arrival time                                                                        1.899

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[12].C[0] (dffre at (24,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.899
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.876


#Path 5
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[15].D[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li15_li15.in[1] (.names at (22,41))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.173     1.395
$abc$10792$abc$3303$li15_li15.out[0] (.names at (22,41))                       0.000     1.395
| (intra 'clb' routing)                                                        0.000     1.395
| (inter-block routing)                                                        0.284     1.678
| (intra 'clb' routing)                                                        0.221     1.899
HRDATA[15].D[0] (dffre at (22,40))                                             0.000     1.899
data arrival time                                                                        1.899

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[15].C[0] (dffre at (22,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.899
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.876


#Path 6
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[4].D[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li04_li04.in[1] (.names at (27,43))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.173     1.395
$abc$10792$abc$3303$li04_li04.out[0] (.names at (27,43))                       0.000     1.395
| (intra 'clb' routing)                                                        0.000     1.395
| (inter-block routing)                                                        0.220     1.614
| (intra 'clb' routing)                                                        0.282     1.896
HRDATA[4].D[0] (dffre at (25,43))                                              0.000     1.896
data arrival time                                                                        1.896

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[4].C[0] (dffre at (25,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.896
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.874


#Path 7
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[14].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.342     1.135
| (intra 'clb' routing)                                                        0.085     1.220
$abc$10792$abc$3303$li14_li14.in[2] (.names at (27,42))                        0.000     1.220
| (primitive '.names' combinational delay)                                     0.090     1.311
$abc$10792$abc$3303$li14_li14.out[0] (.names at (27,42))                       0.000     1.311
| (intra 'clb' routing)                                                        0.000     1.311
| (inter-block routing)                                                        0.339     1.649
| (intra 'clb' routing)                                                        0.233     1.882
HRDATA[14].D[0] (dffre at (22,42))                                             0.000     1.882
data arrival time                                                                        1.882

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[14].C[0] (dffre at (22,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.882
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.859


#Path 8
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[10].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.399     1.193
| (intra 'clb' routing)                                                        0.085     1.278
$abc$10792$abc$3303$li10_li10.in[2] (.names at (27,43))                        0.000     1.278
| (primitive '.names' combinational delay)                                     0.152     1.430
$abc$10792$abc$3303$li10_li10.out[0] (.names at (27,43))                       0.000     1.430
| (intra 'clb' routing)                                                        0.000     1.430
| (inter-block routing)                                                        0.220     1.650
| (intra 'clb' routing)                                                        0.221     1.870
HRDATA[10].D[0] (dffre at (24,43))                                             0.000     1.870
data arrival time                                                                        1.870

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[10].C[0] (dffre at (24,43))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.870
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.848


#Path 9
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[25].D[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.399     1.195
| (intra 'clb' routing)                                                        0.085     1.280
$abc$10792$abc$3303$li25_li25.in[1] (.names at (22,40))                       -0.000     1.280
| (primitive '.names' combinational delay)                                     0.173     1.453
$abc$10792$abc$3303$li25_li25.out[0] (.names at (22,40))                       0.000     1.453
| (intra 'clb' routing)                                                        0.000     1.453
| (inter-block routing)                                                        0.162     1.614
| (intra 'clb' routing)                                                        0.221     1.835
HRDATA[25].D[0] (dffre at (22,40))                                             0.000     1.835
data arrival time                                                                        1.835

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[25].C[0] (dffre at (22,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.835
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.812


#Path 10
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[13].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li13_li13.in[1] (.names at (22,41))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.103     1.325
$abc$10792$abc$3303$li13_li13.out[0] (.names at (22,41))                       0.000     1.325
| (intra 'clb' routing)                                                        0.000     1.325
| (inter-block routing)                                                        0.284     1.608
| (intra 'clb' routing)                                                        0.221     1.829
HRDATA[13].D[0] (dffre at (22,42))                                             0.000     1.829
data arrival time                                                                        1.829

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[13].C[0] (dffre at (22,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.829
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.806


#Path 11
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[31].D[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.399     1.195
| (intra 'clb' routing)                                                        0.085     1.280
$abc$10792$abc$3303$li31_li31.in[1] (.names at (22,40))                       -0.000     1.280
| (primitive '.names' combinational delay)                                     0.103     1.383
$abc$10792$abc$3303$li31_li31.out[0] (.names at (22,40))                       0.000     1.383
| (intra 'clb' routing)                                                        0.000     1.383
| (inter-block routing)                                                        0.162     1.544
| (intra 'clb' routing)                                                        0.282     1.826
HRDATA[31].D[0] (dffre at (22,40))                                            -0.000     1.826
data arrival time                                                                        1.826

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[31].C[0] (dffre at (22,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.826
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.804


#Path 12
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[8].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.342     1.135
| (intra 'clb' routing)                                                        0.085     1.220
$abc$10792$abc$3303$li08_li08.in[2] (.names at (25,43))                        0.000     1.220
| (primitive '.names' combinational delay)                                     0.152     1.372
$abc$10792$abc$3303$li08_li08.out[0] (.names at (25,43))                       0.000     1.372
| (intra 'clb' routing)                                                        0.000     1.372
| (inter-block routing)                                                        0.220     1.592
| (intra 'clb' routing)                                                        0.233     1.825
HRDATA[8].D[0] (dffre at (24,43))                                              0.000     1.825
data arrival time                                                                        1.825

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[8].C[0] (dffre at (24,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.825
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.802


#Path 13
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[0].D[0] (dffre at (26,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li00_li00.in[1] (.names at (26,40))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.152     1.374
$abc$10792$abc$3303$li00_li00.out[0] (.names at (26,40))                       0.000     1.374
| (intra 'clb' routing)                                                        0.000     1.374
| (inter-block routing)                                                        0.162     1.536
| (intra 'clb' routing)                                                        0.282     1.818
HRDATA[0].D[0] (dffre at (26,40))                                             -0.000     1.818
data arrival time                                                                        1.818

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[0].C[0] (dffre at (26,40))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.818
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.795


#Path 14
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[9].D[0] (dffre at (26,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.284     1.077
| (intra 'clb' routing)                                                        0.085     1.162
$abc$10792$abc$3303$li09_li09.in[2] (.names at (25,40))                       -0.000     1.162
| (primitive '.names' combinational delay)                                     0.152     1.314
$abc$10792$abc$3303$li09_li09.out[0] (.names at (25,40))                       0.000     1.314
| (intra 'clb' routing)                                                        0.000     1.314
| (inter-block routing)                                                        0.220     1.534
| (intra 'clb' routing)                                                        0.282     1.816
HRDATA[9].D[0] (dffre at (26,40))                                              0.000     1.816
data arrival time                                                                        1.816

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[9].C[0] (dffre at (26,40))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.816
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.793


#Path 15
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[7].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.342     1.135
| (intra 'clb' routing)                                                        0.085     1.220
$abc$10792$abc$3303$li07_li07.in[2] (.names at (26,43))                        0.000     1.220
| (primitive '.names' combinational delay)                                     0.152     1.372
$abc$10792$abc$3303$li07_li07.out[0] (.names at (26,43))                       0.000     1.372
| (intra 'clb' routing)                                                        0.000     1.372
| (inter-block routing)                                                        0.162     1.534
| (intra 'clb' routing)                                                        0.282     1.816
HRDATA[7].D[0] (dffre at (26,43))                                              0.000     1.816
data arrival time                                                                        1.816

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[7].C[0] (dffre at (26,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.816
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.793


#Path 16
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[29].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.342     1.135
| (intra 'clb' routing)                                                        0.085     1.220
$abc$10792$abc$3303$li29_li29.in[2] (.names at (24,43))                        0.000     1.220
| (primitive '.names' combinational delay)                                     0.152     1.372
$abc$10792$abc$3303$li29_li29.out[0] (.names at (24,43))                       0.000     1.372
| (intra 'clb' routing)                                                        0.000     1.372
| (inter-block routing)                                                        0.162     1.534
| (intra 'clb' routing)                                                        0.282     1.816
HRDATA[29].D[0] (dffre at (24,43))                                             0.000     1.816
data arrival time                                                                        1.816

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[29].C[0] (dffre at (24,43))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.816
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.793


#Path 17
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[30].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.342     1.135
| (intra 'clb' routing)                                                        0.085     1.220
$abc$10792$abc$3303$li30_li30.in[2] (.names at (22,42))                        0.000     1.220
| (primitive '.names' combinational delay)                                     0.152     1.372
$abc$10792$abc$3303$li30_li30.out[0] (.names at (22,42))                       0.000     1.372
| (intra 'clb' routing)                                                        0.000     1.372
| (inter-block routing)                                                        0.162     1.534
| (intra 'clb' routing)                                                        0.282     1.816
HRDATA[30].D[0] (dffre at (22,42))                                             0.000     1.816
data arrival time                                                                        1.816

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[30].C[0] (dffre at (22,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.816
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.793


#Path 18
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[21].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.342     1.135
| (intra 'clb' routing)                                                        0.085     1.220
$abc$10792$abc$3303$li21_li21.in[2] (.names at (24,42))                        0.000     1.220
| (primitive '.names' combinational delay)                                     0.152     1.372
$abc$10792$abc$3303$li21_li21.out[0] (.names at (24,42))                       0.000     1.372
| (intra 'clb' routing)                                                        0.000     1.372
| (inter-block routing)                                                        0.162     1.534
| (intra 'clb' routing)                                                        0.282     1.816
HRDATA[21].D[0] (dffre at (24,42))                                             0.000     1.816
data arrival time                                                                        1.816

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[21].C[0] (dffre at (24,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.816
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.793


#Path 19
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[28].D[0] (dffre at (25,41) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.284     1.079
| (intra 'clb' routing)                                                        0.085     1.164
$abc$10792$abc$3303$li28_li28.in[1] (.names at (25,41))                        0.000     1.164
| (primitive '.names' combinational delay)                                     0.173     1.337
$abc$10792$abc$3303$li28_li28.out[0] (.names at (25,41))                       0.000     1.337
| (intra 'clb' routing)                                                        0.000     1.337
| (inter-block routing)                                                        0.162     1.498
| (intra 'clb' routing)                                                        0.282     1.780
HRDATA[28].D[0] (dffre at (25,41))                                             0.000     1.780
data arrival time                                                                        1.780

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[28].C[0] (dffre at (25,41))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.780
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.758


#Path 20
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[27].D[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li27_li27.in[1] (.names at (24,43))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.173     1.395
$abc$10792$abc$3303$li27_li27.out[0] (.names at (24,43))                       0.000     1.395
| (intra 'clb' routing)                                                        0.000     1.395
| (inter-block routing)                                                        0.162     1.556
| (intra 'clb' routing)                                                        0.221     1.777
HRDATA[27].D[0] (dffre at (24,43))                                             0.000     1.777
data arrival time                                                                        1.777

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[27].C[0] (dffre at (24,43))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.777
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.754


#Path 21
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[2].D[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li02_li02.in[1] (.names at (26,43))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.173     1.395
$abc$10792$abc$3303$li02_li02.out[0] (.names at (26,43))                       0.000     1.395
| (intra 'clb' routing)                                                        0.000     1.395
| (inter-block routing)                                                        0.162     1.556
| (intra 'clb' routing)                                                        0.221     1.777
HRDATA[2].D[0] (dffre at (26,43))                                              0.000     1.777
data arrival time                                                                        1.777

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[2].C[0] (dffre at (26,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.777
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.754


#Path 22
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[26].D[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li26_li26.in[1] (.names at (25,40))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.090     1.312
$abc$10792$abc$3303$li26_li26.out[0] (.names at (25,40))                       0.000     1.312
| (intra 'clb' routing)                                                        0.000     1.312
| (inter-block routing)                                                        0.220     1.532
| (intra 'clb' routing)                                                        0.233     1.765
HRDATA[26].D[0] (dffre at (22,40))                                             0.000     1.765
data arrival time                                                                        1.765

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[26].C[0] (dffre at (22,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.765
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.742


#Path 23
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[17].D[0] (dffre at (25,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.284     1.077
| (intra 'clb' routing)                                                        0.085     1.162
$abc$10792$abc$3303$li17_li17.in[2] (.names at (25,42))                       -0.000     1.162
| (primitive '.names' combinational delay)                                     0.152     1.314
$abc$10792$abc$3303$li17_li17.out[0] (.names at (25,42))                       0.000     1.314
| (intra 'clb' routing)                                                        0.000     1.314
| (inter-block routing)                                                        0.162     1.476
| (intra 'clb' routing)                                                        0.282     1.758
HRDATA[17].D[0] (dffre at (25,42))                                             0.000     1.758
data arrival time                                                                        1.758

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[17].C[0] (dffre at (25,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.758
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.735


#Path 24
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[23].D[0] (dffre at (25,41) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.284     1.079
| (intra 'clb' routing)                                                        0.085     1.164
$abc$10792$abc$3303$li23_li23.in[1] (.names at (25,41))                        0.000     1.164
| (primitive '.names' combinational delay)                                     0.173     1.337
$abc$10792$abc$3303$li23_li23.out[0] (.names at (25,41))                       0.000     1.337
| (intra 'clb' routing)                                                        0.000     1.337
| (inter-block routing)                                                        0.162     1.498
| (intra 'clb' routing)                                                        0.233     1.731
HRDATA[23].D[0] (dffre at (25,41))                                             0.000     1.731
data arrival time                                                                        1.731

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[23].C[0] (dffre at (25,41))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.731
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.709


#Path 25
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[18].D[0] (dffre at (26,40) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.342     1.137
| (intra 'clb' routing)                                                        0.085     1.222
$abc$10792$abc$3303$li18_li18.in[1] (.names at (26,40))                        0.000     1.222
| (primitive '.names' combinational delay)                                     0.152     1.374
$abc$10792$abc$3303$li18_li18.out[0] (.names at (26,40))                       0.000     1.374
| (intra 'clb' routing)                                                        0.000     1.374
| (inter-block routing)                                                        0.162     1.536
| (intra 'clb' routing)                                                        0.184     1.720
HRDATA[18].D[0] (dffre at (26,40))                                             0.000     1.720
data arrival time                                                                        1.720

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[18].C[0] (dffre at (26,40))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.720
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.697


#Path 26
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[3].D[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.284     1.079
| (intra 'clb' routing)                                                        0.085     1.164
$abc$10792$abc$3303$li03_li03.in[1] (.names at (25,43))                        0.000     1.164
| (primitive '.names' combinational delay)                                     0.173     1.337
$abc$10792$abc$3303$li03_li03.out[0] (.names at (25,43))                       0.000     1.337
| (intra 'clb' routing)                                                        0.000     1.337
| (inter-block routing)                                                        0.162     1.498
| (intra 'clb' routing)                                                        0.221     1.719
HRDATA[3].D[0] (dffre at (25,43))                                              0.000     1.719
data arrival time                                                                        1.719

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[3].C[0] (dffre at (25,43))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.719
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.696


#Path 27
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[19].D[0] (dffre at (25,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.162     0.957
| (intra 'clb' routing)                                                        0.085     1.042
$abc$10792$abc$3303$li19_li19.in[1] (.names at (25,42))                        0.000     1.042
| (primitive '.names' combinational delay)                                     0.173     1.215
$abc$10792$abc$3303$li19_li19.out[0] (.names at (25,42))                       0.000     1.215
| (intra 'clb' routing)                                                        0.000     1.215
| (inter-block routing)                                                        0.162     1.376
| (intra 'clb' routing)                                                        0.282     1.659
HRDATA[19].D[0] (dffre at (25,42))                                             0.000     1.659
data arrival time                                                                        1.659

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[19].C[0] (dffre at (25,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.659
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.636


#Path 28
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[24].D[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.220     1.015
| (intra 'clb' routing)                                                        0.085     1.100
$abc$10792$abc$3303$li24_li24.in[1] (.names at (22,42))                        0.000     1.100
| (primitive '.names' combinational delay)                                     0.173     1.273
$abc$10792$abc$3303$li24_li24.out[0] (.names at (22,42))                       0.000     1.273
| (intra 'clb' routing)                                                        0.000     1.273
| (inter-block routing)                                                        0.162     1.434
| (intra 'clb' routing)                                                        0.221     1.655
HRDATA[24].D[0] (dffre at (22,42))                                             0.000     1.655
data arrival time                                                                        1.655

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[24].C[0] (dffre at (22,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.655
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.632


#Path 29
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[1].D[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.220     1.015
| (intra 'clb' routing)                                                        0.085     1.100
$abc$10792$abc$3303$li01_li01.in[1] (.names at (24,42))                        0.000     1.100
| (primitive '.names' combinational delay)                                     0.173     1.273
$abc$10792$abc$3303$li01_li01.out[0] (.names at (24,42))                       0.000     1.273
| (intra 'clb' routing)                                                        0.000     1.273
| (inter-block routing)                                                        0.162     1.434
| (intra 'clb' routing)                                                        0.221     1.655
HRDATA[1].D[0] (dffre at (24,42))                                              0.000     1.655
data arrival time                                                                        1.655

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[1].C[0] (dffre at (24,42))                                              0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.655
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.632


#Path 30
Startpoint: HTRANS[1].inpad[0] (.input at (26,44) clocked by HCLK)
Endpoint  : HRDATA[16].D[0] (dffre at (25,42) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HTRANS[1].inpad[0] (.input at (26,44))                                         0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.399     0.454
| (intra 'clb' routing)                                                        0.085     0.539
$abc$10792$new_new_n247__.in[0] (.names at (24,40))                            0.000     0.539
| (primitive '.names' combinational delay)                                     0.173     0.711
$abc$10792$new_new_n247__.out[0] (.names at (24,40))                           0.000     0.711
| (intra 'clb' routing)                                                        0.000     0.711
| (inter-block routing)                                                        0.342     1.053
| (intra 'clb' routing)                                                        0.085     1.138
$abc$10792$abc$3303$li16_li16.in[3] (.names at (25,42))                       -0.000     1.138
| (primitive '.names' combinational delay)                                     0.152     1.290
$abc$10792$abc$3303$li16_li16.out[0] (.names at (25,42))                       0.000     1.290
| (intra 'clb' routing)                                                        0.000     1.290
| (inter-block routing)                                                        0.162     1.451
| (intra 'clb' routing)                                                        0.184     1.636
HRDATA[16].D[0] (dffre at (25,42))                                             0.000     1.636
data arrival time                                                                        1.636

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[16].C[0] (dffre at (25,42))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.636
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.613


#Path 31
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : HRDATA[22].D[0] (dffre at (25,41) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                             0.000     0.054
| (primitive 'dffre' Tcq_max)                                                  0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                           0.000     0.208
| (intra 'clb' routing)                                                        0.000     0.208
| (inter-block routing)                                                        0.399     0.608
| (intra 'clb' routing)                                                        0.085     0.693
$abc$10792$new_new_n185__.in[1] (.names at (25,42))                            0.000     0.693
| (primitive '.names' combinational delay)                                     0.103     0.796
$abc$10792$new_new_n185__.out[0] (.names at (25,42))                           0.000     0.796
| (intra 'clb' routing)                                                        0.000     0.796
| (inter-block routing)                                                        0.284     1.079
| (intra 'clb' routing)                                                        0.085     1.164
$abc$10792$abc$3303$li22_li22.in[1] (.names at (25,41))                        0.000     1.164
| (primitive '.names' combinational delay)                                     0.025     1.189
$abc$10792$abc$3303$li22_li22.out[0] (.names at (25,41))                       0.000     1.189
| (intra 'clb' routing)                                                        0.000     1.189
| (inter-block routing)                                                        0.162     1.351
| (intra 'clb' routing)                                                        0.282     1.633
HRDATA[22].D[0] (dffre at (25,41))                                            -0.000     1.633
data arrival time                                                                        1.633

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[22].C[0] (dffre at (25,41))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.633
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.610


#Path 32
Startpoint: HADDR[3].inpad[0] (.input at (25,44) clocked by HCLK)
Endpoint  : HRDATA[20].D[0] (dffre at (25,41) clocked by HCLK)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           0.000     0.000
HADDR[3].inpad[0] (.input at (25,44))                                          0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.457     0.512
| (intra 'clb' routing)                                                        0.085     0.597
$abc$10792$new_new_n186__.in[3] (.names at (25,41))                            0.000     0.597
| (primitive '.names' combinational delay)                                     0.197     0.794
$abc$10792$new_new_n186__.out[0] (.names at (25,41))                           0.000     0.794
| (intra 'clb' routing)                                                        0.000     0.794
| (inter-block routing)                                                        0.162     0.955
| (intra 'clb' routing)                                                        0.085     1.041
$abc$10792$abc$3303$li20_li20.in[2] (.names at (25,41))                       -0.000     1.041
| (primitive '.names' combinational delay)                                     0.152     1.192
$abc$10792$abc$3303$li20_li20.out[0] (.names at (25,41))                       0.000     1.192
| (intra 'clb' routing)                                                        0.000     1.192
| (inter-block routing)                                                        0.162     1.354
| (intra 'clb' routing)                                                        0.221     1.575
HRDATA[20].D[0] (dffre at (25,41))                                             0.000     1.575
data arrival time                                                                        1.575

clock HCLK (rise edge)                                                         0.000     0.000
clock source latency                                                           0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                0.000     0.000
| (intra 'io' routing)                                                         0.054     0.054
| (inter-block routing)                                                        0.000     0.054
| (intra 'clb' routing)                                                        0.000     0.054
HRDATA[20].C[0] (dffre at (25,41))                                             0.000     0.054
clock uncertainty                                                              0.000     0.054
cell setup time                                                               -0.032     0.023
data required time                                                                       0.023
----------------------------------------------------------------------------------------------
data required time                                                                       0.023
data arrival time                                                                       -1.575
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.552


#Path 33
Startpoint: raddr_r[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : raddr_r[0].D[0] (dffre at (26,39) clocked by HCLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                       0.000     0.000
clock source latency                                                         0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                              0.000     0.000
| (intra 'io' routing)                                                       0.054     0.054
| (inter-block routing)                                                      0.000     0.054
| (intra 'clb' routing)                                                      0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                           0.000     0.054
| (primitive 'dffre' Tcq_max)                                                0.154     0.208
raddr_r[0].Q[0] (dffre at (26,39)) [clock-to-output]                         0.000     0.208
| (intra 'clb' routing)                                                      0.000     0.208
| (inter-block routing)                                                      0.342     0.550
| (intra 'clb' routing)                                                      0.085     0.635
$abc$10792$abc$3887$li0_li0.in[1] (.names at (24,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                   0.152     0.787
$abc$10792$abc$3887$li0_li0.out[0] (.names at (24,40))                       0.000     0.787
| (intra 'clb' routing)                                                      0.000     0.787
| (inter-block routing)                                                      0.342     1.128
| (intra 'clb' routing)                                                      0.282     1.410
raddr_r[0].D[0] (dffre at (26,39))                                           0.000     1.410
data arrival time                                                                      1.410

clock HCLK (rise edge)                                                       0.000     0.000
clock source latency                                                         0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                              0.000     0.000
| (intra 'io' routing)                                                       0.054     0.054
| (inter-block routing)                                                      0.000     0.054
| (intra 'clb' routing)                                                      0.000     0.054
raddr_r[0].C[0] (dffre at (26,39))                                           0.000     0.054
clock uncertainty                                                            0.000     0.054
cell setup time                                                             -0.032     0.023
data required time                                                                     0.023
--------------------------------------------------------------------------------------------
data required time                                                                     0.023
data arrival time                                                                     -1.410
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.387


#Path 34
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][31].E[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.310
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.396
U_mem.memory[2][31].E[0] (dffre at (22,40))                                                                                                                                                                                                                       0.000     1.396
data arrival time                                                                                                                                                                                                                                                           1.396

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][31].C[0] (dffre at (22,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.396
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.373


#Path 35
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][5].E[0] (dffre at (27,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.310
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.396
U_mem.memory[2][5].E[0] (dffre at (27,40))                                                                                                                                                                                                                        0.000     1.396
data arrival time                                                                                                                                                                                                                                                           1.396

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][5].C[0] (dffre at (27,40))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.396
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.373


#Path 36
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][25].E[0] (dffre at (22,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.310
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.396
U_mem.memory[2][25].E[0] (dffre at (22,40))                                                                                                                                                                                                                       0.000     1.396
data arrival time                                                                                                                                                                                                                                                           1.396

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][25].C[0] (dffre at (22,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.396
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.373


#Path 37
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][11].E[0] (dffre at (27,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.310
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.396
U_mem.memory[2][11].E[0] (dffre at (27,40))                                                                                                                                                                                                                       0.000     1.396
data arrival time                                                                                                                                                                                                                                                           1.396

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][11].C[0] (dffre at (27,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.396
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.373


#Path 38
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][13].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][13].E[0] (dffre at (22,41))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][13].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 39
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][29].E[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][29].E[0] (dffre at (24,43))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][29].C[0] (dffre at (24,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 40
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][27].E[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][27].E[0] (dffre at (24,43))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][27].C[0] (dffre at (24,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 41
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][26].E[0] (dffre at (25,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][26].E[0] (dffre at (25,40))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][26].C[0] (dffre at (25,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 42
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][23].E[0] (dffre at (26,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][23].E[0] (dffre at (26,41))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][23].C[0] (dffre at (26,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 43
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][22].E[0] (dffre at (26,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][22].E[0] (dffre at (26,41))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][22].C[0] (dffre at (26,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 44
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][20].E[0] (dffre at (26,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][20].E[0] (dffre at (26,41))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][20].C[0] (dffre at (26,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 45
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][18].E[0] (dffre at (26,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][18].E[0] (dffre at (26,40))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][18].C[0] (dffre at (26,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 46
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][17].E[0] (dffre at (26,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][17].E[0] (dffre at (26,41))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][17].C[0] (dffre at (26,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 47
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][16].E[0] (dffre at (24,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][16].E[0] (dffre at (24,40))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][16].C[0] (dffre at (24,40))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 48
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][15].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][15].E[0] (dffre at (22,41))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][15].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 49
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][9].E[0] (dffre at (24,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][9].E[0] (dffre at (24,40))                                                                                                                                                                                                                       -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][9].C[0] (dffre at (24,40))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 50
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][12].E[0] (dffre at (27,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][12].E[0] (dffre at (27,41))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][12].C[0] (dffre at (27,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 51
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][10].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][10].E[0] (dffre at (27,43))                                                                                                                                                                                                                      -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][10].C[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 52
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][0].E[0] (dffre at (26,40) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][0].E[0] (dffre at (26,40))                                                                                                                                                                                                                       -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][0].C[0] (dffre at (26,40))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 53
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][2].E[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][2].E[0] (dffre at (26,43))                                                                                                                                                                                                                       -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][2].C[0] (dffre at (26,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 54
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][4].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][4].E[0] (dffre at (27,43))                                                                                                                                                                                                                       -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][4].C[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 55
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][6].E[0] (dffre at (27,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][6].E[0] (dffre at (27,41))                                                                                                                                                                                                                       -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][6].C[0] (dffre at (27,41))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 56
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][7].E[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.253
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.338
U_mem.memory[2][7].E[0] (dffre at (26,43))                                                                                                                                                                                                                       -0.000     1.338
data arrival time                                                                                                                                                                                                                                                           1.338

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][7].C[0] (dffre at (26,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.315


#Path 57
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][10].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.231
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.316
U_mem.memory[3][10].E[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     1.316
data arrival time                                                                                                                                                                                                                                                           1.316

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][10].C[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.294


#Path 58
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][14].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.231
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.316
U_mem.memory[3][14].E[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     1.316
data arrival time                                                                                                                                                                                                                                                           1.316

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][14].C[0] (dffre at (27,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.294


#Path 59
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][8].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.231
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.316
U_mem.memory[3][8].E[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     1.316
data arrival time                                                                                                                                                                                                                                                           1.316

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][8].C[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.294


#Path 60
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][4].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.231
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.316
U_mem.memory[3][4].E[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     1.316
data arrival time                                                                                                                                                                                                                                                           1.316

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][4].C[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.294


#Path 61
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][7].E[0] (dffre at (27,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.231
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.316
U_mem.memory[3][7].E[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     1.316
data arrival time                                                                                                                                                                                                                                                           1.316

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][7].C[0] (dffre at (27,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.316
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.294


#Path 62
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][2].E[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.457     1.228
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.313
U_mem.memory[0][2].E[0] (dffre at (26,43))                                                                                                                                                                                                                        0.000     1.313
data arrival time                                                                                                                                                                                                                                                           1.313

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][2].C[0] (dffre at (26,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.313
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.290


#Path 63
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][7].E[0] (dffre at (26,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.457     1.228
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.313
U_mem.memory[0][7].E[0] (dffre at (26,43))                                                                                                                                                                                                                        0.000     1.313
data arrival time                                                                                                                                                                                                                                                           1.313

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][7].C[0] (dffre at (26,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.313
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.290


#Path 64
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][3].E[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.284     1.195
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.280
U_mem.memory[2][3].E[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     1.280
data arrival time                                                                                                                                                                                                                                                           1.280

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][3].C[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.257


#Path 65
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[2][8].E[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.399     0.608
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.693
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,42))                        0.000     0.693
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.218     0.911
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,42))                       0.000     0.911
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.911
| (inter-block routing)                                                                                                                                                                                                                                           0.284     1.195
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.280
U_mem.memory[2][8].E[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     1.280
data arrival time                                                                                                                                                                                                                                                           1.280

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[2][8].C[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.280
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.257


#Path 66
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][15].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][15].E[0] (dffre at (22,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][15].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 67
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][17].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][17].E[0] (dffre at (26,42))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][17].C[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 68
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][25].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][25].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][25].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 69
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][18].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][18].E[0] (dffre at (26,42))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][18].C[0] (dffre at (26,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 70
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][20].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][20].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][20].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 71
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][19].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][19].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][19].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 72
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][13].E[0] (dffre at (22,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][13].E[0] (dffre at (22,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][13].C[0] (dffre at (22,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 73
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][24].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][24].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][24].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 74
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][21].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][21].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][21].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 75
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][23].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][23].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][23].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 76
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][27].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][27].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][27].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 77
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][12].E[0] (dffre at (27,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][12].E[0] (dffre at (27,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][12].C[0] (dffre at (27,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 78
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][22].E[0] (dffre at (24,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][22].E[0] (dffre at (24,41))                                                                                                                                                                                                                      -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][22].C[0] (dffre at (24,41))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 79
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][6].E[0] (dffre at (27,41) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][6].E[0] (dffre at (27,41))                                                                                                                                                                                                                       -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][6].C[0] (dffre at (27,41))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 80
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][3].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][3].E[0] (dffre at (26,42))                                                                                                                                                                                                                       -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][3].C[0] (dffre at (26,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 81
Startpoint: waddr[0].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[3][2].E[0] (dffre at (26,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[0].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[0].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[1] (.names at (25,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.197     0.832
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,40))                       0.000     0.832
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.832
| (inter-block routing)                                                                                                                                                                                                                                           0.342     1.173
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.259
U_mem.memory[3][2].E[0] (dffre at (26,42))                                                                                                                                                                                                                       -0.000     1.259
data arrival time                                                                                                                                                                                                                                                           1.259

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[3][2].C[0] (dffre at (26,42))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.259
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.236


#Path 82
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][24].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][24].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][24].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 83
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][25].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][25].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][25].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 84
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][23].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][23].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][23].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 85
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][29].E[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][29].E[0] (dffre at (24,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][29].C[0] (dffre at (24,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 86
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][27].E[0] (dffre at (24,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][27].E[0] (dffre at (24,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][27].C[0] (dffre at (24,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 87
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][30].E[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][30].E[0] (dffre at (22,42))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][30].C[0] (dffre at (22,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 88
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][28].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][28].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][28].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 89
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][29].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][29].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][29].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 90
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][30].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][30].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][30].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 91
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][31].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][31].E[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][31].C[0] (dffre at (22,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 92
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][0].E[0] (dffre at (22,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][0].E[0] (dffre at (22,43))                                                                                                                                                                                                                        0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][0].C[0] (dffre at (22,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 93
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][24].E[0] (dffre at (22,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][24].E[0] (dffre at (22,42))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][24].C[0] (dffre at (22,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 94
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][21].E[0] (dffre at (24,42) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][21].E[0] (dffre at (24,42))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][21].C[0] (dffre at (24,42))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 95
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][4].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][4].E[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][4].C[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 96
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][10].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][10].E[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][10].C[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 97
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][8].E[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][8].E[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][8].C[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 98
Startpoint: waddr[1].Q[0] (dffre at (26,39) clocked by HCLK)
Endpoint  : U_mem.memory[1][10].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
waddr[1].C[0] (dffre at (26,39))                                                                                                                                                                                                                                  0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
waddr[1].Q[0] (dffre at (26,39)) [clock-to-output]                                                                                                                                                                                                                0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names at (25,41))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (25,41))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[1][10].E[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[1][10].C[0] (dffre at (27,43))                                                                                                                                                                                                                       0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 99
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][4].E[0] (dffre at (27,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][4].E[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][4].C[0] (dffre at (27,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#Path 100
Startpoint: we.Q[0] (dffre at (25,41) clocked by HCLK)
Endpoint  : U_mem.memory[0][3].E[0] (dffre at (25,43) clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
we.C[0] (dffre at (25,41))                                                                                                                                                                                                                                        0.000     0.054
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                                                                     0.154     0.208
we.Q[0] (dffre at (25,41)) [clock-to-output]                                                                                                                                                                                                                      0.000     0.208
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.208
| (inter-block routing)                                                                                                                                                                                                                                           0.342     0.550
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     0.635
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names at (26,40))                        0.000     0.635
| (primitive '.names' combinational delay)                                                                                                                                                                                                                        0.135     0.770
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names at (26,40))                       0.000     0.770
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.770
| (inter-block routing)                                                                                                                                                                                                                                           0.399     1.170
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.085     1.255
U_mem.memory[0][3].E[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     1.255
data arrival time                                                                                                                                                                                                                                                           1.255

clock HCLK (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                              0.000     0.000
HCLK.inpad[0] (.input at (4,1))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                            0.054     0.054
| (inter-block routing)                                                                                                                                                                                                                                           0.000     0.054
| (intra 'clb' routing)                                                                                                                                                                                                                                           0.000     0.054
U_mem.memory[0][3].C[0] (dffre at (25,43))                                                                                                                                                                                                                        0.000     0.054
clock uncertainty                                                                                                                                                                                                                                                 0.000     0.054
cell setup time                                                                                                                                                                                                                                                  -0.032     0.023
data required time                                                                                                                                                                                                                                                          0.023
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                          0.023
data arrival time                                                                                                                                                                                                                                                          -1.255
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                           -1.232


#End of timing report
