{"Francisca Quintana": [["Adding a vector unit to a superscalar processor", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148", "ics", 1999]], "Jesus Corbal": [["Adding a vector unit to a superscalar processor", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148", "ics", 1999]], "Roger Espasa": [["Adding a vector unit to a superscalar processor", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148", "ics", 1999]], "Mateo Valero": [["Adding a vector unit to a superscalar processor", ["Francisca Quintana", "Jesus Corbal", "Roger Espasa", "Mateo Valero"], "https://doi.org/10.1145/305138.305148", "ics", 1999], ["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999], ["Increasing effective IPC by exploiting distant parallelism", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212", "ics", 1999]], "Huy Nguyen": [["Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology", ["Huy Nguyen", "Lizy Kurian John"], "https://doi.org/10.1145/305138.305150", "ics", 1999]], "Lizy Kurian John": [["Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology", ["Huy Nguyen", "Lizy Kurian John"], "https://doi.org/10.1145/305138.305150", "ics", 1999]], "Kunle Olukotun": [["Improving the performance of speculatively parallel applications on the Hydra CMP", ["Kunle Olukotun", "Lance Hammond", "Mark Willey"], "https://doi.org/10.1145/305138.305155", "ics", 1999]], "Lance Hammond": [["Improving the performance of speculatively parallel applications on the Hydra CMP", ["Kunle Olukotun", "Lance Hammond", "Mark Willey"], "https://doi.org/10.1145/305138.305155", "ics", 1999]], "Mark Willey": [["Improving the performance of speculatively parallel applications on the Hydra CMP", ["Kunle Olukotun", "Lance Hammond", "Mark Willey"], "https://doi.org/10.1145/305138.305155", "ics", 1999]], "Jeffrey B. Rothman": [["The pool of subsectors cache design", ["Jeffrey B. Rothman", "Alan Jay Smith"], "https://doi.org/10.1145/305138.305156", "ics", 1999]], "Alan Jay Smith": [["The pool of subsectors cache design", ["Jeffrey B. Rothman", "Alan Jay Smith"], "https://doi.org/10.1145/305138.305156", "ics", 1999]], "Peter J. Keleher": [["Symmetry and performance in consistency protocols", ["Peter J. Keleher"], "https://doi.org/10.1145/305138.305157", "ics", 1999], ["Mechanisms and policies for supporting fine-grained cycle stealing", ["Kyung Dong Ryu", "Jeffrey K. Hollingsworth", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305170", "ics", 1999], ["Responsiveness without interrupts", ["Dejan Perkovic", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305172", "ics", 1999]], "F. Jesus Sanchez": [["A locality sensitive multi-module cache with explicit management", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305158", "ics", 1999]], "Antonio Gonzalez": [["A locality sensitive multi-module cache with explicit management", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305158", "ics", 1999], ["Clustered speculative multithreaded processors", ["Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305214", "ics", 1999], ["Dynamic removal of redundant computations", ["Carlos Molina", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/305138.305239", "ics", 1999]], "Jeeraporn Srisawat": [["A new \"quad-tree-based\" sub-system allocation technique for mesh-connected parallel machines", ["Jeeraporn Srisawat", "Nikitas A. Alexandridis"], "https://doi.org/10.1145/305138.305160", "ics", 1999]], "Nikitas A. Alexandridis": [["A new \"quad-tree-based\" sub-system allocation technique for mesh-connected parallel machines", ["Jeeraporn Srisawat", "Nikitas A. Alexandridis"], "https://doi.org/10.1145/305138.305160", "ics", 1999]], "Andrei Radulescu": [["On the complexity of list scheduling algorithms for distributed-memory systems", ["Andrei Radulescu", "Arjan J. C. van Gemund"], "https://doi.org/10.1145/305138.305162", "ics", 1999]], "Arjan J. C. van Gemund": [["On the complexity of list scheduling algorithms for distributed-memory systems", ["Andrei Radulescu", "Arjan J. C. van Gemund"], "https://doi.org/10.1145/305138.305162", "ics", 1999]], "Daniel Jimenez-Gonzalez": [["Communication conscious radix sort", ["Daniel Jimenez-Gonzalez", "Josep-Lluis Larriba-Pey", "Juan J. Navarro"], "https://doi.org/10.1145/305138.305166", "ics", 1999]], "Josep-Lluis Larriba-Pey": [["Communication conscious radix sort", ["Daniel Jimenez-Gonzalez", "Josep-Lluis Larriba-Pey", "Juan J. Navarro"], "https://doi.org/10.1145/305138.305166", "ics", 1999], ["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999]], "Juan J. Navarro": [["Communication conscious radix sort", ["Daniel Jimenez-Gonzalez", "Josep-Lluis Larriba-Pey", "Juan J. Navarro"], "https://doi.org/10.1145/305138.305166", "ics", 1999]], "Martin C. Rinard": [["Eliminating synchronization bottlenecks in object-based programs using adaptive replication", ["Martin C. Rinard", "Pedro C. Diniz"], "https://doi.org/10.1145/305138.305167", "ics", 1999]], "Pedro C. Diniz": [["Eliminating synchronization bottlenecks in object-based programs using adaptive replication", ["Martin C. Rinard", "Pedro C. Diniz"], "https://doi.org/10.1145/305138.305167", "ics", 1999]], "Kyung Dong Ryu": [["Mechanisms and policies for supporting fine-grained cycle stealing", ["Kyung Dong Ryu", "Jeffrey K. Hollingsworth", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305170", "ics", 1999]], "Jeffrey K. Hollingsworth": [["Mechanisms and policies for supporting fine-grained cycle stealing", ["Kyung Dong Ryu", "Jeffrey K. Hollingsworth", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305170", "ics", 1999]], "Dejan Perkovic": [["Responsiveness without interrupts", ["Dejan Perkovic", "Peter J. Keleher"], "https://doi.org/10.1145/305138.305172", "ics", 1999]], "Yuan C. Chou": [["Reducing branch misprediction penalties via dynamic control independence detection", ["Yuan C. Chou", "Jason Fung", "John Paul Shen"], "https://doi.org/10.1145/305138.305175", "ics", 1999]], "Jason Fung": [["Reducing branch misprediction penalties via dynamic control independence detection", ["Yuan C. Chou", "Jason Fung", "John Paul Shen"], "https://doi.org/10.1145/305138.305175", "ics", 1999]], "John Paul Shen": [["Reducing branch misprediction penalties via dynamic control independence detection", ["Yuan C. Chou", "Jason Fung", "John Paul Shen"], "https://doi.org/10.1145/305138.305175", "ics", 1999]], "Alex Ramirez": [["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999]], "Carlos Navarro": [["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999]], "Josep Torrellas": [["Software trace cache", ["Alex Ramirez", "Josep-Lluis Larriba-Pey", "Carlos Navarro", "Josep Torrellas", "Mateo Valero"], "https://doi.org/10.1145/305138.305178", "ics", 1999], ["Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity", ["Jose F. Martinez", "Josep Torrellas", "Jose Duato"], "https://doi.org/10.1145/305138.305194", "ics", 1999]], "Chi-Hung Chi": [["Cyclic dependence based data reference prediction", ["Chi-Hung Chi", "Jun-Li Yuan", "Chin-Ming Cheung"], "https://doi.org/10.1145/305138.305186", "ics", 1999]], "Jun-Li Yuan": [["Cyclic dependence based data reference prediction", ["Chi-Hung Chi", "Jun-Li Yuan", "Chin-Ming Cheung"], "https://doi.org/10.1145/305138.305186", "ics", 1999]], "Chin-Ming Cheung": [["Cyclic dependence based data reference prediction", ["Chi-Hung Chi", "Jun-Li Yuan", "Chin-Ming Cheung"], "https://doi.org/10.1145/305138.305186", "ics", 1999]], "Xiaowei Shen": [["CACHET: an adaptive cache coherence protocol for distributed shared-memory systems", ["Xiaowei Shen", "Arvind", "Larry Rudolph"], "https://doi.org/10.1145/305138.305187", "ics", 1999]], "Arvind": [["CACHET: an adaptive cache coherence protocol for distributed shared-memory systems", ["Xiaowei Shen", "Arvind", "Larry Rudolph"], "https://doi.org/10.1145/305138.305187", "ics", 1999]], "Larry Rudolph": [["CACHET: an adaptive cache coherence protocol for distributed shared-memory systems", ["Xiaowei Shen", "Arvind", "Larry Rudolph"], "https://doi.org/10.1145/305138.305187", "ics", 1999]], "Alexander V. Veidenbaum": [["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Weiyu Tang": [["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Rajesh K. Gupta": [["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Alexandru Nicolau": [["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Xiaomei Ji": [["Adapting cache line size to application behavior", ["Alexander V. Veidenbaum", "Weiyu Tang", "Rajesh K. Gupta", "Alexandru Nicolau", "Xiaomei Ji"], "https://doi.org/10.1145/305138.305188", "ics", 1999]], "Timothy Sherwood": [["Reducing cache misses using hardware and software page placement", ["Timothy Sherwood", "Brad Calder", "Joel S. Emer"], "https://doi.org/10.1145/305138.305189", "ics", 1999]], "Brad Calder": [["Reducing cache misses using hardware and software page placement", ["Timothy Sherwood", "Brad Calder", "Joel S. Emer"], "https://doi.org/10.1145/305138.305189", "ics", 1999], ["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Joel S. Emer": [["Reducing cache misses using hardware and software page placement", ["Timothy Sherwood", "Brad Calder", "Joel S. Emer"], "https://doi.org/10.1145/305138.305189", "ics", 1999]], "Dongming Jiang": [["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Brian OKelley": [["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Xiang Yu": [["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Sanjeev Kumar": [["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Angelos Bilas": [["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999]], "Jaswinder Pal Singh": [["Application scaling under shared virtual memory on a cluster of SMPs", ["Dongming Jiang", "Brian OKelley", "Xiang Yu", "Sanjeev Kumar", "Angelos Bilas", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305190", "ics", 1999], ["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999], ["A comparison of MPI, SHMEM and cache-coherent shared address space programming models on the SGI Origin2000", ["Hongzhang Shan", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305210", "ics", 1999]], "Liviu Iftode": [["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999]], "Matthias A. Blumrich": [["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999]], "Cezary Dubnicki": [["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999]], "David L. Oppenheimer": [["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999]], "Kai Li": [["Shared virtual memory with automatic update support", ["Liviu Iftode", "Matthias A. Blumrich", "Cezary Dubnicki", "David L. Oppenheimer", "Jaswinder Pal Singh", "Kai Li"], "https://doi.org/10.1145/305138.305191", "ics", 1999], ["Fast cluster failover using virtual memory-mapped communication", ["Yuanyuan Zhou", "Peter M. Chen", "Kai Li"], "https://doi.org/10.1145/305138.305215", "ics", 1999]], "Evan Speight": [["Realizing the performance potential of the virtual interface architecture", ["Evan Speight", "Hazim Abdel-Shafi", "John K. Bennett"], "https://doi.org/10.1145/305138.305192", "ics", 1999]], "Hazim Abdel-Shafi": [["Realizing the performance potential of the virtual interface architecture", ["Evan Speight", "Hazim Abdel-Shafi", "John K. Bennett"], "https://doi.org/10.1145/305138.305192", "ics", 1999]], "John K. Bennett": [["Realizing the performance potential of the virtual interface architecture", ["Evan Speight", "Hazim Abdel-Shafi", "John K. Bennett"], "https://doi.org/10.1145/305138.305192", "ics", 1999]], "Valentin Puente": [["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Jose A. Gregorio": [["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Cruz Izu": [["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Ramon Beivide": [["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Fernando Vallejo": [["Low-level router design and its impact on supercomputer system performance", ["Valentin Puente", "Jose A. Gregorio", "Cruz Izu", "Ramon Beivide", "Fernando Vallejo"], "https://doi.org/10.1145/305138.305193", "ics", 1999]], "Jose F. Martinez": [["Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity", ["Jose F. Martinez", "Josep Torrellas", "Jose Duato"], "https://doi.org/10.1145/305138.305194", "ics", 1999]], "Jose Duato": [["Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity", ["Jose F. Martinez", "Josep Torrellas", "Jose Duato"], "https://doi.org/10.1145/305138.305194", "ics", 1999]], "Daniel Franco": [["A new method to make communication latency uniform: distributed routing balancing", ["Daniel Franco", "I. Garces", "Emilio Luque"], "https://doi.org/10.1145/305138.305195", "ics", 1999]], "I. Garces": [["A new method to make communication latency uniform: distributed routing balancing", ["Daniel Franco", "I. Garces", "Emilio Luque"], "https://doi.org/10.1145/305138.305195", "ics", 1999]], "Emilio Luque": [["A new method to make communication latency uniform: distributed routing balancing", ["Daniel Franco", "I. Garces", "Emilio Luque"], "https://doi.org/10.1145/305138.305195", "ics", 1999]], "Francisco Corbera": [["New shape analysis techniques for automatic parallelization of C codes", ["Francisco Corbera", "Rafael Asenjo", "Emilio L. Zapata"], "https://doi.org/10.1145/305138.305196", "ics", 1999]], "Rafael Asenjo": [["New shape analysis techniques for automatic parallelization of C codes", ["Francisco Corbera", "Rafael Asenjo", "Emilio L. Zapata"], "https://doi.org/10.1145/305138.305196", "ics", 1999]], "Emilio L. Zapata": [["New shape analysis techniques for automatic parallelization of C codes", ["Francisco Corbera", "Rafael Asenjo", "Emilio L. Zapata"], "https://doi.org/10.1145/305138.305196", "ics", 1999]], "Amy W. Lim": [["An affine partitioning algorithm to maximize parallelism and minimize communication", ["Amy W. Lim", "Gerald I. Cheong", "Monica S. Lam"], "https://doi.org/10.1145/305138.305197", "ics", 1999]], "Gerald I. Cheong": [["An affine partitioning algorithm to maximize parallelism and minimize communication", ["Amy W. Lim", "Gerald I. Cheong", "Monica S. Lam"], "https://doi.org/10.1145/305138.305197", "ics", 1999]], "Monica S. Lam": [["An affine partitioning algorithm to maximize parallelism and minimize communication", ["Amy W. Lim", "Gerald I. Cheong", "Monica S. Lam"], "https://doi.org/10.1145/305138.305197", "ics", 1999]], "Claudia Roberta Calidonna": [["A graphic parallelizing environment for user-compiler interaction", ["Claudia Roberta Calidonna", "Maurizio Giordano", "Mario Mango Furnari"], "https://doi.org/10.1145/305138.305198", "ics", 1999]], "Maurizio Giordano": [["A graphic parallelizing environment for user-compiler interaction", ["Claudia Roberta Calidonna", "Maurizio Giordano", "Mario Mango Furnari"], "https://doi.org/10.1145/305138.305198", "ics", 1999]], "Mario Mango Furnari": [["A graphic parallelizing environment for user-compiler interaction", ["Claudia Roberta Calidonna", "Maurizio Giordano", "Mario Mango Furnari"], "https://doi.org/10.1145/305138.305198", "ics", 1999]], "Masato Oguchi": [["Dynamic remote memory acquisition for parallel data mining on ATM-connected PC cluster", ["Masato Oguchi", "Masaru Kitsuregawa"], "https://doi.org/10.1145/305138.305199", "ics", 1999]], "Masaru Kitsuregawa": [["Dynamic remote memory acquisition for parallel data mining on ATM-connected PC cluster", ["Masato Oguchi", "Masaru Kitsuregawa"], "https://doi.org/10.1145/305138.305199", "ics", 1999]], "Yong E. Cho": [["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Marianne Winslett": [["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Szu-Wen Kuo": [["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Jonghyun Lee": [["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Ying Chen": [["Parallel I/O for scientific applications on heterogeneous clusters: a resource-utilization approach", ["Yong E. Cho", "Marianne Winslett", "Szu-Wen Kuo", "Jonghyun Lee", "Ying Chen"], "https://doi.org/10.1145/305138.305200", "ics", 1999]], "Shinji Sumimoto": [["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Hiroshi Tezuka": [["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Atsushi Hori": [["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Hiroshi Harada": [["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Toshiyuki Takahashi": [["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Yutaka Ishikawa": [["The design and evaluation of high performance communication using a Gigabit Ethernet", ["Shinji Sumimoto", "Hiroshi Tezuka", "Atsushi Hori", "Hiroshi Harada", "Toshiyuki Takahashi", "Yutaka Ishikawa"], "https://doi.org/10.1145/305138.305202", "ics", 1999]], "Donald Yeung": [["The scalability of multigrain systems", ["Donald Yeung"], "https://doi.org/10.1145/305138.305203", "ics", 1999]], "Nandini Mukherjee": [["A comparative analysis of four parallelisation schemes", ["Nandini Mukherjee", "John R. Gurd"], "https://doi.org/10.1145/305138.305204", "ics", 1999]], "John R. Gurd": [["A comparative analysis of four parallelisation schemes", ["Nandini Mukherjee", "John R. Gurd"], "https://doi.org/10.1145/305138.305204", "ics", 1999]], "Thomas L. Sterling": [["A design analysis of a hybrid technology multithreaded architecture for petaflops scale computation3", ["Thomas L. Sterling", "Larry A. Bergman"], "https://doi.org/10.1145/305138.305205", "ics", 1999], ["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Larry A. Bergman": [["A design analysis of a hybrid technology multithreaded architecture for petaflops scale computation3", ["Thomas L. Sterling", "Larry A. Bergman"], "https://doi.org/10.1145/305138.305205", "ics", 1999]], "Xavier Martorell": [["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Eduard Ayguade": [["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999], ["Increasing effective IPC by exploiting distant parallelism", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212", "ics", 1999], ["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]], "Nacho Navarro": [["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Julita Corbalan": [["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Marc Gonzalez": [["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Jesus Labarta": [["Thread fork/join techniques for multi-level parallelism exploitation in NUMA multiprocessors", ["Xavier Martorell", "Eduard Ayguade", "Nacho Navarro", "Julita Corbalan", "Marc Gonzalez", "Jesus Labarta"], "https://doi.org/10.1145/305138.305206", "ics", 1999]], "Suvas Vajracharya": [["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Steve Karmesin": [["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Peter H. Beckman": [["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "James Crotinger": [["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Allen D. Malony": [["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Sameer Shende": [["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "R. R. Oldehoeft": [["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Stephen Smith": [["SMARTS: exploiting temporal locality and parallelism through vertical execution", ["Suvas Vajracharya", "Steve Karmesin", "Peter H. Beckman", "James Crotinger", "Allen D. Malony", "Sameer Shende", "R. R. Oldehoeft", "Stephen Smith"], "https://doi.org/10.1145/305138.305207", "ics", 1999]], "Bradford L. Chamberlain": [["Problem space promotion and its evaluation as a technique for efficient parallel computation", ["Bradford L. Chamberlain", "E. Christopher Lewis", "Lawrence Snyder"], "https://doi.org/10.1145/305138.305208", "ics", 1999]], "E. Christopher Lewis": [["Problem space promotion and its evaluation as a technique for efficient parallel computation", ["Bradford L. Chamberlain", "E. Christopher Lewis", "Lawrence Snyder"], "https://doi.org/10.1145/305138.305208", "ics", 1999]], "Lawrence Snyder": [["Problem space promotion and its evaluation as a technique for efficient parallel computation", ["Bradford L. Chamberlain", "E. Christopher Lewis", "Lawrence Snyder"], "https://doi.org/10.1145/305138.305208", "ics", 1999]], "Dimitrios S. Nikolopoulos": [["A quantitative architectural evaluation of synchronization algorithms and disciplines on ccNUMA systems: the case of the SGI Origin2000", ["Dimitrios S. Nikolopoulos", "Theodore S. Papatheodorou"], "https://doi.org/10.1145/305138.305209", "ics", 1999]], "Theodore S. Papatheodorou": [["A quantitative architectural evaluation of synchronization algorithms and disciplines on ccNUMA systems: the case of the SGI Origin2000", ["Dimitrios S. Nikolopoulos", "Theodore S. Papatheodorou"], "https://doi.org/10.1145/305138.305209", "ics", 1999]], "Hongzhang Shan": [["A comparison of MPI, SHMEM and cache-coherent shared address space programming models on the SGI Origin2000", ["Hongzhang Shan", "Jaswinder Pal Singh"], "https://doi.org/10.1145/305138.305210", "ics", 1999]], "Ravi R. Iyer": [["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211", "ics", 1999]], "Nancy M. Amato": [["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211", "ics", 1999]], "Lawrence Rauchwerger": [["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211", "ics", 1999]], "Laxmi N. Bhuyan": [["Comparing the memory system performance of the HP V-class and SGI Origin 2000 multiprocessors using microbenchmarks and scientific applications", ["Ravi R. Iyer", "Nancy M. Amato", "Lawrence Rauchwerger", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/305138.305211", "ics", 1999]], "Ivan Martel": [["Increasing effective IPC by exploiting distant parallelism", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212", "ics", 1999]], "Daniel Ortega": [["Increasing effective IPC by exploiting distant parallelism", ["Ivan Martel", "Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/305138.305212", "ics", 1999]], "Amir Roth": [["Improving virtual function call target prediction via dependence-based pre-computation", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/305138.305213", "ics", 1999]], "Andreas Moshovos": [["Improving virtual function call target prediction via dependence-based pre-computation", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/305138.305213", "ics", 1999]], "Gurindar S. Sohi": [["Improving virtual function call target prediction via dependence-based pre-computation", ["Amir Roth", "Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1145/305138.305213", "ics", 1999]], "Pedro Marcuello": [["Clustered speculative multithreaded processors", ["Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1145/305138.305214", "ics", 1999]], "Yuanyuan Zhou": [["Fast cluster failover using virtual memory-mapped communication", ["Yuanyuan Zhou", "Peter M. Chen", "Kai Li"], "https://doi.org/10.1145/305138.305215", "ics", 1999]], "Peter M. Chen": [["Fast cluster failover using virtual memory-mapped communication", ["Yuanyuan Zhou", "Peter M. Chen", "Kai Li"], "https://doi.org/10.1145/305138.305215", "ics", 1999]], "Michael D. Beynon": [["Performance impact of proxies in data intensive client-server applications", ["Michael D. Beynon", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/305138.305216", "ics", 1999]], "Alan Sussman": [["Performance impact of proxies in data intensive client-server applications", ["Michael D. Beynon", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/305138.305216", "ics", 1999]], "Joel H. Saltz": [["Performance impact of proxies in data intensive client-server applications", ["Michael D. Beynon", "Alan Sussman", "Joel H. Saltz"], "https://doi.org/10.1145/305138.305216", "ics", 1999]], "A. Ferre-Vilaplana": [["A comparison of two approaches for independent scaling up of processing and communication capacities in multicomputer networks", ["A. Ferre-Vilaplana", "Jose M. Bernabeu-Auban"], "https://doi.org/10.1145/305138.305217", "ics", 1999]], "Jose M. Bernabeu-Auban": [["A comparison of two approaches for independent scaling up of processing and communication capacities in multicomputer networks", ["A. Ferre-Vilaplana", "Jose M. Bernabeu-Auban"], "https://doi.org/10.1145/305138.305217", "ics", 1999]], "Glenn Reinman": [["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Dean M. Tullsen": [["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Gary S. Tyson": [["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Todd M. Austin": [["Classifying load and store instructions for memory renaming", ["Glenn Reinman", "Brad Calder", "Dean M. Tullsen", "Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1145/305138.305218", "ics", 1999]], "Gang Chen": [["Reorganizing global schedules for register allocation", ["Gang Chen", "Michael D. Smith"], "https://doi.org/10.1145/305138.305224", "ics", 1999]], "Michael D. Smith": [["Reorganizing global schedules for register allocation", ["Gang Chen", "Michael D. Smith"], "https://doi.org/10.1145/305138.305224", "ics", 1999]], "V. Janaki Ramanan": [["Resource usage models for instruction scheduling: two new models and a classification", ["V. Janaki Ramanan", "Ramaswamy Govindarajan"], "https://doi.org/10.1145/305138.305226", "ics", 1999]], "Ramaswamy Govindarajan": [["Resource usage models for instruction scheduling: two new models and a classification", ["V. Janaki Ramanan", "Ramaswamy Govindarajan"], "https://doi.org/10.1145/305138.305226", "ics", 1999]], "John M. Mellor-Crummey": [["Improving memory hierarchy performance for irregular applications", ["John M. Mellor-Crummey", "David B. Whalley", "Ken Kennedy"], "https://doi.org/10.1145/305138.305228", "ics", 1999]], "David B. Whalley": [["Improving memory hierarchy performance for irregular applications", ["John M. Mellor-Crummey", "David B. Whalley", "Ken Kennedy"], "https://doi.org/10.1145/305138.305228", "ics", 1999]], "Ken Kennedy": [["Improving memory hierarchy performance for irregular applications", ["John M. Mellor-Crummey", "David B. Whalley", "Ken Kennedy"], "https://doi.org/10.1145/305138.305228", "ics", 1999]], "Vijay Menon": [["High-level semantic optimization of numerical codes", ["Vijay Menon", "Keshav Pingali"], "https://doi.org/10.1145/305138.305230", "ics", 1999]], "Keshav Pingali": [["High-level semantic optimization of numerical codes", ["Vijay Menon", "Keshav Pingali"], "https://doi.org/10.1145/305138.305230", "ics", 1999], ["An experimental evaluation of tiling and shackling for memory hierarchy management", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243", "ics", 1999]], "Siddhartha Chatterjee": [["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Vibhor V. Jain": [["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Alvin R. Lebeck": [["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Shyam Mundhra": [["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Mithuna Thottethodi": [["Nonlinear array layouts for hierarchical memory systems", ["Siddhartha Chatterjee", "Vibhor V. Jain", "Alvin R. Lebeck", "Shyam Mundhra", "Mithuna Thottethodi"], "https://doi.org/10.1145/305138.305231", "ics", 1999]], "Jay B. Brockman": [["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Peter M. Kogge": [["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Vincent W. Freeh": [["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Shannon K. Kuntz": [["Microservers: a new memory semantics for massively parallel computing", ["Jay B. Brockman", "Peter M. Kogge", "Thomas L. Sterling", "Vincent W. Freeh", "Shannon K. Kuntz"], "https://doi.org/10.1145/305138.305234", "ics", 1999]], "Ashley Saulsbury": [["Efficient management of memory hierarchies in embedded DRAM systems", ["Ashley Saulsbury", "Su-Jaen Huang", "Fredrik Dahlgren"], "https://doi.org/10.1145/305138.305236", "ics", 1999]], "Su-Jaen Huang": [["Efficient management of memory hierarchies in embedded DRAM systems", ["Ashley Saulsbury", "Su-Jaen Huang", "Fredrik Dahlgren"], "https://doi.org/10.1145/305138.305236", "ics", 1999]], "Fredrik Dahlgren": [["Efficient management of memory hierarchies in embedded DRAM systems", ["Ashley Saulsbury", "Su-Jaen Huang", "Fredrik Dahlgren"], "https://doi.org/10.1145/305138.305236", "ics", 1999]], "Carlos Molina": [["Dynamic removal of redundant computations", ["Carlos Molina", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/305138.305239", "ics", 1999]], "Jordi Tubella": [["Dynamic removal of redundant computations", ["Carlos Molina", "Antonio Gonzalez", "Jordi Tubella"], "https://doi.org/10.1145/305138.305239", "ics", 1999]], "Induprakas Kodukula": [["An experimental evaluation of tiling and shackling for memory hierarchy management", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243", "ics", 1999]], "Robert Cox": [["An experimental evaluation of tiling and shackling for memory hierarchy management", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243", "ics", 1999]], "Dror E. Maydan": [["An experimental evaluation of tiling and shackling for memory hierarchy management", ["Induprakas Kodukula", "Keshav Pingali", "Robert Cox", "Dror E. Maydan"], "https://doi.org/10.1145/305138.305243", "ics", 1999]], "Jacqueline Chame": [["A tile selection algorithm for data locality and cache interference", ["Jacqueline Chame", "Sungdo Moon"], "https://doi.org/10.1145/305138.305245", "ics", 1999]], "Sungdo Moon": [["A tile selection algorithm for data locality and cache interference", ["Jacqueline Chame", "Sungdo Moon"], "https://doi.org/10.1145/305138.305245", "ics", 1999]], "Mahmut T. Kandemir": [["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]], "Prithviraj Banerjee": [["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]], "Alok N. Choudhary": [["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]], "J. Ramanujam": [["An integer linear programming approach for optimizing cache locality", ["Mahmut T. Kandemir", "Prithviraj Banerjee", "Alok N. Choudhary", "J. Ramanujam", "Eduard Ayguade"], "https://doi.org/10.1145/305138.305247", "ics", 1999]]}