"use strict";(globalThis.webpackChunkdeveloper_riscv_org=globalThis.webpackChunkdeveloper_riscv_org||[]).push([[2020],{8453:(e,s,r)=>{r.d(s,{R:()=>o,x:()=>a});var i=r(6540);const n={},t=i.createContext(n);function o(e){const s=i.useContext(t);return i.useMemo(function(){return"function"==typeof e?e(s):{...s,...e}},[s,e])}function a(e){let s;return s=e.disableParentContext?"function"==typeof e.components?e.components(n):e.components||n:o(e.components),i.createElement(t.Provider,{value:s},e.children)}},9311:(e,s,r)=>{r.r(s),r.d(s,{assets:()=>c,contentTitle:()=>a,default:()=>h,frontMatter:()=>o,metadata:()=>i,toc:()=>l});const i=JSON.parse('{"id":"hardware/quickstart","title":"Get Started","description":"As a hardware designer, you can leverage RISC-V\u2019s flexible ISA to create customized, energy-efficient processors tailored to specific application requirements, fostering innovation across different industries.","source":"@site/docs/hardware/quickstart.mdx","sourceDirName":"hardware","slug":"/hardware/quickstart","permalink":"/developer.riscv.org/docs/hardware/quickstart","draft":false,"unlisted":false,"tags":[],"version":"current","sidebarPosition":2,"frontMatter":{"title":"Get Started","id":"quickstart","sidebar_position":2},"sidebar":"hardwareSidebar","previous":{"title":"Overview","permalink":"/developer.riscv.org/docs/hardware/overview"},"next":{"title":"guide1","permalink":"/developer.riscv.org/docs/hardware/guides/guide1"}}');var n=r(4848),t=r(8453);const o={title:"Get Started",id:"quickstart",sidebar_position:2},a=void 0,c={},l=[{value:"<strong>1. Prepare</strong>",id:"1-prepare",level:3},{value:"<strong>2. Learn</strong>",id:"2-learn",level:3},{value:"<strong>3. Locate Resources</strong>",id:"3-locate-resources",level:3},{value:"<strong>Existing Cores</strong>",id:"existing-cores",level:4},{value:"<strong>Design Tools</strong>",id:"design-tools",level:4},{value:"<strong>4. Start Designing</strong>",id:"4-start-designing",level:3},{value:"<strong>5. Verifying your Design</strong>",id:"5-verifying-your-design",level:3},{value:"<strong>ISA Simulators</strong>",id:"isa-simulators",level:4},{value:"<strong>ISA Test Suites</strong>",id:"isa-test-suites",level:4},{value:"<strong>6. Getting Assistance</strong>",id:"6-getting-assistance",level:3}];function d(e){const s={a:"a",h1:"h1",h3:"h3",h4:"h4",li:"li",ol:"ol",p:"p",strong:"strong",ul:"ul",...(0,t.R)(),...e.components};return(0,n.jsxs)(n.Fragment,{children:[(0,n.jsx)(s.p,{children:"As a hardware designer, you can leverage RISC-V\u2019s flexible ISA to create customized, energy-efficient processors tailored to specific application requirements, fostering innovation across different industries."}),"\n",(0,n.jsx)(s.p,{children:"Designing to RISC-V specifications can be performed using the processes and tools of your choice.  Suggestions for the common design steps are shown below."}),"\n",(0,n.jsx)(s.h3,{id:"1-prepare",children:(0,n.jsx)(s.strong,{children:"1. Prepare"})}),"\n",(0,n.jsxs)(s.ol,{children:["\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.a,{href:"https://riscv.org/members/join/",children:"Become a Member"})," to unlock access to  and collaborate with RISC-V experts and complete the \u201cNew Member\u201d journey.  Because RISC-V is an open ISA standard, this step is optional but should be strongly considered as a way to both contribute to the broader community and get assistance in your journey."]}),"\n",(0,n.jsxs)(s.li,{children:["Join the ",(0,n.jsx)(s.a,{href:"https://groups.google.com/a/groups.riscv.org/g/isa-dev",children:"ISA Dev mailing list"})," as a resource for asking questions as they arise.  This list is open to non-members."]}),"\n",(0,n.jsxs)(s.li,{children:["As a RISC-V member, you may review and engage with these ",(0,n.jsx)(s.a,{href:"https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154847/RISC-V+Active+ICs+HCs+SIGs+and+TGs",children:"active RISC-V Groups"}),"."]}),"\n",(0,n.jsx)(s.li,{children:"Locate relevant reference information:"}),"\n"]}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:["ISA ",(0,n.jsx)(s.a,{href:"https://riscv.org/specifications/ratified/",children:"Ratified Specifications"})]}),"\n",(0,n.jsx)(s.li,{children:(0,n.jsx)(s.a,{href:"https://riscv.org/specifications/ratified/",children:"Non-ISA Hardware Specifications"})}),"\n"]}),"\n",(0,n.jsx)(s.h3,{id:"2-learn",children:(0,n.jsx)(s.strong,{children:"2. Learn"})}),"\n",(0,n.jsx)(s.p,{children:"Ensuring that you are ready to begin your RISC-V journey begins with education.  See the following classesitems to grow your skills."}),"\n",(0,n.jsxs)(s.ol,{children:["\n",(0,n.jsxs)(s.li,{children:["Enroll in the Free ",(0,n.jsx)(s.a,{href:"https://www.edx.org/learn/design/the-linux-foundation-building-a-risc-v-cpu-core",children:"Building a RISC-V CPU Core"})," Course (free)"]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.a,{href:"https://www.edx.org/learn/computer-programming/the-linux-foundation-computer-architecture-with-an-industrial-risc-v-core?utm_medium=partner-marketing&utm_source=affiliate&utm_campaign=lftraining&utm_content=landingpage-lfd119x?utm_medium=partner-marketing&utm_source=social&utm_campaign=lftraining&utm_content=linkedin-lfd119x",children:"Computer Architecture with an Industrial RISC-V Core"})," Course (free)"]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.a,{href:"https://training.linuxfoundation.org/training/foundations-of-risc-v-assembly-programming-lfd117x/?__hstc=98396288.31e99bb3db73c51fe7c3d53692690bdc.1726239132912.1755086315391.1755106072744.154&__hssc=98396288.1.1755106072744&__hsfp=3474073941",children:"Foundations of RISC-V Assembly Programming"})," Course (free)."]}),"\n"]}),"\n",(0,n.jsx)(s.h3,{id:"3-locate-resources",children:(0,n.jsx)(s.strong,{children:"3. Locate Resources"})}),"\n",(0,n.jsx)(s.p,{children:"The following resources play a role in RISC-V SOC development:"}),"\n",(0,n.jsx)(s.h4,{id:"existing-cores",children:(0,n.jsx)(s.strong,{children:"Existing Cores"})}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:["Many companies offer RISC-V building blocks see the ",(0,n.jsx)(s.a,{href:"https://riscv.org/exchange/",children:"RISC-V Exchange"})," or the Implementation section of ",(0,n.jsx)(s.a,{href:"https://landscape.riscv.org/",children:"RISC-V Landscape"})," for more information."]}),"\n",(0,n.jsxs)(s.li,{children:["RISC-V also works closely with the ",(0,n.jsx)(s.a,{href:"https://openhwfoundation.org/",children:"OpenHW Foundation"})," which has ",(0,n.jsx)(s.a,{href:"https://github.com/openhwgroup/core-v-cores",children:"open source RISC-V implementations"}),"."]}),"\n"]}),"\n",(0,n.jsx)(s.h4,{id:"design-tools",children:(0,n.jsx)(s.strong,{children:"Design Tools"})}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:["Discover hardware design technologies and tools from our member ecosystem in the ",(0,n.jsx)(s.a,{href:"https://riscv.org/risc-v-landscape/",children:"RISC-V Landscape"}),"."]}),"\n"]}),"\n",(0,n.jsx)(s.h3,{id:"4-start-designing",children:(0,n.jsx)(s.strong,{children:"4. Start Designing"})}),"\n",(0,n.jsx)(s.p,{children:"Integrate the RISC-V resources into your development process to complete your RISC-V design."}),"\n",(0,n.jsx)(s.h3,{id:"5-verifying-your-design",children:(0,n.jsx)(s.strong,{children:"5. Verifying your Design"})}),"\n",(0,n.jsx)(s.p,{children:"Verification of RISC-V processors follows industry best practices for processor development.  Use the simulator and tests in this section while verifying your work."}),"\n",(0,n.jsx)(s.p,{children:"Please note, the Architecture Compatibility Tests perform compatibility testing  against the standard and provide a valuable supplement to verification tests.  These tests do not verify the functional correctness of your product."}),"\n",(0,n.jsx)(s.h4,{id:"isa-simulators",children:(0,n.jsx)(s.strong,{children:"ISA Simulators"})}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Golden Model Simulator"}),": The primary simulator written in the formal specification language of Sail.  Development of the open source ",(0,n.jsx)(s.a,{href:"https://github.com/riscv/sail-riscv",children:"sail-riscv"})," GitHub project is coordinated by the ",(0,n.jsx)(s.a,{href:"https://lists.riscv.org/g/tech-golden-model",children:"Tech Golden Model group (Members Only)"}),".  Simulator binaries can be found ",(0,n.jsx)(s.a,{href:"https://github.com/riscv/sail-riscv/releases",children:"here"}),"."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Spike"}),": Another open source RISC-V simulator hosted in the ",(0,n.jsx)(s.a,{href:"https://github.com/riscv-software-src/riscv-isa-sim",children:"riscv-isa-sim"})," GitHub project."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"QEMU"}),": The hardware emulation mode of ",(0,n.jsx)(s.a,{href:"https://www.qemu.org/",children:"QEMU"})," can be used as a hardware simulator. More information on a RISC-V QEMU can be found ",(0,n.jsx)(s.a,{href:"https://www.qemu.org/docs/master/system/target-riscv.html",children:"here"}),"."]}),"\n"]}),"\n",(0,n.jsx)(s.h4,{id:"isa-test-suites",children:(0,n.jsx)(s.strong,{children:"ISA Test Suites"})}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.strong,{children:"Architecture Compatibility Tests:"})," The ",(0,n.jsx)(s.a,{href:"https://lists.riscv.org/g/sig-arch-test",children:"RISC-V Architecture Test SIG"})," (members-only group) curates and maintains an open source test suite for testing RISC-V compatibility. See the ",(0,n.jsx)(s.a,{href:"https://github.com/riscv-non-isa/riscv-arch-test",children:"riscv-arch-test"})," GitHub project.  These tests should be run in addition to your full verification suite to ensure RISC-V compatibility."]}),"\n",(0,n.jsx)(s.h3,{id:"6-getting-assistance",children:(0,n.jsx)(s.strong,{children:"6. Getting Assistance"})}),"\n",(0,n.jsxs)(s.p,{children:["At any point in this process, members and non-members can reach out to ",(0,n.jsx)(s.a,{href:"https://riscv.org/about/contact",children:"RISC-V Staff"})," for assistance."]}),"\n",(0,n.jsx)(s.h1,{id:"open-issues",children:"Open Issues"}),"\n",(0,n.jsxs)(s.ol,{children:["\n",(0,n.jsx)(s.li,{children:"Other open source cores?"}),"\n",(0,n.jsx)(s.li,{children:"Simulator pointer(s)"}),"\n"]})]})}function h(e={}){const{wrapper:s}={...(0,t.R)(),...e.components};return s?(0,n.jsx)(s,{...e,children:(0,n.jsx)(d,{...e})}):d(e)}}}]);