ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Sep 11, 2023 at 03:08:24 CST
ncverilog
	/home/YuChengWang/Verilog_Classic_Problems/TrafficLight/sim/traffic_light_tb.v
	/home/YuChengWang/Verilog_Classic_Problems/TrafficLight/syn/traffic_light_syn.v
	-v
	/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
	+nc64bit
	+access+r
	+define+FSDB_FILE="traffic_light.fsdb"
	+define+SDF
	+define+SDFFILE="/home/YuChengWang/Verilog_Classic_Problems/TrafficLight/syn/traffic_light_syn.sdf"
Recompiling... reason: file './traffic_light_syn.sdf' is newer than expected.
	expected: Mon Sep 11 03:04:26 2023
	actual:   Mon Sep 11 03:08:23 2023
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  DFFRX1 \count_reg[8]  ( .D(N35), .CK(clk), .RN(n30), .Q(count[8]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,41|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \count_reg[6]  ( .D(N33), .CK(clk), .RN(n30), .Q(count[6]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,42|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \count_reg[5]  ( .D(N32), .CK(clk), .RN(n30), .Q(count[5]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,45|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \count_reg[4]  ( .D(N31), .CK(clk), .RN(n30), .Q(count[4]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,46|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \count_reg[3]  ( .D(N30), .CK(clk), .RN(n30), .Q(count[3]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,47|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \count_reg[2]  ( .D(N29), .CK(clk), .RN(n30), .Q(count[2]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,48|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFSX1 \count_reg[0]  ( .D(N27), .CK(clk), .SN(n30), .Q(count[0]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,49|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18583): QN

  DFFRX1 \count_reg[1]  ( .D(N28), .CK(clk), .RN(n30), .Q(count[1]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,53|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \count_reg[9]  ( .D(N36), .CK(clk), .RN(n30), .Q(count[9]) );
                      |
ncelab: *W,CUVWSP (../syn/traffic_light_syn.v,54|22): 1 output port was not connected:
ncelab: (/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

	Reading SDF file from location "traffic_light_syn.sdf"
	Compiled SDF file "traffic_light_syn.sdf.X" older than source SDF file "traffic_light_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "traffic_light_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     traffic_light_syn.sdf.X
		Log file:              
		Backannotation scope:  traffic_light_tb.ul
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 222  Annotated = 100.00% -- No. of Tchecks = 96  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	         222	         222	      100.00
		      $width	          48	          48	      100.00
		  $setuphold	          48	          48	      100.00
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  66      24
		UDPs:                     16       1
		Primitives:              168       7
		Timing outputs:           88      13
		Registers:                24      11
		Scalar wires:            108       -
		Vectored wires:            1       -
		Always blocks:             5       5
		Initial blocks:            6       6
		Cont. assignments:         1       1
		Pseudo assignments:        1       1
		Timing checks:           144      22
		Interconnect:            166       -
		Delayed tcheck signals:   48      18
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.traffic_light_tb:v
Loading snapshot worklib.traffic_light_tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'traffic_light.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.


        ****************************               
        **                        **       /|__/|  
        **  Congratulations !!    **      / O,O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        *************** ************   \m___m__|_|


Simulation complete via $finish(1) at time 81921 NS + 0
../sim/traffic_light_tb.v:85     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Sep 11, 2023 at 03:08:25 CST  (total: 00:00:01)
