Reading netlist file: "C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\gwsynthesis\ddr3_1v4_hs.vg"
Parsing netlist file "C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\gwsynthesis\ddr3_1v4_hs.vg" completed
Processing netlist completed
Parsing netlist file "C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\gao\gao.v" completed
WARN  (PA1015) : Signal 'app_rdy' captured in GAO is replaced by 'app_rdy_d'
WARN  (PA1015) : Signal 'error' captured in GAO is replaced by 'error_d'
WARN  (PA1015) : Signal 'error1' captured in GAO is replaced by 'error1_d'
WARN  (PA1015) : Signal 'init_calib_complete' captured in GAO is replaced by 'init_calib_complete_d'
WARN  (PA1015) : Signal 'led' captured in GAO is replaced by 'led_d'
WARN  (PA1015) : Signal 'test_pt' captured in GAO is replaced by 'test_pt_d'
Processing netlist completed
Reading constraint file: "C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\src\ddr3_1v4_hs.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_d' by the specified constraint. And then it may lead to the excessive delay or skew
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Generate file "C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\pnr\ddr3_1v4_hs.pin.html" completed
Generate file "C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\pnr\ddr3_1v4_hs.rpt.html" completed
Generate file "C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\pnr\ddr3_1v4_hs.rpt.txt" completed
Generate file "C:\Users\AlanC\Sipeed\TangMega-138K-example\ddr_memory\eda_proj\impl\pnr\ddr3_1v4_hs.tr.html" completed
Mon Mar 11 20:19:41 2024

