-include $WORKAREA/src/val/tof/hqm_tap_rtdr_test/hqm_tap_rtdr_test.to
-dirtag rtdr_smoke_test_2
-simv_args
  -assert quiet+hier=$WORKAREA/src/val/tb/hqm/tests/hqm_tap_rtdr_test/hqm_rtdr_assert.waiver
  +EN_PLUS_ARG     #
  +TAP_CLK_EN      #
  +USE_HQM_TAP_RTDR_BUS=1 #
  +has_tap_dataload_seq           #sequence TapDataLoadSeq_T0 
  +HQM_RTDR_DATA0_0=0xabcd0000
  +HQM_RTDR_DATA0_1=0xbcda0000
  +HQM_RTDR_DATA0_2=0xcdab0000
  +HQM_RTDR_DATA0_3=0xdabc0000
  +HQM_RTDR_DATA1_0=0x55aa55a4 #10 4
  +HQM_RTDR_DATA1_1=0xaa55aa5e #01 6
  +HQM_RTDR_DATA1_2=0xbb4455a2 #11 2
  +HQM_RTDR_DATA1_3=0xcc33aa56 #01
  +HQM_RTDR_DATA1_4=0xdd2255a6 #11
  +HQM_RTDR_DATA1_5=0xff11aa56 #11
  +HQM_RTDR_DATA1_CFG_wait_0=100
  +HQM_RTDR_DATA1_CFG_wait_1=10
  +HQM_RTDR_DATA1_CFG_wait_2=500 #8000
  +HQM_RTDR_DATA1_CFG_wait_3=500 
  +HQM_RTDR_DATA1_CFG_wait_4=100
  +HQM_RTDR_DATA2_0=0xa5a5c3c3
  +HQM_RTDR_DATA2_1=0x5a5a3c3c
  +HQM_RTDR_DATA2_2=0xb4b4d2d2
  +HQM_RTDR_DATA2_3=0x4b4b2d2d
  +has_rtdr_reg1_cfg_task0
  +has_rtdr_reg1_cfg_task1
  +HQM_TB_EOT_CHECK_DISABLE
  +HQM_PCIE_SKIP_EOT_SEQ
  +HQM_RTDR_SKIP_EOT_SEQ
-simv_args-
