===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 108.7032 seconds

  ----User Time----  ----Wall Time----  ----Name----
    7.4957 (  6.1%)    7.4957 (  6.9%)  FIR Parser
   90.1103 ( 72.8%)   80.3017 ( 73.9%)  'firrtl.circuit' Pipeline
   67.4498 ( 54.5%)   67.4498 ( 62.0%)    LowerFIRRTLTypes
   17.7020 ( 14.3%)    9.5645 (  8.8%)    'firrtl.module' Pipeline
    4.2024 (  3.4%)    2.2472 (  2.1%)      ExpandWhens
    5.4308 (  4.4%)    2.9652 (  2.7%)      CSE
    0.1536 (  0.1%)    0.0853 (  0.1%)        (A) DominanceInfo
    8.0680 (  6.5%)    4.3520 (  4.0%)      SimpleCanonicalizer
    1.3197 (  1.1%)    1.3197 (  1.2%)    IMConstProp
    0.5366 (  0.4%)    0.5366 (  0.5%)    BlackBoxReader
    0.5471 (  0.4%)    0.3029 (  0.3%)    'firrtl.module' Pipeline
    0.5470 (  0.4%)    0.3029 (  0.3%)      CheckWidths
    3.2200 (  2.6%)    3.2200 (  3.0%)  LowerFIRRTLToHW
    2.6672 (  2.2%)    2.6672 (  2.5%)  HWMemSimImpl
    7.9460 (  6.4%)    4.0292 (  3.7%)  'hw.module' Pipeline
    2.3283 (  1.9%)    1.2095 (  1.1%)    HWCleanup
    2.8885 (  2.3%)    1.5381 (  1.4%)    CSE
    0.0566 (  0.0%)    0.0341 (  0.0%)      (A) DominanceInfo
    2.6809 (  2.2%)    1.3494 (  1.2%)    SimpleCanonicalizer
    2.4419 (  2.0%)    2.4419 (  2.2%)  HWLegalizeNames
    2.2493 (  1.8%)    1.1800 (  1.1%)  'hw.module' Pipeline
    2.2246 (  1.8%)    1.1671 (  1.1%)    PrettifyVerilog
    2.3588 (  1.9%)    2.3588 (  2.2%)  Output
    0.0077 (  0.0%)    0.0077 (  0.0%)  Rest
  123.7210 (100.0%)  108.7032 (100.0%)  Total

{
  totalTime: 108.768,
  maxMemory: 6303514624
}
