// Seed: 4130873517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    output tri id_12,
    input supply1 id_13
);
  wor  id_15;
  wire id_16;
  assign id_6 = id_4 * 1'b0;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16, id_16
  );
  assign id_15 = id_4;
  assign id_12 = id_15;
endmodule
