# Linear-feedback-shift-register-implementation
<p>-> To implement Linear Feeback Shift Register on hardware using Elbert Spartan 3A FPGA Board.</p>
<p>-> Required RTL code files needs to be added to a Xilinx ISE project.</p>
<p>-> Xilinx ISE should support Spartan 3A FPGA Board.</p>
<p><a href="https://docs.xilinx.com/v/u/en-US/ug1655-ise-documentation">Xilinx ISE Documentation</a></p>
<p><a href="https://youtu.be/VMEIPCjqinA?si=CpvSSWPSpkmMUnB0">Click here to watch Xilinx ISE installation video.</a></p>
<p>-> Xilinx FPGA requires UCF file to tell it which port is connected to which pin.</p>
<p><a href="https://youtu.be/1Pe0hxmVMUA">Click here to watch implemented video</a></p>
