Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  2 13:11:30 2021
| Host         : DESKTOP-S3GGUSP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_top_control_sets_placed.rpt
| Design       : led_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      5 |            1 |
|      7 |            2 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            3 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|        Clock Signal       |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  CLK_72_INST/inst/clk_72m | UART_TX_INST/uart_tx_o_r_i_1_n_0  |                                   |                1 |              1 |
|  CLK_72_INST/inst/clk_72m | UART_TX_INST/count_uart_data      | UART_TX_INST/uart_tx_done_reg_1   |                1 |              4 |
|  CLK_72_INST/inst/clk_72m |                                   | UART_TX_INST/baud_div[8]_i_1_n_0  |                1 |              5 |
|  CLK_72_INST/inst/clk_72m | UART_TX_INST/count_uart_data      |                                   |                1 |              7 |
|  CLK_72_INST/inst/clk_72m | UART_TX_INST/send_data[7]_i_2_n_0 | UART_TX_INST/send_data[7]_i_1_n_0 |                1 |              7 |
|  CLK_72_INST/inst/clk_72m |                                   | UART_TX_INST/baud_div[12]_i_1_n_0 |                2 |              8 |
|  CLK_72_INST/inst/clk_72m |                                   |                                   |                9 |             12 |
|  CLK_72_INST/inst/clk_72m | UART_TX_INST/count_div_72m_1sec   | count_div_72m_1sec[26]_i_1_n_0    |                7 |             26 |
+---------------------------+-----------------------------------+-----------------------------------+------------------+----------------+


