Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun 14 18:58:17 2025
| Host         : FB47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 194 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.261        0.000                      0                 1218        0.139        0.000                      0                 1218        3.000        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 9.091}      18.182          55.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 9.091}      18.182          55.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.261        0.000                      0                 1218        0.263        0.000                      0                 1218        7.841        0.000                       0                   196  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.264        0.000                      0                 1218        0.263        0.000                      0                 1218        7.841        0.000                       0                   196  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.261        0.000                      0                 1218        0.139        0.000                      0                 1218  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.261        0.000                      0                 1218        0.139        0.000                      0                 1218  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 6.763ns (37.855%)  route 11.103ns (62.145%))
  Logic Levels:           23  (CARRY4=9 LUT2=4 LUT3=1 LUT4=3 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 16.695 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.214 f  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[3]
                         net (fo=1, routed)           0.813    14.026    im/P[27]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.307    14.333 f  im/DataAdr_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.707    15.040    im/DataAdr_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.164 f  im/DataAdr_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.654    15.818    im/DataAdr_OBUF[27]
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.124    15.942 f  im/q[0]_i_9/O
                         net (fo=1, routed)           0.159    16.100    im/q[0]_i_9_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124    16.224 f  im/q[0]_i_3/O
                         net (fo=1, routed)           0.557    16.781    cpu/c/cl/flagreg1/q_reg[0]_2
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.124    16.905 r  cpu/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.905    cpu/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.508    16.695    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.564    17.258    
                         clock uncertainty           -0.124    17.134    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.032    17.166    cpu/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -16.905    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 6.453ns (37.920%)  route 10.565ns (62.080%))
  Logic Levels:           22  (CARRY4=8 LUT2=7 LUT3=1 LUT4=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 16.627 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.356     3.109    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.233 r  im/rf_reg_r1_0_15_0_5_i_8/O
                         net (fo=37, routed)          1.066     4.299    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRC3
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.423 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.805     5.228    im/rd10[5]
    SLICE_X11Y31         LUT3 (Prop_lut3_I2_O)        0.150     5.378 r  im/mul_i_11/O
                         net (fo=25, routed)          1.275     6.653    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.326     6.979 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.979    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig368_out
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.529 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.529    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.842 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.593     8.435    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[11]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.741 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.741    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.291    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.625 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.439    10.065    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[13]
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.303    10.368 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.368    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.769 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.103 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/O[1]
                         net (fo=2, routed)           0.679    11.782    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.303    12.085 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.085    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.618 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.618    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.837 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[0]
                         net (fo=1, routed)           0.578    13.415    im/P[20]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.295    13.710 r  im/DataAdr_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.431    14.141    im/DataAdr_OBUF[20]_inst_i_3_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    14.265 r  im/DataAdr_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.766    15.031    im/DataAdr_OBUF[20]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.150    15.181 r  im/rf_reg_r1_0_15_18_23_i_4/O
                         net (fo=2, routed)           0.876    16.057    cpu/dp/rf/rf_reg_r2_0_15_18_23/DIB0
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.440    16.627    cpu/dp/rf/rf_reg_r2_0_15_18_23/WCLK
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/CLK
                         clock pessimism              0.577    17.203    
                         clock uncertainty           -0.124    17.079    
    SLICE_X10Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.409    16.670    cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         16.670    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.947ns  (logic 6.461ns (38.124%)  route 10.486ns (61.876%))
  Logic Levels:           22  (CARRY4=9 LUT2=6 LUT3=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 16.634 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.432     3.857    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.010 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.649     4.659    cpu/dp/rf/rd20[10]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.359     5.018 r  cpu/dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.522     5.540    im/WriteData_OBUF[3]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.357     5.897 r  im/DataAdr_OBUF[10]_inst_i_7/O
                         net (fo=21, routed)          1.034     6.931    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.332     7.263 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.263    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig107_out
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.664 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.778    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.895     9.100    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[15]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.306     9.406 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.406    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.807 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__3/O[1]
                         net (fo=1, routed)           0.728    10.869    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[17]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.303    11.172 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.172    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.548 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.548    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.767 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.771    12.538    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.295    12.833 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.833    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.476 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.636    14.112    im/P[31]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.307    14.419 r  im/DataAdr_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.162    14.581    im/DataAdr_OBUF[31]_inst_i_4_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.705 r  im/DataAdr_OBUF[31]_inst_i_2/O
                         net (fo=4, routed)           0.811    15.516    im/DataAdr_OBUF[31]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.120    15.636 r  im/rf_reg_r1_0_15_30_31_i_1/O
                         net (fo=2, routed)           0.351    15.987    cpu/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X10Y37         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.447    16.634    cpu/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X10Y37         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.577    17.210    
                         clock uncertainty           -0.124    17.086    
    SLICE_X10Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.625    cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.625    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.946ns  (logic 6.461ns (38.126%)  route 10.485ns (61.874%))
  Logic Levels:           22  (CARRY4=9 LUT2=6 LUT3=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 16.633 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.432     3.857    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.010 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.649     4.659    cpu/dp/rf/rd20[10]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.359     5.018 r  cpu/dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.522     5.540    im/WriteData_OBUF[3]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.357     5.897 r  im/DataAdr_OBUF[10]_inst_i_7/O
                         net (fo=21, routed)          1.034     6.931    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.332     7.263 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.263    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig107_out
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.664 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.778    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.895     9.100    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[15]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.306     9.406 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.406    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.807 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__3/O[1]
                         net (fo=1, routed)           0.728    10.869    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[17]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.303    11.172 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.172    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.548 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.548    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.767 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.771    12.538    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.295    12.833 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.833    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.476 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.636    14.112    im/P[31]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.307    14.419 r  im/DataAdr_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.162    14.581    im/DataAdr_OBUF[31]_inst_i_4_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.705 r  im/DataAdr_OBUF[31]_inst_i_2/O
                         net (fo=4, routed)           0.811    15.516    im/DataAdr_OBUF[31]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.120    15.636 r  im/rf_reg_r1_0_15_30_31_i_1/O
                         net (fo=2, routed)           0.350    15.986    cpu/dp/rf/rf_reg_r2_0_15_30_31/DIA1
    SLICE_X10Y35         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.446    16.633    cpu/dp/rf/rf_reg_r2_0_15_30_31/WCLK
    SLICE_X10Y35         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.577    17.209    
                         clock uncertainty           -0.124    17.085    
    SLICE_X10Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.624    cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.624    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.106ns  (logic 6.310ns (36.888%)  route 10.796ns (63.112%))
  Logic Levels:           20  (CARRY4=8 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 16.627 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.009 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[3]
                         net (fo=1, routed)           0.591    13.600    im/P[23]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.307    13.907 r  im/DataAdr_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.420    14.327    im/DataAdr_OBUF[23]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.451 r  im/DataAdr_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.771    15.222    im/DataAdr_OBUF[23]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124    15.346 r  im/rf_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.800    16.145    cpu/dp/rf/rf_reg_r2_0_15_18_23/DIC1
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.440    16.627    cpu/dp/rf/rf_reg_r2_0_15_18_23/WCLK
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.577    17.203    
                         clock uncertainty           -0.124    17.079    
    SLICE_X10Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.830    cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.184ns  (logic 6.515ns (37.913%)  route 10.669ns (62.087%))
  Logic Levels:           21  (CARRY4=9 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 16.699 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.214 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[3]
                         net (fo=1, routed)           0.813    14.026    im/P[27]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.307    14.333 r  im/DataAdr_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.707    15.040    im/DataAdr_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.164 r  im/DataAdr_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.305    15.469    im/DataAdr_OBUF[27]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124    15.593 r  im/rf_reg_r1_0_15_24_29_i_3/O
                         net (fo=2, routed)           0.630    16.224    cpu/dp/rf/rf_reg_r2_0_15_24_29/DIB1
    SLICE_X6Y36          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.512    16.699    cpu/dp/rf/rf_reg_r2_0_15_24_29/WCLK
    SLICE_X6Y36          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.564    17.262    
                         clock uncertainty           -0.124    17.138    
    SLICE_X6Y36          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    16.910    cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.910    
                         arrival time                         -16.224    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.949ns  (logic 6.632ns (39.128%)  route 10.317ns (60.872%))
  Logic Levels:           22  (CARRY4=10 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 16.700 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.016    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.339 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.551    13.890    im/P[29]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.306    14.196 r  im/DataAdr_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.304    14.500    im/DataAdr_OBUF[29]_inst_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.124    14.624 r  im/DataAdr_OBUF[29]_inst_i_1/O
                         net (fo=4, routed)           0.624    15.248    im/DataAdr_OBUF[29]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.117    15.365 r  im/rf_reg_r1_0_15_24_29_i_5/O
                         net (fo=2, routed)           0.624    15.989    cpu/dp/rf/rf_reg_r1_0_15_24_29/DIC1
    SLICE_X6Y37          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.513    16.700    cpu/dp/rf/rf_reg_r1_0_15_24_29/WCLK
    SLICE_X6Y37          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.564    17.263    
                         clock uncertainty           -0.124    17.139    
    SLICE_X6Y37          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.456    16.683    cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.683    
                         arrival time                         -15.989    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.795ns  (logic 5.864ns (34.916%)  route 10.931ns (65.084%))
  Logic Levels:           21  (CARRY4=6 LUT2=6 LUT3=2 LUT4=2 LUT6=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 16.626 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.321     3.074    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.198 r  im/rf_reg_r1_0_15_0_5_i_11/O
                         net (fo=36, routed)          1.310     4.508    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRA0
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.632 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.601     5.233    cpu/dp/pcreg/rd10[1]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.357 r  cpu/dp/pcreg/mul_i_15/O
                         net (fo=25, routed)          1.073     6.430    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     6.554    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.194 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.593     7.787    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     8.093 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.093    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.643 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.643    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.439     9.416    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.719 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000     9.719    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.120 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    10.120    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.342 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.577    10.919    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.299    11.218 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    11.218    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.470 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.530    12.000    im/P[8]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.295    12.295 r  im/DataAdr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.433    12.728    im/DataAdr_OBUF[8]_inst_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.852 r  im/DataAdr_OBUF[8]_inst_i_1/O
                         net (fo=84, routed)          0.852    13.703    dm/RAM_reg_0_255_5_5/A7
    SLICE_X8Y27          MUXF8 (Prop_muxf8_S_O)       0.283    13.986 r  dm/RAM_reg_0_255_5_5/F8/O
                         net (fo=2, routed)           0.930    14.916    im/rd[5]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.345    15.261 r  im/rf_reg_r1_0_15_0_5_i_6/O
                         net (fo=2, routed)           0.573    15.834    cpu/dp/rf/rf_reg_r1_0_15_0_5/DIC1
    SLICE_X14Y30         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.439    16.626    cpu/dp/rf/rf_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y30         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.564    17.189    
                         clock uncertainty           -0.124    17.065    
    SLICE_X14Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.457    16.608    cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.751ns  (logic 5.834ns (34.828%)  route 10.917ns (65.172%))
  Logic Levels:           21  (CARRY4=6 LUT2=6 LUT3=2 LUT4=2 LUT6=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 16.625 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.321     3.074    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.198 r  im/rf_reg_r1_0_15_0_5_i_11/O
                         net (fo=36, routed)          1.310     4.508    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRA0
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.632 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.601     5.233    cpu/dp/pcreg/rd10[1]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.357 r  cpu/dp/pcreg/mul_i_15/O
                         net (fo=25, routed)          1.073     6.430    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     6.554    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.194 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.593     7.787    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     8.093 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.093    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.643 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.643    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.439     9.416    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.719 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000     9.719    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.120 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    10.120    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.342 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.577    10.919    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.299    11.218 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    11.218    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.470 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.530    12.000    im/P[8]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.295    12.295 r  im/DataAdr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.433    12.728    im/DataAdr_OBUF[8]_inst_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.852 r  im/DataAdr_OBUF[8]_inst_i_1/O
                         net (fo=84, routed)          0.782    13.634    dm/RAM_reg_0_255_13_13/A7
    SLICE_X8Y24          MUXF8 (Prop_muxf8_S_O)       0.283    13.917 r  dm/RAM_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.838    14.755    im/rd[13]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.315    15.070 r  im/rf_reg_r1_0_15_12_17_i_1/O
                         net (fo=2, routed)           0.721    15.790    cpu/dp/rf/rf_reg_r2_0_15_12_17/DIA1
    SLICE_X8Y28          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.438    16.625    cpu/dp/rf/rf_reg_r2_0_15_12_17/WCLK
    SLICE_X8Y28          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.564    17.188    
                         clock uncertainty           -0.124    17.064    
    SLICE_X8Y28          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.603    cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.603    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.027ns  (logic 6.310ns (37.058%)  route 10.717ns (62.942%))
  Logic Levels:           20  (CARRY4=8 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 16.695 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.009 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[3]
                         net (fo=1, routed)           0.591    13.600    im/P[23]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.307    13.907 r  im/DataAdr_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.420    14.327    im/DataAdr_OBUF[23]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.451 r  im/DataAdr_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.771    15.222    im/DataAdr_OBUF[23]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124    15.346 r  im/rf_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.721    16.067    cpu/dp/rf/rf_reg_r1_0_15_18_23/DIC1
    SLICE_X2Y29          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.508    16.695    cpu/dp/rf/rf_reg_r1_0_15_18_23/WCLK
    SLICE_X2Y29          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.564    17.258    
                         clock uncertainty           -0.124    17.134    
    SLICE_X2Y29          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.885    cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.885    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu/c/cl/flagreg0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562    -0.619    cpu/c/cl/flagreg0/clk_out1
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  cpu/c/cl/flagreg0/q_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.281    cpu/c/cl/flagreg0/q_reg[0]_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  cpu/c/cl/flagreg0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    cpu/c/cl/flagreg0/q[0]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.859    cpu/c/cl/flagreg0/clk_out1
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.120    -0.499    cpu/c/cl/flagreg0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cpu/c/cl/flagreg1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.599%)  route 0.174ns (48.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.587    -0.594    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  cpu/c/cl/flagreg1/q_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.279    cpu/c/cl/flagreg1/q_reg[0]_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  cpu/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.856    -0.834    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.092    -0.502    cpu/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.659%)  route 0.213ns (53.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.580    -0.601    cpu/dp/pcreg/clk_out1
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  cpu/dp/pcreg/q_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.248    im/Q[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.045    -0.203 r  im/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    cpu/dp/pcreg/D[0]
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.842    cpu/dp/pcreg/clk_out1
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091    -0.510    cpu/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.967%)  route 0.304ns (62.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.553    -0.628    cpu/dp/pcreg/clk_out1
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  cpu/dp/pcreg/q_reg[1]/Q
                         net (fo=5, routed)           0.304    -0.183    im/Q[1]
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.045    -0.138 r  im/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    cpu/dp/pcreg/D[1]
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.820    -0.870    cpu/dp/pcreg/clk_out1
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.091    -0.537    cpu/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.903%)  route 0.328ns (61.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.556    -0.625    cpu/dp/pcreg/clk_out1
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  cpu/dp/pcreg/q_reg[2]/Q
                         net (fo=28, routed)          0.328    -0.133    im/Q[2]
    SLICE_X14Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.088 r  im/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    cpu/dp/pcreg/D[2]
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.823    -0.867    cpu/dp/pcreg/clk_out1
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X14Y27         FDCE (Hold_fdce_C_D)         0.121    -0.504    cpu/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.359ns (63.939%)  route 0.202ns (36.061%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.590    -0.591    cpu/dp/pcreg/clk_out1
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  cpu/dp/pcreg/q_reg[26]/Q
                         net (fo=2, routed)           0.066    -0.384    cpu/dp/pcadd1/Q[24]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.276 r  cpu/dp/pcadd1/y_carry__4/O[3]
                         net (fo=3, routed)           0.136    -0.140    im/q_reg[31][23]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.110    -0.030 r  im/q[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    cpu/dp/pcreg/D[26]
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.859    -0.831    cpu/dp/pcreg/clk_out1
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.499    cpu/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.360ns (58.373%)  route 0.257ns (41.627%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.588    -0.593    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cpu/dp/pcreg/q_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.388    cpu/dp/pcadd1/Q[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.277 r  cpu/dp/pcadd1/y_carry__2/O[2]
                         net (fo=3, routed)           0.192    -0.085    im/q_reg[31][14]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.108     0.023 r  im/q[17]_i_1/O
                         net (fo=1, routed)           0.000     0.023    cpu/dp/pcreg/D[17]
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.857    -0.833    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.501    cpu/dp/pcreg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.372ns (52.754%)  route 0.333ns (47.246%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.590    cpu/dp/pcreg/clk_out1
    SLICE_X0Y35          FDCE                                         r  cpu/dp/pcreg/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  cpu/dp/pcreg/q_reg[27]/Q
                         net (fo=2, routed)           0.124    -0.325    cpu/dp/pcadd1/Q[25]
    SLICE_X1Y34          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.201 r  cpu/dp/pcadd1/y_carry__5/O[1]
                         net (fo=3, routed)           0.209     0.008    im/q_reg[31][25]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.107     0.115 r  im/q[28]_i_1/O
                         net (fo=1, routed)           0.000     0.115    cpu/dp/pcreg/D[28]
    SLICE_X2Y36          FDCE                                         r  cpu/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.829    cpu/dp/pcreg/clk_out1
    SLICE_X2Y36          FDCE                                         r  cpu/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.120    -0.455    cpu/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.395ns (57.928%)  route 0.287ns (42.072%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.588    -0.593    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cpu/dp/pcreg/q_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.388    cpu/dp/pcadd1/Q[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.244 r  cpu/dp/pcadd1/y_carry__2/O[3]
                         net (fo=3, routed)           0.222    -0.021    im/q_reg[31][15]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.110     0.089 r  im/q[18]_i_1/O
                         net (fo=1, routed)           0.000     0.089    cpu/dp/pcreg/D[18]
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.857    -0.833    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[18]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.501    cpu/dp/pcreg/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 dm/RAM_reg_0_255_9_9/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.582ns (83.432%)  route 0.116ns (16.568%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582    -0.599    dm/RAM_reg_0_255_9_9/WCLK
    SLICE_X2Y25          RAMS64E                                      r  dm/RAM_reg_0_255_9_9/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388    -0.211 r  dm/RAM_reg_0_255_9_9/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.211    dm/RAM_reg_0_255_9_9/OB
    SLICE_X2Y25          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.149 r  dm/RAM_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000    -0.149    dm/RAM_reg_0_255_9_9/O1
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.130 r  dm/RAM_reg_0_255_9_9/F8/O
                         net (fo=2, routed)           0.116    -0.015    im/rd[9]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.113     0.098 r  im/q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.098    cpu/dp/pcreg/D[9]
    SLICE_X1Y26          FDCE                                         r  cpu/dp/pcreg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.851    -0.839    cpu/dp/pcreg/clk_out1
    SLICE_X1Y26          FDCE                                         r  cpu/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.092    -0.493    cpu/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.592    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 9.091 }
Period(ns):         18.182
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         18.182      16.027     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         18.182      16.933     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X4Y25      cpu/dp/pcreg/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X0Y29      cpu/dp/pcreg/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X1Y27      cpu/dp/pcreg/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X1Y27      cpu/dp/pcreg/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X0Y28      cpu/dp/pcreg/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X12Y35     cpu/c/cl/flagreg0/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X0Y30      cpu/c/cl/flagreg1/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X2Y30      cpu/dp/pcreg/q_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       18.182      195.178    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         9.091       7.841      SLICE_X2Y23      dm/RAM_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         9.091       7.841      SLICE_X2Y23      dm/RAM_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         9.091       7.841      SLICE_X2Y23      dm/RAM_reg_0_255_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y28      cpu/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y28      cpu/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 6.763ns (37.855%)  route 11.103ns (62.145%))
  Logic Levels:           23  (CARRY4=9 LUT2=4 LUT3=1 LUT4=3 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 16.695 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.214 f  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[3]
                         net (fo=1, routed)           0.813    14.026    im/P[27]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.307    14.333 f  im/DataAdr_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.707    15.040    im/DataAdr_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.164 f  im/DataAdr_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.654    15.818    im/DataAdr_OBUF[27]
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.124    15.942 f  im/q[0]_i_9/O
                         net (fo=1, routed)           0.159    16.100    im/q[0]_i_9_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124    16.224 f  im/q[0]_i_3/O
                         net (fo=1, routed)           0.557    16.781    cpu/c/cl/flagreg1/q_reg[0]_2
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.124    16.905 r  cpu/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.905    cpu/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.508    16.695    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.564    17.258    
                         clock uncertainty           -0.121    17.138    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.032    17.170    cpu/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.170    
                         arrival time                         -16.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 6.453ns (37.920%)  route 10.565ns (62.080%))
  Logic Levels:           22  (CARRY4=8 LUT2=7 LUT3=1 LUT4=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 16.627 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.356     3.109    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.233 r  im/rf_reg_r1_0_15_0_5_i_8/O
                         net (fo=37, routed)          1.066     4.299    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRC3
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.423 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.805     5.228    im/rd10[5]
    SLICE_X11Y31         LUT3 (Prop_lut3_I2_O)        0.150     5.378 r  im/mul_i_11/O
                         net (fo=25, routed)          1.275     6.653    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.326     6.979 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.979    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig368_out
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.529 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.529    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.842 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.593     8.435    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[11]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.741 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.741    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.291    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.625 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.439    10.065    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[13]
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.303    10.368 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.368    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.769 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.103 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/O[1]
                         net (fo=2, routed)           0.679    11.782    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.303    12.085 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.085    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.618 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.618    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.837 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[0]
                         net (fo=1, routed)           0.578    13.415    im/P[20]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.295    13.710 r  im/DataAdr_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.431    14.141    im/DataAdr_OBUF[20]_inst_i_3_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    14.265 r  im/DataAdr_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.766    15.031    im/DataAdr_OBUF[20]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.150    15.181 r  im/rf_reg_r1_0_15_18_23_i_4/O
                         net (fo=2, routed)           0.876    16.057    cpu/dp/rf/rf_reg_r2_0_15_18_23/DIB0
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.440    16.627    cpu/dp/rf/rf_reg_r2_0_15_18_23/WCLK
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/CLK
                         clock pessimism              0.577    17.203    
                         clock uncertainty           -0.121    17.083    
    SLICE_X10Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.409    16.674    cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         16.674    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.947ns  (logic 6.461ns (38.124%)  route 10.486ns (61.876%))
  Logic Levels:           22  (CARRY4=9 LUT2=6 LUT3=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 16.634 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.432     3.857    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.010 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.649     4.659    cpu/dp/rf/rd20[10]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.359     5.018 r  cpu/dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.522     5.540    im/WriteData_OBUF[3]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.357     5.897 r  im/DataAdr_OBUF[10]_inst_i_7/O
                         net (fo=21, routed)          1.034     6.931    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.332     7.263 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.263    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig107_out
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.664 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.778    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.895     9.100    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[15]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.306     9.406 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.406    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.807 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__3/O[1]
                         net (fo=1, routed)           0.728    10.869    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[17]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.303    11.172 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.172    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.548 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.548    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.767 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.771    12.538    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.295    12.833 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.833    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.476 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.636    14.112    im/P[31]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.307    14.419 r  im/DataAdr_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.162    14.581    im/DataAdr_OBUF[31]_inst_i_4_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.705 r  im/DataAdr_OBUF[31]_inst_i_2/O
                         net (fo=4, routed)           0.811    15.516    im/DataAdr_OBUF[31]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.120    15.636 r  im/rf_reg_r1_0_15_30_31_i_1/O
                         net (fo=2, routed)           0.351    15.987    cpu/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X10Y37         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.447    16.634    cpu/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X10Y37         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.577    17.210    
                         clock uncertainty           -0.121    17.090    
    SLICE_X10Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.629    cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.629    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.946ns  (logic 6.461ns (38.126%)  route 10.485ns (61.874%))
  Logic Levels:           22  (CARRY4=9 LUT2=6 LUT3=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 16.633 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.432     3.857    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.010 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.649     4.659    cpu/dp/rf/rd20[10]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.359     5.018 r  cpu/dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.522     5.540    im/WriteData_OBUF[3]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.357     5.897 r  im/DataAdr_OBUF[10]_inst_i_7/O
                         net (fo=21, routed)          1.034     6.931    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.332     7.263 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.263    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig107_out
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.664 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.778    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.895     9.100    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[15]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.306     9.406 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.406    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.807 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__3/O[1]
                         net (fo=1, routed)           0.728    10.869    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[17]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.303    11.172 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.172    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.548 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.548    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.767 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.771    12.538    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.295    12.833 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.833    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.476 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.636    14.112    im/P[31]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.307    14.419 r  im/DataAdr_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.162    14.581    im/DataAdr_OBUF[31]_inst_i_4_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.705 r  im/DataAdr_OBUF[31]_inst_i_2/O
                         net (fo=4, routed)           0.811    15.516    im/DataAdr_OBUF[31]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.120    15.636 r  im/rf_reg_r1_0_15_30_31_i_1/O
                         net (fo=2, routed)           0.350    15.986    cpu/dp/rf/rf_reg_r2_0_15_30_31/DIA1
    SLICE_X10Y35         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.446    16.633    cpu/dp/rf/rf_reg_r2_0_15_30_31/WCLK
    SLICE_X10Y35         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.577    17.209    
                         clock uncertainty           -0.121    17.089    
    SLICE_X10Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.628    cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.628    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.106ns  (logic 6.310ns (36.888%)  route 10.796ns (63.112%))
  Logic Levels:           20  (CARRY4=8 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 16.627 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.009 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[3]
                         net (fo=1, routed)           0.591    13.600    im/P[23]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.307    13.907 r  im/DataAdr_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.420    14.327    im/DataAdr_OBUF[23]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.451 r  im/DataAdr_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.771    15.222    im/DataAdr_OBUF[23]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124    15.346 r  im/rf_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.800    16.145    cpu/dp/rf/rf_reg_r2_0_15_18_23/DIC1
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.440    16.627    cpu/dp/rf/rf_reg_r2_0_15_18_23/WCLK
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.577    17.203    
                         clock uncertainty           -0.121    17.083    
    SLICE_X10Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.834    cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.184ns  (logic 6.515ns (37.913%)  route 10.669ns (62.087%))
  Logic Levels:           21  (CARRY4=9 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 16.699 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.214 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[3]
                         net (fo=1, routed)           0.813    14.026    im/P[27]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.307    14.333 r  im/DataAdr_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.707    15.040    im/DataAdr_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.164 r  im/DataAdr_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.305    15.469    im/DataAdr_OBUF[27]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124    15.593 r  im/rf_reg_r1_0_15_24_29_i_3/O
                         net (fo=2, routed)           0.630    16.224    cpu/dp/rf/rf_reg_r2_0_15_24_29/DIB1
    SLICE_X6Y36          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.512    16.699    cpu/dp/rf/rf_reg_r2_0_15_24_29/WCLK
    SLICE_X6Y36          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.564    17.262    
                         clock uncertainty           -0.121    17.142    
    SLICE_X6Y36          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    16.914    cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -16.224    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.949ns  (logic 6.632ns (39.128%)  route 10.317ns (60.872%))
  Logic Levels:           22  (CARRY4=10 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 16.700 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.016    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.339 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.551    13.890    im/P[29]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.306    14.196 r  im/DataAdr_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.304    14.500    im/DataAdr_OBUF[29]_inst_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.124    14.624 r  im/DataAdr_OBUF[29]_inst_i_1/O
                         net (fo=4, routed)           0.624    15.248    im/DataAdr_OBUF[29]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.117    15.365 r  im/rf_reg_r1_0_15_24_29_i_5/O
                         net (fo=2, routed)           0.624    15.989    cpu/dp/rf/rf_reg_r1_0_15_24_29/DIC1
    SLICE_X6Y37          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.513    16.700    cpu/dp/rf/rf_reg_r1_0_15_24_29/WCLK
    SLICE_X6Y37          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.564    17.263    
                         clock uncertainty           -0.121    17.143    
    SLICE_X6Y37          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.456    16.687    cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.687    
                         arrival time                         -15.989    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.795ns  (logic 5.864ns (34.916%)  route 10.931ns (65.084%))
  Logic Levels:           21  (CARRY4=6 LUT2=6 LUT3=2 LUT4=2 LUT6=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 16.626 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.321     3.074    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.198 r  im/rf_reg_r1_0_15_0_5_i_11/O
                         net (fo=36, routed)          1.310     4.508    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRA0
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.632 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.601     5.233    cpu/dp/pcreg/rd10[1]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.357 r  cpu/dp/pcreg/mul_i_15/O
                         net (fo=25, routed)          1.073     6.430    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     6.554    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.194 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.593     7.787    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     8.093 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.093    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.643 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.643    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.439     9.416    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.719 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000     9.719    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.120 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    10.120    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.342 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.577    10.919    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.299    11.218 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    11.218    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.470 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.530    12.000    im/P[8]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.295    12.295 r  im/DataAdr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.433    12.728    im/DataAdr_OBUF[8]_inst_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.852 r  im/DataAdr_OBUF[8]_inst_i_1/O
                         net (fo=84, routed)          0.852    13.703    dm/RAM_reg_0_255_5_5/A7
    SLICE_X8Y27          MUXF8 (Prop_muxf8_S_O)       0.283    13.986 r  dm/RAM_reg_0_255_5_5/F8/O
                         net (fo=2, routed)           0.930    14.916    im/rd[5]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.345    15.261 r  im/rf_reg_r1_0_15_0_5_i_6/O
                         net (fo=2, routed)           0.573    15.834    cpu/dp/rf/rf_reg_r1_0_15_0_5/DIC1
    SLICE_X14Y30         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.439    16.626    cpu/dp/rf/rf_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y30         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.564    17.189    
                         clock uncertainty           -0.121    17.069    
    SLICE_X14Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.457    16.612    cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.612    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.751ns  (logic 5.834ns (34.828%)  route 10.917ns (65.172%))
  Logic Levels:           21  (CARRY4=6 LUT2=6 LUT3=2 LUT4=2 LUT6=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 16.625 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.321     3.074    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.198 r  im/rf_reg_r1_0_15_0_5_i_11/O
                         net (fo=36, routed)          1.310     4.508    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRA0
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.632 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.601     5.233    cpu/dp/pcreg/rd10[1]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.357 r  cpu/dp/pcreg/mul_i_15/O
                         net (fo=25, routed)          1.073     6.430    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     6.554    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.194 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.593     7.787    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     8.093 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.093    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.643 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.643    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.439     9.416    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.719 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000     9.719    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.120 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    10.120    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.342 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.577    10.919    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.299    11.218 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    11.218    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.470 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.530    12.000    im/P[8]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.295    12.295 r  im/DataAdr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.433    12.728    im/DataAdr_OBUF[8]_inst_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.852 r  im/DataAdr_OBUF[8]_inst_i_1/O
                         net (fo=84, routed)          0.782    13.634    dm/RAM_reg_0_255_13_13/A7
    SLICE_X8Y24          MUXF8 (Prop_muxf8_S_O)       0.283    13.917 r  dm/RAM_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.838    14.755    im/rd[13]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.315    15.070 r  im/rf_reg_r1_0_15_12_17_i_1/O
                         net (fo=2, routed)           0.721    15.790    cpu/dp/rf/rf_reg_r2_0_15_12_17/DIA1
    SLICE_X8Y28          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.438    16.625    cpu/dp/rf/rf_reg_r2_0_15_12_17/WCLK
    SLICE_X8Y28          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.564    17.188    
                         clock uncertainty           -0.121    17.068    
    SLICE_X8Y28          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.607    cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.607    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.027ns  (logic 6.310ns (37.058%)  route 10.717ns (62.942%))
  Logic Levels:           20  (CARRY4=8 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 16.695 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.009 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[3]
                         net (fo=1, routed)           0.591    13.600    im/P[23]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.307    13.907 r  im/DataAdr_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.420    14.327    im/DataAdr_OBUF[23]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.451 r  im/DataAdr_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.771    15.222    im/DataAdr_OBUF[23]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124    15.346 r  im/rf_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.721    16.067    cpu/dp/rf/rf_reg_r1_0_15_18_23/DIC1
    SLICE_X2Y29          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.508    16.695    cpu/dp/rf/rf_reg_r1_0_15_18_23/WCLK
    SLICE_X2Y29          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.564    17.258    
                         clock uncertainty           -0.121    17.138    
    SLICE_X2Y29          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.889    cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.889    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                  0.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu/c/cl/flagreg0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562    -0.619    cpu/c/cl/flagreg0/clk_out1
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  cpu/c/cl/flagreg0/q_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.281    cpu/c/cl/flagreg0/q_reg[0]_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  cpu/c/cl/flagreg0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    cpu/c/cl/flagreg0/q[0]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.859    cpu/c/cl/flagreg0/clk_out1
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.120    -0.499    cpu/c/cl/flagreg0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cpu/c/cl/flagreg1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.599%)  route 0.174ns (48.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.587    -0.594    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  cpu/c/cl/flagreg1/q_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.279    cpu/c/cl/flagreg1/q_reg[0]_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  cpu/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.856    -0.834    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.092    -0.502    cpu/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.659%)  route 0.213ns (53.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.580    -0.601    cpu/dp/pcreg/clk_out1
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  cpu/dp/pcreg/q_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.248    im/Q[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.045    -0.203 r  im/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    cpu/dp/pcreg/D[0]
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.842    cpu/dp/pcreg/clk_out1
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091    -0.510    cpu/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.967%)  route 0.304ns (62.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.553    -0.628    cpu/dp/pcreg/clk_out1
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  cpu/dp/pcreg/q_reg[1]/Q
                         net (fo=5, routed)           0.304    -0.183    im/Q[1]
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.045    -0.138 r  im/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    cpu/dp/pcreg/D[1]
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.820    -0.870    cpu/dp/pcreg/clk_out1
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.091    -0.537    cpu/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.903%)  route 0.328ns (61.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.556    -0.625    cpu/dp/pcreg/clk_out1
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  cpu/dp/pcreg/q_reg[2]/Q
                         net (fo=28, routed)          0.328    -0.133    im/Q[2]
    SLICE_X14Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.088 r  im/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    cpu/dp/pcreg/D[2]
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.823    -0.867    cpu/dp/pcreg/clk_out1
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X14Y27         FDCE (Hold_fdce_C_D)         0.121    -0.504    cpu/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.359ns (63.939%)  route 0.202ns (36.061%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.590    -0.591    cpu/dp/pcreg/clk_out1
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  cpu/dp/pcreg/q_reg[26]/Q
                         net (fo=2, routed)           0.066    -0.384    cpu/dp/pcadd1/Q[24]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.276 r  cpu/dp/pcadd1/y_carry__4/O[3]
                         net (fo=3, routed)           0.136    -0.140    im/q_reg[31][23]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.110    -0.030 r  im/q[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    cpu/dp/pcreg/D[26]
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.859    -0.831    cpu/dp/pcreg/clk_out1
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.499    cpu/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.360ns (58.373%)  route 0.257ns (41.627%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.588    -0.593    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cpu/dp/pcreg/q_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.388    cpu/dp/pcadd1/Q[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.277 r  cpu/dp/pcadd1/y_carry__2/O[2]
                         net (fo=3, routed)           0.192    -0.085    im/q_reg[31][14]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.108     0.023 r  im/q[17]_i_1/O
                         net (fo=1, routed)           0.000     0.023    cpu/dp/pcreg/D[17]
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.857    -0.833    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.501    cpu/dp/pcreg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.372ns (52.754%)  route 0.333ns (47.246%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.590    cpu/dp/pcreg/clk_out1
    SLICE_X0Y35          FDCE                                         r  cpu/dp/pcreg/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  cpu/dp/pcreg/q_reg[27]/Q
                         net (fo=2, routed)           0.124    -0.325    cpu/dp/pcadd1/Q[25]
    SLICE_X1Y34          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.201 r  cpu/dp/pcadd1/y_carry__5/O[1]
                         net (fo=3, routed)           0.209     0.008    im/q_reg[31][25]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.107     0.115 r  im/q[28]_i_1/O
                         net (fo=1, routed)           0.000     0.115    cpu/dp/pcreg/D[28]
    SLICE_X2Y36          FDCE                                         r  cpu/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.829    cpu/dp/pcreg/clk_out1
    SLICE_X2Y36          FDCE                                         r  cpu/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.120    -0.455    cpu/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.395ns (57.928%)  route 0.287ns (42.072%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.588    -0.593    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cpu/dp/pcreg/q_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.388    cpu/dp/pcadd1/Q[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.244 r  cpu/dp/pcadd1/y_carry__2/O[3]
                         net (fo=3, routed)           0.222    -0.021    im/q_reg[31][15]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.110     0.089 r  im/q[18]_i_1/O
                         net (fo=1, routed)           0.000     0.089    cpu/dp/pcreg/D[18]
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.857    -0.833    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[18]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.501    cpu/dp/pcreg/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 dm/RAM_reg_0_255_9_9/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.582ns (83.432%)  route 0.116ns (16.568%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582    -0.599    dm/RAM_reg_0_255_9_9/WCLK
    SLICE_X2Y25          RAMS64E                                      r  dm/RAM_reg_0_255_9_9/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388    -0.211 r  dm/RAM_reg_0_255_9_9/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.211    dm/RAM_reg_0_255_9_9/OB
    SLICE_X2Y25          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.149 r  dm/RAM_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000    -0.149    dm/RAM_reg_0_255_9_9/O1
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.130 r  dm/RAM_reg_0_255_9_9/F8/O
                         net (fo=2, routed)           0.116    -0.015    im/rd[9]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.113     0.098 r  im/q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.098    cpu/dp/pcreg/D[9]
    SLICE_X1Y26          FDCE                                         r  cpu/dp/pcreg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.851    -0.839    cpu/dp/pcreg/clk_out1
    SLICE_X1Y26          FDCE                                         r  cpu/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.092    -0.493    cpu/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.592    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 9.091 }
Period(ns):         18.182
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         18.182      16.027     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         18.182      16.933     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X4Y25      cpu/dp/pcreg/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X0Y29      cpu/dp/pcreg/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X1Y27      cpu/dp/pcreg/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X1Y27      cpu/dp/pcreg/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X0Y28      cpu/dp/pcreg/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X12Y35     cpu/c/cl/flagreg0/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X0Y30      cpu/c/cl/flagreg1/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         18.182      17.182     SLICE_X2Y30      cpu/dp/pcreg/q_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       18.182      195.178    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         9.091       7.841      SLICE_X2Y23      dm/RAM_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         9.091       7.841      SLICE_X2Y23      dm/RAM_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         9.091       7.841      SLICE_X2Y23      dm/RAM_reg_0_255_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y37      cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         9.091       7.841      SLICE_X14Y30     cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y28      cpu/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         9.091       7.841      SLICE_X6Y28      cpu/dp/rf/rf_reg_r1_0_15_12_17/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 6.763ns (37.855%)  route 11.103ns (62.145%))
  Logic Levels:           23  (CARRY4=9 LUT2=4 LUT3=1 LUT4=3 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 16.695 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.214 f  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[3]
                         net (fo=1, routed)           0.813    14.026    im/P[27]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.307    14.333 f  im/DataAdr_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.707    15.040    im/DataAdr_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.164 f  im/DataAdr_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.654    15.818    im/DataAdr_OBUF[27]
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.124    15.942 f  im/q[0]_i_9/O
                         net (fo=1, routed)           0.159    16.100    im/q[0]_i_9_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124    16.224 f  im/q[0]_i_3/O
                         net (fo=1, routed)           0.557    16.781    cpu/c/cl/flagreg1/q_reg[0]_2
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.124    16.905 r  cpu/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.905    cpu/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.508    16.695    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.564    17.258    
                         clock uncertainty           -0.124    17.134    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.032    17.166    cpu/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -16.905    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 6.453ns (37.920%)  route 10.565ns (62.080%))
  Logic Levels:           22  (CARRY4=8 LUT2=7 LUT3=1 LUT4=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 16.627 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.356     3.109    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.233 r  im/rf_reg_r1_0_15_0_5_i_8/O
                         net (fo=37, routed)          1.066     4.299    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRC3
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.423 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.805     5.228    im/rd10[5]
    SLICE_X11Y31         LUT3 (Prop_lut3_I2_O)        0.150     5.378 r  im/mul_i_11/O
                         net (fo=25, routed)          1.275     6.653    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.326     6.979 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.979    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig368_out
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.529 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.529    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.842 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.593     8.435    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[11]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.741 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.741    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.291    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.625 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.439    10.065    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[13]
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.303    10.368 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.368    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.769 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.103 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/O[1]
                         net (fo=2, routed)           0.679    11.782    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.303    12.085 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.085    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.618 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.618    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.837 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[0]
                         net (fo=1, routed)           0.578    13.415    im/P[20]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.295    13.710 r  im/DataAdr_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.431    14.141    im/DataAdr_OBUF[20]_inst_i_3_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    14.265 r  im/DataAdr_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.766    15.031    im/DataAdr_OBUF[20]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.150    15.181 r  im/rf_reg_r1_0_15_18_23_i_4/O
                         net (fo=2, routed)           0.876    16.057    cpu/dp/rf/rf_reg_r2_0_15_18_23/DIB0
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.440    16.627    cpu/dp/rf/rf_reg_r2_0_15_18_23/WCLK
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/CLK
                         clock pessimism              0.577    17.203    
                         clock uncertainty           -0.124    17.079    
    SLICE_X10Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.409    16.670    cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         16.670    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.947ns  (logic 6.461ns (38.124%)  route 10.486ns (61.876%))
  Logic Levels:           22  (CARRY4=9 LUT2=6 LUT3=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 16.634 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.432     3.857    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.010 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.649     4.659    cpu/dp/rf/rd20[10]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.359     5.018 r  cpu/dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.522     5.540    im/WriteData_OBUF[3]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.357     5.897 r  im/DataAdr_OBUF[10]_inst_i_7/O
                         net (fo=21, routed)          1.034     6.931    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.332     7.263 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.263    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig107_out
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.664 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.778    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.895     9.100    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[15]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.306     9.406 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.406    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.807 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__3/O[1]
                         net (fo=1, routed)           0.728    10.869    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[17]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.303    11.172 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.172    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.548 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.548    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.767 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.771    12.538    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.295    12.833 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.833    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.476 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.636    14.112    im/P[31]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.307    14.419 r  im/DataAdr_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.162    14.581    im/DataAdr_OBUF[31]_inst_i_4_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.705 r  im/DataAdr_OBUF[31]_inst_i_2/O
                         net (fo=4, routed)           0.811    15.516    im/DataAdr_OBUF[31]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.120    15.636 r  im/rf_reg_r1_0_15_30_31_i_1/O
                         net (fo=2, routed)           0.351    15.987    cpu/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X10Y37         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.447    16.634    cpu/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X10Y37         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.577    17.210    
                         clock uncertainty           -0.124    17.086    
    SLICE_X10Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.625    cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.625    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.946ns  (logic 6.461ns (38.126%)  route 10.485ns (61.874%))
  Logic Levels:           22  (CARRY4=9 LUT2=6 LUT3=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 16.633 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.432     3.857    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.010 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.649     4.659    cpu/dp/rf/rd20[10]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.359     5.018 r  cpu/dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.522     5.540    im/WriteData_OBUF[3]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.357     5.897 r  im/DataAdr_OBUF[10]_inst_i_7/O
                         net (fo=21, routed)          1.034     6.931    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.332     7.263 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.263    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig107_out
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.664 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.778    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.895     9.100    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[15]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.306     9.406 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.406    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.807 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__3/O[1]
                         net (fo=1, routed)           0.728    10.869    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[17]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.303    11.172 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.172    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.548 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.548    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.767 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.771    12.538    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.295    12.833 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.833    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.476 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.636    14.112    im/P[31]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.307    14.419 r  im/DataAdr_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.162    14.581    im/DataAdr_OBUF[31]_inst_i_4_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.705 r  im/DataAdr_OBUF[31]_inst_i_2/O
                         net (fo=4, routed)           0.811    15.516    im/DataAdr_OBUF[31]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.120    15.636 r  im/rf_reg_r1_0_15_30_31_i_1/O
                         net (fo=2, routed)           0.350    15.986    cpu/dp/rf/rf_reg_r2_0_15_30_31/DIA1
    SLICE_X10Y35         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.446    16.633    cpu/dp/rf/rf_reg_r2_0_15_30_31/WCLK
    SLICE_X10Y35         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.577    17.209    
                         clock uncertainty           -0.124    17.085    
    SLICE_X10Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.624    cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.624    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.106ns  (logic 6.310ns (36.888%)  route 10.796ns (63.112%))
  Logic Levels:           20  (CARRY4=8 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 16.627 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.009 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[3]
                         net (fo=1, routed)           0.591    13.600    im/P[23]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.307    13.907 r  im/DataAdr_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.420    14.327    im/DataAdr_OBUF[23]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.451 r  im/DataAdr_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.771    15.222    im/DataAdr_OBUF[23]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124    15.346 r  im/rf_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.800    16.145    cpu/dp/rf/rf_reg_r2_0_15_18_23/DIC1
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.440    16.627    cpu/dp/rf/rf_reg_r2_0_15_18_23/WCLK
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.577    17.203    
                         clock uncertainty           -0.124    17.079    
    SLICE_X10Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.830    cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.184ns  (logic 6.515ns (37.913%)  route 10.669ns (62.087%))
  Logic Levels:           21  (CARRY4=9 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 16.699 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.214 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[3]
                         net (fo=1, routed)           0.813    14.026    im/P[27]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.307    14.333 r  im/DataAdr_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.707    15.040    im/DataAdr_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.164 r  im/DataAdr_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.305    15.469    im/DataAdr_OBUF[27]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124    15.593 r  im/rf_reg_r1_0_15_24_29_i_3/O
                         net (fo=2, routed)           0.630    16.224    cpu/dp/rf/rf_reg_r2_0_15_24_29/DIB1
    SLICE_X6Y36          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.512    16.699    cpu/dp/rf/rf_reg_r2_0_15_24_29/WCLK
    SLICE_X6Y36          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.564    17.262    
                         clock uncertainty           -0.124    17.138    
    SLICE_X6Y36          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    16.910    cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.910    
                         arrival time                         -16.224    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.949ns  (logic 6.632ns (39.128%)  route 10.317ns (60.872%))
  Logic Levels:           22  (CARRY4=10 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 16.700 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.016    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.339 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.551    13.890    im/P[29]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.306    14.196 r  im/DataAdr_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.304    14.500    im/DataAdr_OBUF[29]_inst_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.124    14.624 r  im/DataAdr_OBUF[29]_inst_i_1/O
                         net (fo=4, routed)           0.624    15.248    im/DataAdr_OBUF[29]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.117    15.365 r  im/rf_reg_r1_0_15_24_29_i_5/O
                         net (fo=2, routed)           0.624    15.989    cpu/dp/rf/rf_reg_r1_0_15_24_29/DIC1
    SLICE_X6Y37          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.513    16.700    cpu/dp/rf/rf_reg_r1_0_15_24_29/WCLK
    SLICE_X6Y37          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.564    17.263    
                         clock uncertainty           -0.124    17.139    
    SLICE_X6Y37          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.456    16.683    cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.683    
                         arrival time                         -15.989    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.795ns  (logic 5.864ns (34.916%)  route 10.931ns (65.084%))
  Logic Levels:           21  (CARRY4=6 LUT2=6 LUT3=2 LUT4=2 LUT6=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 16.626 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.321     3.074    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.198 r  im/rf_reg_r1_0_15_0_5_i_11/O
                         net (fo=36, routed)          1.310     4.508    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRA0
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.632 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.601     5.233    cpu/dp/pcreg/rd10[1]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.357 r  cpu/dp/pcreg/mul_i_15/O
                         net (fo=25, routed)          1.073     6.430    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     6.554    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.194 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.593     7.787    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     8.093 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.093    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.643 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.643    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.439     9.416    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.719 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000     9.719    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.120 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    10.120    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.342 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.577    10.919    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.299    11.218 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    11.218    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.470 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.530    12.000    im/P[8]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.295    12.295 r  im/DataAdr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.433    12.728    im/DataAdr_OBUF[8]_inst_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.852 r  im/DataAdr_OBUF[8]_inst_i_1/O
                         net (fo=84, routed)          0.852    13.703    dm/RAM_reg_0_255_5_5/A7
    SLICE_X8Y27          MUXF8 (Prop_muxf8_S_O)       0.283    13.986 r  dm/RAM_reg_0_255_5_5/F8/O
                         net (fo=2, routed)           0.930    14.916    im/rd[5]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.345    15.261 r  im/rf_reg_r1_0_15_0_5_i_6/O
                         net (fo=2, routed)           0.573    15.834    cpu/dp/rf/rf_reg_r1_0_15_0_5/DIC1
    SLICE_X14Y30         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.439    16.626    cpu/dp/rf/rf_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y30         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.564    17.189    
                         clock uncertainty           -0.124    17.065    
    SLICE_X14Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.457    16.608    cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.751ns  (logic 5.834ns (34.828%)  route 10.917ns (65.172%))
  Logic Levels:           21  (CARRY4=6 LUT2=6 LUT3=2 LUT4=2 LUT6=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 16.625 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.321     3.074    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.198 r  im/rf_reg_r1_0_15_0_5_i_11/O
                         net (fo=36, routed)          1.310     4.508    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRA0
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.632 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.601     5.233    cpu/dp/pcreg/rd10[1]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.357 r  cpu/dp/pcreg/mul_i_15/O
                         net (fo=25, routed)          1.073     6.430    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     6.554    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.194 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.593     7.787    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     8.093 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.093    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.643 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.643    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.439     9.416    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.719 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000     9.719    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.120 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    10.120    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.342 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.577    10.919    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.299    11.218 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    11.218    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.470 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.530    12.000    im/P[8]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.295    12.295 r  im/DataAdr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.433    12.728    im/DataAdr_OBUF[8]_inst_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.852 r  im/DataAdr_OBUF[8]_inst_i_1/O
                         net (fo=84, routed)          0.782    13.634    dm/RAM_reg_0_255_13_13/A7
    SLICE_X8Y24          MUXF8 (Prop_muxf8_S_O)       0.283    13.917 r  dm/RAM_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.838    14.755    im/rd[13]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.315    15.070 r  im/rf_reg_r1_0_15_12_17_i_1/O
                         net (fo=2, routed)           0.721    15.790    cpu/dp/rf/rf_reg_r2_0_15_12_17/DIA1
    SLICE_X8Y28          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.438    16.625    cpu/dp/rf/rf_reg_r2_0_15_12_17/WCLK
    SLICE_X8Y28          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.564    17.188    
                         clock uncertainty           -0.124    17.064    
    SLICE_X8Y28          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.603    cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.603    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0 rise@18.182ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.027ns  (logic 6.310ns (37.058%)  route 10.717ns (62.942%))
  Logic Levels:           20  (CARRY4=8 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 16.695 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.009 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[3]
                         net (fo=1, routed)           0.591    13.600    im/P[23]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.307    13.907 r  im/DataAdr_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.420    14.327    im/DataAdr_OBUF[23]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.451 r  im/DataAdr_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.771    15.222    im/DataAdr_OBUF[23]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124    15.346 r  im/rf_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.721    16.067    cpu/dp/rf/rf_reg_r1_0_15_18_23/DIC1
    SLICE_X2Y29          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.508    16.695    cpu/dp/rf/rf_reg_r1_0_15_18_23/WCLK
    SLICE_X2Y29          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.564    17.258    
                         clock uncertainty           -0.124    17.134    
    SLICE_X2Y29          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.885    cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.885    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/c/cl/flagreg0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562    -0.619    cpu/c/cl/flagreg0/clk_out1
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  cpu/c/cl/flagreg0/q_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.281    cpu/c/cl/flagreg0/q_reg[0]_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  cpu/c/cl/flagreg0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    cpu/c/cl/flagreg0/q[0]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.859    cpu/c/cl/flagreg0/clk_out1
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.124    -0.495    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.120    -0.375    cpu/c/cl/flagreg0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu/c/cl/flagreg1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.599%)  route 0.174ns (48.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.587    -0.594    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  cpu/c/cl/flagreg1/q_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.279    cpu/c/cl/flagreg1/q_reg[0]_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  cpu/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.856    -0.834    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.124    -0.470    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.092    -0.378    cpu/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.659%)  route 0.213ns (53.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.580    -0.601    cpu/dp/pcreg/clk_out1
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  cpu/dp/pcreg/q_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.248    im/Q[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.045    -0.203 r  im/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    cpu/dp/pcreg/D[0]
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.842    cpu/dp/pcreg/clk_out1
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.124    -0.477    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091    -0.386    cpu/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.967%)  route 0.304ns (62.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.553    -0.628    cpu/dp/pcreg/clk_out1
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  cpu/dp/pcreg/q_reg[1]/Q
                         net (fo=5, routed)           0.304    -0.183    im/Q[1]
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.045    -0.138 r  im/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    cpu/dp/pcreg/D[1]
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.820    -0.870    cpu/dp/pcreg/clk_out1
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.124    -0.504    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.091    -0.413    cpu/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.903%)  route 0.328ns (61.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.556    -0.625    cpu/dp/pcreg/clk_out1
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  cpu/dp/pcreg/q_reg[2]/Q
                         net (fo=28, routed)          0.328    -0.133    im/Q[2]
    SLICE_X14Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.088 r  im/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    cpu/dp/pcreg/D[2]
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.823    -0.867    cpu/dp/pcreg/clk_out1
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.124    -0.501    
    SLICE_X14Y27         FDCE (Hold_fdce_C_D)         0.121    -0.380    cpu/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.359ns (63.939%)  route 0.202ns (36.061%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.590    -0.591    cpu/dp/pcreg/clk_out1
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  cpu/dp/pcreg/q_reg[26]/Q
                         net (fo=2, routed)           0.066    -0.384    cpu/dp/pcadd1/Q[24]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.276 r  cpu/dp/pcadd1/y_carry__4/O[3]
                         net (fo=3, routed)           0.136    -0.140    im/q_reg[31][23]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.110    -0.030 r  im/q[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    cpu/dp/pcreg/D[26]
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.859    -0.831    cpu/dp/pcreg/clk_out1
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.124    -0.467    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.375    cpu/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.360ns (58.373%)  route 0.257ns (41.627%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.588    -0.593    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cpu/dp/pcreg/q_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.388    cpu/dp/pcadd1/Q[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.277 r  cpu/dp/pcadd1/y_carry__2/O[2]
                         net (fo=3, routed)           0.192    -0.085    im/q_reg[31][14]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.108     0.023 r  im/q[17]_i_1/O
                         net (fo=1, routed)           0.000     0.023    cpu/dp/pcreg/D[17]
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.857    -0.833    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.124    -0.469    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.377    cpu/dp/pcreg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.372ns (52.754%)  route 0.333ns (47.246%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.590    cpu/dp/pcreg/clk_out1
    SLICE_X0Y35          FDCE                                         r  cpu/dp/pcreg/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  cpu/dp/pcreg/q_reg[27]/Q
                         net (fo=2, routed)           0.124    -0.325    cpu/dp/pcadd1/Q[25]
    SLICE_X1Y34          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.201 r  cpu/dp/pcadd1/y_carry__5/O[1]
                         net (fo=3, routed)           0.209     0.008    im/q_reg[31][25]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.107     0.115 r  im/q[28]_i_1/O
                         net (fo=1, routed)           0.000     0.115    cpu/dp/pcreg/D[28]
    SLICE_X2Y36          FDCE                                         r  cpu/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.829    cpu/dp/pcreg/clk_out1
    SLICE_X2Y36          FDCE                                         r  cpu/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.124    -0.451    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.120    -0.331    cpu/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.395ns (57.928%)  route 0.287ns (42.072%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.588    -0.593    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cpu/dp/pcreg/q_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.388    cpu/dp/pcadd1/Q[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.244 r  cpu/dp/pcadd1/y_carry__2/O[3]
                         net (fo=3, routed)           0.222    -0.021    im/q_reg[31][15]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.110     0.089 r  im/q[18]_i_1/O
                         net (fo=1, routed)           0.000     0.089    cpu/dp/pcreg/D[18]
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.857    -0.833    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[18]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.124    -0.469    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.377    cpu/dp/pcreg/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dm/RAM_reg_0_255_9_9/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.582ns (83.432%)  route 0.116ns (16.568%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582    -0.599    dm/RAM_reg_0_255_9_9/WCLK
    SLICE_X2Y25          RAMS64E                                      r  dm/RAM_reg_0_255_9_9/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388    -0.211 r  dm/RAM_reg_0_255_9_9/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.211    dm/RAM_reg_0_255_9_9/OB
    SLICE_X2Y25          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.149 r  dm/RAM_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000    -0.149    dm/RAM_reg_0_255_9_9/O1
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.130 r  dm/RAM_reg_0_255_9_9/F8/O
                         net (fo=2, routed)           0.116    -0.015    im/rd[9]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.113     0.098 r  im/q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.098    cpu/dp/pcreg/D[9]
    SLICE_X1Y26          FDCE                                         r  cpu/dp/pcreg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.851    -0.839    cpu/dp/pcreg/clk_out1
    SLICE_X1Y26          FDCE                                         r  cpu/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.124    -0.461    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.092    -0.369    cpu/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 6.763ns (37.855%)  route 11.103ns (62.145%))
  Logic Levels:           23  (CARRY4=9 LUT2=4 LUT3=1 LUT4=3 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 16.695 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.214 f  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[3]
                         net (fo=1, routed)           0.813    14.026    im/P[27]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.307    14.333 f  im/DataAdr_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.707    15.040    im/DataAdr_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.164 f  im/DataAdr_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.654    15.818    im/DataAdr_OBUF[27]
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.124    15.942 f  im/q[0]_i_9/O
                         net (fo=1, routed)           0.159    16.100    im/q[0]_i_9_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I4_O)        0.124    16.224 f  im/q[0]_i_3/O
                         net (fo=1, routed)           0.557    16.781    cpu/c/cl/flagreg1/q_reg[0]_2
    SLICE_X0Y30          LUT6 (Prop_lut6_I1_O)        0.124    16.905 r  cpu/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    16.905    cpu/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.508    16.695    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.564    17.258    
                         clock uncertainty           -0.124    17.134    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.032    17.166    cpu/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -16.905    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 6.453ns (37.920%)  route 10.565ns (62.080%))
  Logic Levels:           22  (CARRY4=8 LUT2=7 LUT3=1 LUT4=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 16.627 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.356     3.109    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.233 r  im/rf_reg_r1_0_15_0_5_i_8/O
                         net (fo=37, routed)          1.066     4.299    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRC3
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.423 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/O
                         net (fo=3, routed)           0.805     5.228    im/rd10[5]
    SLICE_X11Y31         LUT3 (Prop_lut3_I2_O)        0.150     5.378 r  im/mul_i_11/O
                         net (fo=25, routed)          1.275     6.653    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y26         LUT4 (Prop_lut4_I1_O)        0.326     6.979 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.979    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig368_out
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.529 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.529    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.842 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=2, routed)           0.593     8.435    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[11]
    SLICE_X11Y28         LUT2 (Prop_lut2_I0_O)        0.306     8.741 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.741    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.291 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.291    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.625 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.439    10.065    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[13]
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.303    10.368 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_i_1/O
                         net (fo=1, routed)           0.000    10.368    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_i_1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.769 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.103 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/O[1]
                         net (fo=2, routed)           0.679    11.782    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.303    12.085 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__1/O
                         net (fo=1, routed)           0.000    12.085    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__1_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.618 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.618    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.837 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[0]
                         net (fo=1, routed)           0.578    13.415    im/P[20]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.295    13.710 r  im/DataAdr_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.431    14.141    im/DataAdr_OBUF[20]_inst_i_3_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    14.265 r  im/DataAdr_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.766    15.031    im/DataAdr_OBUF[20]
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.150    15.181 r  im/rf_reg_r1_0_15_18_23_i_4/O
                         net (fo=2, routed)           0.876    16.057    cpu/dp/rf/rf_reg_r2_0_15_18_23/DIB0
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.440    16.627    cpu/dp/rf/rf_reg_r2_0_15_18_23/WCLK
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB/CLK
                         clock pessimism              0.577    17.203    
                         clock uncertainty           -0.124    17.079    
    SLICE_X10Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.409    16.670    cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         16.670    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.947ns  (logic 6.461ns (38.124%)  route 10.486ns (61.876%))
  Logic Levels:           22  (CARRY4=9 LUT2=6 LUT3=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 16.634 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.432     3.857    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.010 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.649     4.659    cpu/dp/rf/rd20[10]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.359     5.018 r  cpu/dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.522     5.540    im/WriteData_OBUF[3]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.357     5.897 r  im/DataAdr_OBUF[10]_inst_i_7/O
                         net (fo=21, routed)          1.034     6.931    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.332     7.263 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.263    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig107_out
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.664 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.778    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.895     9.100    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[15]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.306     9.406 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.406    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.807 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__3/O[1]
                         net (fo=1, routed)           0.728    10.869    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[17]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.303    11.172 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.172    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.548 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.548    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.767 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.771    12.538    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.295    12.833 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.833    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.476 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.636    14.112    im/P[31]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.307    14.419 r  im/DataAdr_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.162    14.581    im/DataAdr_OBUF[31]_inst_i_4_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.705 r  im/DataAdr_OBUF[31]_inst_i_2/O
                         net (fo=4, routed)           0.811    15.516    im/DataAdr_OBUF[31]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.120    15.636 r  im/rf_reg_r1_0_15_30_31_i_1/O
                         net (fo=2, routed)           0.351    15.987    cpu/dp/rf/rf_reg_r1_0_15_30_31/DIA1
    SLICE_X10Y37         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.447    16.634    cpu/dp/rf/rf_reg_r1_0_15_30_31/WCLK
    SLICE_X10Y37         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.577    17.210    
                         clock uncertainty           -0.124    17.086    
    SLICE_X10Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.625    cpu/dp/rf/rf_reg_r1_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.625    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.946ns  (logic 6.461ns (38.126%)  route 10.485ns (61.874%))
  Logic Levels:           22  (CARRY4=9 LUT2=6 LUT3=2 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 16.633 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.432     3.857    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRC0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     4.010 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.649     4.659    cpu/dp/rf/rd20[10]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.359     5.018 r  cpu/dp/rf/WriteData_OBUF[10]_inst_i_1/O
                         net (fo=6, routed)           0.522     5.540    im/WriteData_OBUF[3]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.357     5.897 r  im/DataAdr_OBUF[10]_inst_i_7/O
                         net (fo=21, routed)          1.034     6.931    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[10]
    SLICE_X5Y27          LUT4 (Prop_lut4_I0_O)        0.332     7.263 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[3].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     7.263    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig107_out
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.664 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_3
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.778    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_7
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.892    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[5]_11
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.205 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[5].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=4, routed)           0.895     9.100    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[5]_5[15]
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.306     9.406 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2/O
                         net (fo=1, routed)           0.000     9.406    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.807 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.807    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__2_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.141 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__163_carry__3/O[1]
                         net (fo=1, routed)           0.728    10.869    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp3[17]
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.303    11.172 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2/O
                         net (fo=1, routed)           0.000    11.172    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_i_2_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.548 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.548    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__2_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.767 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__3/O[0]
                         net (fo=3, routed)           0.771    12.538    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp9[16]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.295    12.833 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.833    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__4_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.476 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[3]
                         net (fo=1, routed)           0.636    14.112    im/P[31]
    SLICE_X6Y38          LUT4 (Prop_lut4_I1_O)        0.307    14.419 r  im/DataAdr_OBUF[31]_inst_i_4/O
                         net (fo=1, routed)           0.162    14.581    im/DataAdr_OBUF[31]_inst_i_4_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I3_O)        0.124    14.705 r  im/DataAdr_OBUF[31]_inst_i_2/O
                         net (fo=4, routed)           0.811    15.516    im/DataAdr_OBUF[31]
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.120    15.636 r  im/rf_reg_r1_0_15_30_31_i_1/O
                         net (fo=2, routed)           0.350    15.986    cpu/dp/rf/rf_reg_r2_0_15_30_31/DIA1
    SLICE_X10Y35         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.446    16.633    cpu/dp/rf/rf_reg_r2_0_15_30_31/WCLK
    SLICE_X10Y35         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1/CLK
                         clock pessimism              0.577    17.209    
                         clock uncertainty           -0.124    17.085    
    SLICE_X10Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.624    cpu/dp/rf/rf_reg_r2_0_15_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.624    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.106ns  (logic 6.310ns (36.888%)  route 10.796ns (63.112%))
  Logic Levels:           20  (CARRY4=8 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 16.627 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.009 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[3]
                         net (fo=1, routed)           0.591    13.600    im/P[23]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.307    13.907 r  im/DataAdr_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.420    14.327    im/DataAdr_OBUF[23]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.451 r  im/DataAdr_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.771    15.222    im/DataAdr_OBUF[23]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124    15.346 r  im/rf_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.800    16.145    cpu/dp/rf/rf_reg_r2_0_15_18_23/DIC1
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.440    16.627    cpu/dp/rf/rf_reg_r2_0_15_18_23/WCLK
    SLICE_X10Y29         RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.577    17.203    
                         clock uncertainty           -0.124    17.079    
    SLICE_X10Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.830    cpu/dp/rf/rf_reg_r2_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.184ns  (logic 6.515ns (37.913%)  route 10.669ns (62.087%))
  Logic Levels:           21  (CARRY4=9 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 16.699 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.214 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/O[3]
                         net (fo=1, routed)           0.813    14.026    im/P[27]
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.307    14.333 r  im/DataAdr_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.707    15.040    im/DataAdr_OBUF[27]_inst_i_3_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.124    15.164 r  im/DataAdr_OBUF[27]_inst_i_1/O
                         net (fo=4, routed)           0.305    15.469    im/DataAdr_OBUF[27]
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124    15.593 r  im/rf_reg_r1_0_15_24_29_i_3/O
                         net (fo=2, routed)           0.630    16.224    cpu/dp/rf/rf_reg_r2_0_15_24_29/DIB1
    SLICE_X6Y36          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.512    16.699    cpu/dp/rf/rf_reg_r2_0_15_24_29/WCLK
    SLICE_X6Y36          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1/CLK
                         clock pessimism              0.564    17.262    
                         clock uncertainty           -0.124    17.138    
    SLICE_X6Y36          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    16.910    cpu/dp/rf/rf_reg_r2_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.910    
                         arrival time                         -16.224    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.949ns  (logic 6.632ns (39.128%)  route 10.317ns (60.872%))
  Logic Levels:           22  (CARRY4=10 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 16.700 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.899 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.899    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.016    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__3_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.339 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__4/O[1]
                         net (fo=1, routed)           0.551    13.890    im/P[29]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.306    14.196 r  im/DataAdr_OBUF[29]_inst_i_3/O
                         net (fo=1, routed)           0.304    14.500    im/DataAdr_OBUF[29]_inst_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.124    14.624 r  im/DataAdr_OBUF[29]_inst_i_1/O
                         net (fo=4, routed)           0.624    15.248    im/DataAdr_OBUF[29]
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.117    15.365 r  im/rf_reg_r1_0_15_24_29_i_5/O
                         net (fo=2, routed)           0.624    15.989    cpu/dp/rf/rf_reg_r1_0_15_24_29/DIC1
    SLICE_X6Y37          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.513    16.700    cpu/dp/rf/rf_reg_r1_0_15_24_29/WCLK
    SLICE_X6Y37          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.564    17.263    
                         clock uncertainty           -0.124    17.139    
    SLICE_X6Y37          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.456    16.683    cpu/dp/rf/rf_reg_r1_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.683    
                         arrival time                         -15.989    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.795ns  (logic 5.864ns (34.916%)  route 10.931ns (65.084%))
  Logic Levels:           21  (CARRY4=6 LUT2=6 LUT3=2 LUT4=2 LUT6=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 16.626 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.321     3.074    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.198 r  im/rf_reg_r1_0_15_0_5_i_11/O
                         net (fo=36, routed)          1.310     4.508    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRA0
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.632 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.601     5.233    cpu/dp/pcreg/rd10[1]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.357 r  cpu/dp/pcreg/mul_i_15/O
                         net (fo=25, routed)          1.073     6.430    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     6.554    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.194 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.593     7.787    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     8.093 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.093    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.643 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.643    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.439     9.416    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.719 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000     9.719    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.120 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    10.120    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.342 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.577    10.919    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.299    11.218 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    11.218    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.470 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.530    12.000    im/P[8]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.295    12.295 r  im/DataAdr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.433    12.728    im/DataAdr_OBUF[8]_inst_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.852 r  im/DataAdr_OBUF[8]_inst_i_1/O
                         net (fo=84, routed)          0.852    13.703    dm/RAM_reg_0_255_5_5/A7
    SLICE_X8Y27          MUXF8 (Prop_muxf8_S_O)       0.283    13.986 r  dm/RAM_reg_0_255_5_5/F8/O
                         net (fo=2, routed)           0.930    14.916    im/rd[5]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.345    15.261 r  im/rf_reg_r1_0_15_0_5_i_6/O
                         net (fo=2, routed)           0.573    15.834    cpu/dp/rf/rf_reg_r1_0_15_0_5/DIC1
    SLICE_X14Y30         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.439    16.626    cpu/dp/rf/rf_reg_r1_0_15_0_5/WCLK
    SLICE_X14Y30         RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.564    17.189    
                         clock uncertainty           -0.124    17.065    
    SLICE_X14Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.457    16.608    cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.608    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.751ns  (logic 5.834ns (34.828%)  route 10.917ns (65.172%))
  Logic Levels:           21  (CARRY4=6 LUT2=6 LUT3=2 LUT4=2 LUT6=3 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 16.625 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.671     2.182    im/Instr[26]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     2.306 f  im/rf_reg_r1_0_15_0_5_i_18/O
                         net (fo=5, routed)           0.322     2.629    im/rf_reg_r1_0_15_0_5_i_18_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.753 f  im/rf_reg_r1_0_15_0_5_i_16/O
                         net (fo=5, routed)           0.321     3.074    im/rf_reg_r1_0_15_0_5_i_16_n_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.198 r  im/rf_reg_r1_0_15_0_5_i_11/O
                         net (fo=36, routed)          1.310     4.508    cpu/dp/rf/rf_reg_r1_0_15_0_5/ADDRA0
    SLICE_X14Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     4.632 r  cpu/dp/rf/rf_reg_r1_0_15_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.601     5.233    cpu/dp/pcreg/rd10[1]
    SLICE_X13Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.357 r  cpu/dp/pcreg/mul_i_15/O
                         net (fo=25, routed)          1.073     6.430    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X13Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.554 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     6.554    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig356_out
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.194 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.593     7.787    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[3]
    SLICE_X11Y26         LUT2 (Prop_lut2_I0_O)        0.306     8.093 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.093    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_3_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.643 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.643    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.977 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.439     9.416    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[5]
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.303     9.719 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1/O
                         net (fo=1, routed)           0.000     9.719    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_i_1_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.120 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry/CO[3]
                         net (fo=1, routed)           0.000    10.120    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.342 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/O[0]
                         net (fo=2, routed)           0.577    10.919    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[4]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.299    11.218 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4/O
                         net (fo=1, routed)           0.000    11.218    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_4_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.470 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry/O[0]
                         net (fo=1, routed)           0.530    12.000    im/P[8]
    SLICE_X7Y24          LUT4 (Prop_lut4_I1_O)        0.295    12.295 r  im/DataAdr_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.433    12.728    im/DataAdr_OBUF[8]_inst_i_2_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124    12.852 r  im/DataAdr_OBUF[8]_inst_i_1/O
                         net (fo=84, routed)          0.782    13.634    dm/RAM_reg_0_255_13_13/A7
    SLICE_X8Y24          MUXF8 (Prop_muxf8_S_O)       0.283    13.917 r  dm/RAM_reg_0_255_13_13/F8/O
                         net (fo=2, routed)           0.838    14.755    im/rd[13]
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.315    15.070 r  im/rf_reg_r1_0_15_12_17_i_1/O
                         net (fo=2, routed)           0.721    15.790    cpu/dp/rf/rf_reg_r2_0_15_12_17/DIA1
    SLICE_X8Y28          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.438    16.625    cpu/dp/rf/rf_reg_r2_0_15_12_17/WCLK
    SLICE_X8Y28          RAMD32                                       r  cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.564    17.188    
                         clock uncertainty           -0.124    17.064    
    SLICE_X8Y28          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.461    16.603    cpu/dp/rf/rf_reg_r2_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.603    
                         arrival time                         -15.790    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 cpu/dp/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_clk_wiz_0_1 rise@18.182ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.027ns  (logic 6.310ns (37.058%)  route 10.717ns (62.942%))
  Logic Levels:           20  (CARRY4=8 LUT2=5 LUT3=1 LUT4=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 16.695 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.551    -0.961    cpu/dp/pcreg/clk_out1
    SLICE_X10Y26         FDCE                                         r  cpu/dp/pcreg/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  cpu/dp/pcreg/q_reg[7]/Q
                         net (fo=22, routed)          1.037     0.595    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.124     0.719 f  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.668     1.387    im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X15Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.511 r  im/ROM_1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[26]_INST_0/O
                         net (fo=98, routed)          0.790     2.302    im/Instr[26]
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.426 r  im/rf_reg_r2_0_15_0_5_i_4/O
                         net (fo=39, routed)          1.481     3.907    cpu/dp/rf/rf_reg_r2_0_15_6_11/ADDRA0
    SLICE_X6Y27          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.057 r  cpu/dp/rf/rf_reg_r2_0_15_6_11/RAMA/O
                         net (fo=2, routed)           0.809     4.866    im/rd20[6]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.354     5.220 r  im/DataAdr_OBUF[6]_inst_i_7/O
                         net (fo=21, routed)          1.304     6.524    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/B[6]
    SLICE_X11Y32         LUT4 (Prop_lut4_I0_O)        0.326     6.850 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     6.850    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig203_out
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.400 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.400    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.514    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_7
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.736 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.496     8.232    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[8]
    SLICE_X9Y34          LUT2 (Prop_lut2_I1_O)        0.299     8.531 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.531    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.063 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__1_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.397 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__51_carry__2/O[1]
                         net (fo=4, routed)           0.948    10.345    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.303    10.648 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.648    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_i_2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.049 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.049    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__2_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.383 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__3/O[1]
                         net (fo=2, routed)           0.679    12.063    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]
    SLICE_X6Y32          LUT2 (Prop_lut2_I0_O)        0.303    12.366 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2/O
                         net (fo=1, routed)           0.000    12.366    cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry_i_3__2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.009 r  cpu/dp/alu_u/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__2/O[3]
                         net (fo=1, routed)           0.591    13.600    im/P[23]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.307    13.907 r  im/DataAdr_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.420    14.327    im/DataAdr_OBUF[23]_inst_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124    14.451 r  im/DataAdr_OBUF[23]_inst_i_1/O
                         net (fo=4, routed)           0.771    15.222    im/DataAdr_OBUF[23]
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.124    15.346 r  im/rf_reg_r1_0_15_18_23_i_5/O
                         net (fo=2, routed)           0.721    16.067    cpu/dp/rf/rf_reg_r1_0_15_18_23/DIC1
    SLICE_X2Y29          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     18.182    18.182 r  
    W5                                                0.000    18.182 r  clk_in (IN)
                         net (fo=0)                   0.000    18.182    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    19.570 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    20.732    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.514 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.095    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.186 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         1.508    16.695    cpu/dp/rf/rf_reg_r1_0_15_18_23/WCLK
    SLICE_X2Y29          RAMD32                                       r  cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.564    17.258    
                         clock uncertainty           -0.124    17.134    
    SLICE_X2Y29          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    16.885    cpu/dp/rf/rf_reg_r1_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.885    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/c/cl/flagreg0/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg0/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.562    -0.619    cpu/c/cl/flagreg0/clk_out1
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  cpu/c/cl/flagreg0/q_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.281    cpu/c/cl/flagreg0/q_reg[0]_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  cpu/c/cl/flagreg0/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    cpu/c/cl/flagreg0/q[0]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.831    -0.859    cpu/c/cl/flagreg0/clk_out1
    SLICE_X12Y35         FDCE                                         r  cpu/c/cl/flagreg0/q_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.124    -0.495    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.120    -0.375    cpu/c/cl/flagreg0/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cpu/c/cl/flagreg1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/c/cl/flagreg1/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.599%)  route 0.174ns (48.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.587    -0.594    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  cpu/c/cl/flagreg1/q_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.279    cpu/c/cl/flagreg1/q_reg[0]_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  cpu/c/cl/flagreg1/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    cpu/c/cl/flagreg1/q[0]_i_1_n_0
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.856    -0.834    cpu/c/cl/flagreg1/clk_out1
    SLICE_X0Y30          FDCE                                         r  cpu/c/cl/flagreg1/q_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.124    -0.470    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.092    -0.378    cpu/c/cl/flagreg1/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.659%)  route 0.213ns (53.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.580    -0.601    cpu/dp/pcreg/clk_out1
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  cpu/dp/pcreg/q_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.248    im/Q[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.045    -0.203 r  im/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    cpu/dp/pcreg/D[0]
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.842    cpu/dp/pcreg/clk_out1
    SLICE_X4Y25          FDCE                                         r  cpu/dp/pcreg/q_reg[0]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.124    -0.477    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091    -0.386    cpu/dp/pcreg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.967%)  route 0.304ns (62.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.553    -0.628    cpu/dp/pcreg/clk_out1
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  cpu/dp/pcreg/q_reg[1]/Q
                         net (fo=5, routed)           0.304    -0.183    im/Q[1]
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.045    -0.138 r  im/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    cpu/dp/pcreg/D[1]
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.820    -0.870    cpu/dp/pcreg/clk_out1
    SLICE_X11Y25         FDCE                                         r  cpu/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.124    -0.504    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.091    -0.413    cpu/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.903%)  route 0.328ns (61.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.556    -0.625    cpu/dp/pcreg/clk_out1
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 f  cpu/dp/pcreg/q_reg[2]/Q
                         net (fo=28, routed)          0.328    -0.133    im/Q[2]
    SLICE_X14Y27         LUT5 (Prop_lut5_I4_O)        0.045    -0.088 r  im/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    cpu/dp/pcreg/D[2]
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.823    -0.867    cpu/dp/pcreg/clk_out1
    SLICE_X14Y27         FDCE                                         r  cpu/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.124    -0.501    
    SLICE_X14Y27         FDCE (Hold_fdce_C_D)         0.121    -0.380    cpu/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.359ns (63.939%)  route 0.202ns (36.061%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.590    -0.591    cpu/dp/pcreg/clk_out1
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  cpu/dp/pcreg/q_reg[26]/Q
                         net (fo=2, routed)           0.066    -0.384    cpu/dp/pcadd1/Q[24]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.276 r  cpu/dp/pcadd1/y_carry__4/O[3]
                         net (fo=3, routed)           0.136    -0.140    im/q_reg[31][23]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.110    -0.030 r  im/q[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    cpu/dp/pcreg/D[26]
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.859    -0.831    cpu/dp/pcreg/clk_out1
    SLICE_X0Y33          FDCE                                         r  cpu/dp/pcreg/q_reg[26]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.124    -0.467    
    SLICE_X0Y33          FDCE (Hold_fdce_C_D)         0.092    -0.375    cpu/dp/pcreg/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.360ns (58.373%)  route 0.257ns (41.627%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.588    -0.593    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cpu/dp/pcreg/q_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.388    cpu/dp/pcadd1/Q[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.277 r  cpu/dp/pcadd1/y_carry__2/O[2]
                         net (fo=3, routed)           0.192    -0.085    im/q_reg[31][14]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.108     0.023 r  im/q[17]_i_1/O
                         net (fo=1, routed)           0.000     0.023    cpu/dp/pcreg/D[17]
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.857    -0.833    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.124    -0.469    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.377    cpu/dp/pcreg/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.372ns (52.754%)  route 0.333ns (47.246%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.590    cpu/dp/pcreg/clk_out1
    SLICE_X0Y35          FDCE                                         r  cpu/dp/pcreg/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  cpu/dp/pcreg/q_reg[27]/Q
                         net (fo=2, routed)           0.124    -0.325    cpu/dp/pcadd1/Q[25]
    SLICE_X1Y34          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.201 r  cpu/dp/pcadd1/y_carry__5/O[1]
                         net (fo=3, routed)           0.209     0.008    im/q_reg[31][25]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.107     0.115 r  im/q[28]_i_1/O
                         net (fo=1, routed)           0.000     0.115    cpu/dp/pcreg/D[28]
    SLICE_X2Y36          FDCE                                         r  cpu/dp/pcreg/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.829    cpu/dp/pcreg/clk_out1
    SLICE_X2Y36          FDCE                                         r  cpu/dp/pcreg/q_reg[28]/C
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.124    -0.451    
    SLICE_X2Y36          FDCE (Hold_fdce_C_D)         0.120    -0.331    cpu/dp/pcreg/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 cpu/dp/pcreg/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.395ns (57.928%)  route 0.287ns (42.072%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.588    -0.593    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  cpu/dp/pcreg/q_reg[17]/Q
                         net (fo=2, routed)           0.064    -0.388    cpu/dp/pcadd1/Q[15]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.244 r  cpu/dp/pcadd1/y_carry__2/O[3]
                         net (fo=3, routed)           0.222    -0.021    im/q_reg[31][15]
    SLICE_X0Y31          LUT4 (Prop_lut4_I0_O)        0.110     0.089 r  im/q[18]_i_1/O
                         net (fo=1, routed)           0.000     0.089    cpu/dp/pcreg/D[18]
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.857    -0.833    cpu/dp/pcreg/clk_out1
    SLICE_X0Y31          FDCE                                         r  cpu/dp/pcreg/q_reg[18]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.124    -0.469    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.377    cpu/dp/pcreg/q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 dm/RAM_reg_0_255_9_9/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            cpu/dp/pcreg/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.582ns (83.432%)  route 0.116ns (16.568%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582    -0.599    dm/RAM_reg_0_255_9_9/WCLK
    SLICE_X2Y25          RAMS64E                                      r  dm/RAM_reg_0_255_9_9/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388    -0.211 r  dm/RAM_reg_0_255_9_9/RAMS64E_B/O
                         net (fo=1, routed)           0.000    -0.211    dm/RAM_reg_0_255_9_9/OB
    SLICE_X2Y25          MUXF7 (Prop_muxf7_I0_O)      0.062    -0.149 r  dm/RAM_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000    -0.149    dm/RAM_reg_0_255_9_9/O1
    SLICE_X2Y25          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.130 r  dm/RAM_reg_0_255_9_9/F8/O
                         net (fo=2, routed)           0.116    -0.015    im/rd[9]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.113     0.098 r  im/q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.098    cpu/dp/pcreg/D[9]
    SLICE_X1Y26          FDCE                                         r  cpu/dp/pcreg/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=194, routed)         0.851    -0.839    cpu/dp/pcreg/clk_out1
    SLICE_X1Y26          FDCE                                         r  cpu/dp/pcreg/q_reg[9]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.124    -0.461    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.092    -0.369    cpu/dp/pcreg/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.467    





