$date
	Sun Feb 26 09:56:55 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module U0 $end
$var wire 1 ! clk $end
$var wire 3 # tgt [2:0] $end
$var wire 3 $ opc0 [2:0] $end
$var wire 4 % next_state [3:0] $end
$var wire 11 & imm10 [10:0] $end
$var reg 13 ' IRimm [12:0] $end
$var reg 2 ( MDRS [1:0] $end
$var reg 1 ) MDR_LOAD $end
$var reg 2 * OP0S [1:0] $end
$var reg 2 + OP1S [1:0] $end
$var reg 3 , REGWS [2:0] $end
$var reg 1 - REG_LOAD $end
$var reg 16 . instr [15:0] $end
$var reg 4 / state [3:0] $end
$scope function fsm_function $end
$var reg 4 0 fsm_function [3:0] $end
$var reg 4 1 state [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
b1 0
bx /
b1010001100100010 .
0-
bx ,
bx +
bx *
0)
bx (
b1100100 '
b1100100 &
b1 %
b101 $
b10 #
0"
0!
$end
#5
1!
#6
b10 %
b10 0
b1 1
b1 /
#10
0!
#15
1!
#16
1)
b10 *
b0 (
b100 %
b100 0
b10 1
b10 /
#20
0!
#25
1!
#26
0)
b1000 %
b1000 0
b100 1
b100 /
#30
0!
#35
1!
#36
1-
b10 ,
b1 %
b1 0
b1000 1
b1000 /
#40
0!
#45
1!
#46
0-
b10 %
b10 0
b1 1
b1 /
#50
0!
#55
1!
#56
1)
b100 %
b100 0
b10 1
b10 /
#60
0!
#65
1!
#66
0)
b1000 %
b1000 0
b100 1
b100 /
#70
0!
#75
1!
#76
1-
b1 %
b1 0
b1000 1
b1000 /
#80
0!
#85
1!
#86
0-
b10 %
b10 0
b1 1
b1 /
#90
0!
#95
1!
#96
1)
b100 %
b100 0
b10 1
b10 /
#100
0!
