{"vcs1":{"timestamp_begin":1709181313.709295309, "rt":0.94, "ut":0.23, "st":0.16}}
{"vcselab":{"timestamp_begin":1709181314.718672947, "rt":0.95, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1709181315.734287603, "rt":0.27, "ut":0.14, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709181313.177654227}
{"VCS_COMP_START_TIME": 1709181313.177654227}
{"VCS_COMP_END_TIME": 1709181317.140251223}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330172}}
{"stitch_vcselab": {"peak_mem": 231548}}
