INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.sim/sim_1/impl/func/xsim/tb_fifo_parallel_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_MEM
INFO: [VRFC 10-311] analyzing module FIFO_TOP
INFO: [VRFC 10-311] analyzing module RPTR_EMPTY
INFO: [VRFC 10-311] analyzing module WPTR_FULL
INFO: [VRFC 10-311] analyzing module dff_sync
INFO: [VRFC 10-311] analyzing module dff_sync_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IISC/Dual_Clock_FIFO/Dual_Clock_FIFO.srcs/sim_1/new/tb_fifo_parallel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_parallel
