# FIFO-design-using-Verilog-HDL
In this project, First-In-First-Out (FIFO) memory unit is designed using Verilog HDL.
