<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SmartSnippets DA1469x SDK: Clock Settings (Low Power, XTAL etc.)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1469x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Board&#160;and&#160;Applications&#160;General&#160;Info</span></a></li>
      <li><a href="modules.html"><span>SDK&#160;Architecture</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Clock Settings (Low Power, XTAL etc.)<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___c_o_n_f_i_g.html">BSP Configuration</a> &raquo; <a class="el" href="group___b_s_p___c_o_n_f_i_g___d_e_f_a_u_l_t_s.html">BSP Default Configuration Values</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Settings for the different clock-types of the chip.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9964ed89bbb437cf702c254196dcb283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga9964ed89bbb437cf702c254196dcb283">dg_configLP_CLK_SOURCE</a>&#160;&#160;&#160;LP_CLK_IS_ANALOG</td></tr>
<tr class="memdesc:ga9964ed89bbb437cf702c254196dcb283"><td class="mdescLeft">&#160;</td><td class="mdescRight">Source of Low Power clock used (LP_CLK_IS_ANALOG, LP_CLK_IS_DIGITAL)  <a href="#ga9964ed89bbb437cf702c254196dcb283">More...</a><br /></td></tr>
<tr class="separator:ga9964ed89bbb437cf702c254196dcb283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed127d5a0cb2c0ab42684ba322712890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaed127d5a0cb2c0ab42684ba322712890">dg_configUSE_LP_CLK</a>&#160;&#160;&#160;LP_CLK_RCX</td></tr>
<tr class="memdesc:gaed127d5a0cb2c0ab42684ba322712890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Power clock used (LP_CLK_32000, LP_CLK_32768, LP_CLK_RCX)  <a href="#gaed127d5a0cb2c0ab42684ba322712890">More...</a><br /></td></tr>
<tr class="separator:gaed127d5a0cb2c0ab42684ba322712890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3595dd30babeaa7ea6345c4037b151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8c3595dd30babeaa7ea6345c4037b151">dg_configEXT_LP_IS_DIGITAL</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga8c3595dd30babeaa7ea6345c4037b151"><td class="mdescLeft">&#160;</td><td class="mdescRight">External LP type.  <a href="#ga8c3595dd30babeaa7ea6345c4037b151">More...</a><br /></td></tr>
<tr class="separator:ga8c3595dd30babeaa7ea6345c4037b151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad506b11fe8c9feacbfcadf539e622d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gad506b11fe8c9feacbfcadf539e622d8c">dg_configMIN_SLEEP_TIME</a>&#160;&#160;&#160;(33*3)</td></tr>
<tr class="memdesc:gad506b11fe8c9feacbfcadf539e622d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum sleep time.  <a href="#gad506b11fe8c9feacbfcadf539e622d8c">More...</a><br /></td></tr>
<tr class="separator:gad506b11fe8c9feacbfcadf539e622d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf28ccc9800f08a0ff2e9b113632dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8cf28ccc9800f08a0ff2e9b113632dcc">dg_configRC32K_FREQ</a>&#160;&#160;&#160;(32000)</td></tr>
<tr class="memdesc:ga8cf28ccc9800f08a0ff2e9b113632dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vaule of the RC32K oscilator frequency in Hz.  <a href="#ga8cf28ccc9800f08a0ff2e9b113632dcc">More...</a><br /></td></tr>
<tr class="separator:ga8cf28ccc9800f08a0ff2e9b113632dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2148b8a736311ff168abe6e3aefd1791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga2148b8a736311ff168abe6e3aefd1791">dg_configLP_CLK_DRIFT</a>&#160;&#160;&#160;(500)</td></tr>
<tr class="memdesc:ga2148b8a736311ff168abe6e3aefd1791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptable clock tick drift (in parts per million) for the Low-power clock.  <a href="#ga2148b8a736311ff168abe6e3aefd1791">More...</a><br /></td></tr>
<tr class="separator:ga2148b8a736311ff168abe6e3aefd1791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62fe5c740e66e33b2c1b4a4f5614031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaa62fe5c740e66e33b2c1b4a4f5614031">dg_configXTAL32K_SETTLE_TIME</a>&#160;&#160;&#160;(8000)</td></tr>
<tr class="memdesc:gaa62fe5c740e66e33b2c1b4a4f5614031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time needed for the settling of the LP clock, in msec.  <a href="#gaa62fe5c740e66e33b2c1b4a4f5614031">More...</a><br /></td></tr>
<tr class="separator:gaa62fe5c740e66e33b2c1b4a4f5614031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ba90800461fb6ed135ab83433bd568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga78ba90800461fb6ed135ab83433bd568">dg_configXTAL32M_SETTLE_TIME_IN_USEC</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="memdesc:ga78ba90800461fb6ed135ab83433bd568"><td class="mdescLeft">&#160;</td><td class="mdescRight">XTAL32M settle time.  <a href="#ga78ba90800461fb6ed135ab83433bd568">More...</a><br /></td></tr>
<tr class="separator:ga78ba90800461fb6ed135ab83433bd568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f86669749e1d30a6873999005ac66cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga3f86669749e1d30a6873999005ac66cd">dg_configENABLE_XTAL32M_ON_WAKEUP</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga3f86669749e1d30a6873999005ac66cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable XTAL32M upon system wake-up.  <a href="#ga3f86669749e1d30a6873999005ac66cd">More...</a><br /></td></tr>
<tr class="separator:ga3f86669749e1d30a6873999005ac66cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb8d8bdfe85d28c0628a9334df99c76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbb8d8bdfe85d28c0628a9334df99c76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gafbb8d8bdfe85d28c0628a9334df99c76">dg_configVOLTAGE_CHECK_LP_CYCLES</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="memdesc:gafbb8d8bdfe85d28c0628a9334df99c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of LP clock cycles required to check the voltage of an LDO during startup. <br /></td></tr>
<tr class="separator:gafbb8d8bdfe85d28c0628a9334df99c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b8160a007284e0237bf27593371745"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5b8160a007284e0237bf27593371745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab5b8160a007284e0237bf27593371745">dg_configHW_FSM_WAKEUP_CYCLES</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:gab5b8160a007284e0237bf27593371745"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of LP clock cycles required for the HW FSM to detect the wake-up signal. <br /></td></tr>
<tr class="separator:gab5b8160a007284e0237bf27593371745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d22f33ba3252e761038fd0621985a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad4d22f33ba3252e761038fd0621985a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">dg_configSYSTEM_STARTUP_CYCLES</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:gaad4d22f33ba3252e761038fd0621985a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of LP clock cycles required for the system to start-up. <br /></td></tr>
<tr class="separator:gaad4d22f33ba3252e761038fd0621985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b659a9795293ece9f97556aedff7750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#ga8b659a9795293ece9f97556aedff7750">dg_configWAKEUP_RC32_TIME_SLOW</a></td></tr>
<tr class="memdesc:ga8b659a9795293ece9f97556aedff7750"><td class="mdescLeft">&#160;</td><td class="mdescRight">RC32 wake-up time in slow wake-up mode.  <a href="#ga8b659a9795293ece9f97556aedff7750">More...</a><br /></td></tr>
<tr class="separator:ga8b659a9795293ece9f97556aedff7750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebc8377aafecd2bade0a4bac503a40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gabebc8377aafecd2bade0a4bac503a40d">dg_configWAKEUP_RC32_TIME_FAST</a></td></tr>
<tr class="memdesc:gabebc8377aafecd2bade0a4bac503a40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RC32 wake-up time in fast wake-up mode.  <a href="#gabebc8377aafecd2bade0a4bac503a40d">More...</a><br /></td></tr>
<tr class="separator:gabebc8377aafecd2bade0a4bac503a40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27f214e1eea45547c593ddf2960d976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab27f214e1eea45547c593ddf2960d976">dg_configWAKEUP_RC32_TIME_ULTRA_FAST</a></td></tr>
<tr class="memdesc:gab27f214e1eea45547c593ddf2960d976"><td class="mdescLeft">&#160;</td><td class="mdescRight">RC32 wake-up time.  <a href="#gab27f214e1eea45547c593ddf2960d976">More...</a><br /></td></tr>
<tr class="separator:gab27f214e1eea45547c593ddf2960d976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4730e53326ed4119a41c5d366d199f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4730e53326ed4119a41c5d366d199f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaf4730e53326ed4119a41c5d366d199f2">dg_configDEFAULT_CLK_FREQ_TRIM_REG__XTAL32M_TRIM__VALUE</a>&#160;&#160;&#160;(0x120)</td></tr>
<tr class="memdesc:gaf4730e53326ed4119a41c5d366d199f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">XTAL32M trimming default settings. <br /></td></tr>
<tr class="separator:gaf4730e53326ed4119a41c5d366d199f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Settings for the different clock-types of the chip. </p>
<dl class="section user"><dt>APP  EXPERT-only</dt><dd></dd></dl>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga3f86669749e1d30a6873999005ac66cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configENABLE_XTAL32M_ON_WAKEUP&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable XTAL32M upon system wake-up. </p>
<p>If set to 1 the PDC will enable XTAL32M when it wakes-up M33 </p>

</div>
</div>
<a class="anchor" id="ga8c3595dd30babeaa7ea6345c4037b151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configEXT_LP_IS_DIGITAL&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External LP type. </p>
<ul>
<li>0: a crystal is connected to XTAL32Kp and XTALK32Km</li>
<li>1: a digital clock is provided.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>the frequency of the digital clock must be 32KHz or 32.768KHz and be always running.</dd></dl>
<dl class="section user"><dt>APP  EXPERT-only</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ga2148b8a736311ff168abe6e3aefd1791"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configLP_CLK_DRIFT&#160;&#160;&#160;(500)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acceptable clock tick drift (in parts per million) for the Low-power clock. </p>
<dl class="section user"><dt>APP  </dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ga9964ed89bbb437cf702c254196dcb283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configLP_CLK_SOURCE&#160;&#160;&#160;LP_CLK_IS_ANALOG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Source of Low Power clock used (LP_CLK_IS_ANALOG, LP_CLK_IS_DIGITAL) </p>
<dl class="section user"><dt>APP  </dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="gad506b11fe8c9feacbfcadf539e622d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configMIN_SLEEP_TIME&#160;&#160;&#160;(33*3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum sleep time. </p>
<p>No power savings if we enter sleep when the sleep time is less than N LP cycles.</p>
<dl class="section note"><dt>Note</dt><dd>It should be ~3msec but this may vary.</dd></dl>
<dl class="section user"><dt>APP  EXPERT-only</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ga8cf28ccc9800f08a0ff2e9b113632dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configRC32K_FREQ&#160;&#160;&#160;(32000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vaule of the RC32K oscilator frequency in Hz. </p>
<dl class="section user"><dt>APP  </dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="gaed127d5a0cb2c0ab42684ba322712890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configUSE_LP_CLK&#160;&#160;&#160;LP_CLK_RCX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low Power clock used (LP_CLK_32000, LP_CLK_32768, LP_CLK_RCX) </p>
<dl class="section user"><dt>APP  </dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="gabebc8377aafecd2bade0a4bac503a40d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configWAKEUP_RC32_TIME_FAST</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab5b8160a007284e0237bf27593371745">dg_configHW_FSM_WAKEUP_CYCLES</a> + <a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gafbb8d8bdfe85d28c0628a9334df99c76">\</a></div>
<div class="line"><a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gafbb8d8bdfe85d28c0628a9334df99c76">                                                         dg_configVOLTAGE_CHECK_LP_CYCLES</a> + <a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">\</a></div>
<div class="line"><a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">                                                         dg_configSYSTEM_STARTUP_CYCLES</a>)</div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_gab5b8160a007284e0237bf27593371745"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab5b8160a007284e0237bf27593371745">dg_configHW_FSM_WAKEUP_CYCLES</a></div><div class="ttdeci">#define dg_configHW_FSM_WAKEUP_CYCLES</div><div class="ttdoc">The number of LP clock cycles required for the HW FSM to detect the wake-up signal. </div><div class="ttdef"><b>Definition:</b> bsp_defaults_da1469x.h:427</div></div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_gaad4d22f33ba3252e761038fd0621985a"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">dg_configSYSTEM_STARTUP_CYCLES</a></div><div class="ttdeci">#define dg_configSYSTEM_STARTUP_CYCLES</div><div class="ttdoc">The number of LP clock cycles required for the system to start-up. </div><div class="ttdef"><b>Definition:</b> bsp_defaults_da1469x.h:434</div></div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_gafbb8d8bdfe85d28c0628a9334df99c76"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gafbb8d8bdfe85d28c0628a9334df99c76">dg_configVOLTAGE_CHECK_LP_CYCLES</a></div><div class="ttdeci">#define dg_configVOLTAGE_CHECK_LP_CYCLES</div><div class="ttdoc">The number of LP clock cycles required to check the voltage of an LDO during startup. </div><div class="ttdef"><b>Definition:</b> bsp_defaults_da1469x.h:420</div></div>
</div><!-- fragment -->
<p>RC32 wake-up time in fast wake-up mode. </p>
<p>This is the maximum time, in LP cycles, needed to wake-up the chip and start executing code using RC32 in fast wake-up mode.</p>
<dl class="section note"><dt>Note</dt><dd>Wake-up time calculation: dg_configHW_FSM_WAKEUP_CYCLES cycles for wake-up dg_configVOLTAGE_CHECK_LP_CYCLES cycles for V12 (worst case 0.75V -&gt; 0.9V) dg_configSYSTEM_STARTUP_CYCLES cycles for system start-up</dd></dl>
<dl class="section user"><dt>APP  EXPERT-only</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ga8b659a9795293ece9f97556aedff7750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configWAKEUP_RC32_TIME_SLOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab5b8160a007284e0237bf27593371745">dg_configHW_FSM_WAKEUP_CYCLES</a> + 4 + \</div>
<div class="line">                                                         3 * <a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gafbb8d8bdfe85d28c0628a9334df99c76">dg_configVOLTAGE_CHECK_LP_CYCLES</a> + <a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">\</a></div>
<div class="line"><a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">                                                         dg_configSYSTEM_STARTUP_CYCLES</a>)</div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_gab5b8160a007284e0237bf27593371745"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab5b8160a007284e0237bf27593371745">dg_configHW_FSM_WAKEUP_CYCLES</a></div><div class="ttdeci">#define dg_configHW_FSM_WAKEUP_CYCLES</div><div class="ttdoc">The number of LP clock cycles required for the HW FSM to detect the wake-up signal. </div><div class="ttdef"><b>Definition:</b> bsp_defaults_da1469x.h:427</div></div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_gaad4d22f33ba3252e761038fd0621985a"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">dg_configSYSTEM_STARTUP_CYCLES</a></div><div class="ttdeci">#define dg_configSYSTEM_STARTUP_CYCLES</div><div class="ttdoc">The number of LP clock cycles required for the system to start-up. </div><div class="ttdef"><b>Definition:</b> bsp_defaults_da1469x.h:434</div></div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_gafbb8d8bdfe85d28c0628a9334df99c76"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gafbb8d8bdfe85d28c0628a9334df99c76">dg_configVOLTAGE_CHECK_LP_CYCLES</a></div><div class="ttdeci">#define dg_configVOLTAGE_CHECK_LP_CYCLES</div><div class="ttdoc">The number of LP clock cycles required to check the voltage of an LDO during startup. </div><div class="ttdef"><b>Definition:</b> bsp_defaults_da1469x.h:420</div></div>
</div><!-- fragment -->
<p>RC32 wake-up time in slow wake-up mode. </p>
<p>This is the maximum time, in LP cycles, needed to wake-up the chip and start executing code using RC32 in slow wake-up mode.</p>
<dl class="section note"><dt>Note</dt><dd>Wake-up time calculation: dg_configHW_FSM_WAKEUP_CYCLES cycles for wake-up 1 additional cycle for slow wake-up 2 cycles for V30 (worst case Vclamp -&gt; 3V) 1 cycle for BG dg_configVOLTAGE_CHECK_LP_CYCLES cycles for V12 and V14 dg_configVOLTAGE_CHECK_LP_CYCLES cycles for V18P dg_configVOLTAGE_CHECK_LP_CYCLES cycles for V18 dg_configSYSTEM_STARTUP_CYCLES cycles for system start-up</dd></dl>
<dl class="section user"><dt>APP  EXPERT-only</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="gab27f214e1eea45547c593ddf2960d976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configWAKEUP_RC32_TIME_ULTRA_FAST</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab5b8160a007284e0237bf27593371745">dg_configHW_FSM_WAKEUP_CYCLES</a> + <a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">\</a></div>
<div class="line"><a class="code" href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">                                                         dg_configSYSTEM_STARTUP_CYCLES</a>)</div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_gab5b8160a007284e0237bf27593371745"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gab5b8160a007284e0237bf27593371745">dg_configHW_FSM_WAKEUP_CYCLES</a></div><div class="ttdeci">#define dg_configHW_FSM_WAKEUP_CYCLES</div><div class="ttdoc">The number of LP clock cycles required for the HW FSM to detect the wake-up signal. </div><div class="ttdef"><b>Definition:</b> bsp_defaults_da1469x.h:427</div></div>
<div class="ttc" id="group___c_l_o_c_k___s_e_t_t_i_n_g_s_html_gaad4d22f33ba3252e761038fd0621985a"><div class="ttname"><a href="group___c_l_o_c_k___s_e_t_t_i_n_g_s.html#gaad4d22f33ba3252e761038fd0621985a">dg_configSYSTEM_STARTUP_CYCLES</a></div><div class="ttdeci">#define dg_configSYSTEM_STARTUP_CYCLES</div><div class="ttdoc">The number of LP clock cycles required for the system to start-up. </div><div class="ttdef"><b>Definition:</b> bsp_defaults_da1469x.h:434</div></div>
</div><!-- fragment -->
<p>RC32 wake-up time. </p>
<p>This is the maximum time, in LP cycles, needed to wake-up the chip and start executing code using RC32 in ultra-fast wake-up mode.</p>
<dl class="section note"><dt>Note</dt><dd>Wake-up time calculation: dg_configHW_FSM_WAKEUP_CYCLES cycles for wake-up dg_configSYSTEM_STARTUP_CYCLES cycles for system start-up</dd></dl>
<dl class="section user"><dt>APP  EXPERT-only</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="gaa62fe5c740e66e33b2c1b4a4f5614031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configXTAL32K_SETTLE_TIME&#160;&#160;&#160;(8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time needed for the settling of the LP clock, in msec. </p>
<dl class="section user"><dt>APP  EXPERT-only</dt><dd></dd></dl>

</div>
</div>
<a class="anchor" id="ga78ba90800461fb6ed135ab83433bd568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dg_configXTAL32M_SETTLE_TIME_IN_USEC&#160;&#160;&#160;(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>XTAL32M settle time. </p>
<p>Time needed for the settling of the XTAL32M, in usec.</p>
<dl class="section note"><dt>Note</dt><dd>If set to zero, the settling time will be automatically adjusted. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Jul 7 2020 07:10:51 for SmartSnippets DA1469x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
