
AC v4.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002162  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001e  00800060  00002162  000021f6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000026d  0080007e  0080007e  00002214  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002214  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002244  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001f0  00000000  00000000  00002280  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003013  00000000  00000000  00002470  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c75  00000000  00000000  00005483  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001a84  00000000  00000000  000060f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006e0  00000000  00000000  00007b7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c84  00000000  00000000  0000825c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003774  00000000  00000000  00008ee0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000380  00000000  00000000  0000c654  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 49 01 	jmp	0x292	; 0x292 <__ctors_end>
       4:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
       8:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
       c:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      10:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      14:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      18:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      1c:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      20:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      24:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      28:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      2c:	0c 94 e6 04 	jmp	0x9cc	; 0x9cc <__vector_11>
      30:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      34:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      38:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      3c:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      40:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      44:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      48:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      4c:	0c 94 a0 05 	jmp	0xb40	; 0xb40 <__vector_19>
      50:	0c 94 66 01 	jmp	0x2cc	; 0x2cc <__bad_interrupt>
      54:	e2 05       	cpc	r30, r2
      56:	60 06       	cpc	r6, r16
      58:	56 06       	cpc	r5, r22
      5a:	58 06       	cpc	r5, r24
      5c:	e3 05       	cpc	r30, r3
      5e:	5a 06       	cpc	r5, r26
      60:	e3 05       	cpc	r30, r3
      62:	64 06       	cpc	r6, r20
      64:	66 06       	cpc	r6, r22
      66:	68 06       	cpc	r6, r24
      68:	6a 06       	cpc	r6, r26
      6a:	6c 06       	cpc	r6, r28
      6c:	6e 06       	cpc	r6, r30
      6e:	62 06       	cpc	r6, r18
      70:	5c 06       	cpc	r5, r28
      72:	5e 06       	cpc	r5, r30
      74:	1d 0d       	add	r17, r13
      76:	10 0d       	add	r17, r0
      78:	ff 0c       	add	r15, r15
      7a:	ac 0c       	add	r10, r12
      7c:	7c 0c       	add	r7, r12
      7e:	be 0a       	sbc	r11, r30
      80:	be 0a       	sbc	r11, r30
      82:	62 0c       	add	r6, r2
      84:	51 0c       	add	r5, r1
      86:	be 0a       	sbc	r11, r30
      88:	be 0a       	sbc	r11, r30
      8a:	be 0a       	sbc	r11, r30
      8c:	be 0a       	sbc	r11, r30
      8e:	be 0a       	sbc	r11, r30
      90:	be 0a       	sbc	r11, r30
      92:	be 0a       	sbc	r11, r30
      94:	be 0a       	sbc	r11, r30
      96:	be 0a       	sbc	r11, r30
      98:	2a 0c       	add	r2, r10
      9a:	64 0d       	add	r22, r4
      9c:	3e 0d       	add	r19, r14
      9e:	39 0d       	add	r19, r9
      a0:	34 0d       	add	r19, r4
      a2:	be 0a       	sbc	r11, r30
      a4:	be 0a       	sbc	r11, r30
      a6:	be 0a       	sbc	r11, r30
      a8:	be 0a       	sbc	r11, r30
      aa:	be 0a       	sbc	r11, r30
      ac:	be 0a       	sbc	r11, r30
      ae:	be 0a       	sbc	r11, r30
      b0:	be 0a       	sbc	r11, r30
      b2:	be 0a       	sbc	r11, r30
      b4:	be 0a       	sbc	r11, r30
      b6:	be 0a       	sbc	r11, r30
      b8:	be 0a       	sbc	r11, r30
      ba:	be 0a       	sbc	r11, r30
      bc:	be 0a       	sbc	r11, r30
      be:	be 0a       	sbc	r11, r30
      c0:	be 0a       	sbc	r11, r30
      c2:	be 0a       	sbc	r11, r30
      c4:	be 0a       	sbc	r11, r30
      c6:	be 0a       	sbc	r11, r30
      c8:	be 0a       	sbc	r11, r30
      ca:	be 0a       	sbc	r11, r30
      cc:	be 0a       	sbc	r11, r30
      ce:	be 0a       	sbc	r11, r30
      d0:	be 0a       	sbc	r11, r30
      d2:	be 0a       	sbc	r11, r30
      d4:	be 0a       	sbc	r11, r30
      d6:	be 0a       	sbc	r11, r30
      d8:	be 0a       	sbc	r11, r30
      da:	be 0a       	sbc	r11, r30
      dc:	be 0a       	sbc	r11, r30
      de:	be 0a       	sbc	r11, r30
      e0:	be 0a       	sbc	r11, r30
      e2:	be 0a       	sbc	r11, r30
      e4:	be 0a       	sbc	r11, r30
      e6:	be 0a       	sbc	r11, r30
      e8:	be 0a       	sbc	r11, r30
      ea:	be 0a       	sbc	r11, r30
      ec:	be 0a       	sbc	r11, r30
      ee:	be 0a       	sbc	r11, r30
      f0:	be 0a       	sbc	r11, r30
      f2:	be 0a       	sbc	r11, r30
      f4:	be 0a       	sbc	r11, r30
      f6:	be 0a       	sbc	r11, r30
      f8:	be 0a       	sbc	r11, r30
      fa:	be 0a       	sbc	r11, r30
      fc:	be 0a       	sbc	r11, r30
      fe:	be 0a       	sbc	r11, r30
     100:	be 0a       	sbc	r11, r30
     102:	be 0a       	sbc	r11, r30
     104:	be 0a       	sbc	r11, r30
     106:	be 0a       	sbc	r11, r30
     108:	be 0a       	sbc	r11, r30
     10a:	be 0a       	sbc	r11, r30
     10c:	be 0a       	sbc	r11, r30
     10e:	be 0a       	sbc	r11, r30
     110:	be 0a       	sbc	r11, r30
     112:	be 0a       	sbc	r11, r30
     114:	be 0a       	sbc	r11, r30
     116:	be 0a       	sbc	r11, r30
     118:	be 0a       	sbc	r11, r30
     11a:	be 0a       	sbc	r11, r30
     11c:	be 0a       	sbc	r11, r30
     11e:	be 0a       	sbc	r11, r30
     120:	be 0a       	sbc	r11, r30
     122:	be 0a       	sbc	r11, r30
     124:	be 0a       	sbc	r11, r30
     126:	be 0a       	sbc	r11, r30
     128:	be 0a       	sbc	r11, r30
     12a:	be 0a       	sbc	r11, r30
     12c:	be 0a       	sbc	r11, r30
     12e:	be 0a       	sbc	r11, r30
     130:	be 0a       	sbc	r11, r30
     132:	be 0a       	sbc	r11, r30
     134:	be 0a       	sbc	r11, r30
     136:	be 0a       	sbc	r11, r30
     138:	be 0a       	sbc	r11, r30
     13a:	be 0a       	sbc	r11, r30
     13c:	be 0a       	sbc	r11, r30
     13e:	be 0a       	sbc	r11, r30
     140:	be 0a       	sbc	r11, r30
     142:	be 0a       	sbc	r11, r30
     144:	be 0a       	sbc	r11, r30
     146:	be 0a       	sbc	r11, r30
     148:	be 0a       	sbc	r11, r30
     14a:	be 0a       	sbc	r11, r30
     14c:	be 0a       	sbc	r11, r30
     14e:	be 0a       	sbc	r11, r30
     150:	be 0a       	sbc	r11, r30
     152:	be 0a       	sbc	r11, r30
     154:	be 0a       	sbc	r11, r30
     156:	be 0a       	sbc	r11, r30
     158:	be 0a       	sbc	r11, r30
     15a:	be 0a       	sbc	r11, r30
     15c:	be 0a       	sbc	r11, r30
     15e:	be 0a       	sbc	r11, r30
     160:	be 0a       	sbc	r11, r30
     162:	be 0a       	sbc	r11, r30
     164:	be 0a       	sbc	r11, r30
     166:	be 0a       	sbc	r11, r30
     168:	be 0a       	sbc	r11, r30
     16a:	be 0a       	sbc	r11, r30
     16c:	be 0a       	sbc	r11, r30
     16e:	be 0a       	sbc	r11, r30
     170:	be 0a       	sbc	r11, r30
     172:	be 0a       	sbc	r11, r30
     174:	be 0a       	sbc	r11, r30
     176:	be 0a       	sbc	r11, r30
     178:	be 0a       	sbc	r11, r30
     17a:	be 0a       	sbc	r11, r30
     17c:	8c 0d       	add	r24, r12
     17e:	be 0a       	sbc	r11, r30
     180:	be 0a       	sbc	r11, r30
     182:	be 0a       	sbc	r11, r30
     184:	be 0a       	sbc	r11, r30
     186:	be 0a       	sbc	r11, r30
     188:	be 0a       	sbc	r11, r30
     18a:	be 0a       	sbc	r11, r30
     18c:	be 0a       	sbc	r11, r30
     18e:	be 0a       	sbc	r11, r30
     190:	be 0a       	sbc	r11, r30
     192:	be 0a       	sbc	r11, r30
     194:	be 0a       	sbc	r11, r30
     196:	be 0a       	sbc	r11, r30
     198:	be 0a       	sbc	r11, r30
     19a:	be 0a       	sbc	r11, r30
     19c:	be 0a       	sbc	r11, r30
     19e:	be 0a       	sbc	r11, r30
     1a0:	be 0a       	sbc	r11, r30
     1a2:	be 0a       	sbc	r11, r30
     1a4:	be 0a       	sbc	r11, r30
     1a6:	be 0a       	sbc	r11, r30
     1a8:	be 0a       	sbc	r11, r30
     1aa:	be 0a       	sbc	r11, r30
     1ac:	be 0a       	sbc	r11, r30
     1ae:	be 0a       	sbc	r11, r30
     1b0:	be 0a       	sbc	r11, r30
     1b2:	be 0a       	sbc	r11, r30
     1b4:	be 0a       	sbc	r11, r30
     1b6:	be 0a       	sbc	r11, r30
     1b8:	be 0a       	sbc	r11, r30
     1ba:	be 0a       	sbc	r11, r30
     1bc:	be 0a       	sbc	r11, r30
     1be:	be 0a       	sbc	r11, r30
     1c0:	be 0a       	sbc	r11, r30
     1c2:	be 0a       	sbc	r11, r30
     1c4:	be 0a       	sbc	r11, r30
     1c6:	be 0a       	sbc	r11, r30
     1c8:	be 0a       	sbc	r11, r30
     1ca:	be 0a       	sbc	r11, r30
     1cc:	be 0a       	sbc	r11, r30
     1ce:	be 0a       	sbc	r11, r30
     1d0:	be 0a       	sbc	r11, r30
     1d2:	be 0a       	sbc	r11, r30
     1d4:	be 0a       	sbc	r11, r30
     1d6:	be 0a       	sbc	r11, r30
     1d8:	be 0a       	sbc	r11, r30
     1da:	be 0a       	sbc	r11, r30
     1dc:	be 0a       	sbc	r11, r30
     1de:	be 0a       	sbc	r11, r30
     1e0:	be 0a       	sbc	r11, r30
     1e2:	be 0a       	sbc	r11, r30
     1e4:	be 0a       	sbc	r11, r30
     1e6:	be 0a       	sbc	r11, r30
     1e8:	be 0a       	sbc	r11, r30
     1ea:	be 0a       	sbc	r11, r30
     1ec:	be 0a       	sbc	r11, r30
     1ee:	be 0a       	sbc	r11, r30
     1f0:	be 0a       	sbc	r11, r30
     1f2:	be 0a       	sbc	r11, r30
     1f4:	be 0a       	sbc	r11, r30
     1f6:	be 0a       	sbc	r11, r30
     1f8:	be 0a       	sbc	r11, r30
     1fa:	be 0a       	sbc	r11, r30
     1fc:	be 0a       	sbc	r11, r30
     1fe:	be 0a       	sbc	r11, r30
     200:	be 0a       	sbc	r11, r30
     202:	be 0a       	sbc	r11, r30
     204:	be 0a       	sbc	r11, r30
     206:	70 0d       	add	r23, r0
     208:	be 0a       	sbc	r11, r30
     20a:	94 0d       	add	r25, r4
     20c:	0a 0c       	add	r0, r10
     20e:	e2 0b       	sbc	r30, r18
     210:	be 0a       	sbc	r11, r30
     212:	be 0a       	sbc	r11, r30
     214:	be 0a       	sbc	r11, r30
     216:	be 0a       	sbc	r11, r30
     218:	d5 0b       	sbc	r29, r21
     21a:	bf 0b       	sbc	r27, r31
     21c:	9e 0b       	sbc	r25, r30
     21e:	89 0b       	sbc	r24, r25
     220:	76 0b       	sbc	r23, r22
     222:	6d 0b       	sbc	r22, r29
     224:	62 0b       	sbc	r22, r18
     226:	59 0b       	sbc	r21, r25
     228:	4e 0b       	sbc	r20, r30
     22a:	41 0b       	sbc	r20, r17
     22c:	28 0b       	sbc	r18, r24
     22e:	be 0a       	sbc	r11, r30
     230:	be 0a       	sbc	r11, r30
     232:	be 0a       	sbc	r11, r30
     234:	be 0a       	sbc	r11, r30
     236:	be 0a       	sbc	r11, r30
     238:	be 0a       	sbc	r11, r30
     23a:	be 0a       	sbc	r11, r30
     23c:	be 0a       	sbc	r11, r30
     23e:	be 0a       	sbc	r11, r30
     240:	be 0a       	sbc	r11, r30
     242:	be 0a       	sbc	r11, r30
     244:	be 0a       	sbc	r11, r30
     246:	be 0a       	sbc	r11, r30
     248:	be 0a       	sbc	r11, r30
     24a:	be 0a       	sbc	r11, r30
     24c:	be 0a       	sbc	r11, r30
     24e:	be 0a       	sbc	r11, r30
     250:	be 0a       	sbc	r11, r30
     252:	be 0a       	sbc	r11, r30
     254:	be 0a       	sbc	r11, r30
     256:	be 0a       	sbc	r11, r30
     258:	be 0a       	sbc	r11, r30
     25a:	be 0a       	sbc	r11, r30
     25c:	be 0a       	sbc	r11, r30
     25e:	be 0a       	sbc	r11, r30
     260:	be 0a       	sbc	r11, r30
     262:	be 0a       	sbc	r11, r30
     264:	be 0a       	sbc	r11, r30
     266:	be 0a       	sbc	r11, r30
     268:	be 0a       	sbc	r11, r30
     26a:	be 0a       	sbc	r11, r30
     26c:	ed 0a       	sbc	r14, r29
     26e:	e8 0a       	sbc	r14, r24
     270:	bd 0a       	sbc	r11, r29
     272:	c8 0a       	sbc	r12, r24

00000274 <__trampolines_end>:
     274:	50 6c       	ori	r21, 0xC0	; 192
     276:	79 74       	andi	r23, 0x49	; 73
     278:	61 20       	and	r6, r1
     27a:	41 6e       	ori	r20, 0xE1	; 225
     27c:	61 6c       	ori	r22, 0xC1	; 193
     27e:	6f 67       	ori	r22, 0x7F	; 127
     280:	2d 43       	sbci	r18, 0x3D	; 61
     282:	79 66       	ori	r23, 0x69	; 105
     284:	72 61       	ori	r23, 0x12	; 18
     286:	20 76       	andi	r18, 0x60	; 96
     288:	31 2e       	mov	r3, r17
     28a:	33 20       	and	r3, r3
     28c:	73 34       	cpi	r23, 0x43	; 67
     28e:	2e 31       	cpi	r18, 0x1E	; 30
	...

00000292 <__ctors_end>:
     292:	11 24       	eor	r1, r1
     294:	1f be       	out	0x3f, r1	; 63
     296:	cf e5       	ldi	r28, 0x5F	; 95
     298:	d4 e0       	ldi	r29, 0x04	; 4
     29a:	de bf       	out	0x3e, r29	; 62
     29c:	cd bf       	out	0x3d, r28	; 61

0000029e <__do_copy_data>:
     29e:	10 e0       	ldi	r17, 0x00	; 0
     2a0:	a0 e6       	ldi	r26, 0x60	; 96
     2a2:	b0 e0       	ldi	r27, 0x00	; 0
     2a4:	e2 e6       	ldi	r30, 0x62	; 98
     2a6:	f1 e2       	ldi	r31, 0x21	; 33
     2a8:	02 c0       	rjmp	.+4      	; 0x2ae <__do_copy_data+0x10>
     2aa:	05 90       	lpm	r0, Z+
     2ac:	0d 92       	st	X+, r0
     2ae:	ae 37       	cpi	r26, 0x7E	; 126
     2b0:	b1 07       	cpc	r27, r17
     2b2:	d9 f7       	brne	.-10     	; 0x2aa <__do_copy_data+0xc>

000002b4 <__do_clear_bss>:
     2b4:	22 e0       	ldi	r18, 0x02	; 2
     2b6:	ae e7       	ldi	r26, 0x7E	; 126
     2b8:	b0 e0       	ldi	r27, 0x00	; 0
     2ba:	01 c0       	rjmp	.+2      	; 0x2be <.do_clear_bss_start>

000002bc <.do_clear_bss_loop>:
     2bc:	1d 92       	st	X+, r1

000002be <.do_clear_bss_start>:
     2be:	ab 3e       	cpi	r26, 0xEB	; 235
     2c0:	b2 07       	cpc	r27, r18
     2c2:	e1 f7       	brne	.-8      	; 0x2bc <.do_clear_bss_loop>
     2c4:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <main>
     2c8:	0c 94 af 10 	jmp	0x215e	; 0x215e <_exit>

000002cc <__bad_interrupt>:
     2cc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002d0 <memory_write_with_check>:
static uint8_t bank_write_internal(uint8_t bank_index, uint8_t *bank_data);



static uint8_t memory_write_with_check(uint8_t bank_index, uint8_t bank_byte_index, uint8_t bank_data)
{
     2d0:	0f 93       	push	r16
     2d2:	1f 93       	push	r17
     2d4:	cf 93       	push	r28
     2d6:	df 93       	push	r29
     2d8:	d8 2f       	mov	r29, r24
     2da:	16 2f       	mov	r17, r22
     2dc:	c4 2f       	mov	r28, r20
	uint8_t write_attempts = 3;
	uint8_t write_complete_flag = 0;
	
	while(write_attempts > 0 && write_complete_flag == 0)
	{
		mem_write_callback_ptr(bank_index, bank_byte_index, bank_data);
     2de:	e0 91 80 00 	lds	r30, 0x0080	; 0x800080 <mem_write_callback_ptr>
     2e2:	f0 91 81 00 	lds	r31, 0x0081	; 0x800081 <mem_write_callback_ptr+0x1>
     2e6:	09 95       	icall
		
		if(bank_data == mem_read_callback_ptr(bank_index, bank_byte_index))
     2e8:	e0 91 7e 00 	lds	r30, 0x007E	; 0x80007e <__data_end>
     2ec:	f0 91 7f 00 	lds	r31, 0x007F	; 0x80007f <__data_end+0x1>
     2f0:	61 2f       	mov	r22, r17
     2f2:	8d 2f       	mov	r24, r29
     2f4:	09 95       	icall
		{
			write_complete_flag = 1;
     2f6:	91 e0       	ldi	r25, 0x01	; 1
     2f8:	c8 13       	cpse	r28, r24
     2fa:	90 e0       	ldi	r25, 0x00	; 0
     2fc:	02 e0       	ldi	r16, 0x02	; 2
static uint8_t memory_write_with_check(uint8_t bank_index, uint8_t bank_byte_index, uint8_t bank_data)
{
	uint8_t write_attempts = 3;
	uint8_t write_complete_flag = 0;
	
	while(write_attempts > 0 && write_complete_flag == 0)
     2fe:	91 11       	cpse	r25, r1
     300:	1c c0       	rjmp	.+56     	; 0x33a <memory_write_with_check+0x6a>
	{
		mem_write_callback_ptr(bank_index, bank_byte_index, bank_data);
     302:	e0 91 80 00 	lds	r30, 0x0080	; 0x800080 <mem_write_callback_ptr>
     306:	f0 91 81 00 	lds	r31, 0x0081	; 0x800081 <mem_write_callback_ptr+0x1>
     30a:	4c 2f       	mov	r20, r28
     30c:	61 2f       	mov	r22, r17
     30e:	8d 2f       	mov	r24, r29
     310:	09 95       	icall
		
		if(bank_data == mem_read_callback_ptr(bank_index, bank_byte_index))
     312:	e0 91 7e 00 	lds	r30, 0x007E	; 0x80007e <__data_end>
     316:	f0 91 7f 00 	lds	r31, 0x007F	; 0x80007f <__data_end+0x1>
     31a:	61 2f       	mov	r22, r17
     31c:	8d 2f       	mov	r24, r29
     31e:	09 95       	icall
		{
			write_complete_flag = 1;
     320:	91 e0       	ldi	r25, 0x01	; 1
     322:	c8 13       	cpse	r28, r24
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	01 50       	subi	r16, 0x01	; 1
static uint8_t memory_write_with_check(uint8_t bank_index, uint8_t bank_byte_index, uint8_t bank_data)
{
	uint8_t write_attempts = 3;
	uint8_t write_complete_flag = 0;
	
	while(write_attempts > 0 && write_complete_flag == 0)
     328:	51 f7       	brne	.-44     	; 0x2fe <memory_write_with_check+0x2e>
		}
		
		write_attempts--;
	}
	
	if (write_complete_flag == 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
     32a:	c8 17       	cp	r28, r24
     32c:	31 f0       	breq	.+12     	; 0x33a <memory_write_with_check+0x6a>
     32e:	83 e0       	ldi	r24, 0x03	; 3

	return OK;
}
     330:	df 91       	pop	r29
     332:	cf 91       	pop	r28
     334:	1f 91       	pop	r17
     336:	0f 91       	pop	r16
     338:	08 95       	ret
		write_attempts--;
	}
	
	if (write_complete_flag == 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;

	return OK;
     33a:	80 e0       	ldi	r24, 0x00	; 0
}
     33c:	df 91       	pop	r29
     33e:	cf 91       	pop	r28
     340:	1f 91       	pop	r17
     342:	0f 91       	pop	r16
     344:	08 95       	ret

00000346 <bank_write_internal.part.0>:

static uint8_t bank_write_internal(uint8_t bank_index, uint8_t *bank_data)
     346:	ff 92       	push	r15
     348:	0f 93       	push	r16
     34a:	1f 93       	push	r17
     34c:	cf 93       	push	r28
     34e:	df 93       	push	r29
     350:	f8 2e       	mov	r15, r24
     352:	8b 01       	movw	r16, r22
     354:	d0 e0       	ldi	r29, 0x00	; 0
     356:	c0 e0       	ldi	r28, 0x00	; 0
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;

	for(byte_index = 0; byte_index < (BANK_LENGTH - 2); byte_index++)
	{
		bank_read_byte = mem_read_callback_ptr(bank_index, byte_index);
     358:	e0 91 7e 00 	lds	r30, 0x007E	; 0x80007e <__data_end>
     35c:	f0 91 7f 00 	lds	r31, 0x007F	; 0x80007f <__data_end+0x1>
     360:	6c 2f       	mov	r22, r28
     362:	8f 2d       	mov	r24, r15
     364:	09 95       	icall
		
		if(bank_read_byte != *(bank_data + byte_index))
     366:	f8 01       	movw	r30, r16
     368:	40 81       	ld	r20, Z
     36a:	84 17       	cp	r24, r20
     36c:	41 f0       	breq	.+16     	; 0x37e <bank_write_internal.part.0+0x38>
		{
			if(memory_write_with_check(bank_index, byte_index, *(bank_data + byte_index)) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
     36e:	6c 2f       	mov	r22, r28
     370:	8f 2d       	mov	r24, r15
     372:	0e 94 68 01 	call	0x2d0	; 0x2d0 <memory_write_with_check>
     376:	81 11       	cpse	r24, r1
     378:	0f c0       	rjmp	.+30     	; 0x398 <bank_write_internal.part.0+0x52>
     37a:	f8 01       	movw	r30, r16
     37c:	40 81       	ld	r20, Z
		}
		bank_sum += *(bank_data + byte_index);
     37e:	d4 0f       	add	r29, r20
	uint8_t bank_sum = 0;
	uint8_t byte_index;
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;

	for(byte_index = 0; byte_index < (BANK_LENGTH - 2); byte_index++)
     380:	cf 5f       	subi	r28, 0xFF	; 255
     382:	0f 5f       	subi	r16, 0xFF	; 255
     384:	1f 4f       	sbci	r17, 0xFF	; 255
     386:	c8 30       	cpi	r28, 0x08	; 8
     388:	39 f7       	brne	.-50     	; 0x358 <bank_write_internal.part.0+0x12>
			if(memory_write_with_check(bank_index, byte_index, *(bank_data + byte_index)) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
		}
		bank_sum += *(bank_data + byte_index);
	}
	
	if(memory_write_with_check(bank_index, CHECKSUM_BYTE_INDEX,  bank_sum) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
     38a:	4d 2f       	mov	r20, r29
     38c:	68 e0       	ldi	r22, 0x08	; 8
     38e:	8f 2d       	mov	r24, r15
     390:	0e 94 68 01 	call	0x2d0	; 0x2d0 <memory_write_with_check>
     394:	88 23       	and	r24, r24
     396:	39 f0       	breq	.+14     	; 0x3a6 <bank_write_internal.part.0+0x60>
	{
		bank_read_byte = mem_read_callback_ptr(bank_index, byte_index);
		
		if(bank_read_byte != *(bank_data + byte_index))
		{
			if(memory_write_with_check(bank_index, byte_index, *(bank_data + byte_index)) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
     398:	83 e0       	ldi	r24, 0x03	; 3
	
	if(memory_write_with_check(bank_index, CHECKSUM_BYTE_INDEX,  bank_sum) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
	if(memory_write_with_check(bank_index, CHECKSUM_NEG_BYTE_INDEX, ~bank_sum) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;

	return OK;
}
     39a:	df 91       	pop	r29
     39c:	cf 91       	pop	r28
     39e:	1f 91       	pop	r17
     3a0:	0f 91       	pop	r16
     3a2:	ff 90       	pop	r15
     3a4:	08 95       	ret
		}
		bank_sum += *(bank_data + byte_index);
	}
	
	if(memory_write_with_check(bank_index, CHECKSUM_BYTE_INDEX,  bank_sum) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
	if(memory_write_with_check(bank_index, CHECKSUM_NEG_BYTE_INDEX, ~bank_sum) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
     3a6:	4d 2f       	mov	r20, r29
     3a8:	40 95       	com	r20
     3aa:	69 e0       	ldi	r22, 0x09	; 9
     3ac:	8f 2d       	mov	r24, r15
     3ae:	0e 94 68 01 	call	0x2d0	; 0x2d0 <memory_write_with_check>
     3b2:	81 11       	cpse	r24, r1
     3b4:	f1 cf       	rjmp	.-30     	; 0x398 <bank_write_internal.part.0+0x52>
     3b6:	f1 cf       	rjmp	.-30     	; 0x39a <bank_write_internal.part.0+0x54>

000003b8 <bank_read.part.2>:
	status = bank_write_internal(bank_index, bank_data);

	return status;
}

uint8_t bank_read(uint8_t bank_index, uint8_t *bank_data)
     3b8:	ff 92       	push	r15
     3ba:	0f 93       	push	r16
     3bc:	1f 93       	push	r17
     3be:	cf 93       	push	r28
     3c0:	df 93       	push	r29
     3c2:	f8 2e       	mov	r15, r24
     3c4:	8b 01       	movw	r16, r22
     3c6:	d0 e0       	ldi	r29, 0x00	; 0
     3c8:	c0 e0       	ldi	r28, 0x00	; 0
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;
	
	for(byte_index = 0; byte_index < (BANK_LENGTH - 2); byte_index++)
	{
		*(bank_data + byte_index) = mem_read_callback_ptr(bank_index, byte_index);
     3ca:	e0 91 7e 00 	lds	r30, 0x007E	; 0x80007e <__data_end>
     3ce:	f0 91 7f 00 	lds	r31, 0x007F	; 0x80007f <__data_end+0x1>
     3d2:	6c 2f       	mov	r22, r28
     3d4:	8f 2d       	mov	r24, r15
     3d6:	09 95       	icall
     3d8:	f8 01       	movw	r30, r16
     3da:	81 93       	st	Z+, r24
     3dc:	8f 01       	movw	r16, r30
		
		bank_sum += *(bank_data + byte_index);
     3de:	d8 0f       	add	r29, r24
	uint8_t bank_sum = 0;
	uint8_t byte_index;
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;
	
	for(byte_index = 0; byte_index < (BANK_LENGTH - 2); byte_index++)
     3e0:	cf 5f       	subi	r28, 0xFF	; 255
     3e2:	c8 30       	cpi	r28, 0x08	; 8
     3e4:	91 f7       	brne	.-28     	; 0x3ca <bank_read.part.2+0x12>
		*(bank_data + byte_index) = mem_read_callback_ptr(bank_index, byte_index);
		
		bank_sum += *(bank_data + byte_index);
	}
	
	if(mem_read_callback_ptr(bank_index, CHECKSUM_BYTE_INDEX) != bank_sum) return INVALID_CHECKSUM;
     3e6:	e0 91 7e 00 	lds	r30, 0x007E	; 0x80007e <__data_end>
     3ea:	f0 91 7f 00 	lds	r31, 0x007F	; 0x80007f <__data_end+0x1>
     3ee:	68 e0       	ldi	r22, 0x08	; 8
     3f0:	8f 2d       	mov	r24, r15
     3f2:	09 95       	icall
     3f4:	d8 17       	cp	r29, r24
     3f6:	39 f0       	breq	.+14     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     3f8:	82 e0       	ldi	r24, 0x02	; 2
	bank_sum = ~bank_sum;
	if(mem_read_callback_ptr(bank_index, CHECKSUM_NEG_BYTE_INDEX) != bank_sum) return INVALID_CHECKSUM;
	
	return OK;
}
     3fa:	df 91       	pop	r29
     3fc:	cf 91       	pop	r28
     3fe:	1f 91       	pop	r17
     400:	0f 91       	pop	r16
     402:	ff 90       	pop	r15
     404:	08 95       	ret
		bank_sum += *(bank_data + byte_index);
	}
	
	if(mem_read_callback_ptr(bank_index, CHECKSUM_BYTE_INDEX) != bank_sum) return INVALID_CHECKSUM;
	bank_sum = ~bank_sum;
	if(mem_read_callback_ptr(bank_index, CHECKSUM_NEG_BYTE_INDEX) != bank_sum) return INVALID_CHECKSUM;
     406:	e0 91 7e 00 	lds	r30, 0x007E	; 0x80007e <__data_end>
     40a:	f0 91 7f 00 	lds	r31, 0x007F	; 0x80007f <__data_end+0x1>
     40e:	69 e0       	ldi	r22, 0x09	; 9
     410:	8f 2d       	mov	r24, r15
     412:	09 95       	icall
     414:	d0 95       	com	r29
     416:	d8 13       	cpse	r29, r24
     418:	ef cf       	rjmp	.-34     	; 0x3f8 <bank_read.part.2+0x40>
	
	return OK;
     41a:	80 e0       	ldi	r24, 0x00	; 0
     41c:	ee cf       	rjmp	.-36     	; 0x3fa <bank_read.part.2+0x42>

0000041e <bank_management_register_callbacks>:
	return OK;
}

void bank_management_register_callbacks(non_volatile_mem_write_callback_t write_cb, non_volatile_mem_read_callback_t read_cb)
{
	mem_write_callback_ptr = write_cb;
     41e:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <mem_write_callback_ptr+0x1>
     422:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <mem_write_callback_ptr>
	mem_read_callback_ptr = read_cb;
     426:	70 93 7f 00 	sts	0x007F, r23	; 0x80007f <__data_end+0x1>
     42a:	60 93 7e 00 	sts	0x007E, r22	; 0x80007e <__data_end>
     42e:	08 95       	ret

00000430 <bank_write>:

uint8_t bank_write(uint8_t bank_index, uint8_t *bank_data)
{
	uint8_t status;
	
	if(bank_index <= BANK_READ_ONLY_LAST_INDEX) return BANK_READ_ONLY;
     430:	82 30       	cpi	r24, 0x02	; 2
     432:	20 f0       	brcs	.+8      	; 0x43c <bank_write+0xc>
{
	uint8_t bank_read_byte = 0;
	uint8_t bank_sum = 0;
	uint8_t byte_index;
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;
     434:	84 30       	cpi	r24, 0x04	; 4
     436:	20 f0       	brcs	.+8      	; 0x440 <bank_write+0x10>
     438:	81 e0       	ldi	r24, 0x01	; 1
	if(bank_index <= BANK_READ_ONLY_LAST_INDEX) return BANK_READ_ONLY;

	status = bank_write_internal(bank_index, bank_data);

	return status;
}
     43a:	08 95       	ret

uint8_t bank_write(uint8_t bank_index, uint8_t *bank_data)
{
	uint8_t status;
	
	if(bank_index <= BANK_READ_ONLY_LAST_INDEX) return BANK_READ_ONLY;
     43c:	84 e0       	ldi	r24, 0x04	; 4
     43e:	08 95       	ret
     440:	0c 94 a3 01 	jmp	0x346	; 0x346 <bank_write_internal.part.0>

00000444 <bank_read>:
uint8_t bank_read(uint8_t bank_index, uint8_t *bank_data)
{
	uint8_t bank_sum = 0;
	uint8_t byte_index;
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;
     444:	84 30       	cpi	r24, 0x04	; 4
     446:	10 f4       	brcc	.+4      	; 0x44c <bank_read+0x8>
     448:	0c 94 dc 01 	jmp	0x3b8	; 0x3b8 <bank_read.part.2>
	if(mem_read_callback_ptr(bank_index, CHECKSUM_BYTE_INDEX) != bank_sum) return INVALID_CHECKSUM;
	bank_sum = ~bank_sum;
	if(mem_read_callback_ptr(bank_index, CHECKSUM_NEG_BYTE_INDEX) != bank_sum) return INVALID_CHECKSUM;
	
	return OK;
}
     44c:	81 e0       	ldi	r24, 0x01	; 1
     44e:	08 95       	ret

00000450 <bank_erase>:

uint8_t bank_erase(uint8_t bank_index)
{
     450:	cf 93       	push	r28
     452:	df 93       	push	r29
     454:	cd b7       	in	r28, 0x3d	; 61
     456:	de b7       	in	r29, 0x3e	; 62
     458:	28 97       	sbiw	r28, 0x08	; 8
     45a:	0f b6       	in	r0, 0x3f	; 63
     45c:	f8 94       	cli
     45e:	de bf       	out	0x3e, r29	; 62
     460:	0f be       	out	0x3f, r0	; 63
     462:	cd bf       	out	0x3d, r28	; 61
	uint8_t bank_temp[8] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
     464:	fe 01       	movw	r30, r28
     466:	31 96       	adiw	r30, 0x01	; 1
     468:	98 e0       	ldi	r25, 0x08	; 8
     46a:	df 01       	movw	r26, r30
     46c:	1d 92       	st	X+, r1
     46e:	9a 95       	dec	r25
     470:	e9 f7       	brne	.-6      	; 0x46c <__stack+0xd>
{
	uint8_t bank_read_byte = 0;
	uint8_t bank_sum = 0;
	uint8_t byte_index;
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;
     472:	84 30       	cpi	r24, 0x04	; 4
     474:	50 f0       	brcs	.+20     	; 0x48a <__stack+0x2b>
     476:	81 e0       	ldi	r24, 0x01	; 1
	uint8_t status;
					
	status = bank_write_internal(bank_index, bank_temp);	
	
	return status;
}
     478:	28 96       	adiw	r28, 0x08	; 8
     47a:	0f b6       	in	r0, 0x3f	; 63
     47c:	f8 94       	cli
     47e:	de bf       	out	0x3e, r29	; 62
     480:	0f be       	out	0x3f, r0	; 63
     482:	cd bf       	out	0x3d, r28	; 61
     484:	df 91       	pop	r29
     486:	cf 91       	pop	r28
     488:	08 95       	ret
     48a:	bf 01       	movw	r22, r30
     48c:	0e 94 a3 01 	call	0x346	; 0x346 <bank_write_internal.part.0>
     490:	f3 cf       	rjmp	.-26     	; 0x478 <__stack+0x19>

00000492 <bank_write_byte>:

uint8_t bank_write_byte(uint8_t bank_index, uint8_t byte_index, uint8_t write_data_byte)
{
     492:	ff 92       	push	r15
     494:	0f 93       	push	r16
     496:	1f 93       	push	r17
     498:	cf 93       	push	r28
     49a:	df 93       	push	r29
     49c:	cd b7       	in	r28, 0x3d	; 61
     49e:	de b7       	in	r29, 0x3e	; 62
     4a0:	28 97       	sbiw	r28, 0x08	; 8
     4a2:	0f b6       	in	r0, 0x3f	; 63
     4a4:	f8 94       	cli
     4a6:	de bf       	out	0x3e, r29	; 62
     4a8:	0f be       	out	0x3f, r0	; 63
     4aa:	cd bf       	out	0x3d, r28	; 61
	uint8_t bank_temp[8];
	uint8_t status;
	
	if(byte_index >= BANK_DATA_LENGTH) return INVALID_ARG;
     4ac:	68 30       	cpi	r22, 0x08	; 8
     4ae:	10 f4       	brcc	.+4      	; 0x4b4 <bank_write_byte+0x22>
uint8_t bank_read(uint8_t bank_index, uint8_t *bank_data)
{
	uint8_t bank_sum = 0;
	uint8_t byte_index;
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;
     4b0:	84 30       	cpi	r24, 0x04	; 4
     4b2:	68 f0       	brcs	.+26     	; 0x4ce <bank_write_byte+0x3c>
uint8_t bank_write_byte(uint8_t bank_index, uint8_t byte_index, uint8_t write_data_byte)
{
	uint8_t bank_temp[8];
	uint8_t status;
	
	if(byte_index >= BANK_DATA_LENGTH) return INVALID_ARG;
     4b4:	81 e0       	ldi	r24, 0x01	; 1
	status = bank_write(bank_index, bank_temp);
	
	if(status > 0) return status;	
	
	return OK;
}
     4b6:	28 96       	adiw	r28, 0x08	; 8
     4b8:	0f b6       	in	r0, 0x3f	; 63
     4ba:	f8 94       	cli
     4bc:	de bf       	out	0x3e, r29	; 62
     4be:	0f be       	out	0x3f, r0	; 63
     4c0:	cd bf       	out	0x3d, r28	; 61
     4c2:	df 91       	pop	r29
     4c4:	cf 91       	pop	r28
     4c6:	1f 91       	pop	r17
     4c8:	0f 91       	pop	r16
     4ca:	ff 90       	pop	r15
     4cc:	08 95       	ret
     4ce:	f4 2e       	mov	r15, r20
     4d0:	16 2f       	mov	r17, r22
     4d2:	08 2f       	mov	r16, r24
     4d4:	be 01       	movw	r22, r28
     4d6:	6f 5f       	subi	r22, 0xFF	; 255
     4d8:	7f 4f       	sbci	r23, 0xFF	; 255
     4da:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	
	if(byte_index >= BANK_DATA_LENGTH) return INVALID_ARG;
	
	status = bank_read(bank_index, bank_temp);
	
	if(status > 0) return status;
     4de:	81 11       	cpse	r24, r1
     4e0:	ea cf       	rjmp	.-44     	; 0x4b6 <bank_write_byte+0x24>

	bank_temp[byte_index] = write_data_byte;
     4e2:	e1 e0       	ldi	r30, 0x01	; 1
     4e4:	f0 e0       	ldi	r31, 0x00	; 0
     4e6:	ec 0f       	add	r30, r28
     4e8:	fd 1f       	adc	r31, r29
     4ea:	e1 0f       	add	r30, r17
     4ec:	f1 1d       	adc	r31, r1
     4ee:	f0 82       	st	Z, r15

uint8_t bank_write(uint8_t bank_index, uint8_t *bank_data)
{
	uint8_t status;
	
	if(bank_index <= BANK_READ_ONLY_LAST_INDEX) return BANK_READ_ONLY;
     4f0:	02 30       	cpi	r16, 0x02	; 2
     4f2:	38 f0       	brcs	.+14     	; 0x502 <bank_write_byte+0x70>
     4f4:	be 01       	movw	r22, r28
     4f6:	6f 5f       	subi	r22, 0xFF	; 255
     4f8:	7f 4f       	sbci	r23, 0xFF	; 255
     4fa:	80 2f       	mov	r24, r16
     4fc:	0e 94 a3 01 	call	0x346	; 0x346 <bank_write_internal.part.0>
     500:	da cf       	rjmp	.-76     	; 0x4b6 <bank_write_byte+0x24>
     502:	84 e0       	ldi	r24, 0x04	; 4
     504:	d8 cf       	rjmp	.-80     	; 0x4b6 <bank_write_byte+0x24>

00000506 <bank_read_byte>:
	
	return OK;
}

uint8_t bank_read_byte(uint8_t bank_index, uint8_t byte_index, uint8_t *read_data_byte)
{
     506:	ef 92       	push	r14
     508:	ff 92       	push	r15
     50a:	1f 93       	push	r17
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
     510:	cd b7       	in	r28, 0x3d	; 61
     512:	de b7       	in	r29, 0x3e	; 62
     514:	28 97       	sbiw	r28, 0x08	; 8
     516:	0f b6       	in	r0, 0x3f	; 63
     518:	f8 94       	cli
     51a:	de bf       	out	0x3e, r29	; 62
     51c:	0f be       	out	0x3f, r0	; 63
     51e:	cd bf       	out	0x3d, r28	; 61
	uint8_t bank_temp[8];
	uint8_t status;
	
	if(byte_index >= BANK_DATA_LENGTH) return INVALID_ARG;	
     520:	68 30       	cpi	r22, 0x08	; 8
     522:	10 f4       	brcc	.+4      	; 0x528 <bank_read_byte+0x22>
uint8_t bank_read(uint8_t bank_index, uint8_t *bank_data)
{
	uint8_t bank_sum = 0;
	uint8_t byte_index;
	
	if(bank_index > BANK_LAST_INDEX) return INVALID_ARG;
     524:	84 30       	cpi	r24, 0x04	; 4
     526:	68 f0       	brcs	.+26     	; 0x542 <bank_read_byte+0x3c>
uint8_t bank_read_byte(uint8_t bank_index, uint8_t byte_index, uint8_t *read_data_byte)
{
	uint8_t bank_temp[8];
	uint8_t status;
	
	if(byte_index >= BANK_DATA_LENGTH) return INVALID_ARG;	
     528:	81 e0       	ldi	r24, 0x01	; 1
	if(status > 0) return status;

	*read_data_byte = bank_temp[byte_index];	
	
	return OK;
}
     52a:	28 96       	adiw	r28, 0x08	; 8
     52c:	0f b6       	in	r0, 0x3f	; 63
     52e:	f8 94       	cli
     530:	de bf       	out	0x3e, r29	; 62
     532:	0f be       	out	0x3f, r0	; 63
     534:	cd bf       	out	0x3d, r28	; 61
     536:	df 91       	pop	r29
     538:	cf 91       	pop	r28
     53a:	1f 91       	pop	r17
     53c:	ff 90       	pop	r15
     53e:	ef 90       	pop	r14
     540:	08 95       	ret
     542:	7a 01       	movw	r14, r20
     544:	16 2f       	mov	r17, r22
     546:	be 01       	movw	r22, r28
     548:	6f 5f       	subi	r22, 0xFF	; 255
     54a:	7f 4f       	sbci	r23, 0xFF	; 255
     54c:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	
	if(byte_index >= BANK_DATA_LENGTH) return INVALID_ARG;	
	
	status = bank_read(bank_index, bank_temp);
	
	if(status > 0) return status;
     550:	81 11       	cpse	r24, r1
     552:	eb cf       	rjmp	.-42     	; 0x52a <bank_read_byte+0x24>

	*read_data_byte = bank_temp[byte_index];	
     554:	e1 e0       	ldi	r30, 0x01	; 1
     556:	f0 e0       	ldi	r31, 0x00	; 0
     558:	ec 0f       	add	r30, r28
     55a:	fd 1f       	adc	r31, r29
     55c:	e1 0f       	add	r30, r17
     55e:	f1 1d       	adc	r31, r1
     560:	90 81       	ld	r25, Z
     562:	f7 01       	movw	r30, r14
     564:	90 83       	st	Z, r25
	
	return OK;
     566:	e1 cf       	rjmp	.-62     	; 0x52a <bank_read_byte+0x24>

00000568 <get_banks_status>:
}

uint8_t get_banks_status(void)
{
     568:	cf 92       	push	r12
     56a:	df 92       	push	r13
     56c:	ff 92       	push	r15
     56e:	0f 93       	push	r16
     570:	1f 93       	push	r17
     572:	cf 93       	push	r28
     574:	df 93       	push	r29
     576:	cd b7       	in	r28, 0x3d	; 61
     578:	de b7       	in	r29, 0x3e	; 62
     57a:	28 97       	sbiw	r28, 0x08	; 8
     57c:	0f b6       	in	r0, 0x3f	; 63
     57e:	f8 94       	cli
     580:	de bf       	out	0x3e, r29	; 62
     582:	0f be       	out	0x3f, r0	; 63
     584:	cd bf       	out	0x3d, r28	; 61
     586:	00 e0       	ldi	r16, 0x00	; 0
     588:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t bank[8];
	uint8_t banks_checksum_status = 0x00;
     58a:	f1 2c       	mov	r15, r1
	{
		status = bank_read(bank_number, bank);
		
		if(status > 0)
		{
			banks_checksum_status |= (1<<bank_number);
     58c:	cc 24       	eor	r12, r12
     58e:	c3 94       	inc	r12
     590:	d1 2c       	mov	r13, r1
     592:	be 01       	movw	r22, r28
     594:	6f 5f       	subi	r22, 0xFF	; 255
     596:	7f 4f       	sbci	r23, 0xFF	; 255
     598:	80 2f       	mov	r24, r16
     59a:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	
	for(bank_number = 0; bank_number < BANK_LAST_INDEX; bank_number++)
	{
		status = bank_read(bank_number, bank);
		
		if(status > 0)
     59e:	88 23       	and	r24, r24
     5a0:	39 f0       	breq	.+14     	; 0x5b0 <get_banks_status+0x48>
		{
			banks_checksum_status |= (1<<bank_number);
     5a2:	c6 01       	movw	r24, r12
     5a4:	00 2e       	mov	r0, r16
     5a6:	01 c0       	rjmp	.+2      	; 0x5aa <get_banks_status+0x42>
     5a8:	88 0f       	add	r24, r24
     5aa:	0a 94       	dec	r0
     5ac:	ea f7       	brpl	.-6      	; 0x5a8 <get_banks_status+0x40>
     5ae:	f8 2a       	or	r15, r24
     5b0:	0f 5f       	subi	r16, 0xFF	; 255
     5b2:	1f 4f       	sbci	r17, 0xFF	; 255
	uint8_t bank[8];
	uint8_t banks_checksum_status = 0x00;
	uint8_t status;
	uint8_t bank_number;
	
	for(bank_number = 0; bank_number < BANK_LAST_INDEX; bank_number++)
     5b4:	03 30       	cpi	r16, 0x03	; 3
     5b6:	11 05       	cpc	r17, r1
     5b8:	61 f7       	brne	.-40     	; 0x592 <get_banks_status+0x2a>
			banks_checksum_status |= (1<<bank_number);
		}
	}
	
	return banks_checksum_status;
}
     5ba:	8f 2d       	mov	r24, r15
     5bc:	28 96       	adiw	r28, 0x08	; 8
     5be:	0f b6       	in	r0, 0x3f	; 63
     5c0:	f8 94       	cli
     5c2:	de bf       	out	0x3e, r29	; 62
     5c4:	0f be       	out	0x3f, r0	; 63
     5c6:	cd bf       	out	0x3d, r28	; 61
     5c8:	df 91       	pop	r29
     5ca:	cf 91       	pop	r28
     5cc:	1f 91       	pop	r17
     5ce:	0f 91       	pop	r16
     5d0:	ff 90       	pop	r15
     5d2:	df 90       	pop	r13
     5d4:	cf 90       	pop	r12
     5d6:	08 95       	ret

000005d8 <bank_write_tester_id>:

uint8_t bank_write_tester_id(uint8_t tester_id)
{
     5d8:	1f 93       	push	r17
     5da:	cf 93       	push	r28
     5dc:	df 93       	push	r29
     5de:	cd b7       	in	r28, 0x3d	; 61
     5e0:	de b7       	in	r29, 0x3e	; 62
     5e2:	28 97       	sbiw	r28, 0x08	; 8
     5e4:	0f b6       	in	r0, 0x3f	; 63
     5e6:	f8 94       	cli
     5e8:	de bf       	out	0x3e, r29	; 62
     5ea:	0f be       	out	0x3f, r0	; 63
     5ec:	cd bf       	out	0x3d, r28	; 61
	uint8_t bank_data[8];
	uint8_t status;
	
	if (tester_id == 0) return INVALID_ARG;
     5ee:	81 11       	cpse	r24, r1
     5f0:	0b c0       	rjmp	.+22     	; 0x608 <bank_write_tester_id+0x30>
     5f2:	81 e0       	ldi	r24, 0x01	; 1
	bank_data[0] = tester_id;
	
	status = bank_write_internal(0, bank_data);
	
	return status;
}
     5f4:	28 96       	adiw	r28, 0x08	; 8
     5f6:	0f b6       	in	r0, 0x3f	; 63
     5f8:	f8 94       	cli
     5fa:	de bf       	out	0x3e, r29	; 62
     5fc:	0f be       	out	0x3f, r0	; 63
     5fe:	cd bf       	out	0x3d, r28	; 61
     600:	df 91       	pop	r29
     602:	cf 91       	pop	r28
     604:	1f 91       	pop	r17
     606:	08 95       	ret
     608:	18 2f       	mov	r17, r24
     60a:	be 01       	movw	r22, r28
     60c:	6f 5f       	subi	r22, 0xFF	; 255
     60e:	7f 4f       	sbci	r23, 0xFF	; 255
     610:	80 e0       	ldi	r24, 0x00	; 0
     612:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	
	if (tester_id == 0) return INVALID_ARG;
	
	status = bank_read(0, bank_data);
	
	if (status > 0) return status;
     616:	81 11       	cpse	r24, r1
     618:	ed cf       	rjmp	.-38     	; 0x5f4 <bank_write_tester_id+0x1c>
	
	bank_data[0] = tester_id;
     61a:	19 83       	std	Y+1, r17	; 0x01
     61c:	be 01       	movw	r22, r28
     61e:	6f 5f       	subi	r22, 0xFF	; 255
     620:	7f 4f       	sbci	r23, 0xFF	; 255
     622:	0e 94 a3 01 	call	0x346	; 0x346 <bank_write_internal.part.0>
	
	status = bank_write_internal(0, bank_data);
	
	return status;
     626:	e6 cf       	rjmp	.-52     	; 0x5f4 <bank_write_tester_id+0x1c>

00000628 <bank_read_tester_id>:
}

uint8_t bank_read_tester_id(uint8_t *tester_id)
{
     628:	0f 93       	push	r16
     62a:	1f 93       	push	r17
     62c:	cf 93       	push	r28
     62e:	df 93       	push	r29
     630:	cd b7       	in	r28, 0x3d	; 61
     632:	de b7       	in	r29, 0x3e	; 62
     634:	28 97       	sbiw	r28, 0x08	; 8
     636:	0f b6       	in	r0, 0x3f	; 63
     638:	f8 94       	cli
     63a:	de bf       	out	0x3e, r29	; 62
     63c:	0f be       	out	0x3f, r0	; 63
     63e:	cd bf       	out	0x3d, r28	; 61
     640:	8c 01       	movw	r16, r24
     642:	be 01       	movw	r22, r28
     644:	6f 5f       	subi	r22, 0xFF	; 255
     646:	7f 4f       	sbci	r23, 0xFF	; 255
     648:	80 e0       	ldi	r24, 0x00	; 0
     64a:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	uint8_t bank_data[8];
	uint8_t status = bank_read(0, bank_data);

	*tester_id = bank_data[0];
     64e:	99 81       	ldd	r25, Y+1	; 0x01
     650:	f8 01       	movw	r30, r16
     652:	90 83       	st	Z, r25
	
	if (status > 0) return status;
     654:	81 11       	cpse	r24, r1
     656:	03 c0       	rjmp	.+6      	; 0x65e <bank_read_tester_id+0x36>
	
	if (bank_data[0] == 0) return EMPTY_DATA;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	91 11       	cpse	r25, r1
     65c:	0b c0       	rjmp	.+22     	; 0x674 <bank_read_tester_id+0x4c>

	return OK;
}
     65e:	28 96       	adiw	r28, 0x08	; 8
     660:	0f b6       	in	r0, 0x3f	; 63
     662:	f8 94       	cli
     664:	de bf       	out	0x3e, r29	; 62
     666:	0f be       	out	0x3f, r0	; 63
     668:	cd bf       	out	0x3d, r28	; 61
     66a:	df 91       	pop	r29
     66c:	cf 91       	pop	r28
     66e:	1f 91       	pop	r17
     670:	0f 91       	pop	r16
     672:	08 95       	ret

	*tester_id = bank_data[0];
	
	if (status > 0) return status;
	
	if (bank_data[0] == 0) return EMPTY_DATA;
     674:	80 e0       	ldi	r24, 0x00	; 0
     676:	f3 cf       	rjmp	.-26     	; 0x65e <bank_read_tester_id+0x36>

00000678 <bank_write_bitrate>:

	return OK;
}

uint8_t bank_write_bitrate(uint8_t bitrate)
{
     678:	1f 93       	push	r17
     67a:	cf 93       	push	r28
     67c:	df 93       	push	r29
     67e:	cd b7       	in	r28, 0x3d	; 61
     680:	de b7       	in	r29, 0x3e	; 62
     682:	28 97       	sbiw	r28, 0x08	; 8
     684:	0f b6       	in	r0, 0x3f	; 63
     686:	f8 94       	cli
     688:	de bf       	out	0x3e, r29	; 62
     68a:	0f be       	out	0x3f, r0	; 63
     68c:	cd bf       	out	0x3d, r28	; 61
	uint8_t bank_data[8];
	uint8_t status;
	
	if (bitrate == 0 || bitrate > 14) return INVALID_ARG;
     68e:	9f ef       	ldi	r25, 0xFF	; 255
     690:	98 0f       	add	r25, r24
     692:	9e 30       	cpi	r25, 0x0E	; 14
     694:	58 f0       	brcs	.+22     	; 0x6ac <bank_write_bitrate+0x34>
     696:	81 e0       	ldi	r24, 0x01	; 1
	bank_data[1] = bitrate;
	
	status = bank_write_internal(0, bank_data);
	
	return status;
}
     698:	28 96       	adiw	r28, 0x08	; 8
     69a:	0f b6       	in	r0, 0x3f	; 63
     69c:	f8 94       	cli
     69e:	de bf       	out	0x3e, r29	; 62
     6a0:	0f be       	out	0x3f, r0	; 63
     6a2:	cd bf       	out	0x3d, r28	; 61
     6a4:	df 91       	pop	r29
     6a6:	cf 91       	pop	r28
     6a8:	1f 91       	pop	r17
     6aa:	08 95       	ret
     6ac:	18 2f       	mov	r17, r24
     6ae:	be 01       	movw	r22, r28
     6b0:	6f 5f       	subi	r22, 0xFF	; 255
     6b2:	7f 4f       	sbci	r23, 0xFF	; 255
     6b4:	80 e0       	ldi	r24, 0x00	; 0
     6b6:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	
	if (bitrate == 0 || bitrate > 14) return INVALID_ARG;
	
	status = bank_read(0, bank_data);
	
	if (status > 0) return status;
     6ba:	81 11       	cpse	r24, r1
     6bc:	ed cf       	rjmp	.-38     	; 0x698 <bank_write_bitrate+0x20>
	
	bank_data[1] = bitrate;
     6be:	1a 83       	std	Y+2, r17	; 0x02
     6c0:	be 01       	movw	r22, r28
     6c2:	6f 5f       	subi	r22, 0xFF	; 255
     6c4:	7f 4f       	sbci	r23, 0xFF	; 255
     6c6:	0e 94 a3 01 	call	0x346	; 0x346 <bank_write_internal.part.0>
	
	status = bank_write_internal(0, bank_data);
	
	return status;
     6ca:	e6 cf       	rjmp	.-52     	; 0x698 <bank_write_bitrate+0x20>

000006cc <bank_read_bitrate>:
}

uint8_t bank_read_bitrate(uint8_t *bitrate)
{
     6cc:	0f 93       	push	r16
     6ce:	1f 93       	push	r17
     6d0:	cf 93       	push	r28
     6d2:	df 93       	push	r29
     6d4:	cd b7       	in	r28, 0x3d	; 61
     6d6:	de b7       	in	r29, 0x3e	; 62
     6d8:	28 97       	sbiw	r28, 0x08	; 8
     6da:	0f b6       	in	r0, 0x3f	; 63
     6dc:	f8 94       	cli
     6de:	de bf       	out	0x3e, r29	; 62
     6e0:	0f be       	out	0x3f, r0	; 63
     6e2:	cd bf       	out	0x3d, r28	; 61
     6e4:	8c 01       	movw	r16, r24
     6e6:	be 01       	movw	r22, r28
     6e8:	6f 5f       	subi	r22, 0xFF	; 255
     6ea:	7f 4f       	sbci	r23, 0xFF	; 255
     6ec:	80 e0       	ldi	r24, 0x00	; 0
     6ee:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	uint8_t bank_data[8];
	uint8_t status = bank_read(0, bank_data);

	*bitrate = bank_data[1];
     6f2:	9a 81       	ldd	r25, Y+2	; 0x02
     6f4:	f8 01       	movw	r30, r16
     6f6:	90 83       	st	Z, r25
	
	if (status > 0) return status;
     6f8:	81 11       	cpse	r24, r1
     6fa:	03 c0       	rjmp	.+6      	; 0x702 <bank_read_bitrate+0x36>
	
	if (bank_data[1] == 0) return EMPTY_DATA;
     6fc:	81 e0       	ldi	r24, 0x01	; 1
     6fe:	91 11       	cpse	r25, r1
     700:	0b c0       	rjmp	.+22     	; 0x718 <bank_read_bitrate+0x4c>
	
	return OK;
}
     702:	28 96       	adiw	r28, 0x08	; 8
     704:	0f b6       	in	r0, 0x3f	; 63
     706:	f8 94       	cli
     708:	de bf       	out	0x3e, r29	; 62
     70a:	0f be       	out	0x3f, r0	; 63
     70c:	cd bf       	out	0x3d, r28	; 61
     70e:	df 91       	pop	r29
     710:	cf 91       	pop	r28
     712:	1f 91       	pop	r17
     714:	0f 91       	pop	r16
     716:	08 95       	ret

	*bitrate = bank_data[1];
	
	if (status > 0) return status;
	
	if (bank_data[1] == 0) return EMPTY_DATA;
     718:	80 e0       	ldi	r24, 0x00	; 0
     71a:	f3 cf       	rjmp	.-26     	; 0x702 <bank_read_bitrate+0x36>

0000071c <bank_write_calibration_date>:
	
	return OK;
}

uint8_t bank_write_calibration_date(uint8_t day, uint8_t month, uint8_t year)
{
     71c:	ff 92       	push	r15
     71e:	0f 93       	push	r16
     720:	1f 93       	push	r17
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
     726:	cd b7       	in	r28, 0x3d	; 61
     728:	de b7       	in	r29, 0x3e	; 62
     72a:	28 97       	sbiw	r28, 0x08	; 8
     72c:	0f b6       	in	r0, 0x3f	; 63
     72e:	f8 94       	cli
     730:	de bf       	out	0x3e, r29	; 62
     732:	0f be       	out	0x3f, r0	; 63
     734:	cd bf       	out	0x3d, r28	; 61
	uint8_t bank_data[8];
	uint8_t status;

	if(	year < 1 || year > 99 || month < 1 || month > 12 || day < 1 || day > 31 ) return INVALID_ARG;
     736:	9f ef       	ldi	r25, 0xFF	; 255
     738:	94 0f       	add	r25, r20
     73a:	93 36       	cpi	r25, 0x63	; 99
     73c:	e0 f4       	brcc	.+56     	; 0x776 <bank_write_calibration_date+0x5a>
     73e:	9f ef       	ldi	r25, 0xFF	; 255
     740:	96 0f       	add	r25, r22
     742:	9c 30       	cpi	r25, 0x0C	; 12
     744:	c0 f4       	brcc	.+48     	; 0x776 <bank_write_calibration_date+0x5a>
     746:	9f ef       	ldi	r25, 0xFF	; 255
     748:	98 0f       	add	r25, r24
     74a:	9f 31       	cpi	r25, 0x1F	; 31
     74c:	a0 f4       	brcc	.+40     	; 0x776 <bank_write_calibration_date+0x5a>
     74e:	14 2f       	mov	r17, r20
     750:	06 2f       	mov	r16, r22
     752:	f8 2e       	mov	r15, r24
     754:	be 01       	movw	r22, r28
     756:	6f 5f       	subi	r22, 0xFF	; 255
     758:	7f 4f       	sbci	r23, 0xFF	; 255
     75a:	80 e0       	ldi	r24, 0x00	; 0
     75c:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	
	status = bank_read(0, bank_data);
	
	if (status > 0) return status;
     760:	81 11       	cpse	r24, r1
     762:	0a c0       	rjmp	.+20     	; 0x778 <bank_write_calibration_date+0x5c>
	
	bank_data[5] = day;
     764:	fe 82       	std	Y+6, r15	; 0x06
	bank_data[6] = month;
     766:	0f 83       	std	Y+7, r16	; 0x07
	bank_data[7] = year;
     768:	18 87       	std	Y+8, r17	; 0x08
     76a:	be 01       	movw	r22, r28
     76c:	6f 5f       	subi	r22, 0xFF	; 255
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 a3 01 	call	0x346	; 0x346 <bank_write_internal.part.0>
	
	status = bank_write_internal(0, bank_data);
	
	return status;
     774:	01 c0       	rjmp	.+2      	; 0x778 <bank_write_calibration_date+0x5c>
uint8_t bank_write_calibration_date(uint8_t day, uint8_t month, uint8_t year)
{
	uint8_t bank_data[8];
	uint8_t status;

	if(	year < 1 || year > 99 || month < 1 || month > 12 || day < 1 || day > 31 ) return INVALID_ARG;
     776:	81 e0       	ldi	r24, 0x01	; 1
	bank_data[7] = year;
	
	status = bank_write_internal(0, bank_data);
	
	return status;
}
     778:	28 96       	adiw	r28, 0x08	; 8
     77a:	0f b6       	in	r0, 0x3f	; 63
     77c:	f8 94       	cli
     77e:	de bf       	out	0x3e, r29	; 62
     780:	0f be       	out	0x3f, r0	; 63
     782:	cd bf       	out	0x3d, r28	; 61
     784:	df 91       	pop	r29
     786:	cf 91       	pop	r28
     788:	1f 91       	pop	r17
     78a:	0f 91       	pop	r16
     78c:	ff 90       	pop	r15
     78e:	08 95       	ret

00000790 <bank_read_calibration_date>:

uint8_t bank_read_calibration_date(uint8_t *day, uint8_t *month, uint8_t *year)
{
     790:	cf 92       	push	r12
     792:	df 92       	push	r13
     794:	ef 92       	push	r14
     796:	ff 92       	push	r15
     798:	0f 93       	push	r16
     79a:	1f 93       	push	r17
     79c:	cf 93       	push	r28
     79e:	df 93       	push	r29
     7a0:	cd b7       	in	r28, 0x3d	; 61
     7a2:	de b7       	in	r29, 0x3e	; 62
     7a4:	28 97       	sbiw	r28, 0x08	; 8
     7a6:	0f b6       	in	r0, 0x3f	; 63
     7a8:	f8 94       	cli
     7aa:	de bf       	out	0x3e, r29	; 62
     7ac:	0f be       	out	0x3f, r0	; 63
     7ae:	cd bf       	out	0x3d, r28	; 61
     7b0:	6c 01       	movw	r12, r24
     7b2:	7b 01       	movw	r14, r22
     7b4:	8a 01       	movw	r16, r20
     7b6:	be 01       	movw	r22, r28
     7b8:	6f 5f       	subi	r22, 0xFF	; 255
     7ba:	7f 4f       	sbci	r23, 0xFF	; 255
     7bc:	80 e0       	ldi	r24, 0x00	; 0
     7be:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	uint8_t bank_data[8];
	uint8_t status = bank_read(0, bank_data);
	
	*day = bank_data[5];
     7c2:	9e 81       	ldd	r25, Y+6	; 0x06
     7c4:	f6 01       	movw	r30, r12
     7c6:	90 83       	st	Z, r25
	*month = bank_data[6];
     7c8:	2f 81       	ldd	r18, Y+7	; 0x07
     7ca:	f7 01       	movw	r30, r14
     7cc:	20 83       	st	Z, r18
	*year = bank_data[7];
     7ce:	38 85       	ldd	r19, Y+8	; 0x08
     7d0:	f8 01       	movw	r30, r16
     7d2:	30 83       	st	Z, r19
	
	if (status > 0) return status;
     7d4:	81 11       	cpse	r24, r1
     7d6:	07 c0       	rjmp	.+14     	; 0x7e6 <bank_read_calibration_date+0x56>
	
	if (bank_data[5] == 0 || bank_data[6] == 0 || bank_data[7] == 0) return EMPTY_DATA;
     7d8:	81 e0       	ldi	r24, 0x01	; 1
     7da:	99 23       	and	r25, r25
     7dc:	21 f0       	breq	.+8      	; 0x7e6 <bank_read_calibration_date+0x56>
     7de:	22 23       	and	r18, r18
     7e0:	11 f0       	breq	.+4      	; 0x7e6 <bank_read_calibration_date+0x56>
     7e2:	31 11       	cpse	r19, r1
     7e4:	0f c0       	rjmp	.+30     	; 0x804 <bank_read_calibration_date+0x74>
	
	return OK;
}
     7e6:	28 96       	adiw	r28, 0x08	; 8
     7e8:	0f b6       	in	r0, 0x3f	; 63
     7ea:	f8 94       	cli
     7ec:	de bf       	out	0x3e, r29	; 62
     7ee:	0f be       	out	0x3f, r0	; 63
     7f0:	cd bf       	out	0x3d, r28	; 61
     7f2:	df 91       	pop	r29
     7f4:	cf 91       	pop	r28
     7f6:	1f 91       	pop	r17
     7f8:	0f 91       	pop	r16
     7fa:	ff 90       	pop	r15
     7fc:	ef 90       	pop	r14
     7fe:	df 90       	pop	r13
     800:	cf 90       	pop	r12
     802:	08 95       	ret
	*month = bank_data[6];
	*year = bank_data[7];
	
	if (status > 0) return status;
	
	if (bank_data[5] == 0 || bank_data[6] == 0 || bank_data[7] == 0) return EMPTY_DATA;
     804:	80 e0       	ldi	r24, 0x00	; 0
     806:	ef cf       	rjmp	.-34     	; 0x7e6 <bank_read_calibration_date+0x56>

00000808 <bank_write_check_date>:
	
	return OK;
}

uint8_t bank_write_check_date(uint8_t day, uint8_t month, uint8_t year)
{
     808:	ff 92       	push	r15
     80a:	0f 93       	push	r16
     80c:	1f 93       	push	r17
     80e:	cf 93       	push	r28
     810:	df 93       	push	r29
     812:	cd b7       	in	r28, 0x3d	; 61
     814:	de b7       	in	r29, 0x3e	; 62
     816:	28 97       	sbiw	r28, 0x08	; 8
     818:	0f b6       	in	r0, 0x3f	; 63
     81a:	f8 94       	cli
     81c:	de bf       	out	0x3e, r29	; 62
     81e:	0f be       	out	0x3f, r0	; 63
     820:	cd bf       	out	0x3d, r28	; 61
	uint8_t bank_data[8];
	uint8_t status;

	if(	year < 1 || year > 99 || month < 1 || month > 12 || day < 1 || day > 31 ) return INVALID_ARG;
     822:	9f ef       	ldi	r25, 0xFF	; 255
     824:	94 0f       	add	r25, r20
     826:	93 36       	cpi	r25, 0x63	; 99
     828:	e0 f4       	brcc	.+56     	; 0x862 <bank_write_check_date+0x5a>
     82a:	9f ef       	ldi	r25, 0xFF	; 255
     82c:	96 0f       	add	r25, r22
     82e:	9c 30       	cpi	r25, 0x0C	; 12
     830:	c0 f4       	brcc	.+48     	; 0x862 <bank_write_check_date+0x5a>
     832:	9f ef       	ldi	r25, 0xFF	; 255
     834:	98 0f       	add	r25, r24
     836:	9f 31       	cpi	r25, 0x1F	; 31
     838:	a0 f4       	brcc	.+40     	; 0x862 <bank_write_check_date+0x5a>
     83a:	14 2f       	mov	r17, r20
     83c:	06 2f       	mov	r16, r22
     83e:	f8 2e       	mov	r15, r24
     840:	be 01       	movw	r22, r28
     842:	6f 5f       	subi	r22, 0xFF	; 255
     844:	7f 4f       	sbci	r23, 0xFF	; 255
     846:	80 e0       	ldi	r24, 0x00	; 0
     848:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	
	status = bank_read(0, bank_data);
	
	if (status > 0) return status;
     84c:	81 11       	cpse	r24, r1
     84e:	0a c0       	rjmp	.+20     	; 0x864 <bank_write_check_date+0x5c>
	
	bank_data[2] = day;
     850:	fb 82       	std	Y+3, r15	; 0x03
	bank_data[3] = month;
     852:	0c 83       	std	Y+4, r16	; 0x04
	bank_data[4] = year;
     854:	1d 83       	std	Y+5, r17	; 0x05
     856:	be 01       	movw	r22, r28
     858:	6f 5f       	subi	r22, 0xFF	; 255
     85a:	7f 4f       	sbci	r23, 0xFF	; 255
     85c:	0e 94 a3 01 	call	0x346	; 0x346 <bank_write_internal.part.0>
	
	status = bank_write_internal(0, bank_data);
	
	return status;
     860:	01 c0       	rjmp	.+2      	; 0x864 <bank_write_check_date+0x5c>
uint8_t bank_write_check_date(uint8_t day, uint8_t month, uint8_t year)
{
	uint8_t bank_data[8];
	uint8_t status;

	if(	year < 1 || year > 99 || month < 1 || month > 12 || day < 1 || day > 31 ) return INVALID_ARG;
     862:	81 e0       	ldi	r24, 0x01	; 1
	bank_data[4] = year;
	
	status = bank_write_internal(0, bank_data);
	
	return status;
}
     864:	28 96       	adiw	r28, 0x08	; 8
     866:	0f b6       	in	r0, 0x3f	; 63
     868:	f8 94       	cli
     86a:	de bf       	out	0x3e, r29	; 62
     86c:	0f be       	out	0x3f, r0	; 63
     86e:	cd bf       	out	0x3d, r28	; 61
     870:	df 91       	pop	r29
     872:	cf 91       	pop	r28
     874:	1f 91       	pop	r17
     876:	0f 91       	pop	r16
     878:	ff 90       	pop	r15
     87a:	08 95       	ret

0000087c <bank_read_check_date>:

uint8_t bank_read_check_date(uint8_t *day, uint8_t *month, uint8_t *year)
{
     87c:	cf 92       	push	r12
     87e:	df 92       	push	r13
     880:	ef 92       	push	r14
     882:	ff 92       	push	r15
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
     88c:	cd b7       	in	r28, 0x3d	; 61
     88e:	de b7       	in	r29, 0x3e	; 62
     890:	28 97       	sbiw	r28, 0x08	; 8
     892:	0f b6       	in	r0, 0x3f	; 63
     894:	f8 94       	cli
     896:	de bf       	out	0x3e, r29	; 62
     898:	0f be       	out	0x3f, r0	; 63
     89a:	cd bf       	out	0x3d, r28	; 61
     89c:	6c 01       	movw	r12, r24
     89e:	7b 01       	movw	r14, r22
     8a0:	8a 01       	movw	r16, r20
     8a2:	be 01       	movw	r22, r28
     8a4:	6f 5f       	subi	r22, 0xFF	; 255
     8a6:	7f 4f       	sbci	r23, 0xFF	; 255
     8a8:	80 e0       	ldi	r24, 0x00	; 0
     8aa:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	uint8_t bank_data[8];
	uint8_t status = bank_read(0, bank_data);
	
	*day = bank_data[2];
     8ae:	9b 81       	ldd	r25, Y+3	; 0x03
     8b0:	f6 01       	movw	r30, r12
     8b2:	90 83       	st	Z, r25
	*month = bank_data[3];
     8b4:	2c 81       	ldd	r18, Y+4	; 0x04
     8b6:	f7 01       	movw	r30, r14
     8b8:	20 83       	st	Z, r18
	*year = bank_data[4];
     8ba:	3d 81       	ldd	r19, Y+5	; 0x05
     8bc:	f8 01       	movw	r30, r16
     8be:	30 83       	st	Z, r19
	
	if (status > 0) return status;
     8c0:	81 11       	cpse	r24, r1
     8c2:	07 c0       	rjmp	.+14     	; 0x8d2 <bank_read_check_date+0x56>
	
	if (bank_data[2] == 0 || bank_data[3] == 0 || bank_data[4] == 0) return EMPTY_DATA;
     8c4:	81 e0       	ldi	r24, 0x01	; 1
     8c6:	99 23       	and	r25, r25
     8c8:	21 f0       	breq	.+8      	; 0x8d2 <bank_read_check_date+0x56>
     8ca:	22 23       	and	r18, r18
     8cc:	11 f0       	breq	.+4      	; 0x8d2 <bank_read_check_date+0x56>
     8ce:	31 11       	cpse	r19, r1
     8d0:	0f c0       	rjmp	.+30     	; 0x8f0 <bank_read_check_date+0x74>
	
	return OK;
}
     8d2:	28 96       	adiw	r28, 0x08	; 8
     8d4:	0f b6       	in	r0, 0x3f	; 63
     8d6:	f8 94       	cli
     8d8:	de bf       	out	0x3e, r29	; 62
     8da:	0f be       	out	0x3f, r0	; 63
     8dc:	cd bf       	out	0x3d, r28	; 61
     8de:	df 91       	pop	r29
     8e0:	cf 91       	pop	r28
     8e2:	1f 91       	pop	r17
     8e4:	0f 91       	pop	r16
     8e6:	ff 90       	pop	r15
     8e8:	ef 90       	pop	r14
     8ea:	df 90       	pop	r13
     8ec:	cf 90       	pop	r12
     8ee:	08 95       	ret
	*month = bank_data[3];
	*year = bank_data[4];
	
	if (status > 0) return status;
	
	if (bank_data[2] == 0 || bank_data[3] == 0 || bank_data[4] == 0) return EMPTY_DATA;
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	ef cf       	rjmp	.-34     	; 0x8d2 <bank_read_check_date+0x56>

000008f4 <bank_write_calibration_flag>:
	
	return OK;
}

uint8_t bank_write_calibration_flag(uint8_t calibration_flag)
{
     8f4:	1f 93       	push	r17
     8f6:	cf 93       	push	r28
     8f8:	df 93       	push	r29
     8fa:	cd b7       	in	r28, 0x3d	; 61
     8fc:	de b7       	in	r29, 0x3e	; 62
     8fe:	28 97       	sbiw	r28, 0x08	; 8
     900:	0f b6       	in	r0, 0x3f	; 63
     902:	f8 94       	cli
     904:	de bf       	out	0x3e, r29	; 62
     906:	0f be       	out	0x3f, r0	; 63
     908:	cd bf       	out	0x3d, r28	; 61
	uint8_t bank_data[8];
	uint8_t status;

	if(calibration_flag > 2) return INVALID_ARG;
     90a:	83 30       	cpi	r24, 0x03	; 3
     90c:	58 f0       	brcs	.+22     	; 0x924 <bank_write_calibration_flag+0x30>
     90e:	81 e0       	ldi	r24, 0x01	; 1
	bank_data[0] = calibration_flag;
	
	status = bank_write_internal(1, bank_data);
	
	return status;
}
     910:	28 96       	adiw	r28, 0x08	; 8
     912:	0f b6       	in	r0, 0x3f	; 63
     914:	f8 94       	cli
     916:	de bf       	out	0x3e, r29	; 62
     918:	0f be       	out	0x3f, r0	; 63
     91a:	cd bf       	out	0x3d, r28	; 61
     91c:	df 91       	pop	r29
     91e:	cf 91       	pop	r28
     920:	1f 91       	pop	r17
     922:	08 95       	ret
     924:	18 2f       	mov	r17, r24
     926:	be 01       	movw	r22, r28
     928:	6f 5f       	subi	r22, 0xFF	; 255
     92a:	7f 4f       	sbci	r23, 0xFF	; 255
     92c:	81 e0       	ldi	r24, 0x01	; 1
     92e:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>

	if(calibration_flag > 2) return INVALID_ARG;
	
	status = bank_read(1, bank_data);
	
	if (status > 0) return status;
     932:	81 11       	cpse	r24, r1
     934:	ed cf       	rjmp	.-38     	; 0x910 <bank_write_calibration_flag+0x1c>
	
	bank_data[0] = calibration_flag;
     936:	19 83       	std	Y+1, r17	; 0x01
     938:	be 01       	movw	r22, r28
     93a:	6f 5f       	subi	r22, 0xFF	; 255
     93c:	7f 4f       	sbci	r23, 0xFF	; 255
     93e:	81 e0       	ldi	r24, 0x01	; 1
     940:	0e 94 a3 01 	call	0x346	; 0x346 <bank_write_internal.part.0>
	
	status = bank_write_internal(1, bank_data);
	
	return status;
     944:	e5 cf       	rjmp	.-54     	; 0x910 <bank_write_calibration_flag+0x1c>

00000946 <bank_read_calibration_flag>:
}

uint8_t bank_read_calibration_flag(uint8_t *calibration_flag)
{
     946:	0f 93       	push	r16
     948:	1f 93       	push	r17
     94a:	cf 93       	push	r28
     94c:	df 93       	push	r29
     94e:	cd b7       	in	r28, 0x3d	; 61
     950:	de b7       	in	r29, 0x3e	; 62
     952:	28 97       	sbiw	r28, 0x08	; 8
     954:	0f b6       	in	r0, 0x3f	; 63
     956:	f8 94       	cli
     958:	de bf       	out	0x3e, r29	; 62
     95a:	0f be       	out	0x3f, r0	; 63
     95c:	cd bf       	out	0x3d, r28	; 61
     95e:	8c 01       	movw	r16, r24
     960:	be 01       	movw	r22, r28
     962:	6f 5f       	subi	r22, 0xFF	; 255
     964:	7f 4f       	sbci	r23, 0xFF	; 255
     966:	81 e0       	ldi	r24, 0x01	; 1
     968:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <bank_read.part.2>
	uint8_t bank_data[8];
	uint8_t status = bank_read(1, bank_data);
	
	*calibration_flag = bank_data[0];
     96c:	99 81       	ldd	r25, Y+1	; 0x01
     96e:	f8 01       	movw	r30, r16
     970:	90 83       	st	Z, r25
	
	if (status > 0) return status;
     972:	81 11       	cpse	r24, r1
     974:	03 c0       	rjmp	.+6      	; 0x97c <bank_read_calibration_flag+0x36>
	
	if (bank_data[0] == 0) return EMPTY_DATA;
     976:	81 e0       	ldi	r24, 0x01	; 1
     978:	91 11       	cpse	r25, r1
     97a:	0b c0       	rjmp	.+22     	; 0x992 <bank_read_calibration_flag+0x4c>
	
	return OK;
     97c:	28 96       	adiw	r28, 0x08	; 8
     97e:	0f b6       	in	r0, 0x3f	; 63
     980:	f8 94       	cli
     982:	de bf       	out	0x3e, r29	; 62
     984:	0f be       	out	0x3f, r0	; 63
     986:	cd bf       	out	0x3d, r28	; 61
     988:	df 91       	pop	r29
     98a:	cf 91       	pop	r28
     98c:	1f 91       	pop	r17
     98e:	0f 91       	pop	r16
     990:	08 95       	ret
	
	*calibration_flag = bank_data[0];
	
	if (status > 0) return status;
	
	if (bank_data[0] == 0) return EMPTY_DATA;
     992:	80 e0       	ldi	r24, 0x00	; 0
     994:	f3 cf       	rjmp	.-26     	; 0x97c <bank_read_calibration_flag+0x36>

00000996 <non_volatile_memory_read>:
	for(;count!=0;count--) wait_25us(4000);
}

uint8_t non_volatile_memory_read(uint8_t bank_index, uint8_t bank_byte_index)
{
	uint16_t eeprom_address = BANK_EEPROM_START_ADDRESS + (bank_index * BANK_LENGTH) + bank_byte_index;
     996:	70 e0       	ldi	r23, 0x00	; 0
     998:	9a e0       	ldi	r25, 0x0A	; 10
     99a:	89 9f       	mul	r24, r25
     99c:	60 0d       	add	r22, r0
     99e:	71 1d       	adc	r23, r1
     9a0:	11 24       	eor	r1, r1
	return 0;
}

uint8_t eeprom_read(uint16_t address)
{
	while(EECR & 0x02);
     9a2:	e1 99       	sbic	0x1c, 1	; 28
     9a4:	fe cf       	rjmp	.-4      	; 0x9a2 <non_volatile_memory_read+0xc>
	EEAR = address;
     9a6:	7f bb       	out	0x1f, r23	; 31
     9a8:	6e bb       	out	0x1e, r22	; 30
	EECR |= 0x01;
     9aa:	e0 9a       	sbi	0x1c, 0	; 28
	return EEDR;
     9ac:	8d b3       	in	r24, 0x1d	; 29
	uint16_t eeprom_address = BANK_EEPROM_START_ADDRESS + (bank_index * BANK_LENGTH) + bank_byte_index;
	
	uint8_t bank_data = eeprom_read(eeprom_address);

	return bank_data;
}
     9ae:	08 95       	ret

000009b0 <non_volatile_memory_write>:

void non_volatile_memory_write(uint8_t bank_index, uint8_t bank_byte_index, uint8_t bank_data)
{
	uint16_t eeprom_address = BANK_EEPROM_START_ADDRESS + (bank_index * BANK_LENGTH) + bank_byte_index;
     9b0:	70 e0       	ldi	r23, 0x00	; 0
     9b2:	9a e0       	ldi	r25, 0x0A	; 10
     9b4:	89 9f       	mul	r24, r25
     9b6:	60 0d       	add	r22, r0
     9b8:	71 1d       	adc	r23, r1
     9ba:	11 24       	eor	r1, r1
	return ubrrl_param;
}

void eeprom_write(uint16_t address, uint8_t data)
{
	while(EECR & 0x02);
     9bc:	e1 99       	sbic	0x1c, 1	; 28
     9be:	fe cf       	rjmp	.-4      	; 0x9bc <non_volatile_memory_write+0xc>
	EEAR = address;
     9c0:	7f bb       	out	0x1f, r23	; 31
     9c2:	6e bb       	out	0x1e, r22	; 30
	EEDR = data;
     9c4:	4d bb       	out	0x1d, r20	; 29
	EECR |= 0x04;
     9c6:	e2 9a       	sbi	0x1c, 2	; 28
	EECR |= 0x02;
     9c8:	e1 9a       	sbi	0x1c, 1	; 28
     9ca:	08 95       	ret

000009cc <__vector_11>:
// PRZERWANIA
////////////////////////////////////////////////////////////////

//Przerwanie, procedura odbioru ramki
ISR(USART_RXC_vect)
{
     9cc:	1f 92       	push	r1
     9ce:	0f 92       	push	r0
     9d0:	0f b6       	in	r0, 0x3f	; 63
     9d2:	0f 92       	push	r0
     9d4:	11 24       	eor	r1, r1
     9d6:	2f 93       	push	r18
     9d8:	4f 93       	push	r20
     9da:	5f 93       	push	r21
     9dc:	8f 93       	push	r24
     9de:	9f 93       	push	r25
     9e0:	ef 93       	push	r30
     9e2:	ff 93       	push	r31
	//---------------------------------------------------------------------------//----------
	// Preambua 0x55 | Dugo L | Dugo H | Adres |  Typ  | Rozkaz | 0x00 | Dane | Suma |
	//---------------------------------------------------------------------------//----------
	uint8_t rx_data = REG_UDR;
     9e4:	2c b1       	in	r18, 0x0c	; 12
	rx_data_frame[rx_data_counter++] = rx_data;
     9e6:	80 91 84 02 	lds	r24, 0x0284	; 0x800284 <rx_data_counter>
     9ea:	90 91 85 02 	lds	r25, 0x0285	; 0x800285 <rx_data_counter+0x1>
     9ee:	ac 01       	movw	r20, r24
     9f0:	4f 5f       	subi	r20, 0xFF	; 255
     9f2:	5f 4f       	sbci	r21, 0xFF	; 255
     9f4:	50 93 85 02 	sts	0x0285, r21	; 0x800285 <rx_data_counter+0x1>
     9f8:	40 93 84 02 	sts	0x0284, r20	; 0x800284 <rx_data_counter>
     9fc:	fc 01       	movw	r30, r24
     9fe:	e2 51       	subi	r30, 0x12	; 18
     a00:	fe 4f       	sbci	r31, 0xFE	; 254
     a02:	20 83       	st	Z, r18
	rx_frame_sum += rx_data;
     a04:	80 91 ed 01 	lds	r24, 0x01ED	; 0x8001ed <rx_frame_sum>
     a08:	82 0f       	add	r24, r18
     a0a:	80 93 ed 01 	sts	0x01ED, r24	; 0x8001ed <rx_frame_sum>
	LED_RX_ON;
     a0e:	ac 98       	cbi	0x15, 4	; 21
	
	if((rx_data_counter == 1) && (rx_data != PREAMBLE_VALUE))
     a10:	80 91 84 02 	lds	r24, 0x0284	; 0x800284 <rx_data_counter>
     a14:	90 91 85 02 	lds	r25, 0x0285	; 0x800285 <rx_data_counter+0x1>
     a18:	01 97       	sbiw	r24, 0x01	; 1
     a1a:	09 f4       	brne	.+2      	; 0xa1e <__vector_11+0x52>
     a1c:	87 c0       	rjmp	.+270    	; 0xb2c <__vector_11+0x160>
	{
		rx_frame_sum = 0;
		rx_data_counter = 0;
	}
	if(rx_data_counter == 2){
     a1e:	80 91 84 02 	lds	r24, 0x0284	; 0x800284 <rx_data_counter>
     a22:	90 91 85 02 	lds	r25, 0x0285	; 0x800285 <rx_data_counter+0x1>
     a26:	02 97       	sbiw	r24, 0x02	; 2
     a28:	09 f4       	brne	.+2      	; 0xa2c <__vector_11+0x60>
     a2a:	72 c0       	rjmp	.+228    	; 0xb10 <__vector_11+0x144>
		time_buf0 =0;
		flaga_tim0 = 1;
		rx_frame_length = rx_data;
	}

	if(rx_data_counter == 3)
     a2c:	80 91 84 02 	lds	r24, 0x0284	; 0x800284 <rx_data_counter>
     a30:	90 91 85 02 	lds	r25, 0x0285	; 0x800285 <rx_data_counter+0x1>
     a34:	03 97       	sbiw	r24, 0x03	; 3
     a36:	09 f4       	brne	.+2      	; 0xa3a <__vector_11+0x6e>
     a38:	53 c0       	rjmp	.+166    	; 0xae0 <__vector_11+0x114>
	{
		rx_frame_length |= rx_data<<8;
		if(rx_frame_length > RX_MAX_DATA_LENGTH) rx_frame_length = RX_MAX_DATA_LENGTH;
	}
	
	if(rx_data_counter == rx_frame_length)
     a3a:	40 91 84 02 	lds	r20, 0x0284	; 0x800284 <rx_data_counter>
     a3e:	50 91 85 02 	lds	r21, 0x0285	; 0x800285 <rx_data_counter+0x1>
     a42:	80 91 8a 00 	lds	r24, 0x008A	; 0x80008a <rx_frame_length>
     a46:	90 91 8b 00 	lds	r25, 0x008B	; 0x80008b <rx_frame_length+0x1>
     a4a:	48 17       	cp	r20, r24
     a4c:	59 07       	cpc	r21, r25
     a4e:	61 f0       	breq	.+24     	; 0xa68 <__vector_11+0x9c>
		LED_RX_OFF;
		
		rx_frame_sum = 0;
		rx_data_counter = 0;
	}
}
     a50:	ff 91       	pop	r31
     a52:	ef 91       	pop	r30
     a54:	9f 91       	pop	r25
     a56:	8f 91       	pop	r24
     a58:	5f 91       	pop	r21
     a5a:	4f 91       	pop	r20
     a5c:	2f 91       	pop	r18
     a5e:	0f 90       	pop	r0
     a60:	0f be       	out	0x3f, r0	; 63
     a62:	0f 90       	pop	r0
     a64:	1f 90       	pop	r1
     a66:	18 95       	reti
		if(rx_frame_length > RX_MAX_DATA_LENGTH) rx_frame_length = RX_MAX_DATA_LENGTH;
	}
	
	if(rx_data_counter == rx_frame_length)
	{
		time_buf0 =0;
     a68:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <time_buf0+0x1>
     a6c:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <time_buf0>
		flaga_tim0 = 0;
     a70:	10 92 87 00 	sts	0x0087, r1	; 0x800087 <flaga_tim0>
		
		rx_frame_sum -= rx_data;
     a74:	80 91 ed 01 	lds	r24, 0x01ED	; 0x8001ed <rx_frame_sum>
     a78:	82 1b       	sub	r24, r18
     a7a:	80 93 ed 01 	sts	0x01ED, r24	; 0x8001ed <rx_frame_sum>
		if(	((rx_data_frame[SLOT_ADDRESS] == slot_address1) || (rx_data_frame[SLOT_ADDRESS] == slot_address2) || (rx_data_frame[SLOT_ADDRESS] == 0xFF)) &&
     a7e:	90 91 f1 01 	lds	r25, 0x01F1	; 0x8001f1 <rx_data_frame+0x3>
     a82:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <slot_address1>
     a86:	98 17       	cp	r25, r24
     a88:	91 f0       	breq	.+36     	; 0xaae <__vector_11+0xe2>
     a8a:	90 91 f1 01 	lds	r25, 0x01F1	; 0x8001f1 <rx_data_frame+0x3>
     a8e:	80 91 88 00 	lds	r24, 0x0088	; 0x800088 <slot_address2>
     a92:	98 17       	cp	r25, r24
     a94:	61 f0       	breq	.+24     	; 0xaae <__vector_11+0xe2>
     a96:	80 91 f1 01 	lds	r24, 0x01F1	; 0x8001f1 <rx_data_frame+0x3>
     a9a:	8f 3f       	cpi	r24, 0xFF	; 255
     a9c:	41 f0       	breq	.+16     	; 0xaae <__vector_11+0xe2>
		((rx_data_frame[MODULE_TYPE] == MODULE_TYPE_VAL) || (rx_data_frame[MODULE_TYPE] == 0x00))&& (rx_data_frame[rx_data_counter-1] == rx_frame_sum)){
			rx_frame_receive_flag = 1;
			LED_OK_ON;
		}
		else
		LED_RX_OFF;
     a9e:	ac 9a       	sbi	0x15, 4	; 21
		
		rx_frame_sum = 0;
     aa0:	10 92 ed 01 	sts	0x01ED, r1	; 0x8001ed <rx_frame_sum>
		rx_data_counter = 0;
     aa4:	10 92 85 02 	sts	0x0285, r1	; 0x800285 <rx_data_counter+0x1>
     aa8:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <rx_data_counter>
	}
}
     aac:	d1 cf       	rjmp	.-94     	; 0xa50 <__vector_11+0x84>
		time_buf0 =0;
		flaga_tim0 = 0;
		
		rx_frame_sum -= rx_data;
		if(	((rx_data_frame[SLOT_ADDRESS] == slot_address1) || (rx_data_frame[SLOT_ADDRESS] == slot_address2) || (rx_data_frame[SLOT_ADDRESS] == 0xFF)) &&
		((rx_data_frame[MODULE_TYPE] == MODULE_TYPE_VAL) || (rx_data_frame[MODULE_TYPE] == 0x00))&& (rx_data_frame[rx_data_counter-1] == rx_frame_sum)){
     aae:	80 91 f2 01 	lds	r24, 0x01F2	; 0x8001f2 <rx_data_frame+0x4>
	{
		time_buf0 =0;
		flaga_tim0 = 0;
		
		rx_frame_sum -= rx_data;
		if(	((rx_data_frame[SLOT_ADDRESS] == slot_address1) || (rx_data_frame[SLOT_ADDRESS] == slot_address2) || (rx_data_frame[SLOT_ADDRESS] == 0xFF)) &&
     ab2:	83 30       	cpi	r24, 0x03	; 3
     ab4:	21 f0       	breq	.+8      	; 0xabe <__vector_11+0xf2>
		((rx_data_frame[MODULE_TYPE] == MODULE_TYPE_VAL) || (rx_data_frame[MODULE_TYPE] == 0x00))&& (rx_data_frame[rx_data_counter-1] == rx_frame_sum)){
     ab6:	80 91 f2 01 	lds	r24, 0x01F2	; 0x8001f2 <rx_data_frame+0x4>
     aba:	81 11       	cpse	r24, r1
     abc:	f0 cf       	rjmp	.-32     	; 0xa9e <__vector_11+0xd2>
     abe:	e0 91 84 02 	lds	r30, 0x0284	; 0x800284 <rx_data_counter>
     ac2:	f0 91 85 02 	lds	r31, 0x0285	; 0x800285 <rx_data_counter+0x1>
     ac6:	e3 51       	subi	r30, 0x13	; 19
     ac8:	fe 4f       	sbci	r31, 0xFE	; 254
     aca:	90 81       	ld	r25, Z
     acc:	80 91 ed 01 	lds	r24, 0x01ED	; 0x8001ed <rx_frame_sum>
     ad0:	98 13       	cpse	r25, r24
     ad2:	e5 cf       	rjmp	.-54     	; 0xa9e <__vector_11+0xd2>
			rx_frame_receive_flag = 1;
     ad4:	81 e0       	ldi	r24, 0x01	; 1
     ad6:	80 93 ea 02 	sts	0x02EA, r24	; 0x8002ea <rx_frame_receive_flag>
			LED_OK_ON;
     ada:	ae 9a       	sbi	0x15, 6	; 21
     adc:	ad 98       	cbi	0x15, 5	; 21
     ade:	e0 cf       	rjmp	.-64     	; 0xaa0 <__vector_11+0xd4>
		rx_frame_length = rx_data;
	}

	if(rx_data_counter == 3)
	{
		rx_frame_length |= rx_data<<8;
     ae0:	80 91 8a 00 	lds	r24, 0x008A	; 0x80008a <rx_frame_length>
     ae4:	90 91 8b 00 	lds	r25, 0x008B	; 0x80008b <rx_frame_length+0x1>
     ae8:	92 2b       	or	r25, r18
     aea:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <rx_frame_length+0x1>
     aee:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <rx_frame_length>
		if(rx_frame_length > RX_MAX_DATA_LENGTH) rx_frame_length = RX_MAX_DATA_LENGTH;
     af2:	80 91 8a 00 	lds	r24, 0x008A	; 0x80008a <rx_frame_length>
     af6:	90 91 8b 00 	lds	r25, 0x008B	; 0x80008b <rx_frame_length+0x1>
     afa:	87 39       	cpi	r24, 0x97	; 151
     afc:	91 05       	cpc	r25, r1
     afe:	08 f4       	brcc	.+2      	; 0xb02 <__vector_11+0x136>
     b00:	9c cf       	rjmp	.-200    	; 0xa3a <__vector_11+0x6e>
     b02:	86 e9       	ldi	r24, 0x96	; 150
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <rx_frame_length+0x1>
     b0a:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <rx_frame_length>
     b0e:	95 cf       	rjmp	.-214    	; 0xa3a <__vector_11+0x6e>
	{
		rx_frame_sum = 0;
		rx_data_counter = 0;
	}
	if(rx_data_counter == 2){
		time_buf0 =0;
     b10:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <time_buf0+0x1>
     b14:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <time_buf0>
		flaga_tim0 = 1;
     b18:	81 e0       	ldi	r24, 0x01	; 1
     b1a:	80 93 87 00 	sts	0x0087, r24	; 0x800087 <flaga_tim0>
		rx_frame_length = rx_data;
     b1e:	82 2f       	mov	r24, r18
     b20:	90 e0       	ldi	r25, 0x00	; 0
     b22:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <rx_frame_length+0x1>
     b26:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <rx_frame_length>
     b2a:	80 cf       	rjmp	.-256    	; 0xa2c <__vector_11+0x60>
	uint8_t rx_data = REG_UDR;
	rx_data_frame[rx_data_counter++] = rx_data;
	rx_frame_sum += rx_data;
	LED_RX_ON;
	
	if((rx_data_counter == 1) && (rx_data != PREAMBLE_VALUE))
     b2c:	25 35       	cpi	r18, 0x55	; 85
     b2e:	09 f4       	brne	.+2      	; 0xb32 <__vector_11+0x166>
     b30:	76 cf       	rjmp	.-276    	; 0xa1e <__vector_11+0x52>
	{
		rx_frame_sum = 0;
     b32:	10 92 ed 01 	sts	0x01ED, r1	; 0x8001ed <rx_frame_sum>
		rx_data_counter = 0;
     b36:	10 92 85 02 	sts	0x0285, r1	; 0x800285 <rx_data_counter+0x1>
     b3a:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <rx_data_counter>
     b3e:	6f cf       	rjmp	.-290    	; 0xa1e <__vector_11+0x52>

00000b40 <__vector_19>:
	}
}

// Przerwanie co 1 ms
ISR(TIMER0_COMP_vect)
{
     b40:	1f 92       	push	r1
     b42:	0f 92       	push	r0
     b44:	0f b6       	in	r0, 0x3f	; 63
     b46:	0f 92       	push	r0
     b48:	11 24       	eor	r1, r1
     b4a:	8f 93       	push	r24
     b4c:	9f 93       	push	r25
	if(flaga_tim0){
     b4e:	80 91 87 00 	lds	r24, 0x0087	; 0x800087 <flaga_tim0>
     b52:	88 23       	and	r24, r24
     b54:	01 f1       	breq	.+64     	; 0xb96 <__vector_19+0x56>
		time_buf0++;
     b56:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <time_buf0>
     b5a:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <time_buf0+0x1>
     b5e:	01 96       	adiw	r24, 0x01	; 1
     b60:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <time_buf0+0x1>
     b64:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <time_buf0>
		if(time_buf0 >= 10){
     b68:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <time_buf0>
     b6c:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <time_buf0+0x1>
     b70:	0a 97       	sbiw	r24, 0x0a	; 10
     b72:	88 f0       	brcs	.+34     	; 0xb96 <__vector_19+0x56>
			time_buf0 = 0;
     b74:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <time_buf0+0x1>
     b78:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <time_buf0>
			flaga_tim0 = 0;
     b7c:	10 92 87 00 	sts	0x0087, r1	; 0x800087 <flaga_tim0>
			rx_frame_length = 0;
     b80:	10 92 8b 00 	sts	0x008B, r1	; 0x80008b <rx_frame_length+0x1>
     b84:	10 92 8a 00 	sts	0x008A, r1	; 0x80008a <rx_frame_length>
			rx_frame_sum = 0;
     b88:	10 92 ed 01 	sts	0x01ED, r1	; 0x8001ed <rx_frame_sum>
			rx_data_counter = 0;
     b8c:	10 92 85 02 	sts	0x0285, r1	; 0x800285 <rx_data_counter+0x1>
     b90:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <rx_data_counter>
			LED_RX_OFF;
     b94:	ac 9a       	sbi	0x15, 4	; 21
		}
	}
}
     b96:	9f 91       	pop	r25
     b98:	8f 91       	pop	r24
     b9a:	0f 90       	pop	r0
     b9c:	0f be       	out	0x3f, r0	; 63
     b9e:	0f 90       	pop	r0
     ba0:	1f 90       	pop	r1
     ba2:	18 95       	reti

00000ba4 <Get_ADC_Val>:
	}
	_delay_us(DELAY_FOR_STABLE_US);
}

//Pobierz warto ADC z danego kanau REF_CFG = EXTERNAL/INTERNAL, RES_CFG = BIT10/BIT16
uint16_t Get_ADC_Val(uint8_t CHANNEL, REF_Type REF_CFG, RES_Type RES_CFG){
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
	uint8_t DATA_H = 0, DATA_L = 0;
	uint16_t DATA = 0;
	uint8_t CONF_REG = 0;
	
	if(REF_CFG == INTERNAL) CONF_REG |= INTERNAL_REF;
	else if(REF_CFG == EXTERNAL) CONF_REG |= EXTERNAL_REF;
     ba8:	61 30       	cpi	r22, 0x01	; 1
     baa:	09 f4       	brne	.+2      	; 0xbae <Get_ADC_Val+0xa>
     bac:	7d c0       	rjmp	.+250    	; 0xca8 <Get_ADC_Val+0x104>

//Pobierz warto ADC z danego kanau REF_CFG = EXTERNAL/INTERNAL, RES_CFG = BIT10/BIT16
uint16_t Get_ADC_Val(uint8_t CHANNEL, REF_Type REF_CFG, RES_Type RES_CFG){
	uint8_t DATA_H = 0, DATA_L = 0;
	uint16_t DATA = 0;
	uint8_t CONF_REG = 0;
     bae:	50 e0       	ldi	r21, 0x00	; 0
	
	if(REF_CFG == INTERNAL) CONF_REG |= INTERNAL_REF;
	else if(REF_CFG == EXTERNAL) CONF_REG |= EXTERNAL_REF;
	
	//Dostosywanie numerw kanaw do starej pyty
	switch(CHANNEL){
     bb0:	08 2f       	mov	r16, r24
     bb2:	10 e0       	ldi	r17, 0x00	; 0
     bb4:	00 31       	cpi	r16, 0x10	; 16
     bb6:	11 05       	cpc	r17, r1
     bb8:	30 f4       	brcc	.+12     	; 0xbc6 <Get_ADC_Val+0x22>
     bba:	f8 01       	movw	r30, r16
     bbc:	e6 5d       	subi	r30, 0xD6	; 214
     bbe:	ff 4f       	sbci	r31, 0xFF	; 255
     bc0:	0c 94 41 10 	jmp	0x2082	; 0x2082 <__tablejump2__>
		case 0:
		CHANNEL = 12;
     bc4:	8c e0       	ldi	r24, 0x0C	; 12
		case 15:
		CHANNEL = 0;
		break;
	}

	cli();
     bc6:	f8 94       	cli
	if(CHANNEL < 8){
     bc8:	88 30       	cpi	r24, 0x08	; 8
     bca:	d8 f5       	brcc	.+118    	; 0xc42 <Get_ADC_Val+0x9e>
		CONF_REG |=  (CHANNEL << 5) ;
     bcc:	20 e2       	ldi	r18, 0x20	; 32
     bce:	82 9f       	mul	r24, r18
     bd0:	c0 01       	movw	r24, r0
     bd2:	11 24       	eor	r1, r1
     bd4:	85 2b       	or	r24, r21
		
		CS_PORT &= ~CS_ADC0;
     bd6:	c4 98       	cbi	0x18, 4	; 24
	SPI_DDR |= MOSI | SCK;
	SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0) | (1<<SPR1);
}

void SPI_MasterTransmit(uint8_t cData){
	SPDR = cData;
     bd8:	8f b9       	out	0x0f, r24	; 15
	flaga_tim1 = 1;
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <flaga_tim1>
     be0:	04 c0       	rjmp	.+8      	; 0xbea <Get_ADC_Val+0x46>
	while(!(SPSR&(1<<SPIF))&& flaga_tim1);
     be2:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <flaga_tim1>
     be6:	88 23       	and	r24, r24
     be8:	11 f0       	breq	.+4      	; 0xbee <Get_ADC_Val+0x4a>
     bea:	77 9b       	sbis	0x0e, 7	; 14
     bec:	fa cf       	rjmp	.-12     	; 0xbe2 <Get_ADC_Val+0x3e>
}

uint8_t SPI_MasterRecieve(void){
	SPDR = 0x00;
     bee:	1f b8       	out	0x0f, r1	; 15
	flaga_tim1 = 1;
     bf0:	81 e0       	ldi	r24, 0x01	; 1
     bf2:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <flaga_tim1>
     bf6:	04 c0       	rjmp	.+8      	; 0xc00 <Get_ADC_Val+0x5c>
	while(!(SPSR&(1<<SPIF))  && flaga_tim1);
     bf8:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <flaga_tim1>
     bfc:	88 23       	and	r24, r24
     bfe:	11 f0       	breq	.+4      	; 0xc04 <Get_ADC_Val+0x60>
     c00:	77 9b       	sbis	0x0e, 7	; 14
     c02:	fa cf       	rjmp	.-12     	; 0xbf8 <Get_ADC_Val+0x54>
	return SPDR;
     c04:	2f b1       	in	r18, 0x0f	; 15
	flaga_tim1 = 1;
	while(!(SPSR&(1<<SPIF))&& flaga_tim1);
}

uint8_t SPI_MasterRecieve(void){
	SPDR = 0x00;
     c06:	1f b8       	out	0x0f, r1	; 15
	flaga_tim1 = 1;
     c08:	81 e0       	ldi	r24, 0x01	; 1
     c0a:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <flaga_tim1>
     c0e:	04 c0       	rjmp	.+8      	; 0xc18 <Get_ADC_Val+0x74>
	while(!(SPSR&(1<<SPIF))  && flaga_tim1);
     c10:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <flaga_tim1>
     c14:	88 23       	and	r24, r24
     c16:	11 f0       	breq	.+4      	; 0xc1c <Get_ADC_Val+0x78>
     c18:	77 9b       	sbis	0x0e, 7	; 14
     c1a:	fa cf       	rjmp	.-12     	; 0xc10 <Get_ADC_Val+0x6c>
	return SPDR;
     c1c:	8f b1       	in	r24, 0x0f	; 15
		
		CS_PORT &= ~CS_ADC0;
		SPI_MasterTransmit(CONF_REG);
		DATA_H = SPI_MasterRecieve();
		DATA_L = SPI_MasterRecieve();
		CS_PORT |= CS_ADC0;
     c1e:	c4 9a       	sbi	0x18, 4	; 24
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	92 2b       	or	r25, r18
		SPI_MasterTransmit(CONF_REG);
		DATA_H = SPI_MasterRecieve();
		DATA_L = SPI_MasterRecieve();
		CS_PORT |= CS_ADC1;
	}
	sei();
     c24:	78 94       	sei
	
	DATA = (uint16_t)(DATA_H<<8);
	DATA |= DATA_L;
	
	if(RES_CFG == BIT10) return DATA>>6;
     c26:	4a 30       	cpi	r20, 0x0A	; 10
     c28:	49 f4       	brne	.+18     	; 0xc3c <Get_ADC_Val+0x98>
     c2a:	00 24       	eor	r0, r0
     c2c:	88 0f       	add	r24, r24
     c2e:	99 1f       	adc	r25, r25
     c30:	00 1c       	adc	r0, r0
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	00 1c       	adc	r0, r0
     c38:	89 2f       	mov	r24, r25
     c3a:	90 2d       	mov	r25, r0
	return DATA;
}
     c3c:	1f 91       	pop	r17
     c3e:	0f 91       	pop	r16
     c40:	08 95       	ret
		SPI_MasterTransmit(CONF_REG);
		DATA_H = SPI_MasterRecieve();
		DATA_L = SPI_MasterRecieve();
		CS_PORT |= CS_ADC0;

		}else if(CHANNEL <16){
     c42:	80 31       	cpi	r24, 0x10	; 16
     c44:	70 f5       	brcc	.+92     	; 0xca2 <Get_ADC_Val+0xfe>
		CONF_REG |= ((CHANNEL-8) << 5);
     c46:	98 2f       	mov	r25, r24
     c48:	92 95       	swap	r25
     c4a:	99 0f       	add	r25, r25
     c4c:	90 7e       	andi	r25, 0xE0	; 224
     c4e:	89 2f       	mov	r24, r25
     c50:	85 2b       	or	r24, r21
		CS_PORT &= ~CS_ADC1;
     c52:	c3 98       	cbi	0x18, 3	; 24
	SPI_DDR |= MOSI | SCK;
	SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0) | (1<<SPR1);
}

void SPI_MasterTransmit(uint8_t cData){
	SPDR = cData;
     c54:	8f b9       	out	0x0f, r24	; 15
	flaga_tim1 = 1;
     c56:	81 e0       	ldi	r24, 0x01	; 1
     c58:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <flaga_tim1>
     c5c:	04 c0       	rjmp	.+8      	; 0xc66 <Get_ADC_Val+0xc2>
	while(!(SPSR&(1<<SPIF))&& flaga_tim1);
     c5e:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <flaga_tim1>
     c62:	88 23       	and	r24, r24
     c64:	11 f0       	breq	.+4      	; 0xc6a <Get_ADC_Val+0xc6>
     c66:	77 9b       	sbis	0x0e, 7	; 14
     c68:	fa cf       	rjmp	.-12     	; 0xc5e <Get_ADC_Val+0xba>
}

uint8_t SPI_MasterRecieve(void){
	SPDR = 0x00;
     c6a:	1f b8       	out	0x0f, r1	; 15
	flaga_tim1 = 1;
     c6c:	81 e0       	ldi	r24, 0x01	; 1
     c6e:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <flaga_tim1>
     c72:	04 c0       	rjmp	.+8      	; 0xc7c <Get_ADC_Val+0xd8>
	while(!(SPSR&(1<<SPIF))  && flaga_tim1);
     c74:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <flaga_tim1>
     c78:	88 23       	and	r24, r24
     c7a:	11 f0       	breq	.+4      	; 0xc80 <Get_ADC_Val+0xdc>
     c7c:	77 9b       	sbis	0x0e, 7	; 14
     c7e:	fa cf       	rjmp	.-12     	; 0xc74 <Get_ADC_Val+0xd0>
	return SPDR;
     c80:	2f b1       	in	r18, 0x0f	; 15
	flaga_tim1 = 1;
	while(!(SPSR&(1<<SPIF))&& flaga_tim1);
}

uint8_t SPI_MasterRecieve(void){
	SPDR = 0x00;
     c82:	1f b8       	out	0x0f, r1	; 15
	flaga_tim1 = 1;
     c84:	81 e0       	ldi	r24, 0x01	; 1
     c86:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <flaga_tim1>
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <Get_ADC_Val+0xf0>
	while(!(SPSR&(1<<SPIF))  && flaga_tim1);
     c8c:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <flaga_tim1>
     c90:	88 23       	and	r24, r24
     c92:	11 f0       	breq	.+4      	; 0xc98 <Get_ADC_Val+0xf4>
     c94:	77 9b       	sbis	0x0e, 7	; 14
     c96:	fa cf       	rjmp	.-12     	; 0xc8c <Get_ADC_Val+0xe8>
	return SPDR;
     c98:	8f b1       	in	r24, 0x0f	; 15
		CONF_REG |= ((CHANNEL-8) << 5);
		CS_PORT &= ~CS_ADC1;
		SPI_MasterTransmit(CONF_REG);
		DATA_H = SPI_MasterRecieve();
		DATA_L = SPI_MasterRecieve();
		CS_PORT |= CS_ADC1;
     c9a:	c3 9a       	sbi	0x18, 3	; 24
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	92 2b       	or	r25, r18
     ca0:	c1 cf       	rjmp	.-126    	; 0xc24 <Get_ADC_Val+0x80>
     ca2:	80 e0       	ldi	r24, 0x00	; 0
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	be cf       	rjmp	.-132    	; 0xc24 <Get_ADC_Val+0x80>
	uint8_t DATA_H = 0, DATA_L = 0;
	uint16_t DATA = 0;
	uint8_t CONF_REG = 0;
	
	if(REF_CFG == INTERNAL) CONF_REG |= INTERNAL_REF;
	else if(REF_CFG == EXTERNAL) CONF_REG |= EXTERNAL_REF;
     ca8:	56 e0       	ldi	r21, 0x06	; 6
     caa:	82 cf       	rjmp	.-252    	; 0xbb0 <Get_ADC_Val+0xc>
		break;
		case 1:
		CHANNEL = 10;
		break;
		case 2:
		CHANNEL = 14;
     cac:	8e e0       	ldi	r24, 0x0E	; 14
		break;
     cae:	8b cf       	rjmp	.-234    	; 0xbc6 <Get_ADC_Val+0x22>
		case 3:
		CHANNEL = 9;
     cb0:	89 e0       	ldi	r24, 0x09	; 9
		break;
     cb2:	89 cf       	rjmp	.-238    	; 0xbc6 <Get_ADC_Val+0x22>
		case 4:
		CHANNEL = 4;
		break;
		case 5:
		CHANNEL = 2;
     cb4:	82 e0       	ldi	r24, 0x02	; 2
		break;
     cb6:	87 cf       	rjmp	.-242    	; 0xbc6 <Get_ADC_Val+0x22>
		break;
		case 13:
		CHANNEL = 3;
		break;
		case 14:
		CHANNEL = 7;
     cb8:	87 e0       	ldi	r24, 0x07	; 7
		break;
     cba:	85 cf       	rjmp	.-246    	; 0xbc6 <Get_ADC_Val+0x22>
		case 15:
		CHANNEL = 0;
     cbc:	80 e0       	ldi	r24, 0x00	; 0
		break;
     cbe:	83 cf       	rjmp	.-250    	; 0xbc6 <Get_ADC_Val+0x22>
	switch(CHANNEL){
		case 0:
		CHANNEL = 12;
		break;
		case 1:
		CHANNEL = 10;
     cc0:	8a e0       	ldi	r24, 0x0A	; 10
		break;
     cc2:	81 cf       	rjmp	.-254    	; 0xbc6 <Get_ADC_Val+0x22>
		break;
		case 12:
		CHANNEL = 5;
		break;
		case 13:
		CHANNEL = 3;
     cc4:	83 e0       	ldi	r24, 0x03	; 3
		break;
     cc6:	7f cf       	rjmp	.-258    	; 0xbc6 <Get_ADC_Val+0x22>
		break;
		case 6:
		CHANNEL = 6;
		break;
		case 7:
		CHANNEL = 1;
     cc8:	81 e0       	ldi	r24, 0x01	; 1
		break;
     cca:	7d cf       	rjmp	.-262    	; 0xbc6 <Get_ADC_Val+0x22>
		case 8:
		CHANNEL = 13;
     ccc:	8d e0       	ldi	r24, 0x0D	; 13
		break;
     cce:	7b cf       	rjmp	.-266    	; 0xbc6 <Get_ADC_Val+0x22>
		case 9:
		CHANNEL = 11;
     cd0:	8b e0       	ldi	r24, 0x0B	; 11
		break;
     cd2:	79 cf       	rjmp	.-270    	; 0xbc6 <Get_ADC_Val+0x22>
		case 10:
		CHANNEL = 15;
     cd4:	8f e0       	ldi	r24, 0x0F	; 15
		break;
     cd6:	77 cf       	rjmp	.-274    	; 0xbc6 <Get_ADC_Val+0x22>
		case 11:
		CHANNEL = 8;
     cd8:	88 e0       	ldi	r24, 0x08	; 8
		break;
     cda:	75 cf       	rjmp	.-278    	; 0xbc6 <Get_ADC_Val+0x22>
		case 12:
		CHANNEL = 5;
     cdc:	85 e0       	ldi	r24, 0x05	; 5
		break;
     cde:	73 cf       	rjmp	.-282    	; 0xbc6 <Get_ADC_Val+0x22>

00000ce0 <REG_Init>:
	if(RES_CFG == BIT10) return DATA>>6;
	return DATA;
}

void REG_Init(void) {
	REG_DDR |= DATA_REG | RESET_REG | SHIFT_CLK | LATCH_CLK;
     ce0:	84 b3       	in	r24, 0x14	; 20
     ce2:	8f 60       	ori	r24, 0x0F	; 15
     ce4:	84 bb       	out	0x14, r24	; 20
	REG_PORT |= RESET_REG;
     ce6:	aa 9a       	sbi	0x15, 2	; 21
	REG_PORT &= ~RESET_REG;
     ce8:	aa 98       	cbi	0x15, 2	; 21
	REG_PORT |= RESET_REG;
     cea:	aa 9a       	sbi	0x15, 2	; 21
     cec:	08 95       	ret

00000cee <REG_Load>:
}

void REG_Load(uint32_t var) {
     cee:	ab 01       	movw	r20, r22
     cf0:	bc 01       	movw	r22, r24
	cli();
     cf2:	f8 94       	cli
     cf4:	81 e2       	ldi	r24, 0x21	; 33
     cf6:	10 c0       	rjmp	.+32     	; 0xd18 <REG_Load+0x2a>
	for(uint8_t i = 0;i<=32;i++){
		REG_PORT |= SHIFT_CLK;
		_delay_us(1);
		if (var & (1 << 0)) {
			REG_PORT |= DATA_REG;
     cf8:	ab 9a       	sbi	0x15, 3	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cfa:	95 e0       	ldi	r25, 0x05	; 5
     cfc:	9a 95       	dec	r25
     cfe:	f1 f7       	brne	.-4      	; 0xcfc <REG_Load+0xe>
     d00:	00 00       	nop
			}else{
			REG_PORT &= ~DATA_REG;
		}
		_delay_us(1);
		REG_PORT &= ~SHIFT_CLK;
     d02:	a9 98       	cbi	0x15, 1	; 21
		var = var >> 1;
     d04:	76 95       	lsr	r23
     d06:	67 95       	ror	r22
     d08:	57 95       	ror	r21
     d0a:	47 95       	ror	r20
     d0c:	95 e0       	ldi	r25, 0x05	; 5
     d0e:	9a 95       	dec	r25
     d10:	f1 f7       	brne	.-4      	; 0xd0e <REG_Load+0x20>
     d12:	00 00       	nop
     d14:	81 50       	subi	r24, 0x01	; 1
	REG_PORT |= RESET_REG;
}

void REG_Load(uint32_t var) {
	cli();
	for(uint8_t i = 0;i<=32;i++){
     d16:	49 f0       	breq	.+18     	; 0xd2a <REG_Load+0x3c>
		REG_PORT |= SHIFT_CLK;
     d18:	a9 9a       	sbi	0x15, 1	; 21
     d1a:	95 e0       	ldi	r25, 0x05	; 5
     d1c:	9a 95       	dec	r25
     d1e:	f1 f7       	brne	.-4      	; 0xd1c <REG_Load+0x2e>
     d20:	00 00       	nop
		_delay_us(1);
		if (var & (1 << 0)) {
     d22:	40 fd       	sbrc	r20, 0
     d24:	e9 cf       	rjmp	.-46     	; 0xcf8 <REG_Load+0xa>
			REG_PORT |= DATA_REG;
			}else{
			REG_PORT &= ~DATA_REG;
     d26:	ab 98       	cbi	0x15, 3	; 21
     d28:	e8 cf       	rjmp	.-48     	; 0xcfa <REG_Load+0xc>
		_delay_us(1);
		REG_PORT &= ~SHIFT_CLK;
		var = var >> 1;
		_delay_us(1);
	}
	REG_PORT |= LATCH_CLK;
     d2a:	a8 9a       	sbi	0x15, 0	; 21
     d2c:	85 e0       	ldi	r24, 0x05	; 5
     d2e:	8a 95       	dec	r24
     d30:	f1 f7       	brne	.-4      	; 0xd2e <REG_Load+0x40>
     d32:	00 00       	nop
	_delay_us(1);
	REG_PORT &= ~LATCH_CLK;
     d34:	a8 98       	cbi	0x15, 0	; 21
	sei();
     d36:	78 94       	sei
     d38:	08 95       	ret

00000d3a <RANGE_Set>:
	
	return DATA_SUM / 10;
}

//Ustaw zakres danego kanau
void RANGE_Set(uint8_t CHANNEL, RANGE_Type RANGE){
     d3a:	0f 93       	push	r16
     d3c:	1f 93       	push	r17
     d3e:	96 2f       	mov	r25, r22
	//Dostosywanie numerw kanaw do starej pyty
	uint32_t RANGE_temp = 0xFFFFFFFF;
	if(CHANNEL >= 0 && CHANNEL <= 7){
     d40:	88 30       	cpi	r24, 0x08	; 8
     d42:	f0 f1       	brcs	.+124    	; 0xdc0 <RANGE_Set+0x86>
		CHANNEL = 14 - 2*CHANNEL;
		RANGE_temp &= ~((uint32_t)3<<(30-CHANNEL*2));
		RANGE_temp |= (uint32_t)RANGE<<(30-CHANNEL*2);
		REG_Load(RANGE_temp);
	}
	else if(CHANNEL >= 8 && CHANNEL <= 15){
     d44:	28 ef       	ldi	r18, 0xF8	; 248
     d46:	28 0f       	add	r18, r24
     d48:	28 30       	cpi	r18, 0x08	; 8
     d4a:	48 f0       	brcs	.+18     	; 0xd5e <RANGE_Set+0x24>
     d4c:	8f e1       	ldi	r24, 0x1F	; 31
     d4e:	93 e0       	ldi	r25, 0x03	; 3
     d50:	01 97       	sbiw	r24, 0x01	; 1
     d52:	f1 f7       	brne	.-4      	; 0xd50 <RANGE_Set+0x16>
     d54:	00 c0       	rjmp	.+0      	; 0xd56 <RANGE_Set+0x1c>
     d56:	00 00       	nop
		RANGE_temp &= ~((uint32_t)3<<(30-CHANNEL*2));
		RANGE_temp |= (uint32_t)RANGE<<(30-CHANNEL*2);
		REG_Load(RANGE_temp);
	}
	_delay_us(DELAY_FOR_STABLE_US);
}
     d58:	1f 91       	pop	r17
     d5a:	0f 91       	pop	r16
     d5c:	08 95       	ret
		RANGE_temp &= ~((uint32_t)3<<(30-CHANNEL*2));
		RANGE_temp |= (uint32_t)RANGE<<(30-CHANNEL*2);
		REG_Load(RANGE_temp);
	}
	else if(CHANNEL >= 8 && CHANNEL <= 15){
		CHANNEL = (15-CHANNEL)*2+1;
     d5e:	2f e0       	ldi	r18, 0x0F	; 15
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	a9 01       	movw	r20, r18
     d64:	48 1b       	sub	r20, r24
     d66:	51 09       	sbc	r21, r1
     d68:	44 0f       	add	r20, r20
		RANGE_temp &= ~((uint32_t)3<<(30-CHANNEL*2));
     d6a:	4f 5f       	subi	r20, 0xFF	; 255
     d6c:	24 1b       	sub	r18, r20
     d6e:	31 09       	sbc	r19, r1
     d70:	22 0f       	add	r18, r18
     d72:	33 1f       	adc	r19, r19
		RANGE_temp |= (uint32_t)RANGE<<(30-CHANNEL*2);
		REG_Load(RANGE_temp);
     d74:	43 e0       	ldi	r20, 0x03	; 3
     d76:	50 e0       	ldi	r21, 0x00	; 0
     d78:	60 e0       	ldi	r22, 0x00	; 0
     d7a:	70 e0       	ldi	r23, 0x00	; 0
     d7c:	02 2e       	mov	r0, r18
     d7e:	04 c0       	rjmp	.+8      	; 0xd88 <RANGE_Set+0x4e>
     d80:	44 0f       	add	r20, r20
     d82:	55 1f       	adc	r21, r21
     d84:	66 1f       	adc	r22, r22
     d86:	77 1f       	adc	r23, r23
     d88:	0a 94       	dec	r0
     d8a:	d2 f7       	brpl	.-12     	; 0xd80 <RANGE_Set+0x46>
     d8c:	40 95       	com	r20
     d8e:	50 95       	com	r21
     d90:	60 95       	com	r22
     d92:	70 95       	com	r23
     d94:	89 2f       	mov	r24, r25
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	a0 e0       	ldi	r26, 0x00	; 0
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	04 c0       	rjmp	.+8      	; 0xda6 <RANGE_Set+0x6c>
     d9e:	88 0f       	add	r24, r24
     da0:	99 1f       	adc	r25, r25
     da2:	aa 1f       	adc	r26, r26
     da4:	bb 1f       	adc	r27, r27
     da6:	2a 95       	dec	r18
     da8:	d2 f7       	brpl	.-12     	; 0xd9e <RANGE_Set+0x64>
     daa:	8a 01       	movw	r16, r20
     dac:	9b 01       	movw	r18, r22
     dae:	08 2b       	or	r16, r24
     db0:	19 2b       	or	r17, r25
     db2:	2a 2b       	or	r18, r26
     db4:	3b 2b       	or	r19, r27
     db6:	c9 01       	movw	r24, r18
     db8:	b8 01       	movw	r22, r16
     dba:	0e 94 77 06 	call	0xcee	; 0xcee <REG_Load>
     dbe:	c6 cf       	rjmp	.-116    	; 0xd4c <RANGE_Set+0x12>
//Ustaw zakres danego kanau
void RANGE_Set(uint8_t CHANNEL, RANGE_Type RANGE){
	//Dostosywanie numerw kanaw do starej pyty
	uint32_t RANGE_temp = 0xFFFFFFFF;
	if(CHANNEL >= 0 && CHANNEL <= 7){
		CHANNEL = 14 - 2*CHANNEL;
     dc0:	27 e0       	ldi	r18, 0x07	; 7
     dc2:	30 e0       	ldi	r19, 0x00	; 0
     dc4:	28 1b       	sub	r18, r24
     dc6:	31 09       	sbc	r19, r1
		RANGE_temp &= ~((uint32_t)3<<(30-CHANNEL*2));
     dc8:	82 2f       	mov	r24, r18
     dca:	88 0f       	add	r24, r24
     dcc:	2f e0       	ldi	r18, 0x0F	; 15
     dce:	30 e0       	ldi	r19, 0x00	; 0
     dd0:	28 1b       	sub	r18, r24
     dd2:	31 09       	sbc	r19, r1
     dd4:	cd cf       	rjmp	.-102    	; 0xd70 <RANGE_Set+0x36>

00000dd6 <Get_ADC_AutoRange>:
	return Data;
}


// Pobierz warto ADC na danym kanale przy automatycznym dobieraniu zakresu
uint16_t Get_ADC_AutoRange(uint8_t CHANNEL, REF_Type REF_CFG, RANGE_Type * RANGE){
     dd6:	2f 92       	push	r2
     dd8:	3f 92       	push	r3
     dda:	4f 92       	push	r4
     ddc:	5f 92       	push	r5
     dde:	6f 92       	push	r6
     de0:	7f 92       	push	r7
     de2:	8f 92       	push	r8
     de4:	9f 92       	push	r9
     de6:	af 92       	push	r10
     de8:	bf 92       	push	r11
     dea:	cf 92       	push	r12
     dec:	df 92       	push	r13
     dee:	ef 92       	push	r14
     df0:	ff 92       	push	r15
     df2:	0f 93       	push	r16
     df4:	1f 93       	push	r17
     df6:	cf 93       	push	r28
     df8:	df 93       	push	r29
     dfa:	00 d0       	rcall	.+0      	; 0xdfc <Get_ADC_AutoRange+0x26>
     dfc:	00 d0       	rcall	.+0      	; 0xdfe <Get_ADC_AutoRange+0x28>
     dfe:	1f 92       	push	r1
     e00:	cd b7       	in	r28, 0x3d	; 61
     e02:	de b7       	in	r29, 0x3e	; 62
     e04:	89 83       	std	Y+1, r24	; 0x01
     e06:	6a 83       	std	Y+2, r22	; 0x02
     e08:	5c 83       	std	Y+4, r21	; 0x04
     e0a:	4b 83       	std	Y+3, r20	; 0x03
	uint64_t DATA_SUM=0;

	RANGE_Set(CHANNEL,RANGE20V);
     e0c:	63 e0       	ldi	r22, 0x03	; 3
     e0e:	0e 94 9d 06 	call	0xd3a	; 0xd3a <RANGE_Set>
	*RANGE = RANGE20V;
     e12:	83 e0       	ldi	r24, 0x03	; 3
     e14:	eb 81       	ldd	r30, Y+3	; 0x03
     e16:	fc 81       	ldd	r31, Y+4	; 0x04
     e18:	80 83       	st	Z, r24
     e1a:	9a e0       	ldi	r25, 0x0A	; 10
     e1c:	69 2e       	mov	r6, r25
     e1e:	71 2c       	mov	r7, r1
}


// Pobierz warto ADC na danym kanale przy automatycznym dobieraniu zakresu
uint16_t Get_ADC_AutoRange(uint8_t CHANNEL, REF_Type REF_CFG, RANGE_Type * RANGE){
	uint64_t DATA_SUM=0;
     e20:	41 2c       	mov	r4, r1
     e22:	51 2c       	mov	r5, r1
     e24:	81 2c       	mov	r8, r1
     e26:	91 2c       	mov	r9, r1
     e28:	1d 82       	std	Y+5, r1	; 0x05
     e2a:	1b 82       	std	Y+3, r1	; 0x03
     e2c:	21 2c       	mov	r2, r1
     e2e:	31 2c       	mov	r3, r1
	}
	#endif
	
	for(uint16_t i = 0;i<10;i++)
	{
		DATA_SUM += Get_ADC_Val(CHANNEL,REF_CFG,BIT16);
     e30:	40 e1       	ldi	r20, 0x10	; 16
     e32:	6a 81       	ldd	r22, Y+2	; 0x02
     e34:	89 81       	ldd	r24, Y+1	; 0x01
     e36:	0e 94 d2 05 	call	0xba4	; 0xba4 <Get_ADC_Val>
     e3a:	9c 01       	movw	r18, r24
     e3c:	40 e0       	ldi	r20, 0x00	; 0
     e3e:	50 e0       	ldi	r21, 0x00	; 0
     e40:	60 e0       	ldi	r22, 0x00	; 0
     e42:	70 e0       	ldi	r23, 0x00	; 0
     e44:	80 e0       	ldi	r24, 0x00	; 0
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	52 01       	movw	r10, r4
     e4a:	64 01       	movw	r12, r8
     e4c:	ed 80       	ldd	r14, Y+5	; 0x05
     e4e:	fb 80       	ldd	r15, Y+3	; 0x03
     e50:	81 01       	movw	r16, r2
     e52:	0e 94 a6 10 	call	0x214c	; 0x214c <__adddi3>
     e56:	29 01       	movw	r4, r18
     e58:	4a 01       	movw	r8, r20
     e5a:	6d 83       	std	Y+5, r22	; 0x05
     e5c:	7b 83       	std	Y+3, r23	; 0x03
     e5e:	1c 01       	movw	r2, r24
     e60:	8f e1       	ldi	r24, 0x1F	; 31
     e62:	93 e0       	ldi	r25, 0x03	; 3
     e64:	01 97       	sbiw	r24, 0x01	; 1
     e66:	f1 f7       	brne	.-4      	; 0xe64 <Get_ADC_AutoRange+0x8e>
     e68:	00 c0       	rjmp	.+0      	; 0xe6a <Get_ADC_AutoRange+0x94>
     e6a:	00 00       	nop
     e6c:	91 e0       	ldi	r25, 0x01	; 1
     e6e:	69 1a       	sub	r6, r25
     e70:	71 08       	sbc	r7, r1
		RANGE_Set(CHANNEL,RANGE16V);
		*RANGE = RANGE16V;
	}
	#endif
	
	for(uint16_t i = 0;i<10;i++)
     e72:	f1 f6       	brne	.-68     	; 0xe30 <Get_ADC_AutoRange+0x5a>
	{
		DATA_SUM += Get_ADC_Val(CHANNEL,REF_CFG,BIT16);
		_delay_us(200);
	}
	
	return DATA_SUM / 10;
     e74:	8a e0       	ldi	r24, 0x0A	; 10
     e76:	a8 2e       	mov	r10, r24
     e78:	b1 2c       	mov	r11, r1
     e7a:	c1 2c       	mov	r12, r1
     e7c:	d1 2c       	mov	r13, r1
     e7e:	e1 2c       	mov	r14, r1
     e80:	f1 2c       	mov	r15, r1
     e82:	00 e0       	ldi	r16, 0x00	; 0
     e84:	10 e0       	ldi	r17, 0x00	; 0
     e86:	92 01       	movw	r18, r4
     e88:	a4 01       	movw	r20, r8
     e8a:	6d 81       	ldd	r22, Y+5	; 0x05
     e8c:	7b 81       	ldd	r23, Y+3	; 0x03
     e8e:	c1 01       	movw	r24, r2
     e90:	0e 94 49 10 	call	0x2092	; 0x2092 <__udivdi3>
     e94:	c9 01       	movw	r24, r18
}
     e96:	0f 90       	pop	r0
     e98:	0f 90       	pop	r0
     e9a:	0f 90       	pop	r0
     e9c:	0f 90       	pop	r0
     e9e:	0f 90       	pop	r0
     ea0:	df 91       	pop	r29
     ea2:	cf 91       	pop	r28
     ea4:	1f 91       	pop	r17
     ea6:	0f 91       	pop	r16
     ea8:	ff 90       	pop	r15
     eaa:	ef 90       	pop	r14
     eac:	df 90       	pop	r13
     eae:	cf 90       	pop	r12
     eb0:	bf 90       	pop	r11
     eb2:	af 90       	pop	r10
     eb4:	9f 90       	pop	r9
     eb6:	8f 90       	pop	r8
     eb8:	7f 90       	pop	r7
     eba:	6f 90       	pop	r6
     ebc:	5f 90       	pop	r5
     ebe:	4f 90       	pop	r4
     ec0:	3f 90       	pop	r3
     ec2:	2f 90       	pop	r2
     ec4:	08 95       	ret

00000ec6 <Measure_Voltage>:
////////////////////////////////////////////////////////////////
// FUNKCJE
////////////////////////////////////////////////////////////////

//Pomiar wartoci napicia z korekcja oraz urednianiem
uint16_t Measure_Voltage(uint8_t Channel, COR_Type Correction, float * Res){
     ec6:	2f 92       	push	r2
     ec8:	3f 92       	push	r3
     eca:	4f 92       	push	r4
     ecc:	5f 92       	push	r5
     ece:	6f 92       	push	r6
     ed0:	7f 92       	push	r7
     ed2:	8f 92       	push	r8
     ed4:	9f 92       	push	r9
     ed6:	af 92       	push	r10
     ed8:	bf 92       	push	r11
     eda:	cf 92       	push	r12
     edc:	df 92       	push	r13
     ede:	ef 92       	push	r14
     ee0:	ff 92       	push	r15
     ee2:	0f 93       	push	r16
     ee4:	1f 93       	push	r17
     ee6:	cf 93       	push	r28
     ee8:	df 93       	push	r29
     eea:	cd b7       	in	r28, 0x3d	; 61
     eec:	de b7       	in	r29, 0x3e	; 62
     eee:	2f 97       	sbiw	r28, 0x0f	; 15
     ef0:	0f b6       	in	r0, 0x3f	; 63
     ef2:	f8 94       	cli
     ef4:	de bf       	out	0x3e, r29	; 62
     ef6:	0f be       	out	0x3f, r0	; 63
     ef8:	cd bf       	out	0x3d, r28	; 61
     efa:	8a 83       	std	Y+2, r24	; 0x02
     efc:	f6 2e       	mov	r15, r22
     efe:	5f 83       	std	Y+7, r21	; 0x07
     f00:	4e 83       	std	Y+6, r20	; 0x06
	float Factor_A = 0, Offset_B = 0, Resolution = 0;
	uint16_t Offset_Channel = 0, Voltage_Point = 0, Data = 0;
	uint8_t Temp_Dev = 0, Temp_Dev_Next = 0, Calib_Value = 0;
	RANGE_Type Range = RANGE20V;
     f02:	83 e0       	ldi	r24, 0x03	; 3
     f04:	89 83       	std	Y+1, r24	; 0x01
	
	if(rx_data_frame[SLOT_ADDRESS] == slot_address1){
     f06:	90 91 f1 01 	lds	r25, 0x01F1	; 0x8001f1 <rx_data_frame+0x3>
     f0a:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <slot_address1>
     f0e:	98 17       	cp	r25, r24
     f10:	09 f4       	brne	.+2      	; 0xf14 <Measure_Voltage+0x4e>
     f12:	b9 c0       	rjmp	.+370    	; 0x1086 <Measure_Voltage+0x1c0>
		Data = Get_ADC_AutoRange(Channel, REFERENCE_TYPE, &Range);
		Offset_Channel = 0;
	}
	else if(rx_data_frame[SLOT_ADDRESS] == slot_address2){
     f14:	90 91 f1 01 	lds	r25, 0x01F1	; 0x8001f1 <rx_data_frame+0x3>
     f18:	80 91 88 00 	lds	r24, 0x0088	; 0x800088 <slot_address2>
     f1c:	98 17       	cp	r25, r24
     f1e:	09 f4       	brne	.+2      	; 0xf22 <Measure_Voltage+0x5c>
     f20:	c9 c0       	rjmp	.+402    	; 0x10b4 <Measure_Voltage+0x1ee>
     f22:	9a e0       	ldi	r25, 0x0A	; 10
     f24:	49 2e       	mov	r4, r25
     f26:	97 ed       	ldi	r25, 0xD7	; 215
     f28:	59 2e       	mov	r5, r25
     f2a:	93 ea       	ldi	r25, 0xA3	; 163
     f2c:	69 2e       	mov	r6, r25
     f2e:	99 e3       	ldi	r25, 0x39	; 57
     f30:	79 2e       	mov	r7, r25
		Data = Get_ADC_AutoRange(Channel, REFERENCE_TYPE, &Range);
		Offset_Channel = 8;
	}
	else Data = 0;
     f32:	21 2c       	mov	r2, r1
     f34:	31 2c       	mov	r3, r1
////////////////////////////////////////////////////////////////

//Pomiar wartoci napicia z korekcja oraz urednianiem
uint16_t Measure_Voltage(uint8_t Channel, COR_Type Correction, float * Res){
	float Factor_A = 0, Offset_B = 0, Resolution = 0;
	uint16_t Offset_Channel = 0, Voltage_Point = 0, Data = 0;
     f36:	00 e0       	ldi	r16, 0x00	; 0
     f38:	10 e0       	ldi	r17, 0x00	; 0
		break;
		default:
		Resolution = 0;
		break;
	}
	if(Correction == WITH_CORRECTION){
     f3a:	f1 10       	cpse	r15, r1
     f3c:	80 c0       	rjmp	.+256    	; 0x103e <Measure_Voltage+0x178>
		Voltage_Point = Data * Resolution;
     f3e:	c1 01       	movw	r24, r2
     f40:	a0 e0       	ldi	r26, 0x00	; 0
     f42:	b0 e0       	ldi	r27, 0x00	; 0
     f44:	88 87       	std	Y+8, r24	; 0x08
     f46:	99 87       	std	Y+9, r25	; 0x09
     f48:	aa 87       	std	Y+10, r26	; 0x0a
     f4a:	bb 87       	std	Y+11, r27	; 0x0b
     f4c:	bc 01       	movw	r22, r24
     f4e:	cd 01       	movw	r24, r26
     f50:	0e 94 f9 0e 	call	0x1df2	; 0x1df2 <__floatunsisf>
     f54:	4b 01       	movw	r8, r22
     f56:	5c 01       	movw	r10, r24
     f58:	9b 01       	movw	r18, r22
     f5a:	ac 01       	movw	r20, r24
     f5c:	c3 01       	movw	r24, r6
     f5e:	b2 01       	movw	r22, r4
     f60:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <__mulsf3>
     f64:	0e 94 ca 0e 	call	0x1d94	; 0x1d94 <__fixunssfsi>
     f68:	6b 01       	movw	r12, r22
     f6a:	7c 01       	movw	r14, r24
		
		Temp_Dev = calibration_table[Channel+Offset_Channel][Voltage_Point];
     f6c:	9a 81       	ldd	r25, Y+2	; 0x02
     f6e:	09 0f       	add	r16, r25
     f70:	11 1d       	adc	r17, r1
     f72:	86 e1       	ldi	r24, 0x16	; 22
     f74:	80 9f       	mul	r24, r16
     f76:	f0 01       	movw	r30, r0
     f78:	81 9f       	mul	r24, r17
     f7a:	f0 0d       	add	r31, r0
     f7c:	11 24       	eor	r1, r1
     f7e:	e3 57       	subi	r30, 0x73	; 115
     f80:	ff 4f       	sbci	r31, 0xFF	; 255
     f82:	ec 0d       	add	r30, r12
     f84:	fd 1d       	adc	r31, r13
     f86:	10 81       	ld	r17, Z
		Temp_Dev_Next = calibration_table[Channel+Offset_Channel][Voltage_Point+1];
		
		Factor_A = (float)(Temp_Dev_Next - Temp_Dev) * Resolution;
     f88:	61 81       	ldd	r22, Z+1	; 0x01
     f8a:	70 e0       	ldi	r23, 0x00	; 0
     f8c:	61 1b       	sub	r22, r17
     f8e:	71 09       	sbc	r23, r1
     f90:	07 2e       	mov	r0, r23
     f92:	00 0c       	add	r0, r0
     f94:	88 0b       	sbc	r24, r24
     f96:	99 0b       	sbc	r25, r25
     f98:	0e 94 fb 0e 	call	0x1df6	; 0x1df6 <__floatsisf>
     f9c:	a3 01       	movw	r20, r6
     f9e:	92 01       	movw	r18, r4
     fa0:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <__mulsf3>
     fa4:	6a 83       	std	Y+2, r22	; 0x02
     fa6:	7b 83       	std	Y+3, r23	; 0x03
     fa8:	8c 83       	std	Y+4, r24	; 0x04
     faa:	9d 83       	std	Y+5, r25	; 0x05
		Offset_B = (float)Temp_Dev - (float)Voltage_Point/Resolution*Factor_A;
		Calib_Value = round(Factor_A*Data + Offset_B);
     fac:	61 2f       	mov	r22, r17
     fae:	70 e0       	ldi	r23, 0x00	; 0
     fb0:	80 e0       	ldi	r24, 0x00	; 0
     fb2:	90 e0       	ldi	r25, 0x00	; 0
     fb4:	0e 94 f9 0e 	call	0x1df2	; 0x1df2 <__floatunsisf>
     fb8:	6c 87       	std	Y+12, r22	; 0x0c
     fba:	7d 87       	std	Y+13, r23	; 0x0d
     fbc:	8e 87       	std	Y+14, r24	; 0x0e
     fbe:	9f 87       	std	Y+15, r25	; 0x0f
     fc0:	b6 01       	movw	r22, r12
     fc2:	80 e0       	ldi	r24, 0x00	; 0
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	0e 94 f9 0e 	call	0x1df2	; 0x1df2 <__floatunsisf>
     fca:	a3 01       	movw	r20, r6
     fcc:	92 01       	movw	r18, r4
     fce:	0e 94 58 0e 	call	0x1cb0	; 0x1cb0 <__divsf3>
     fd2:	2a 81       	ldd	r18, Y+2	; 0x02
     fd4:	3b 81       	ldd	r19, Y+3	; 0x03
     fd6:	4c 81       	ldd	r20, Y+4	; 0x04
     fd8:	5d 81       	ldd	r21, Y+5	; 0x05
     fda:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <__mulsf3>
     fde:	9b 01       	movw	r18, r22
     fe0:	ac 01       	movw	r20, r24
     fe2:	6c 85       	ldd	r22, Y+12	; 0x0c
     fe4:	7d 85       	ldd	r23, Y+13	; 0x0d
     fe6:	8e 85       	ldd	r24, Y+14	; 0x0e
     fe8:	9f 85       	ldd	r25, Y+15	; 0x0f
     fea:	0e 94 eb 0d 	call	0x1bd6	; 0x1bd6 <__subsf3>
     fee:	6b 01       	movw	r12, r22
     ff0:	7c 01       	movw	r14, r24
     ff2:	2a 81       	ldd	r18, Y+2	; 0x02
     ff4:	3b 81       	ldd	r19, Y+3	; 0x03
     ff6:	4c 81       	ldd	r20, Y+4	; 0x04
     ff8:	5d 81       	ldd	r21, Y+5	; 0x05
     ffa:	c5 01       	movw	r24, r10
     ffc:	b4 01       	movw	r22, r8
     ffe:	0e 94 87 0f 	call	0x1f0e	; 0x1f0e <__mulsf3>
    1002:	9b 01       	movw	r18, r22
    1004:	ac 01       	movw	r20, r24
    1006:	c7 01       	movw	r24, r14
    1008:	b6 01       	movw	r22, r12
    100a:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <__addsf3>
    100e:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <round>
    1012:	0e 94 ca 0e 	call	0x1d94	; 0x1d94 <__fixunssfsi>
		if(((uint32_t)Data + Calib_Value) < 127) Data = 0;
    1016:	88 85       	ldd	r24, Y+8	; 0x08
    1018:	99 85       	ldd	r25, Y+9	; 0x09
    101a:	aa 85       	ldd	r26, Y+10	; 0x0a
    101c:	bb 85       	ldd	r27, Y+11	; 0x0b
    101e:	86 0f       	add	r24, r22
    1020:	91 1d       	adc	r25, r1
    1022:	a1 1d       	adc	r26, r1
    1024:	b1 1d       	adc	r27, r1
    1026:	8f 37       	cpi	r24, 0x7F	; 127
    1028:	91 05       	cpc	r25, r1
    102a:	a1 05       	cpc	r26, r1
    102c:	b1 05       	cpc	r27, r1
    102e:	40 f1       	brcs	.+80     	; 0x1080 <Measure_Voltage+0x1ba>
		else if((uint32_t)Data + Calib_Value > 65535) Data = 65535;
    1030:	00 97       	sbiw	r24, 0x00	; 0
    1032:	a1 40       	sbci	r26, 0x01	; 1
    1034:	b1 05       	cpc	r27, r1
    1036:	c0 f1       	brcs	.+112    	; 0x10a8 <Measure_Voltage+0x1e2>
    1038:	22 24       	eor	r2, r2
    103a:	2a 94       	dec	r2
    103c:	32 2c       	mov	r3, r2
	Voltage_J = Voltage%10000;
	sprintf((char*)Text_Buf_Debug,"ADC%u: %u.%4u RANGE:%u, CALIB: %d\n\r", Channel, Voltage_D, Voltage_J,Range,Calib_Value);
	UART_StringTransmit(Text_Buf_Debug);
	#endif
	
	*Res = Resolution;
    103e:	ae 81       	ldd	r26, Y+6	; 0x06
    1040:	bf 81       	ldd	r27, Y+7	; 0x07
    1042:	4d 92       	st	X+, r4
    1044:	5d 92       	st	X+, r5
    1046:	6d 92       	st	X+, r6
    1048:	7c 92       	st	X, r7
    104a:	13 97       	sbiw	r26, 0x03	; 3
	return Data;
}
    104c:	c1 01       	movw	r24, r2
    104e:	2f 96       	adiw	r28, 0x0f	; 15
    1050:	0f b6       	in	r0, 0x3f	; 63
    1052:	f8 94       	cli
    1054:	de bf       	out	0x3e, r29	; 62
    1056:	0f be       	out	0x3f, r0	; 63
    1058:	cd bf       	out	0x3d, r28	; 61
    105a:	df 91       	pop	r29
    105c:	cf 91       	pop	r28
    105e:	1f 91       	pop	r17
    1060:	0f 91       	pop	r16
    1062:	ff 90       	pop	r15
    1064:	ef 90       	pop	r14
    1066:	df 90       	pop	r13
    1068:	cf 90       	pop	r12
    106a:	bf 90       	pop	r11
    106c:	af 90       	pop	r10
    106e:	9f 90       	pop	r9
    1070:	8f 90       	pop	r8
    1072:	7f 90       	pop	r7
    1074:	6f 90       	pop	r6
    1076:	5f 90       	pop	r5
    1078:	4f 90       	pop	r4
    107a:	3f 90       	pop	r3
    107c:	2f 90       	pop	r2
    107e:	08 95       	ret
		Temp_Dev_Next = calibration_table[Channel+Offset_Channel][Voltage_Point+1];
		
		Factor_A = (float)(Temp_Dev_Next - Temp_Dev) * Resolution;
		Offset_B = (float)Temp_Dev - (float)Voltage_Point/Resolution*Factor_A;
		Calib_Value = round(Factor_A*Data + Offset_B);
		if(((uint32_t)Data + Calib_Value) < 127) Data = 0;
    1080:	21 2c       	mov	r2, r1
    1082:	31 2c       	mov	r3, r1
    1084:	dc cf       	rjmp	.-72     	; 0x103e <Measure_Voltage+0x178>
	uint16_t Offset_Channel = 0, Voltage_Point = 0, Data = 0;
	uint8_t Temp_Dev = 0, Temp_Dev_Next = 0, Calib_Value = 0;
	RANGE_Type Range = RANGE20V;
	
	if(rx_data_frame[SLOT_ADDRESS] == slot_address1){
		Data = Get_ADC_AutoRange(Channel, REFERENCE_TYPE, &Range);
    1086:	ae 01       	movw	r20, r28
    1088:	4f 5f       	subi	r20, 0xFF	; 255
    108a:	5f 4f       	sbci	r21, 0xFF	; 255
    108c:	61 e0       	ldi	r22, 0x01	; 1
    108e:	8a 81       	ldd	r24, Y+2	; 0x02
    1090:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <Get_ADC_AutoRange>
    1094:	1c 01       	movw	r2, r24
		Offset_Channel = 0;
    1096:	00 e0       	ldi	r16, 0x00	; 0
    1098:	10 e0       	ldi	r17, 0x00	; 0
		Data = Get_ADC_AutoRange(Channel, REFERENCE_TYPE, &Range);
		Offset_Channel = 8;
	}
	else Data = 0;
	
	switch(Range){
    109a:	e9 81       	ldd	r30, Y+1	; 0x01
    109c:	e4 30       	cpi	r30, 0x04	; 4
    109e:	a8 f0       	brcs	.+42     	; 0x10ca <Measure_Voltage+0x204>
    10a0:	41 2c       	mov	r4, r1
    10a2:	51 2c       	mov	r5, r1
    10a4:	32 01       	movw	r6, r4
    10a6:	49 cf       	rjmp	.-366    	; 0xf3a <Measure_Voltage+0x74>
    10a8:	ff e7       	ldi	r31, 0x7F	; 127
    10aa:	2f 1a       	sub	r2, r31
    10ac:	31 08       	sbc	r3, r1
		Factor_A = (float)(Temp_Dev_Next - Temp_Dev) * Resolution;
		Offset_B = (float)Temp_Dev - (float)Voltage_Point/Resolution*Factor_A;
		Calib_Value = round(Factor_A*Data + Offset_B);
		if(((uint32_t)Data + Calib_Value) < 127) Data = 0;
		else if((uint32_t)Data + Calib_Value > 65535) Data = 65535;
		else Data = Data + Calib_Value - 127;
    10ae:	26 0e       	add	r2, r22
    10b0:	31 1c       	adc	r3, r1
    10b2:	c5 cf       	rjmp	.-118    	; 0x103e <Measure_Voltage+0x178>
	if(rx_data_frame[SLOT_ADDRESS] == slot_address1){
		Data = Get_ADC_AutoRange(Channel, REFERENCE_TYPE, &Range);
		Offset_Channel = 0;
	}
	else if(rx_data_frame[SLOT_ADDRESS] == slot_address2){
		Data = Get_ADC_AutoRange(Channel, REFERENCE_TYPE, &Range);
    10b4:	ae 01       	movw	r20, r28
    10b6:	4f 5f       	subi	r20, 0xFF	; 255
    10b8:	5f 4f       	sbci	r21, 0xFF	; 255
    10ba:	61 e0       	ldi	r22, 0x01	; 1
    10bc:	8a 81       	ldd	r24, Y+2	; 0x02
    10be:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <Get_ADC_AutoRange>
    10c2:	1c 01       	movw	r2, r24
		Offset_Channel = 8;
    10c4:	08 e0       	ldi	r16, 0x08	; 8
    10c6:	10 e0       	ldi	r17, 0x00	; 0
    10c8:	e8 cf       	rjmp	.-48     	; 0x109a <Measure_Voltage+0x1d4>
    10ca:	24 e0       	ldi	r18, 0x04	; 4
    10cc:	e2 9f       	mul	r30, r18
    10ce:	f0 01       	movw	r30, r0
    10d0:	11 24       	eor	r1, r1
    10d2:	e2 59       	subi	r30, 0x92	; 146
    10d4:	ff 4f       	sbci	r31, 0xFF	; 255
    10d6:	40 80       	ld	r4, Z
    10d8:	51 80       	ldd	r5, Z+1	; 0x01
    10da:	62 80       	ldd	r6, Z+2	; 0x02
    10dc:	73 80       	ldd	r7, Z+3	; 0x03
    10de:	2d cf       	rjmp	.-422    	; 0xf3a <Measure_Voltage+0x74>

000010e0 <SPI_MasterInit>:
	REG_PORT &= ~LATCH_CLK;
	sei();
}

void SPI_MasterInit(void){
	CS_DDR |= CS_ADC0 | CS_ADC1;
    10e0:	87 b3       	in	r24, 0x17	; 23
    10e2:	88 61       	ori	r24, 0x18	; 24
    10e4:	87 bb       	out	0x17, r24	; 23
	CS_PORT |= CS_ADC0 | CS_ADC1;
    10e6:	88 b3       	in	r24, 0x18	; 24
    10e8:	88 61       	ori	r24, 0x18	; 24
    10ea:	88 bb       	out	0x18, r24	; 24

	SPI_DDR |= MOSI | SCK;
    10ec:	87 b3       	in	r24, 0x17	; 23
    10ee:	80 6a       	ori	r24, 0xA0	; 160
    10f0:	87 bb       	out	0x17, r24	; 23
	SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0) | (1<<SPR1);
    10f2:	83 e5       	ldi	r24, 0x53	; 83
    10f4:	8d b9       	out	0x0d, r24	; 13
    10f6:	08 95       	ret

000010f8 <SPI_MasterTransmit>:
}

void SPI_MasterTransmit(uint8_t cData){
	SPDR = cData;
    10f8:	8f b9       	out	0x0f, r24	; 15
	flaga_tim1 = 1;
    10fa:	81 e0       	ldi	r24, 0x01	; 1
    10fc:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <flaga_tim1>
	while(!(SPSR&(1<<SPIF))&& flaga_tim1);
    1100:	04 c0       	rjmp	.+8      	; 0x110a <SPI_MasterTransmit+0x12>
    1102:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <flaga_tim1>
    1106:	88 23       	and	r24, r24
    1108:	11 f0       	breq	.+4      	; 0x110e <SPI_MasterTransmit+0x16>
    110a:	77 9b       	sbis	0x0e, 7	; 14
    110c:	fa cf       	rjmp	.-12     	; 0x1102 <SPI_MasterTransmit+0xa>
    110e:	08 95       	ret

00001110 <SPI_MasterRecieve>:
}

uint8_t SPI_MasterRecieve(void){
	SPDR = 0x00;
    1110:	1f b8       	out	0x0f, r1	; 15
	flaga_tim1 = 1;
    1112:	81 e0       	ldi	r24, 0x01	; 1
    1114:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <flaga_tim1>
	while(!(SPSR&(1<<SPIF))  && flaga_tim1);
    1118:	04 c0       	rjmp	.+8      	; 0x1122 <SPI_MasterRecieve+0x12>
    111a:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <flaga_tim1>
    111e:	88 23       	and	r24, r24
    1120:	11 f0       	breq	.+4      	; 0x1126 <SPI_MasterRecieve+0x16>
    1122:	77 9b       	sbis	0x0e, 7	; 14
    1124:	fa cf       	rjmp	.-12     	; 0x111a <SPI_MasterRecieve+0xa>
	return SPDR;
    1126:	8f b1       	in	r24, 0x0f	; 15
}
    1128:	08 95       	ret

0000112a <init_uc_io>:


void init_uc_io(void)
{
	RELAY_GND_DDR |= RELAY_GND_PIN;
    112a:	d0 9a       	sbi	0x1a, 0	; 26
	RELAY_GND_PORT |= RELAY_GND_PIN;
    112c:	d8 9a       	sbi	0x1b, 0	; 27
	
	LED_DDR |= LED11_PIN | LED12_PIN | LED2_PIN;
    112e:	84 b3       	in	r24, 0x14	; 20
    1130:	80 67       	ori	r24, 0x70	; 112
    1132:	84 bb       	out	0x14, r24	; 20
	LED_RX_OFF;
    1134:	ac 9a       	sbi	0x15, 4	; 21
	
	UART_DDR |= UART_ERR_PIN | UART_TX_PIN;
    1136:	81 b3       	in	r24, 0x11	; 17
    1138:	86 60       	ori	r24, 0x06	; 6
    113a:	81 bb       	out	0x11, r24	; 17
	UART_PORT|= UART_TX_PIN | UART_RTS_PIN;
    113c:	82 b3       	in	r24, 0x12	; 18
    113e:	8a 60       	ori	r24, 0x0A	; 10
    1140:	82 bb       	out	0x12, r24	; 18
	
	ADDRES_DDR &= ~0xF0;
    1142:	81 b3       	in	r24, 0x11	; 17
    1144:	8f 70       	andi	r24, 0x0F	; 15
    1146:	81 bb       	out	0x11, r24	; 17
	ADDRES_PORT |= 0xF0;
    1148:	82 b3       	in	r24, 0x12	; 18
    114a:	80 6f       	ori	r24, 0xF0	; 240
    114c:	82 bb       	out	0x12, r24	; 18
    114e:	08 95       	ret

00001150 <init_uc_peripherals>:
	if(RES_CFG == BIT10) return DATA>>6;
	return DATA;
}

void REG_Init(void) {
	REG_DDR |= DATA_REG | RESET_REG | SHIFT_CLK | LATCH_CLK;
    1150:	84 b3       	in	r24, 0x14	; 20
    1152:	8f 60       	ori	r24, 0x0F	; 15
    1154:	84 bb       	out	0x14, r24	; 20
	REG_PORT |= RESET_REG;
    1156:	aa 9a       	sbi	0x15, 2	; 21
	REG_PORT &= ~RESET_REG;
    1158:	aa 98       	cbi	0x15, 2	; 21
	REG_PORT |= RESET_REG;
    115a:	aa 9a       	sbi	0x15, 2	; 21
	REG_PORT &= ~LATCH_CLK;
	sei();
}

void SPI_MasterInit(void){
	CS_DDR |= CS_ADC0 | CS_ADC1;
    115c:	87 b3       	in	r24, 0x17	; 23
    115e:	88 61       	ori	r24, 0x18	; 24
    1160:	87 bb       	out	0x17, r24	; 23
	CS_PORT |= CS_ADC0 | CS_ADC1;
    1162:	88 b3       	in	r24, 0x18	; 24
    1164:	88 61       	ori	r24, 0x18	; 24
    1166:	88 bb       	out	0x18, r24	; 24

	SPI_DDR |= MOSI | SCK;
    1168:	87 b3       	in	r24, 0x17	; 23
    116a:	80 6a       	ori	r24, 0xA0	; 160
    116c:	87 bb       	out	0x17, r24	; 23
	SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0) | (1<<SPR1);
    116e:	83 e5       	ldi	r24, 0x53	; 83
    1170:	8d b9       	out	0x0d, r24	; 13
	
	//Inicjacja SPI
	SPI_MasterInit();
	
	//TC0 - tryb CTC
	TIMSK |= (1<<OCIE0); // Przerwanie od COMP
    1172:	89 b7       	in	r24, 0x39	; 57
    1174:	82 60       	ori	r24, 0x02	; 2
    1176:	89 bf       	out	0x39, r24	; 57
	TCCR0 |= (1<<CS01) | (1<<CS00) | (1<<WGM01); // Prescaler /64
    1178:	83 b7       	in	r24, 0x33	; 51
    117a:	8b 60       	ori	r24, 0x0B	; 11
    117c:	83 bf       	out	0x33, r24	; 51
	OCR0 = 250; // Przerwanie co 1 ms
    117e:	8a ef       	ldi	r24, 0xFA	; 250
    1180:	8c bf       	out	0x3c, r24	; 60
    1182:	08 95       	ret

00001184 <init_uc_main_uart>:
	
}

void init_uc_main_uart(void)
{
	REG_UCSRB |= ((1<<RXCIE) | (1<<RXEN) | (1<<TXEN));
    1184:	8a b1       	in	r24, 0x0a	; 10
    1186:	88 69       	ori	r24, 0x98	; 152
    1188:	8a b9       	out	0x0a, r24	; 10
	REG_UCSRC |= ((1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0));
    118a:	80 b5       	in	r24, 0x20	; 32
    118c:	86 68       	ori	r24, 0x86	; 134
    118e:	80 bd       	out	0x20, r24	; 32
	REG_UBRRL = 25;   //38400 bit/s
    1190:	89 e1       	ldi	r24, 0x19	; 25
    1192:	89 b9       	out	0x09, r24	; 9
    1194:	08 95       	ret

00001196 <get_reset_status>:
};

uint8_t get_reset_status(void){
	uint8_t reset_status = 0x00;

	if(MCUCSR & (1<<PORF)) reset_status |= (1<<0);
    1196:	84 b7       	in	r24, 0x34	; 52
    1198:	81 70       	andi	r24, 0x01	; 1
	if(MCUCSR & (1<<BORF)) reset_status |= (1<<1);
    119a:	04 b6       	in	r0, 0x34	; 52
    119c:	02 fc       	sbrc	r0, 2
    119e:	82 60       	ori	r24, 0x02	; 2
	if(MCUCSR & (1<<WDRF)) reset_status |= (1<<2);
    11a0:	04 b6       	in	r0, 0x34	; 52
    11a2:	03 fc       	sbrc	r0, 3
    11a4:	84 60       	ori	r24, 0x04	; 4
	if(MCUCSR & (1<<EXTRF)) reset_status |= (1<<3);
    11a6:	04 b6       	in	r0, 0x34	; 52
    11a8:	01 fc       	sbrc	r0, 1
    11aa:	88 60       	ori	r24, 0x08	; 8
	
	MCUCSR = 0x00;
    11ac:	14 be       	out	0x34, r1	; 52
	
	return reset_status;
}
    11ae:	08 95       	ret

000011b0 <uart_send_string>:

void uart_send_string(const char *string)
{
	uint8_t i = DATA_START;
	uint8_t znak = pgm_read_byte(string++);
    11b0:	9c 01       	movw	r18, r24
    11b2:	2f 5f       	subi	r18, 0xFF	; 255
    11b4:	3f 4f       	sbci	r19, 0xFF	; 255
    11b6:	fc 01       	movw	r30, r24
    11b8:	84 91       	lpm	r24, Z
	
	while(znak != 0x00)
    11ba:	88 23       	and	r24, r24
    11bc:	99 f0       	breq	.+38     	; 0x11e4 <uart_send_string+0x34>
    11be:	f9 01       	movw	r30, r18
    11c0:	97 e0       	ldi	r25, 0x07	; 7
    11c2:	01 c0       	rjmp	.+2      	; 0x11c6 <uart_send_string+0x16>
	{
		tx_data_frame[i++] = znak;
    11c4:	92 2f       	mov	r25, r18
    11c6:	21 e0       	ldi	r18, 0x01	; 1
    11c8:	29 0f       	add	r18, r25
    11ca:	a9 2f       	mov	r26, r25
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	aa 57       	subi	r26, 0x7A	; 122
    11d0:	bd 4f       	sbci	r27, 0xFD	; 253
    11d2:	8c 93       	st	X, r24
		znak = pgm_read_byte(string++);
    11d4:	84 91       	lpm	r24, Z
    11d6:	31 96       	adiw	r30, 0x01	; 1
void uart_send_string(const char *string)
{
	uint8_t i = DATA_START;
	uint8_t znak = pgm_read_byte(string++);
	
	while(znak != 0x00)
    11d8:	81 11       	cpse	r24, r1
    11da:	f4 cf       	rjmp	.-24     	; 0x11c4 <uart_send_string+0x14>
    11dc:	9e 5f       	subi	r25, 0xFE	; 254
	{
		tx_data_frame[i++] = znak;
		znak = pgm_read_byte(string++);
	}
	
	tx_data_frame[LENGTH_L] = i + 1;
    11de:	90 93 87 02 	sts	0x0287, r25	; 0x800287 <tx_data_frame+0x1>
    11e2:	08 95       	ret
void uart_send_string(const char *string)
{
	uint8_t i = DATA_START;
	uint8_t znak = pgm_read_byte(string++);
	
	while(znak != 0x00)
    11e4:	98 e0       	ldi	r25, 0x08	; 8
    11e6:	fb cf       	rjmp	.-10     	; 0x11de <uart_send_string+0x2e>

000011e8 <get_ubrrl_param>:
	
	tx_data_frame[LENGTH_L] = i + 1;
}

uint8_t get_ubrrl_param(uint8_t bitrate)
{
    11e8:	81 50       	subi	r24, 0x01	; 1
    11ea:	8e 30       	cpi	r24, 0x0E	; 14
    11ec:	30 f4       	brcc	.+12     	; 0x11fa <get_ubrrl_param+0x12>
    11ee:	e8 2f       	mov	r30, r24
    11f0:	f0 e0       	ldi	r31, 0x00	; 0
    11f2:	e0 5a       	subi	r30, 0xA0	; 160
    11f4:	ff 4f       	sbci	r31, 0xFF	; 255
    11f6:	80 81       	ld	r24, Z
    11f8:	08 95       	ret
    11fa:	89 e1       	ldi	r24, 0x19	; 25
		case 14: 	ubrrl_param = 0;		break; 		//1000000
		default:	ubrrl_param = 25;		break; 		//38400
	}
	
	return ubrrl_param;
}
    11fc:	08 95       	ret

000011fe <eeprom_write>:

void eeprom_write(uint16_t address, uint8_t data)
{
	while(EECR & 0x02);
    11fe:	e1 99       	sbic	0x1c, 1	; 28
    1200:	fe cf       	rjmp	.-4      	; 0x11fe <eeprom_write>
	EEAR = address;
    1202:	9f bb       	out	0x1f, r25	; 31
    1204:	8e bb       	out	0x1e, r24	; 30
	EEDR = data;
    1206:	6d bb       	out	0x1d, r22	; 29
	EECR |= 0x04;
    1208:	e2 9a       	sbi	0x1c, 2	; 28
	EECR |= 0x02;
    120a:	e1 9a       	sbi	0x1c, 1	; 28
    120c:	08 95       	ret

0000120e <eeprom_write_with_check>:
}

uint8_t eeprom_write_with_check(uint16_t address, uint8_t data)
{
    120e:	ac 01       	movw	r20, r24
    1210:	23 e0       	ldi	r18, 0x03	; 3
	return ubrrl_param;
}

void eeprom_write(uint16_t address, uint8_t data)
{
	while(EECR & 0x02);
    1212:	e1 99       	sbic	0x1c, 1	; 28
    1214:	fe cf       	rjmp	.-4      	; 0x1212 <eeprom_write_with_check+0x4>
	EEAR = address;
    1216:	5f bb       	out	0x1f, r21	; 31
    1218:	4e bb       	out	0x1e, r20	; 30
	EEDR = data;
    121a:	6d bb       	out	0x1d, r22	; 29
	EECR |= 0x04;
    121c:	e2 9a       	sbi	0x1c, 2	; 28
	EECR |= 0x02;
    121e:	e1 9a       	sbi	0x1c, 1	; 28
	return 0;
}

uint8_t eeprom_read(uint16_t address)
{
	while(EECR & 0x02);
    1220:	9c b3       	in	r25, 0x1c	; 28
    1222:	89 2f       	mov	r24, r25
    1224:	82 70       	andi	r24, 0x02	; 2
    1226:	91 fd       	sbrc	r25, 1
    1228:	fb cf       	rjmp	.-10     	; 0x1220 <eeprom_write_with_check+0x12>
	EEAR = address;
    122a:	5f bb       	out	0x1f, r21	; 31
    122c:	4e bb       	out	0x1e, r20	; 30
	EECR |= 0x01;
    122e:	e0 9a       	sbi	0x1c, 0	; 28
	return EEDR;
    1230:	9d b3       	in	r25, 0x1d	; 29
    1232:	21 50       	subi	r18, 0x01	; 1
uint8_t eeprom_write_with_check(uint16_t address, uint8_t data)
{
	uint8_t write_attempts = 3;
	uint8_t write_complete_flag = 0;
	
	while(write_attempts > 0 && write_complete_flag == 0)
    1234:	19 f0       	breq	.+6      	; 0x123c <eeprom_write_with_check+0x2e>
    1236:	69 13       	cpse	r22, r25
    1238:	ec cf       	rjmp	.-40     	; 0x1212 <eeprom_write_with_check+0x4>
    123a:	08 95       	ret
		if(data == eeprom_read(address)) write_complete_flag = 1;

		write_attempts--;
	}
	
	if (write_complete_flag == 0) return 1;
    123c:	81 e0       	ldi	r24, 0x01	; 1
    123e:	69 13       	cpse	r22, r25

	return 0;
}
    1240:	08 95       	ret
		if(data == eeprom_read(address)) write_complete_flag = 1;

		write_attempts--;
	}
	
	if (write_complete_flag == 0) return 1;
    1242:	80 e0       	ldi	r24, 0x00	; 0

	return 0;
}
    1244:	08 95       	ret

00001246 <eeprom_read>:

uint8_t eeprom_read(uint16_t address)
{
	while(EECR & 0x02);
    1246:	e1 99       	sbic	0x1c, 1	; 28
    1248:	fe cf       	rjmp	.-4      	; 0x1246 <eeprom_read>
	EEAR = address;
    124a:	9f bb       	out	0x1f, r25	; 31
    124c:	8e bb       	out	0x1e, r24	; 30
	EECR |= 0x01;
    124e:	e0 9a       	sbi	0x1c, 0	; 28
	return EEDR;
    1250:	8d b3       	in	r24, 0x1d	; 29
}
    1252:	08 95       	ret

00001254 <wait_25us>:

void wait_25us(uint16_t count)
{
	__asm__ volatile (
    1254:	01 97       	sbiw	r24, 0x01	; 1
    1256:	f1 f7       	brne	.-4      	; 0x1254 <wait_25us>
    1258:	08 95       	ret

0000125a <wait_1ms>:
	);
}

void wait_1ms(uint16_t count)
{
	for(;count!=0;count--) wait_25us(4000);
    125a:	00 97       	sbiw	r24, 0x00	; 0
    125c:	39 f0       	breq	.+14     	; 0x126c <wait_1ms+0x12>
	return EEDR;
}

void wait_25us(uint16_t count)
{
	__asm__ volatile (
    125e:	20 ea       	ldi	r18, 0xA0	; 160
    1260:	3f e0       	ldi	r19, 0x0F	; 15
    1262:	f9 01       	movw	r30, r18
    1264:	31 97       	sbiw	r30, 0x01	; 1
    1266:	f1 f7       	brne	.-4      	; 0x1264 <wait_1ms+0xa>
	);
}

void wait_1ms(uint16_t count)
{
	for(;count!=0;count--) wait_25us(4000);
    1268:	01 97       	sbiw	r24, 0x01	; 1
    126a:	d9 f7       	brne	.-10     	; 0x1262 <wait_1ms+0x8>
    126c:	08 95       	ret

0000126e <Calibration_Table_Save_Value>:
	eeprom_write(eeprom_address, bank_data);
}

uint8_t Calibration_Table_Save_Value(uint8_t channel, uint8_t point, uint8_t cal_value)
{
	if( (channel > (CALIBRATION_CHANNELS_SIZE - 1)) || (point > (CALIBRATION_POINTS_SIZE - 1)) ||
    126e:	80 31       	cpi	r24, 0x10	; 16
    1270:	10 f4       	brcc	.+4      	; 0x1276 <Calibration_Table_Save_Value+0x8>
	(cal_value < CALIBRATION_VALUE_MIN) || (cal_value > CALIBRATION_VALUE_MAX) ) return INVALID_ARG;
    1272:	66 31       	cpi	r22, 0x16	; 22
    1274:	10 f0       	brcs	.+4      	; 0x127a <Calibration_Table_Save_Value+0xc>
    1276:	81 e0       	ldi	r24, 0x01	; 1
    1278:	08 95       	ret
    127a:	26 2f       	mov	r18, r22

	uint16_t eeprom_address = CALIBRATION_TABLE_START_ADDRESS + (channel * CALIBRATION_POINTS_SIZE) +  point;
	
	if(eeprom_write_with_check(eeprom_address, cal_value) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
    127c:	36 e1       	ldi	r19, 0x16	; 22
    127e:	83 9f       	mul	r24, r19
    1280:	c0 01       	movw	r24, r0
    1282:	11 24       	eor	r1, r1
    1284:	c2 96       	adiw	r24, 0x32	; 50
    1286:	64 2f       	mov	r22, r20
    1288:	82 0f       	add	r24, r18
    128a:	91 1d       	adc	r25, r1
    128c:	0e 94 07 09 	call	0x120e	; 0x120e <eeprom_write_with_check>
    1290:	88 23       	and	r24, r24
    1292:	11 f0       	breq	.+4      	; 0x1298 <Calibration_Table_Save_Value+0x2a>
    1294:	83 e0       	ldi	r24, 0x03	; 3
	
	return OK;
}
    1296:	08 95       	ret
    1298:	08 95       	ret

0000129a <Calibration_Table_End_Calibration>:

uint8_t Calibration_Table_End_Calibration(uint8_t received_checksum, uint8_t cal_date_year, uint8_t cal_date_month, uint8_t cal_date_day)
{
    129a:	0f 93       	push	r16
    129c:	1f 93       	push	r17
    129e:	cf 93       	push	r28
    12a0:	df 93       	push	r29
	uint8_t my_checksum = 0;
	uint8_t read_cal_value;
	uint8_t status;
	
	for (uint16_t address = CALIBRATION_TABLE_START_ADDRESS; address < CALIBRATION_TABLE_END_ADDRESS; address++)
    12a2:	e2 e3       	ldi	r30, 0x32	; 50
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
	return OK;
}

uint8_t Calibration_Table_End_Calibration(uint8_t received_checksum, uint8_t cal_date_year, uint8_t cal_date_month, uint8_t cal_date_day)
{
	uint8_t my_checksum = 0;
    12a6:	c0 e0       	ldi	r28, 0x00	; 0
	return 0;
}

uint8_t eeprom_read(uint16_t address)
{
	while(EECR & 0x02);
    12a8:	e1 99       	sbic	0x1c, 1	; 28
    12aa:	fe cf       	rjmp	.-4      	; 0x12a8 <Calibration_Table_End_Calibration+0xe>
	EEAR = address;
    12ac:	ff bb       	out	0x1f, r31	; 31
    12ae:	ee bb       	out	0x1e, r30	; 30
	EECR |= 0x01;
    12b0:	e0 9a       	sbi	0x1c, 0	; 28
	return EEDR;
    12b2:	9d b3       	in	r25, 0x1d	; 29
		{
			status = bank_write_calibration_flag(CALIBRATION_COMPLETE);
			if(status != OK) return BANK_OPERATION_FAILED;
			return INVALID_CAL_VALUE;
		}
		my_checksum += read_cal_value;
    12b4:	c9 0f       	add	r28, r25
{
	uint8_t my_checksum = 0;
	uint8_t read_cal_value;
	uint8_t status;
	
	for (uint16_t address = CALIBRATION_TABLE_START_ADDRESS; address < CALIBRATION_TABLE_END_ADDRESS; address++)
    12b6:	31 96       	adiw	r30, 0x01	; 1
    12b8:	e2 39       	cpi	r30, 0x92	; 146
    12ba:	91 e0       	ldi	r25, 0x01	; 1
    12bc:	f9 07       	cpc	r31, r25
    12be:	a1 f7       	brne	.-24     	; 0x12a8 <Calibration_Table_End_Calibration+0xe>
			return INVALID_CAL_VALUE;
		}
		my_checksum += read_cal_value;
	}
	
	if(my_checksum != received_checksum) return INVALID_CHECKSUM;
    12c0:	c8 17       	cp	r28, r24
    12c2:	39 f0       	breq	.+14     	; 0x12d2 <Calibration_Table_End_Calibration+0x38>
    12c4:	c2 e0       	ldi	r28, 0x02	; 2
	
	status = bank_write_calibration_flag(CALIBRATION_IN_PROGRESS);
	if(status != OK) return BANK_OPERATION_FAILED;
	
	return OK;
}
    12c6:	8c 2f       	mov	r24, r28
    12c8:	df 91       	pop	r29
    12ca:	cf 91       	pop	r28
    12cc:	1f 91       	pop	r17
    12ce:	0f 91       	pop	r16
    12d0:	08 95       	ret
    12d2:	d2 2f       	mov	r29, r18
    12d4:	14 2f       	mov	r17, r20
    12d6:	06 2f       	mov	r16, r22
		my_checksum += read_cal_value;
	}
	
	if(my_checksum != received_checksum) return INVALID_CHECKSUM;
	
	if(eeprom_write_with_check(CALIBRATION_TABLE_END_ADDRESS, my_checksum) != OK) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
    12d8:	6c 2f       	mov	r22, r28
    12da:	82 e9       	ldi	r24, 0x92	; 146
    12dc:	91 e0       	ldi	r25, 0x01	; 1
    12de:	0e 94 07 09 	call	0x120e	; 0x120e <eeprom_write_with_check>
    12e2:	88 23       	and	r24, r24
    12e4:	39 f0       	breq	.+14     	; 0x12f4 <Calibration_Table_End_Calibration+0x5a>
    12e6:	c3 e0       	ldi	r28, 0x03	; 3
	
	status = bank_write_calibration_flag(CALIBRATION_IN_PROGRESS);
	if(status != OK) return BANK_OPERATION_FAILED;
	
	return OK;
}
    12e8:	8c 2f       	mov	r24, r28
    12ea:	df 91       	pop	r29
    12ec:	cf 91       	pop	r28
    12ee:	1f 91       	pop	r17
    12f0:	0f 91       	pop	r16
    12f2:	08 95       	ret
	
	if(my_checksum != received_checksum) return INVALID_CHECKSUM;
	
	if(eeprom_write_with_check(CALIBRATION_TABLE_END_ADDRESS, my_checksum) != OK) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
	
	if(eeprom_write_with_check(CALIBRATION_TABLE_END_ADDRESS + 1, ~my_checksum) != OK) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
    12f4:	6c 2f       	mov	r22, r28
    12f6:	60 95       	com	r22
    12f8:	83 e9       	ldi	r24, 0x93	; 147
    12fa:	91 e0       	ldi	r25, 0x01	; 1
    12fc:	0e 94 07 09 	call	0x120e	; 0x120e <eeprom_write_with_check>
    1300:	c8 2f       	mov	r28, r24
    1302:	81 11       	cpse	r24, r1
    1304:	f0 cf       	rjmp	.-32     	; 0x12e6 <Calibration_Table_End_Calibration+0x4c>
	
	status = bank_write_calibration_date(cal_date_day, cal_date_month, cal_date_year);
    1306:	40 2f       	mov	r20, r16
    1308:	61 2f       	mov	r22, r17
    130a:	8d 2f       	mov	r24, r29
    130c:	0e 94 8e 03 	call	0x71c	; 0x71c <bank_write_calibration_date>
	if(status == INVALID_ARG) return INVALID_ARG;
    1310:	81 30       	cpi	r24, 0x01	; 1
    1312:	49 f0       	breq	.+18     	; 0x1326 <Calibration_Table_End_Calibration+0x8c>
	else if(status != OK) return BANK_OPERATION_FAILED;
    1314:	88 23       	and	r24, r24
    1316:	71 f0       	breq	.+28     	; 0x1334 <Calibration_Table_End_Calibration+0x9a>
    1318:	c5 e0       	ldi	r28, 0x05	; 5
	
	status = bank_write_calibration_flag(CALIBRATION_IN_PROGRESS);
	if(status != OK) return BANK_OPERATION_FAILED;
	
	return OK;
}
    131a:	8c 2f       	mov	r24, r28
    131c:	df 91       	pop	r29
    131e:	cf 91       	pop	r28
    1320:	1f 91       	pop	r17
    1322:	0f 91       	pop	r16
    1324:	08 95       	ret
	if(eeprom_write_with_check(CALIBRATION_TABLE_END_ADDRESS, my_checksum) != OK) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
	
	if(eeprom_write_with_check(CALIBRATION_TABLE_END_ADDRESS + 1, ~my_checksum) != OK) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
	
	status = bank_write_calibration_date(cal_date_day, cal_date_month, cal_date_year);
	if(status == INVALID_ARG) return INVALID_ARG;
    1326:	c1 e0       	ldi	r28, 0x01	; 1
	
	status = bank_write_calibration_flag(CALIBRATION_IN_PROGRESS);
	if(status != OK) return BANK_OPERATION_FAILED;
	
	return OK;
}
    1328:	8c 2f       	mov	r24, r28
    132a:	df 91       	pop	r29
    132c:	cf 91       	pop	r28
    132e:	1f 91       	pop	r17
    1330:	0f 91       	pop	r16
    1332:	08 95       	ret
	
	status = bank_write_calibration_date(cal_date_day, cal_date_month, cal_date_year);
	if(status == INVALID_ARG) return INVALID_ARG;
	else if(status != OK) return BANK_OPERATION_FAILED;
	
	status = bank_write_calibration_flag(CALIBRATION_IN_PROGRESS);
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <bank_write_calibration_flag>
	if(status != OK) return BANK_OPERATION_FAILED;
    133a:	81 11       	cpse	r24, r1
    133c:	ed cf       	rjmp	.-38     	; 0x1318 <Calibration_Table_End_Calibration+0x7e>
	
	return OK;
}
    133e:	8c 2f       	mov	r24, r28
    1340:	df 91       	pop	r29
    1342:	cf 91       	pop	r28
    1344:	1f 91       	pop	r17
    1346:	0f 91       	pop	r16
    1348:	08 95       	ret

0000134a <Calibration_Table_Load_Eeprom_Values>:

uint8_t Calibration_Table_Load_Eeprom_Values(void)
{
    134a:	cf 93       	push	r28
    134c:	df 93       	push	r29
    134e:	1f 92       	push	r1
    1350:	cd b7       	in	r28, 0x3d	; 61
    1352:	de b7       	in	r29, 0x3e	; 62
	uint8_t calc_checksum = 0;
	uint8_t status;
	
	//sprawdzam czy flaga kalibracji posiada warto 1 (TABLE_DATA_CORRECT)
	//jezeli wartosc wynosi 0 to zmieniam wartosc na 2 (TABLE_DATA_INCORRECT)
	status = bank_read_calibration_flag(&calibration_flag);
    1354:	ce 01       	movw	r24, r28
    1356:	01 96       	adiw	r24, 0x01	; 1
    1358:	0e 94 a3 04 	call	0x946	; 0x946 <bank_read_calibration_flag>
	if(status != OK && status != EMPTY_DATA) return BANK_OPERATION_FAILED;
    135c:	82 30       	cpi	r24, 0x02	; 2
    135e:	28 f0       	brcs	.+10     	; 0x136a <Calibration_Table_Load_Eeprom_Values+0x20>
    1360:	85 e0       	ldi	r24, 0x05	; 5
			return INVALID_CHECKSUM;
		}
	}
	
	return OK;
}
    1362:	0f 90       	pop	r0
    1364:	df 91       	pop	r29
    1366:	cf 91       	pop	r28
    1368:	08 95       	ret
	//sprawdzam czy flaga kalibracji posiada warto 1 (TABLE_DATA_CORRECT)
	//jezeli wartosc wynosi 0 to zmieniam wartosc na 2 (TABLE_DATA_INCORRECT)
	status = bank_read_calibration_flag(&calibration_flag);
	if(status != OK && status != EMPTY_DATA) return BANK_OPERATION_FAILED;
	
	if(status == EMPTY_DATA)
    136a:	81 30       	cpi	r24, 0x01	; 1
    136c:	39 f0       	breq	.+14     	; 0x137c <Calibration_Table_Load_Eeprom_Values+0x32>
		status = bank_write_calibration_flag(CALIBRATION_COMPLETE);
		if(status != OK) return BANK_OPERATION_FAILED;
		return INVALID_CAL_TABLE;
	}

	if(calibration_flag == CALIBRATION_COMPLETE) return INVALID_CAL_TABLE;
    136e:	89 81       	ldd	r24, Y+1	; 0x01
    1370:	82 30       	cpi	r24, 0x02	; 2
    1372:	49 f0       	breq	.+18     	; 0x1386 <Calibration_Table_Load_Eeprom_Values+0x3c>
	
	//jezeli flaga kalibracji posiada wartosc 1 (TABLE_DATA_CORRECT)
	//to kontrolnie sprawdzam czy sumy kontrolne s prawidowe
	if(calibration_flag == CALIBRATION_IN_PROGRESS)
    1374:	81 30       	cpi	r24, 0x01	; 1
    1376:	49 f0       	breq	.+18     	; 0x138a <Calibration_Table_Load_Eeprom_Values+0x40>
			if(status != OK) return BANK_OPERATION_FAILED;
			return INVALID_CHECKSUM;
		}
	}
	
	return OK;
    1378:	80 e0       	ldi	r24, 0x00	; 0
    137a:	f3 cf       	rjmp	.-26     	; 0x1362 <Calibration_Table_Load_Eeprom_Values+0x18>
	status = bank_read_calibration_flag(&calibration_flag);
	if(status != OK && status != EMPTY_DATA) return BANK_OPERATION_FAILED;
	
	if(status == EMPTY_DATA)
	{
		status = bank_write_calibration_flag(CALIBRATION_COMPLETE);
    137c:	82 e0       	ldi	r24, 0x02	; 2
    137e:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <bank_write_calibration_flag>
		if(status != OK) return BANK_OPERATION_FAILED;
    1382:	81 11       	cpse	r24, r1
    1384:	ed cf       	rjmp	.-38     	; 0x1360 <Calibration_Table_Load_Eeprom_Values+0x16>
		return INVALID_CAL_TABLE;
    1386:	86 e0       	ldi	r24, 0x06	; 6
    1388:	ec cf       	rjmp	.-40     	; 0x1362 <Calibration_Table_Load_Eeprom_Values+0x18>
    138a:	82 e3       	ldi	r24, 0x32	; 50
    138c:	90 e0       	ldi	r25, 0x00	; 0
    138e:	20 e0       	ldi	r18, 0x00	; 0
    1390:	fc 01       	movw	r30, r24
    1392:	e5 5a       	subi	r30, 0xA5	; 165
    1394:	ff 4f       	sbci	r31, 0xFF	; 255
    1396:	bc 01       	movw	r22, r24
    1398:	6a 5e       	subi	r22, 0xEA	; 234
    139a:	7f 4f       	sbci	r23, 0xFF	; 255
	{
		for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
		{
			for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
			{
				calibration_value = eeprom_read(calibration_table_eeprom_address++);
    139c:	ac 01       	movw	r20, r24
    139e:	4f 5f       	subi	r20, 0xFF	; 255
    13a0:	5f 4f       	sbci	r21, 0xFF	; 255
	return 0;
}

uint8_t eeprom_read(uint16_t address)
{
	while(EECR & 0x02);
    13a2:	e1 99       	sbic	0x1c, 1	; 28
    13a4:	fe cf       	rjmp	.-4      	; 0x13a2 <Calibration_Table_Load_Eeprom_Values+0x58>
	EEAR = address;
    13a6:	9f bb       	out	0x1f, r25	; 31
    13a8:	8e bb       	out	0x1e, r24	; 30
	EECR |= 0x01;
    13aa:	e0 9a       	sbi	0x1c, 0	; 28
	return EEDR;
    13ac:	8d b3       	in	r24, 0x1d	; 29
		for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
		{
			for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
			{
				calibration_value = eeprom_read(calibration_table_eeprom_address++);
				calc_checksum = calc_checksum + calibration_value;
    13ae:	28 0f       	add	r18, r24
				calibration_table[channel][cal_point] = calibration_value;
    13b0:	81 93       	st	Z+, r24
    13b2:	ca 01       	movw	r24, r20
	//to kontrolnie sprawdzam czy sumy kontrolne s prawidowe
	if(calibration_flag == CALIBRATION_IN_PROGRESS)
	{
		for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
		{
			for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
    13b4:	46 17       	cp	r20, r22
    13b6:	57 07       	cpc	r21, r23
    13b8:	89 f7       	brne	.-30     	; 0x139c <Calibration_Table_Load_Eeprom_Values+0x52>
	
	//jezeli flaga kalibracji posiada wartosc 1 (TABLE_DATA_CORRECT)
	//to kontrolnie sprawdzam czy sumy kontrolne s prawidowe
	if(calibration_flag == CALIBRATION_IN_PROGRESS)
	{
		for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
    13ba:	42 39       	cpi	r20, 0x92	; 146
    13bc:	51 40       	sbci	r21, 0x01	; 1
    13be:	41 f7       	brne	.-48     	; 0x1390 <Calibration_Table_Load_Eeprom_Values+0x46>
	return 0;
}

uint8_t eeprom_read(uint16_t address)
{
	while(EECR & 0x02);
    13c0:	e1 99       	sbic	0x1c, 1	; 28
    13c2:	fe cf       	rjmp	.-4      	; 0x13c0 <Calibration_Table_Load_Eeprom_Values+0x76>
	EEAR = address;
    13c4:	82 e9       	ldi	r24, 0x92	; 146
    13c6:	91 e0       	ldi	r25, 0x01	; 1
    13c8:	9f bb       	out	0x1f, r25	; 31
    13ca:	8e bb       	out	0x1e, r24	; 30
	EECR |= 0x01;
    13cc:	e0 9a       	sbi	0x1c, 0	; 28
	return EEDR;
    13ce:	8d b3       	in	r24, 0x1d	; 29
				calibration_table[channel][cal_point] = calibration_value;
			}
		}
		//jeeli ktoras z sum kontrolnych jest nieprawidlowa
		//to zmieniam flage kalibracji na TABLE_DATA_INCORRECT
		if(eeprom_read(CALIBRATION_TABLE_END_ADDRESS) != calc_checksum)
    13d0:	28 13       	cpse	r18, r24
    13d2:	0b c0       	rjmp	.+22     	; 0x13ea <Calibration_Table_Load_Eeprom_Values+0xa0>
		{
			status = bank_write_calibration_flag(CALIBRATION_COMPLETE);
			if(status != OK) return BANK_OPERATION_FAILED;
			return INVALID_CHECKSUM;
		}
		calc_checksum = ~calc_checksum;
    13d4:	20 95       	com	r18
	return 0;
}

uint8_t eeprom_read(uint16_t address)
{
	while(EECR & 0x02);
    13d6:	e1 99       	sbic	0x1c, 1	; 28
    13d8:	fe cf       	rjmp	.-4      	; 0x13d6 <Calibration_Table_Load_Eeprom_Values+0x8c>
	EEAR = address;
    13da:	83 e9       	ldi	r24, 0x93	; 147
    13dc:	91 e0       	ldi	r25, 0x01	; 1
    13de:	9f bb       	out	0x1f, r25	; 31
    13e0:	8e bb       	out	0x1e, r24	; 30
	EECR |= 0x01;
    13e2:	e0 9a       	sbi	0x1c, 0	; 28
	return EEDR;
    13e4:	8d b3       	in	r24, 0x1d	; 29
			status = bank_write_calibration_flag(CALIBRATION_COMPLETE);
			if(status != OK) return BANK_OPERATION_FAILED;
			return INVALID_CHECKSUM;
		}
		calc_checksum = ~calc_checksum;
		if(eeprom_read(CALIBRATION_TABLE_END_ADDRESS + 1) != calc_checksum)
    13e6:	28 17       	cp	r18, r24
    13e8:	39 f2       	breq	.-114    	; 0x1378 <Calibration_Table_Load_Eeprom_Values+0x2e>
		{
			status = bank_write_calibration_flag(CALIBRATION_COMPLETE);
    13ea:	82 e0       	ldi	r24, 0x02	; 2
    13ec:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <bank_write_calibration_flag>
			if(status != OK) return BANK_OPERATION_FAILED;
    13f0:	81 11       	cpse	r24, r1
    13f2:	b6 cf       	rjmp	.-148    	; 0x1360 <Calibration_Table_Load_Eeprom_Values+0x16>
		//to zmieniam flage kalibracji na TABLE_DATA_INCORRECT
		if(eeprom_read(CALIBRATION_TABLE_END_ADDRESS) != calc_checksum)
		{
			status = bank_write_calibration_flag(CALIBRATION_COMPLETE);
			if(status != OK) return BANK_OPERATION_FAILED;
			return INVALID_CHECKSUM;
    13f4:	82 e0       	ldi	r24, 0x02	; 2
    13f6:	b5 cf       	rjmp	.-150    	; 0x1362 <Calibration_Table_Load_Eeprom_Values+0x18>

000013f8 <main>:
uint8_t calibration_table[CALIBRATION_CHANNELS_SIZE][CALIBRATION_POINTS_SIZE];
///////////////////////////////////////////////////////////////
//       START PROGRAMU
///////////////////////////////////////////////////////////////
int main(void)
{
    13f8:	cf 93       	push	r28
    13fa:	df 93       	push	r29
    13fc:	cd b7       	in	r28, 0x3d	; 61
    13fe:	de b7       	in	r29, 0x3e	; 62
    1400:	2d 97       	sbiw	r28, 0x0d	; 13
    1402:	0f b6       	in	r0, 0x3f	; 63
    1404:	f8 94       	cli
    1406:	de bf       	out	0x3e, r29	; 62
    1408:	0f be       	out	0x3f, r0	; 63
    140a:	cd bf       	out	0x3d, r28	; 61
	__asm__ volatile ("WDR");
    140c:	a8 95       	wdr
	uint8_t bootloader_enter_flag = 0;
	uint8_t rst_state = 1;
	uint8_t ubrrl_param;
	
	uint8_t bank_temp[BANK_DATA_LENGTH];
	bank_management_register_callbacks(non_volatile_memory_write, non_volatile_memory_read);
    140e:	6b ec       	ldi	r22, 0xCB	; 203
    1410:	74 e0       	ldi	r23, 0x04	; 4
    1412:	88 ed       	ldi	r24, 0xD8	; 216
    1414:	94 e0       	ldi	r25, 0x04	; 4
    1416:	0e 94 0f 02 	call	0x41e	; 0x41e <bank_management_register_callbacks>
    141a:	84 ef       	ldi	r24, 0xF4	; 244
    141c:	91 e0       	ldi	r25, 0x01	; 1
	return EEDR;
}

void wait_25us(uint16_t count)
{
	__asm__ volatile (
    141e:	20 ea       	ldi	r18, 0xA0	; 160
    1420:	3f e0       	ldi	r19, 0x0F	; 15
    1422:	f9 01       	movw	r30, r18
    1424:	31 97       	sbiw	r30, 0x01	; 1
    1426:	f1 f7       	brne	.-4      	; 0x1424 <main+0x2c>
    1428:	01 97       	sbiw	r24, 0x01	; 1
	);
}

void wait_1ms(uint16_t count)
{
	for(;count!=0;count--) wait_25us(4000);
    142a:	d9 f7       	brne	.-10     	; 0x1422 <main+0x2a>
	
	uint8_t bank_temp[BANK_DATA_LENGTH];
	bank_management_register_callbacks(non_volatile_memory_write, non_volatile_memory_read);
	wait_1ms(500);
	
	init_uc_io();
    142c:	0e 94 95 08 	call	0x112a	; 0x112a <init_uc_io>
	init_uc_peripherals();
    1430:	0e 94 a8 08 	call	0x1150	; 0x1150 <init_uc_peripherals>
	
}

void init_uc_main_uart(void)
{
	REG_UCSRB |= ((1<<RXCIE) | (1<<RXEN) | (1<<TXEN));
    1434:	8a b1       	in	r24, 0x0a	; 10
    1436:	88 69       	ori	r24, 0x98	; 152
    1438:	8a b9       	out	0x0a, r24	; 10
	REG_UCSRC |= ((1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0));
    143a:	80 b5       	in	r24, 0x20	; 32
    143c:	86 68       	ori	r24, 0x86	; 134
    143e:	80 bd       	out	0x20, r24	; 32
	REG_UBRRL = 25;   //38400 bit/s
    1440:	89 e1       	ldi	r24, 0x19	; 25
    1442:	89 b9       	out	0x09, r24	; 9
	
	init_uc_io();
	init_uc_peripherals();
	init_uc_main_uart();

	__asm__ volatile ("WDR");
    1444:	a8 95       	wdr
	//WDTCR = ((1<<WDTOE) | (1<<WDE));				//WDTCR=0x18;
	//WDTCR = ((1<<WDE) | (1<<WDP2) | (1<<WDP1));		//WDTCR=0x0E;

	//ustawienie wektora przerwa na adres firmware'u
	MCUCR |= (1 << IVCE);
    1446:	85 b7       	in	r24, 0x35	; 53
    1448:	81 60       	ori	r24, 0x01	; 1
    144a:	85 bf       	out	0x35, r24	; 53
	MCUCR = 0x00;
    144c:	15 be       	out	0x35, r1	; 53
	
	uint8_t banks_checksum_status = get_banks_status();
    144e:	0e 94 b4 02 	call	0x568	; 0x568 <get_banks_status>
    1452:	d8 2e       	mov	r13, r24
	
	if((banks_checksum_status & (1<<0)) == 0)
    1454:	80 ff       	sbrs	r24, 0
    1456:	84 c3       	rjmp	.+1800   	; 0x1b60 <main+0x768>
		bank_read_bitrate(&bitrate_id);
		ubrrl_param = get_ubrrl_param(bitrate_id);
	}
	else
	{
		ubrrl_param = 3;
    1458:	13 e0       	ldi	r17, 0x03	; 3
    145a:	b1 2e       	mov	r11, r17
    145c:	fe 01       	movw	r30, r28
    145e:	31 96       	adiw	r30, 0x01	; 1
    1460:	4f 01       	movw	r8, r30
	}
	
	uint8_t calibration_table_status = Calibration_Table_Load_Eeprom_Values();
    1462:	0e 94 a5 09 	call	0x134a	; 0x134a <Calibration_Table_Load_Eeprom_Values>
	if(calibration_table_status != OK)
    1466:	88 23       	and	r24, r24
    1468:	91 f0       	breq	.+36     	; 0x148e <main+0x96>
    146a:	ed e8       	ldi	r30, 0x8D	; 141
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	4d ee       	ldi	r20, 0xED	; 237
    1470:	51 e0       	ldi	r21, 0x01	; 1
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
	{
		for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
		{
			calibration_table[channel][cal_point] = 127;
    1472:	8f e7       	ldi	r24, 0x7F	; 127
    1474:	9f 01       	movw	r18, r30
    1476:	2a 5e       	subi	r18, 0xEA	; 234
    1478:	3f 4f       	sbci	r19, 0xFF	; 255
    147a:	81 93       	st	Z+, r24

void Calibration_Table_Load_Default_Values(void)
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
	{
		for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
    147c:	e2 17       	cp	r30, r18
    147e:	f3 07       	cpc	r31, r19
    1480:	e1 f7       	brne	.-8      	; 0x147a <main+0x82>
	return OK;
}

void Calibration_Table_Load_Default_Values(void)
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
    1482:	4e 17       	cp	r20, r30
    1484:	5f 07       	cpc	r21, r31
    1486:	b1 f7       	brne	.-20     	; 0x1474 <main+0x7c>
	
	uint8_t calibration_table_status = Calibration_Table_Load_Eeprom_Values();
	if(calibration_table_status != OK)
	{
		Calibration_Table_Load_Default_Values();
		banks_checksum_status |= (1<<7);
    1488:	fd 2d       	mov	r31, r13
    148a:	f0 68       	ori	r31, 0x80	; 128
    148c:	df 2e       	mov	r13, r31
	}

	//Ustalanie pierwszego adresu pyty AVR ADC0-7
	if(PIND & ADDRES_3_PIN) slot_address1 |= (1<<5);
    148e:	84 9b       	sbis	0x10, 4	; 16
    1490:	05 c0       	rjmp	.+10     	; 0x149c <main+0xa4>
    1492:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <slot_address1>
    1496:	80 62       	ori	r24, 0x20	; 32
    1498:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <slot_address1>
	if(PIND & ADDRES_2_PIN) slot_address1 |= (1<<4);
    149c:	85 9b       	sbis	0x10, 5	; 16
    149e:	05 c0       	rjmp	.+10     	; 0x14aa <main+0xb2>
    14a0:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <slot_address1>
    14a4:	80 61       	ori	r24, 0x10	; 16
    14a6:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <slot_address1>
	if(PIND & ADDRES_1_PIN) slot_address1 |= (1<<3);
    14aa:	86 9b       	sbis	0x10, 6	; 16
    14ac:	05 c0       	rjmp	.+10     	; 0x14b8 <main+0xc0>
    14ae:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <slot_address1>
    14b2:	88 60       	ori	r24, 0x08	; 8
    14b4:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <slot_address1>
	if(PIND & ADDRES_0_PIN) slot_address1 |= (1<<2);
    14b8:	87 99       	sbic	0x10, 7	; 16
    14ba:	4c c3       	rjmp	.+1688   	; 0x1b54 <main+0x75c>
	
	//Ustalanie drugiego adresu pyty AVR ADC8-15
	slot_address2 = slot_address1 | 0x01;
    14bc:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <slot_address1>
    14c0:	81 60       	ori	r24, 0x01	; 1
    14c2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <slot_address2>

	//ustawienia
	tx_data_frame[PREAMBLE] = PREAMBLE_VALUE;
    14c6:	85 e5       	ldi	r24, 0x55	; 85
    14c8:	80 93 86 02 	sts	0x0286, r24	; 0x800286 <tx_data_frame>
	tx_data_frame[MODULE_TYPE] = MODULE_TYPE_VAL;
    14cc:	83 e0       	ldi	r24, 0x03	; 3
    14ce:	80 93 8a 02 	sts	0x028A, r24	; 0x80028a <tx_data_frame+0x4>
	tx_data_frame[BOOT_MODE] = 0x00;
    14d2:	10 92 8c 02 	sts	0x028C, r1	; 0x80028c <tx_data_frame+0x6>
	REG_Load(0xFFFFFFFF);
    14d6:	6f ef       	ldi	r22, 0xFF	; 255
    14d8:	7f ef       	ldi	r23, 0xFF	; 255
    14da:	cb 01       	movw	r24, r22
    14dc:	0e 94 77 06 	call	0xcee	; 0xcee <REG_Load>

	
	sei();
    14e0:	78 94       	sei
//       START PROGRAMU
///////////////////////////////////////////////////////////////
int main(void)
{
	__asm__ volatile ("WDR");
	uint8_t bootloader_enter_flag = 0;
    14e2:	1d 86       	std	Y+13, r1	; 0x0d
    14e4:	ee 24       	eor	r14, r14
    14e6:	e3 94       	inc	r14
    14e8:	f1 2c       	mov	r15, r1
	return EEDR;
}

void wait_25us(uint16_t count)
{
	__asm__ volatile (
    14ea:	00 ea       	ldi	r16, 0xA0	; 160
    14ec:	1f e0       	ldi	r17, 0x0F	; 15
				rx_data_frame[DATA_START+1],
				rx_data_frame[DATA_START+2]);
				break;

				case 252:	//PanelZapiszPrdkoTransmisji
				tx_data_frame[LENGTH_L] = 10;
    14ee:	6a e0       	ldi	r22, 0x0A	; 10
    14f0:	a6 2e       	mov	r10, r22
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
				tx_data_frame[DATA_START+1] = bank_write_bitrate(tx_data_frame[DATA_START+0]);
				
				if(tx_data_frame[DATA_START+1] == 0)
				{
					ubrrl_param = get_ubrrl_param(tx_data_frame[DATA_START+0]);
    14f2:	79 e1       	ldi	r23, 0x19	; 25
    14f4:	67 2e       	mov	r6, r23
				&tx_data_frame[DATA_START+1],
				&tx_data_frame[DATA_START+2]);
				break;
				
				case 220:	//PanelZapiszDateSprawdzenia
				tx_data_frame[LENGTH_L] = 12;
    14f6:	ec e0       	ldi	r30, 0x0C	; 12
    14f8:	7e 2e       	mov	r7, r30
					tx_data_frame[DATA_START+1+i] = bank_temp[i];
				}
				break;
				
				case 212:	//PanelZapiszBank
				tx_data_frame[LENGTH_L] = 18;
    14fa:	f2 e1       	ldi	r31, 0x12	; 18
    14fc:	4f 2e       	mov	r4, r31
    14fe:	ad ee       	ldi	r26, 0xED	; 237
    1500:	2a 2e       	mov	r2, r26
    1502:	a1 e0       	ldi	r26, 0x01	; 1
    1504:	3a 2e       	mov	r3, r26
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
	{
		for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
		{
			calibration_table[channel][cal_point] = 127;
    1506:	bf e7       	ldi	r27, 0x7F	; 127
    1508:	cb 2e       	mov	r12, r27
	/////////////////////////////////////////////////////////////////
	// GWNA PTLA PROGRAMU
	/////////////////////////////////////////////////////////////////
	while(1)
	{
		if(banks_checksum_status != 0){
    150a:	dd 20       	and	r13, r13
    150c:	11 f0       	breq	.+4      	; 0x1512 <main+0x11a>
			LED_ERROR_ON;
    150e:	ad 9a       	sbi	0x15, 5	; 21
    1510:	ae 98       	cbi	0x15, 6	; 21
		}
		if(rx_frame_receive_flag == 1)
    1512:	80 91 ea 02 	lds	r24, 0x02EA	; 0x8002ea <rx_frame_receive_flag>
    1516:	81 30       	cpi	r24, 0x01	; 1
    1518:	d9 f0       	breq	.+54     	; 0x1550 <main+0x158>
				cli();
				BOOT_ENTER_JUMP;
			}
		}
		
		if(RTS_PIN != rst_state)
    151a:	80 b3       	in	r24, 0x10	; 16
    151c:	88 70       	andi	r24, 0x08	; 8
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	8e 15       	cp	r24, r14
    1522:	9f 05       	cpc	r25, r15
    1524:	89 f0       	breq	.+34     	; 0x1548 <main+0x150>
		{
			LED_RX_ON;
    1526:	ac 98       	cbi	0x15, 4	; 21
			rst_state = RTS_PIN;
    1528:	80 b3       	in	r24, 0x10	; 16
			if(rst_state == 0)
    152a:	28 2f       	mov	r18, r24
    152c:	28 70       	andi	r18, 0x08	; 8
    152e:	83 fd       	sbrc	r24, 3
    1530:	0d c0       	rjmp	.+26     	; 0x154c <main+0x154>
			{
				REG_UBRRL = ubrrl_param;
    1532:	b9 b8       	out	0x09, r11	; 9
			
			if(tx_frame_send_flag==1)
			{
				uint16_t i = 0xFFFF;
				uint16_t tx_frame_length = ((tx_data_frame[LENGTH_H]<<8) | tx_data_frame[LENGTH_L]) - 1;
				uint8_t tx_frame_sum = 0;
    1534:	84 e6       	ldi	r24, 0x64	; 100
    1536:	90 e0       	ldi	r25, 0x00	; 0
	return EEDR;
}

void wait_25us(uint16_t count)
{
	__asm__ volatile (
    1538:	f8 01       	movw	r30, r16
    153a:	31 97       	sbiw	r30, 0x01	; 1
    153c:	f1 f7       	brne	.-4      	; 0x153a <main+0x142>
    153e:	01 97       	sbiw	r24, 0x01	; 1
	);
}

void wait_1ms(uint16_t count)
{
	for(;count!=0;count--) wait_25us(4000);
    1540:	d9 f7       	brne	.-10     	; 0x1538 <main+0x140>
			else
			{
				REG_UBRRL = 25;   //38400 bit/s
			}
			wait_1ms(100);
			LED_RX_OFF;
    1542:	ac 9a       	sbi	0x15, 4	; 21
    1544:	e2 2e       	mov	r14, r18
    1546:	f1 2c       	mov	r15, r1
		}
		
		__asm__ volatile ("WDR");
    1548:	a8 95       	wdr
	}
    154a:	df cf       	rjmp	.-66     	; 0x150a <main+0x112>
			{
				REG_UBRRL = ubrrl_param;
			}
			else
			{
				REG_UBRRL = 25;   //38400 bit/s
    154c:	69 b8       	out	0x09, r6	; 9
    154e:	f2 cf       	rjmp	.-28     	; 0x1534 <main+0x13c>
		if(banks_checksum_status != 0){
			LED_ERROR_ON;
		}
		if(rx_frame_receive_flag == 1)
		{
			rx_frame_receive_flag = 0;
    1550:	10 92 ea 02 	sts	0x02EA, r1	; 0x8002ea <rx_frame_receive_flag>
			tx_data_frame[LENGTH_H] = 0;
    1554:	10 92 88 02 	sts	0x0288, r1	; 0x800288 <tx_data_frame+0x2>
			tx_data_frame[CMD] = rx_data_frame[CMD];
    1558:	90 91 f3 01 	lds	r25, 0x01F3	; 0x8001f3 <rx_data_frame+0x5>
    155c:	90 93 8b 02 	sts	0x028B, r25	; 0x80028b <tx_data_frame+0x5>
			
			uint8_t temp_var_a;
			uint8_t temp_var_b;
			uint8_t temp_var_c;
			uint16_t ia = 0;
			float Resolution = 0;
    1560:	19 86       	std	Y+9, r1	; 0x09
    1562:	1a 86       	std	Y+10, r1	; 0x0a
    1564:	1b 86       	std	Y+11, r1	; 0x0b
    1566:	1c 86       	std	Y+12, r1	; 0x0c

			switch(rx_data_frame[CMD])
    1568:	e0 91 f3 01 	lds	r30, 0x01F3	; 0x8001f3 <rx_data_frame+0x5>
    156c:	4e 2f       	mov	r20, r30
    156e:	50 e0       	ldi	r21, 0x00	; 0
    1570:	fa 01       	movw	r30, r20
    1572:	e6 5c       	subi	r30, 0xC6	; 198
    1574:	ff 4f       	sbci	r31, 0xFF	; 255
    1576:	0c 94 41 10 	jmp	0x2082	; 0x2082 <__tablejump2__>
				while(1);
				tx_frame_send_flag = 0;
				break;
				
				case 254:		//Kasuj przerwania
				MAX232_ERR_RST;
    157a:	92 9a       	sbi	0x12, 2	; 18
				}
				while((REG_UCSRA & 0x20) == 0x00);
				REG_UDR = tx_frame_sum;
				while((REG_UCSRA & 0x20) == 0x00);
			}
			LED_RX_OFF;
    157c:	ac 9a       	sbi	0x15, 4	; 21
			LED_OKERR_OFF;
    157e:	ae 98       	cbi	0x15, 6	; 21
    1580:	ad 98       	cbi	0x15, 5	; 21
			
			if(bootloader_enter_flag == 1)
    1582:	3d 85       	ldd	r19, Y+13	; 0x0d
    1584:	31 30       	cpi	r19, 0x01	; 1
    1586:	49 f6       	brne	.-110    	; 0x151a <main+0x122>
			{
				cli();
    1588:	f8 94       	cli
				BOOT_ENTER_JUMP;
    158a:	0c 94 00 78 	jmp	0xf000	; 0xf000 <__data_load_end+0xce80>
    158e:	c5 cf       	rjmp	.-118    	; 0x151a <main+0x122>
				MAX232_ERR_RST;
				tx_frame_send_flag = 0;
				break;
				
				case 255:		//Reset pyty
				init_uc_io();
    1590:	0e 94 95 08 	call	0x112a	; 0x112a <init_uc_io>
				init_uc_peripherals();
    1594:	0e 94 a8 08 	call	0x1150	; 0x1150 <init_uc_peripherals>
    1598:	84 e6       	ldi	r24, 0x64	; 100
    159a:	90 e0       	ldi	r25, 0x00	; 0
	return EEDR;
}

void wait_25us(uint16_t count)
{
	__asm__ volatile (
    159c:	f8 01       	movw	r30, r16
    159e:	31 97       	sbiw	r30, 0x01	; 1
    15a0:	f1 f7       	brne	.-4      	; 0x159e <main+0x1a6>
    15a2:	01 97       	sbiw	r24, 0x01	; 1
	);
}

void wait_1ms(uint16_t count)
{
	for(;count!=0;count--) wait_25us(4000);
    15a4:	d9 f7       	brne	.-10     	; 0x159c <main+0x1a4>
				init_uc_io();
				init_uc_peripherals();
				
				wait_1ms(100);
				
				if( (PORTA != 0x00) || (PORTB != 0x00) || (PORTC != 0x00) || (PORTD != 0x00) ) LED_ERROR_ON;
    15a6:	8b b3       	in	r24, 0x1b	; 27
    15a8:	81 11       	cpse	r24, r1
    15aa:	08 c0       	rjmp	.+16     	; 0x15bc <main+0x1c4>
    15ac:	88 b3       	in	r24, 0x18	; 24
    15ae:	81 11       	cpse	r24, r1
    15b0:	05 c0       	rjmp	.+10     	; 0x15bc <main+0x1c4>
    15b2:	85 b3       	in	r24, 0x15	; 21
    15b4:	81 11       	cpse	r24, r1
    15b6:	02 c0       	rjmp	.+4      	; 0x15bc <main+0x1c4>
    15b8:	82 b3       	in	r24, 0x12	; 18
    15ba:	81 11       	cpse	r24, r1
    15bc:	ad 9a       	sbi	0x15, 5	; 21
    15be:	ae 98       	cbi	0x15, 6	; 21
				}
				while((REG_UCSRA & 0x20) == 0x00);
				REG_UDR = tx_frame_sum;
				while((REG_UCSRA & 0x20) == 0x00);
			}
			LED_RX_OFF;
    15c0:	ac 9a       	sbi	0x15, 4	; 21
			LED_OKERR_OFF;
    15c2:	ae 98       	cbi	0x15, 6	; 21
    15c4:	ad 98       	cbi	0x15, 5	; 21
			
			if(bootloader_enter_flag == 1)
    15c6:	3d 85       	ldd	r19, Y+13	; 0x0d
    15c8:	31 30       	cpi	r19, 0x01	; 1
    15ca:	09 f0       	breq	.+2      	; 0x15ce <main+0x1d6>
    15cc:	a6 cf       	rjmp	.-180    	; 0x151a <main+0x122>
    15ce:	dc cf       	rjmp	.-72     	; 0x1588 <main+0x190>
					tx_data_frame[DATA_START+0] = 0xFF;
				}
				break;
				
				case 253:
				rx_frame_receive_flag = 0;
    15d0:	10 92 ea 02 	sts	0x02EA, r1	; 0x8002ea <rx_frame_receive_flag>
				rx_data_frame[CMD] = 0;
    15d4:	10 92 f3 01 	sts	0x01F3, r1	; 0x8001f3 <rx_data_frame+0x5>
    15d8:	ff cf       	rjmp	.-2      	; 0x15d8 <main+0x1e0>
				rx_data_frame[DATA_START+1],
				rx_data_frame[DATA_START+2]);
				break;

				case 252:	//PanelZapiszPrdkoTransmisji
				tx_data_frame[LENGTH_L] = 10;
    15da:	a0 92 87 02 	sts	0x0287, r10	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    15de:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    15e2:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = bank_write_bitrate(tx_data_frame[DATA_START+0]);
    15e6:	0e 94 3c 03 	call	0x678	; 0x678 <bank_write_bitrate>
    15ea:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				
				if(tx_data_frame[DATA_START+1] == 0)
    15ee:	81 11       	cpse	r24, r1
    15f0:	ad c2       	rjmp	.+1370   	; 0x1b4c <main+0x754>
    15f2:	e0 91 8d 02 	lds	r30, 0x028D	; 0x80028d <tx_data_frame+0x7>
    15f6:	e1 50       	subi	r30, 0x01	; 1
    15f8:	ee 30       	cpi	r30, 0x0E	; 14
    15fa:	08 f0       	brcs	.+2      	; 0x15fe <main+0x206>
    15fc:	a4 c2       	rjmp	.+1352   	; 0x1b46 <main+0x74e>
    15fe:	f0 e0       	ldi	r31, 0x00	; 0
    1600:	e0 5a       	subi	r30, 0xA0	; 160
    1602:	ff 4f       	sbci	r31, 0xFF	; 255
    1604:	b0 80       	ld	r11, Z
			}
			
			if(tx_frame_send_flag==1)
			{
				uint16_t i = 0xFFFF;
				uint16_t tx_frame_length = ((tx_data_frame[LENGTH_H]<<8) | tx_data_frame[LENGTH_L]) - 1;
    1606:	20 91 87 02 	lds	r18, 0x0287	; 0x800287 <tx_data_frame+0x1>
    160a:	30 91 88 02 	lds	r19, 0x0288	; 0x800288 <tx_data_frame+0x2>
    160e:	21 50       	subi	r18, 0x01	; 1
    1610:	31 09       	sbc	r19, r1
				uint8_t tx_frame_sum = 0;
				while(++i < tx_frame_length)
    1612:	09 f4       	brne	.+2      	; 0x1616 <main+0x21e>
    1614:	92 c2       	rjmp	.+1316   	; 0x1b3a <main+0x742>
    1616:	e6 e8       	ldi	r30, 0x86	; 134
    1618:	f2 e0       	ldi	r31, 0x02	; 2
				tx_frame_send_flag = 0;
				break;
				
				case 255:		//Reset pyty
				init_uc_io();
				init_uc_peripherals();
    161a:	80 e0       	ldi	r24, 0x00	; 0
    161c:	90 e0       	ldi	r25, 0x00	; 0
    161e:	40 e0       	ldi	r20, 0x00	; 0
				uint16_t i = 0xFFFF;
				uint16_t tx_frame_length = ((tx_data_frame[LENGTH_H]<<8) | tx_data_frame[LENGTH_L]) - 1;
				uint8_t tx_frame_sum = 0;
				while(++i < tx_frame_length)
				{
					while((REG_UCSRA & 0x20) == 0x00);
    1620:	5d 9b       	sbis	0x0b, 5	; 11
    1622:	fe cf       	rjmp	.-4      	; 0x1620 <main+0x228>
    1624:	df 01       	movw	r26, r30
					REG_UDR = tx_data_frame[i];
    1626:	51 91       	ld	r21, Z+
    1628:	5c b9       	out	0x0c, r21	; 12
					tx_frame_sum += tx_data_frame[i];
    162a:	5c 91       	ld	r21, X
    162c:	45 0f       	add	r20, r21
			if(tx_frame_send_flag==1)
			{
				uint16_t i = 0xFFFF;
				uint16_t tx_frame_length = ((tx_data_frame[LENGTH_H]<<8) | tx_data_frame[LENGTH_L]) - 1;
				uint8_t tx_frame_sum = 0;
				while(++i < tx_frame_length)
    162e:	01 96       	adiw	r24, 0x01	; 1
    1630:	82 17       	cp	r24, r18
    1632:	93 07       	cpc	r25, r19
    1634:	a8 f3       	brcs	.-22     	; 0x1620 <main+0x228>
				{
					while((REG_UCSRA & 0x20) == 0x00);
					REG_UDR = tx_data_frame[i];
					tx_frame_sum += tx_data_frame[i];
				}
				while((REG_UCSRA & 0x20) == 0x00);
    1636:	5d 9b       	sbis	0x0b, 5	; 11
    1638:	fe cf       	rjmp	.-4      	; 0x1636 <main+0x23e>
				REG_UDR = tx_frame_sum;
    163a:	4c b9       	out	0x0c, r20	; 12
				while((REG_UCSRA & 0x20) == 0x00);
    163c:	5d 9b       	sbis	0x0b, 5	; 11
    163e:	fe cf       	rjmp	.-4      	; 0x163c <main+0x244>
			}
			LED_RX_OFF;
    1640:	ac 9a       	sbi	0x15, 4	; 21
			LED_OKERR_OFF;
    1642:	ae 98       	cbi	0x15, 6	; 21
    1644:	ad 98       	cbi	0x15, 5	; 21
			
			if(bootloader_enter_flag == 1)
    1646:	3d 85       	ldd	r19, Y+13	; 0x0d
    1648:	31 30       	cpi	r19, 0x01	; 1
    164a:	09 f0       	breq	.+2      	; 0x164e <main+0x256>
    164c:	66 cf       	rjmp	.-308    	; 0x151a <main+0x122>
    164e:	9c cf       	rjmp	.-200    	; 0x1588 <main+0x190>
				&tx_data_frame[DATA_START+1],
				&tx_data_frame[DATA_START+2]);
				break;
				
				case 220:	//PanelZapiszDateSprawdzenia
				tx_data_frame[LENGTH_L] = 12;
    1650:	70 92 87 02 	sts	0x0287, r7	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    1654:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    1658:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = rx_data_frame[DATA_START+1];
    165c:	80 91 f6 01 	lds	r24, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    1660:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = rx_data_frame[DATA_START+2];
    1664:	80 91 f7 01 	lds	r24, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    1668:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = bank_write_check_date(rx_data_frame[DATA_START+0],
    166c:	40 91 f7 01 	lds	r20, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    1670:	60 91 f6 01 	lds	r22, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    1674:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    1678:	0e 94 04 04 	call	0x808	; 0x808 <bank_write_check_date>
    167c:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <tx_data_frame+0xa>
				rx_data_frame[DATA_START+1],
				rx_data_frame[DATA_START+2]);
				break;
    1680:	c2 cf       	rjmp	.-124    	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
				tx_data_frame[DATA_START+1] = bank_write_bitrate(tx_data_frame[DATA_START+0]);
				break;

				case 219:	//PanelOdczytajDateSprawdzenia
				tx_data_frame[LENGTH_L] = 12;
    1682:	70 92 87 02 	sts	0x0287, r7	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+3] = bank_read_check_date(	&tx_data_frame[DATA_START+0],
    1686:	4f e8       	ldi	r20, 0x8F	; 143
    1688:	52 e0       	ldi	r21, 0x02	; 2
    168a:	6e e8       	ldi	r22, 0x8E	; 142
    168c:	72 e0       	ldi	r23, 0x02	; 2
    168e:	8d e8       	ldi	r24, 0x8D	; 141
    1690:	92 e0       	ldi	r25, 0x02	; 2
    1692:	0e 94 3e 04 	call	0x87c	; 0x87c <bank_read_check_date>
    1696:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <tx_data_frame+0xa>
				&tx_data_frame[DATA_START+1],
				&tx_data_frame[DATA_START+2]);
				break;
    169a:	b5 cf       	rjmp	.-150    	; 0x1606 <main+0x20e>
				tx_data_frame[LENGTH_L] = 10;
				tx_data_frame[DATA_START+1] = bank_read_bitrate(&tx_data_frame[DATA_START+0]);
				break;

				case 218:	//PanelZapiszPrdkoTransmisji
				tx_data_frame[LENGTH_L] = 10;
    169c:	a0 92 87 02 	sts	0x0287, r10	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    16a0:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    16a4:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = bank_write_bitrate(tx_data_frame[DATA_START+0]);
    16a8:	0e 94 3c 03 	call	0x678	; 0x678 <bank_write_bitrate>
    16ac:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				break;
    16b0:	aa cf       	rjmp	.-172    	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
				tx_data_frame[DATA_START+1] = bank_write_tester_id(tx_data_frame[DATA_START+0]);
				break;
				
				case 217:	//PanelCzytajPrdkoTransmisji
				tx_data_frame[LENGTH_L] = 10;
    16b2:	a0 92 87 02 	sts	0x0287, r10	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+1] = bank_read_bitrate(&tx_data_frame[DATA_START+0]);
    16b6:	8d e8       	ldi	r24, 0x8D	; 141
    16b8:	92 e0       	ldi	r25, 0x02	; 2
    16ba:	0e 94 66 03 	call	0x6cc	; 0x6cc <bank_read_bitrate>
    16be:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				break;
    16c2:	a1 cf       	rjmp	.-190    	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+1] = bank_read_tester_id(&tx_data_frame[DATA_START+0]);

				break;
				
				case 216:	//PanelZapiszNumerTester
				tx_data_frame[LENGTH_L] = 10;
    16c4:	a0 92 87 02 	sts	0x0287, r10	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    16c8:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    16cc:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = bank_write_tester_id(tx_data_frame[DATA_START+0]);
    16d0:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <bank_write_tester_id>
    16d4:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				break;
    16d8:	96 cf       	rjmp	.-212    	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+1],
				tx_data_frame[DATA_START+2]);
				break;
				
				case 215:	//PanelCzytajNumerTester
				tx_data_frame[LENGTH_L] = 10;
    16da:	a0 92 87 02 	sts	0x0287, r10	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+1] = bank_read_tester_id(&tx_data_frame[DATA_START+0]);
    16de:	8d e8       	ldi	r24, 0x8D	; 141
    16e0:	92 e0       	ldi	r25, 0x02	; 2
    16e2:	0e 94 14 03 	call	0x628	; 0x628 <bank_read_tester_id>
    16e6:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>

				break;
    16ea:	8d cf       	rjmp	.-230    	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+1],
				&tx_data_frame[DATA_START+2]);
				break;
				
				case 214:	//PanelZapiszBajtBanku
				tx_data_frame[LENGTH_L] = 12;
    16ec:	70 92 87 02 	sts	0x0287, r7	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    16f0:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    16f4:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = rx_data_frame[DATA_START+1];
    16f8:	60 91 f6 01 	lds	r22, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    16fc:	60 93 8e 02 	sts	0x028E, r22	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = rx_data_frame[DATA_START+2];
    1700:	40 91 f7 01 	lds	r20, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    1704:	40 93 8f 02 	sts	0x028F, r20	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = bank_write_byte(	tx_data_frame[DATA_START+0],
    1708:	0e 94 49 02 	call	0x492	; 0x492 <bank_write_byte>
    170c:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <tx_data_frame+0xa>
				tx_data_frame[DATA_START+1],
				tx_data_frame[DATA_START+2]);
				break;
    1710:	7a cf       	rjmp	.-268    	; 0x1606 <main+0x20e>
				
				tx_data_frame[DATA_START+9] = bank_write(tx_data_frame[DATA_START+0], bank_temp);
				break;

				case 213:	//PanelCzytajBajtBanku
				tx_data_frame[LENGTH_L] = 12;
    1712:	70 92 87 02 	sts	0x0287, r7	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    1716:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    171a:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = rx_data_frame[DATA_START+1];
    171e:	60 91 f6 01 	lds	r22, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    1722:	60 93 8e 02 	sts	0x028E, r22	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = rx_data_frame[DATA_START+2];
    1726:	90 91 f7 01 	lds	r25, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    172a:	90 93 8f 02 	sts	0x028F, r25	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = bank_read_byte(	tx_data_frame[DATA_START+0],
    172e:	4f e8       	ldi	r20, 0x8F	; 143
    1730:	52 e0       	ldi	r21, 0x02	; 2
    1732:	0e 94 83 02 	call	0x506	; 0x506 <bank_read_byte>
    1736:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <tx_data_frame+0xa>
				tx_data_frame[DATA_START+1],
				&tx_data_frame[DATA_START+2]);
				break;
    173a:	65 cf       	rjmp	.-310    	; 0x1606 <main+0x20e>
					tx_data_frame[DATA_START+1+i] = bank_temp[i];
				}
				break;
				
				case 212:	//PanelZapiszBank
				tx_data_frame[LENGTH_L] = 18;
    173c:	40 92 87 02 	sts	0x0287, r4	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    1740:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    1744:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
    1748:	ae e8       	ldi	r26, 0x8E	; 142
    174a:	b2 e0       	ldi	r27, 0x02	; 2
    174c:	88 e0       	ldi	r24, 0x08	; 8
    174e:	90 e0       	ldi	r25, 0x00	; 0
    1750:	b4 01       	movw	r22, r8
				
				for(uint8_t i = 0; i < BANK_DATA_LENGTH; i++)
				{
					tx_data_frame[DATA_START+1+i] = rx_data_frame[DATA_START+1+i];
    1752:	9c 01       	movw	r18, r24
    1754:	22 51       	subi	r18, 0x12	; 18
    1756:	3e 4f       	sbci	r19, 0xFE	; 254
    1758:	f9 01       	movw	r30, r18
    175a:	40 81       	ld	r20, Z
    175c:	4d 93       	st	X+, r20
					bank_temp[i] = rx_data_frame[DATA_START+1+i];
    175e:	20 81       	ld	r18, Z
    1760:	fb 01       	movw	r30, r22
    1762:	21 93       	st	Z+, r18
    1764:	bf 01       	movw	r22, r30
    1766:	01 96       	adiw	r24, 0x01	; 1
				
				case 212:	//PanelZapiszBank
				tx_data_frame[LENGTH_L] = 18;
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
				
				for(uint8_t i = 0; i < BANK_DATA_LENGTH; i++)
    1768:	80 31       	cpi	r24, 0x10	; 16
    176a:	91 05       	cpc	r25, r1
    176c:	91 f7       	brne	.-28     	; 0x1752 <main+0x35a>
				{
					tx_data_frame[DATA_START+1+i] = rx_data_frame[DATA_START+1+i];
					bank_temp[i] = rx_data_frame[DATA_START+1+i];
				}
				
				tx_data_frame[DATA_START+9] = bank_write(tx_data_frame[DATA_START+0], bank_temp);
    176e:	b4 01       	movw	r22, r8
    1770:	80 91 8d 02 	lds	r24, 0x028D	; 0x80028d <tx_data_frame+0x7>
    1774:	0e 94 18 02 	call	0x430	; 0x430 <bank_write>
    1778:	80 93 96 02 	sts	0x0296, r24	; 0x800296 <tx_data_frame+0x10>
				break;
    177c:	44 cf       	rjmp	.-376    	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
				tx_data_frame[DATA_START+1] = bank_erase(rx_data_frame[DATA_START+0]);
				break;
				
				case 211:	//PanelCzytajBank
				tx_data_frame[LENGTH_L] = 18;
    177e:	40 92 87 02 	sts	0x0287, r4	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    1782:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    1786:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>

				tx_data_frame[DATA_START+9] = bank_read(tx_data_frame[DATA_START+0], bank_temp);
    178a:	b4 01       	movw	r22, r8
    178c:	0e 94 22 02 	call	0x444	; 0x444 <bank_read>
    1790:	80 93 96 02 	sts	0x0296, r24	; 0x800296 <tx_data_frame+0x10>
    1794:	d4 01       	movw	r26, r8
    1796:	ee e8       	ldi	r30, 0x8E	; 142
    1798:	f2 e0       	ldi	r31, 0x02	; 2

				for(uint8_t i = 0; i < BANK_DATA_LENGTH; i++)
				{
					tx_data_frame[DATA_START+1+i] = bank_temp[i];
    179a:	8d 91       	ld	r24, X+
    179c:	81 93       	st	Z+, r24
				tx_data_frame[LENGTH_L] = 18;
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];

				tx_data_frame[DATA_START+9] = bank_read(tx_data_frame[DATA_START+0], bank_temp);

				for(uint8_t i = 0; i < BANK_DATA_LENGTH; i++)
    179e:	86 e9       	ldi	r24, 0x96	; 150
    17a0:	92 e0       	ldi	r25, 0x02	; 2
    17a2:	8e 17       	cp	r24, r30
    17a4:	9f 07       	cpc	r25, r31
    17a6:	c9 f7       	brne	.-14     	; 0x179a <main+0x3a2>
    17a8:	2e cf       	rjmp	.-420    	; 0x1606 <main+0x20e>
				break;
				
				/////////////////// BANKI /////////////////////////////////////////////////////////////////////////////////////////////////
				
				case 210:	//PanelWyczyBank
				tx_data_frame[LENGTH_L] = 10;
    17aa:	a0 92 87 02 	sts	0x0287, r10	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    17ae:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    17b2:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = bank_erase(rx_data_frame[DATA_START+0]);
    17b6:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    17ba:	0e 94 28 02 	call	0x450	; 0x450 <bank_erase>
    17be:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				break;
    17c2:	21 cf       	rjmp	.-446    	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+4] = Calibration_Table_End_Calibration(rx_data_frame[DATA_START+0], rx_data_frame[DATA_START+1],
				rx_data_frame[DATA_START+2], rx_data_frame[DATA_START+3]);
				break;
				
				case 205:	//PanelZapiszPunktKalibracyjny //
				tx_data_frame[LENGTH_L] = 12;
    17c4:	70 92 87 02 	sts	0x0287, r7	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    17c8:	90 91 f5 01 	lds	r25, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    17cc:	90 93 8d 02 	sts	0x028D, r25	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = rx_data_frame[DATA_START+1];
    17d0:	90 91 f6 01 	lds	r25, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    17d4:	90 93 8e 02 	sts	0x028E, r25	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = rx_data_frame[DATA_START+2];
    17d8:	90 91 f7 01 	lds	r25, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    17dc:	90 93 8f 02 	sts	0x028F, r25	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = Calibration_Table_Save_Value(	rx_data_frame[DATA_START+0],
    17e0:	60 91 f7 01 	lds	r22, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    17e4:	20 91 f6 01 	lds	r18, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    17e8:	90 91 f5 01 	lds	r25, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
	eeprom_write(eeprom_address, bank_data);
}

uint8_t Calibration_Table_Save_Value(uint8_t channel, uint8_t point, uint8_t cal_value)
{
	if( (channel > (CALIBRATION_CHANNELS_SIZE - 1)) || (point > (CALIBRATION_POINTS_SIZE - 1)) ||
    17ec:	90 31       	cpi	r25, 0x10	; 16
    17ee:	08 f0       	brcs	.+2      	; 0x17f2 <main+0x3fa>
    17f0:	45 cf       	rjmp	.-374    	; 0x167c <main+0x284>
	(cal_value < CALIBRATION_VALUE_MIN) || (cal_value > CALIBRATION_VALUE_MAX) ) return INVALID_ARG;
    17f2:	26 31       	cpi	r18, 0x16	; 22
    17f4:	08 f0       	brcs	.+2      	; 0x17f8 <main+0x400>
    17f6:	42 cf       	rjmp	.-380    	; 0x167c <main+0x284>

	uint16_t eeprom_address = CALIBRATION_TABLE_START_ADDRESS + (channel * CALIBRATION_POINTS_SIZE) +  point;
	
	if(eeprom_write_with_check(eeprom_address, cal_value) != 0) return INVALID_WRITE_TO_NON_VOLATILE_MEMORY;
    17f8:	36 e1       	ldi	r19, 0x16	; 22
    17fa:	93 9f       	mul	r25, r19
    17fc:	c0 01       	movw	r24, r0
    17fe:	11 24       	eor	r1, r1
    1800:	c2 96       	adiw	r24, 0x32	; 50
    1802:	82 0f       	add	r24, r18
    1804:	91 1d       	adc	r25, r1
    1806:	0e 94 07 09 	call	0x120e	; 0x120e <eeprom_write_with_check>
    180a:	88 23       	and	r24, r24
    180c:	09 f4       	brne	.+2      	; 0x1810 <main+0x418>
    180e:	36 cf       	rjmp	.-404    	; 0x167c <main+0x284>
    1810:	83 e0       	ldi	r24, 0x03	; 3
    1812:	34 cf       	rjmp	.-408    	; 0x167c <main+0x284>
				tx_data_frame[LENGTH_L] = 9;
				tx_data_frame[DATA_START+0] = bank_write_calibration_flag(CALIBRATION_IN_PROGRESS);
				break;
				
				case 204:	//PanelZakonczProcesKalibracji
				tx_data_frame[LENGTH_L] = 13;
    1814:	8d e0       	ldi	r24, 0x0D	; 13
    1816:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    181a:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    181e:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = rx_data_frame[DATA_START+1];
    1822:	80 91 f6 01 	lds	r24, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    1826:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = rx_data_frame[DATA_START+2];
    182a:	80 91 f7 01 	lds	r24, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    182e:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = rx_data_frame[DATA_START+3];
    1832:	80 91 f8 01 	lds	r24, 0x01F8	; 0x8001f8 <rx_data_frame+0xa>
    1836:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <tx_data_frame+0xa>
				tx_data_frame[DATA_START+4] = Calibration_Table_End_Calibration(rx_data_frame[DATA_START+0], rx_data_frame[DATA_START+1],
    183a:	20 91 f8 01 	lds	r18, 0x01F8	; 0x8001f8 <rx_data_frame+0xa>
    183e:	40 91 f7 01 	lds	r20, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    1842:	60 91 f6 01 	lds	r22, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    1846:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    184a:	0e 94 4d 09 	call	0x129a	; 0x129a <Calibration_Table_End_Calibration>
    184e:	80 93 91 02 	sts	0x0291, r24	; 0x800291 <tx_data_frame+0xb>
				rx_data_frame[DATA_START+2], rx_data_frame[DATA_START+3]);
				break;
    1852:	d9 ce       	rjmp	.-590    	; 0x1606 <main+0x20e>
				tx_data_frame[LENGTH_L] = 9;
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
				break;
				
				case 18:	//Pomiar z korekcj w trybie 10BIT
				temp_var_a = rx_data_frame[DATA_START+0];
    1854:	50 90 f5 01 	lds	r5, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    1858:	f7 e0       	ldi	r31, 0x07	; 7
    185a:	f5 15       	cp	r31, r5
    185c:	10 f4       	brcc	.+4      	; 0x1862 <main+0x46a>
    185e:	47 e0       	ldi	r20, 0x07	; 7
    1860:	54 2e       	mov	r5, r20
				if(temp_var_a > 7) temp_var_a = 7;
				
				ia = Measure_Voltage(temp_var_a, WITH_CORRECTION, &Resolution);
    1862:	ae 01       	movw	r20, r28
    1864:	47 5f       	subi	r20, 0xF7	; 247
    1866:	5f 4f       	sbci	r21, 0xFF	; 255
    1868:	60 e0       	ldi	r22, 0x00	; 0
    186a:	85 2d       	mov	r24, r5
    186c:	0e 94 63 07 	call	0xec6	; 0xec6 <Measure_Voltage>
				ia = ia >> 6;
    1870:	00 24       	eor	r0, r0
    1872:	88 0f       	add	r24, r24
    1874:	99 1f       	adc	r25, r25
    1876:	00 1c       	adc	r0, r0
    1878:	88 0f       	add	r24, r24
    187a:	99 1f       	adc	r25, r25
    187c:	00 1c       	adc	r0, r0
    187e:	89 2f       	mov	r24, r25
    1880:	90 2d       	mov	r25, r0
				
				tx_data_frame[LENGTH_L] = 14;
    1882:	2e e0       	ldi	r18, 0x0E	; 14
    1884:	20 93 87 02 	sts	0x0287, r18	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = temp_var_a;
    1888:	50 92 8d 02 	sts	0x028D, r5	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = 0;
    188c:	10 92 8e 02 	sts	0x028E, r1	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = ia;
    1890:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = ia>>8;
    1894:	90 93 90 02 	sts	0x0290, r25	; 0x800290 <tx_data_frame+0xa>
				tx_data_frame[DATA_START+4] = ia;
    1898:	80 93 91 02 	sts	0x0291, r24	; 0x800291 <tx_data_frame+0xb>
				tx_data_frame[DATA_START+5] = ia>>8;
    189c:	90 93 92 02 	sts	0x0292, r25	; 0x800292 <tx_data_frame+0xc>
				
				#if DEBUG
				tx_frame_send_flag = 0;
				#endif
				break;
    18a0:	b2 ce       	rjmp	.-668    	; 0x1606 <main+0x20e>
				case 7:		//Wysya opis pyty
				uart_send_string(module_description);
				break;
				
				case 8:		//Ustawia przerwanie
				if(rx_data_frame[DATA_START+0] == 0) MAX232_ERR_SET;
    18a2:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    18a6:	81 11       	cpse	r24, r1
    18a8:	01 c0       	rjmp	.+2      	; 0x18ac <main+0x4b4>
    18aa:	92 98       	cbi	0x12, 2	; 18
				if(rx_data_frame[DATA_START+0] != 0) MAX232_ERR_RST;
    18ac:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    18b0:	81 11       	cpse	r24, r1
    18b2:	92 9a       	sbi	0x12, 2	; 18
				
				tx_data_frame[LENGTH_L] = 9;
    18b4:	89 e0       	ldi	r24, 0x09	; 9
    18b6:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    18ba:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    18be:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				break;
    18c2:	a1 ce       	rjmp	.-702    	; 0x1606 <main+0x20e>
}

void uart_send_string(const char *string)
{
	uint8_t i = DATA_START;
	uint8_t znak = pgm_read_byte(string++);
    18c4:	e4 e7       	ldi	r30, 0x74	; 116
    18c6:	f2 e0       	ldi	r31, 0x02	; 2
    18c8:	94 91       	lpm	r25, Z
	
	while(znak != 0x00)
    18ca:	99 23       	and	r25, r25
    18cc:	09 f4       	brne	.+2      	; 0x18d0 <main+0x4d8>
    18ce:	39 c1       	rjmp	.+626    	; 0x1b42 <main+0x74a>
    18d0:	e5 e7       	ldi	r30, 0x75	; 117
    18d2:	f2 e0       	ldi	r31, 0x02	; 2
    18d4:	87 e0       	ldi	r24, 0x07	; 7
    18d6:	01 c0       	rjmp	.+2      	; 0x18da <main+0x4e2>
	{
		tx_data_frame[i++] = znak;
    18d8:	82 2f       	mov	r24, r18
    18da:	21 e0       	ldi	r18, 0x01	; 1
    18dc:	28 0f       	add	r18, r24
    18de:	a8 2f       	mov	r26, r24
    18e0:	b0 e0       	ldi	r27, 0x00	; 0
    18e2:	aa 57       	subi	r26, 0x7A	; 122
    18e4:	bd 4f       	sbci	r27, 0xFD	; 253
    18e6:	9c 93       	st	X, r25
		znak = pgm_read_byte(string++);
    18e8:	94 91       	lpm	r25, Z
    18ea:	31 96       	adiw	r30, 0x01	; 1
void uart_send_string(const char *string)
{
	uint8_t i = DATA_START;
	uint8_t znak = pgm_read_byte(string++);
	
	while(znak != 0x00)
    18ec:	91 11       	cpse	r25, r1
    18ee:	f4 cf       	rjmp	.-24     	; 0x18d8 <main+0x4e0>
    18f0:	8e 5f       	subi	r24, 0xFE	; 254
	{
		tx_data_frame[i++] = znak;
		znak = pgm_read_byte(string++);
	}
	
	tx_data_frame[LENGTH_L] = i + 1;
    18f2:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
    18f6:	87 ce       	rjmp	.-754    	; 0x1606 <main+0x20e>
					}
				}
				break;
				
				case 4:		//Zapis EEPROM
				temp_var_a = rx_data_frame[DATA_START+0];
    18f8:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
				//ia|=ramka_rx[8]<<8;
				temp_var_b = rx_data_frame[DATA_START+2];
    18fc:	90 91 f7 01 	lds	r25, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
				//ib|=ramka_rx[10]<<8;
				temp_var_c = DATA_START + 4;
				for(; temp_var_b > 0; temp_var_b--)
    1900:	99 23       	and	r25, r25
    1902:	b9 f0       	breq	.+46     	; 0x1932 <main+0x53a>
    1904:	2b e0       	ldi	r18, 0x0B	; 11
    1906:	29 0f       	add	r18, r25
    1908:	eb e0       	ldi	r30, 0x0B	; 11
				eeprom_write(temp_var_a++, rx_data_frame[temp_var_c++]);
    190a:	31 e0       	ldi	r19, 0x01	; 1
    190c:	3e 0f       	add	r19, r30
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	e2 51       	subi	r30, 0x12	; 18
    1912:	fe 4f       	sbci	r31, 0xFE	; 254
    1914:	50 81       	ld	r21, Z
    1916:	41 e0       	ldi	r20, 0x01	; 1
    1918:	48 0f       	add	r20, r24
    191a:	90 e0       	ldi	r25, 0x00	; 0
	return ubrrl_param;
}

void eeprom_write(uint16_t address, uint8_t data)
{
	while(EECR & 0x02);
    191c:	e1 99       	sbic	0x1c, 1	; 28
    191e:	fe cf       	rjmp	.-4      	; 0x191c <main+0x524>
	EEAR = address;
    1920:	9f bb       	out	0x1f, r25	; 31
    1922:	8e bb       	out	0x1e, r24	; 30
	EEDR = data;
    1924:	5d bb       	out	0x1d, r21	; 29
	EECR |= 0x04;
    1926:	e2 9a       	sbi	0x1c, 2	; 28
	EECR |= 0x02;
    1928:	e1 9a       	sbi	0x1c, 1	; 28
				//ia|=ramka_rx[8]<<8;
				temp_var_b = rx_data_frame[DATA_START+2];
				//ib|=ramka_rx[10]<<8;
				temp_var_c = DATA_START + 4;
				for(; temp_var_b > 0; temp_var_b--)
				eeprom_write(temp_var_a++, rx_data_frame[temp_var_c++]);
    192a:	84 2f       	mov	r24, r20
    192c:	e3 2f       	mov	r30, r19
				temp_var_a = rx_data_frame[DATA_START+0];
				//ia|=ramka_rx[8]<<8;
				temp_var_b = rx_data_frame[DATA_START+2];
				//ib|=ramka_rx[10]<<8;
				temp_var_c = DATA_START + 4;
				for(; temp_var_b > 0; temp_var_b--)
    192e:	32 13       	cpse	r19, r18
    1930:	ec cf       	rjmp	.-40     	; 0x190a <main+0x512>
				eeprom_write(temp_var_a++, rx_data_frame[temp_var_c++]);
				
				tx_data_frame[LENGTH_L] = 12;
    1932:	70 92 87 02 	sts	0x0287, r7	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    1936:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    193a:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = rx_data_frame[DATA_START+1];
    193e:	80 91 f6 01 	lds	r24, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    1942:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = rx_data_frame[DATA_START+2];
    1946:	80 91 f7 01 	lds	r24, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    194a:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = rx_data_frame[DATA_START+3];
    194e:	80 91 f8 01 	lds	r24, 0x01F8	; 0x8001f8 <rx_data_frame+0xa>
    1952:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <tx_data_frame+0xa>
				break;
    1956:	57 ce       	rjmp	.-850    	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+0] = get_reset_status();
				tx_data_frame[DATA_START+1] = banks_checksum_status;
				break;
				
				case 3:		//Odczyt EEPROM
				temp_var_a = rx_data_frame[DATA_START+0];
    1958:	20 91 f5 01 	lds	r18, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
				//ia|=ramka_rx[8]<<8;
				temp_var_b = rx_data_frame[DATA_START+2];
    195c:	80 91 f7 01 	lds	r24, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
				//ib|=ramka_rx[10]<<8;
				tx_data_frame[LENGTH_L] = 12 + temp_var_b;
    1960:	9c e0       	ldi	r25, 0x0C	; 12
    1962:	98 0f       	add	r25, r24
    1964:	90 93 87 02 	sts	0x0287, r25	; 0x800287 <tx_data_frame+0x1>
				temp_var_c = DATA_START + 4;
				for(; temp_var_b > 0; temp_var_b--)
    1968:	88 23       	and	r24, r24
    196a:	a9 f0       	breq	.+42     	; 0x1996 <main+0x59e>
    196c:	85 5f       	subi	r24, 0xF5	; 245
    196e:	eb e0       	ldi	r30, 0x0B	; 11
				tx_data_frame[temp_var_c++] = eeprom_read(temp_var_a++);
    1970:	91 e0       	ldi	r25, 0x01	; 1
    1972:	9e 0f       	add	r25, r30
    1974:	f0 e0       	ldi	r31, 0x00	; 0
    1976:	41 e0       	ldi	r20, 0x01	; 1
    1978:	42 0f       	add	r20, r18
    197a:	30 e0       	ldi	r19, 0x00	; 0
	return 0;
}

uint8_t eeprom_read(uint16_t address)
{
	while(EECR & 0x02);
    197c:	e1 99       	sbic	0x1c, 1	; 28
    197e:	fe cf       	rjmp	.-4      	; 0x197c <main+0x584>
	EEAR = address;
    1980:	3f bb       	out	0x1f, r19	; 31
    1982:	2e bb       	out	0x1e, r18	; 30
	EECR |= 0x01;
    1984:	e0 9a       	sbi	0x1c, 0	; 28
	return EEDR;
    1986:	2d b3       	in	r18, 0x1d	; 29
				temp_var_b = rx_data_frame[DATA_START+2];
				//ib|=ramka_rx[10]<<8;
				tx_data_frame[LENGTH_L] = 12 + temp_var_b;
				temp_var_c = DATA_START + 4;
				for(; temp_var_b > 0; temp_var_b--)
				tx_data_frame[temp_var_c++] = eeprom_read(temp_var_a++);
    1988:	ea 57       	subi	r30, 0x7A	; 122
    198a:	fd 4f       	sbci	r31, 0xFD	; 253
    198c:	20 83       	st	Z, r18
    198e:	24 2f       	mov	r18, r20
    1990:	e9 2f       	mov	r30, r25
				//ia|=ramka_rx[8]<<8;
				temp_var_b = rx_data_frame[DATA_START+2];
				//ib|=ramka_rx[10]<<8;
				tx_data_frame[LENGTH_L] = 12 + temp_var_b;
				temp_var_c = DATA_START + 4;
				for(; temp_var_b > 0; temp_var_b--)
    1992:	98 13       	cpse	r25, r24
    1994:	ed cf       	rjmp	.-38     	; 0x1970 <main+0x578>
				tx_data_frame[temp_var_c++] = eeprom_read(temp_var_a++);
				
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
    1996:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    199a:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = rx_data_frame[DATA_START+1];
    199e:	80 91 f6 01 	lds	r24, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    19a2:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = rx_data_frame[DATA_START+2];
    19a6:	80 91 f7 01 	lds	r24, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
    19aa:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = rx_data_frame[DATA_START+3];
    19ae:	80 91 f8 01 	lds	r24, 0x01F8	; 0x8001f8 <rx_data_frame+0xa>
    19b2:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <tx_data_frame+0xa>
				
				//Jeeli wysano "zapytanie o nr. seryjny" to pobierz go z banku, pozostae pola wypenij 0xFF
				if( rx_data_frame[DATA_START+0] == 0x00 && rx_data_frame[DATA_START+1] == 0x00 &&
    19b6:	80 91 f5 01 	lds	r24, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    19ba:	81 11       	cpse	r24, r1
    19bc:	24 ce       	rjmp	.-952    	; 0x1606 <main+0x20e>
    19be:	80 91 f6 01 	lds	r24, 0x01F6	; 0x8001f6 <rx_data_frame+0x8>
    19c2:	81 11       	cpse	r24, r1
    19c4:	20 ce       	rjmp	.-960    	; 0x1606 <main+0x20e>
				rx_data_frame[DATA_START+2] == 0x12 && rx_data_frame[DATA_START+3] == 0x00 )
    19c6:	80 91 f7 01 	lds	r24, 0x01F7	; 0x8001f7 <rx_data_frame+0x9>
				tx_data_frame[DATA_START+1] = rx_data_frame[DATA_START+1];
				tx_data_frame[DATA_START+2] = rx_data_frame[DATA_START+2];
				tx_data_frame[DATA_START+3] = rx_data_frame[DATA_START+3];
				
				//Jeeli wysano "zapytanie o nr. seryjny" to pobierz go z banku, pozostae pola wypenij 0xFF
				if( rx_data_frame[DATA_START+0] == 0x00 && rx_data_frame[DATA_START+1] == 0x00 &&
    19ca:	82 31       	cpi	r24, 0x12	; 18
    19cc:	09 f0       	breq	.+2      	; 0x19d0 <main+0x5d8>
    19ce:	1b ce       	rjmp	.-970    	; 0x1606 <main+0x20e>
				rx_data_frame[DATA_START+2] == 0x12 && rx_data_frame[DATA_START+3] == 0x00 )
    19d0:	80 91 f8 01 	lds	r24, 0x01F8	; 0x8001f8 <rx_data_frame+0xa>
    19d4:	81 11       	cpse	r24, r1
    19d6:	17 ce       	rjmp	.-978    	; 0x1606 <main+0x20e>
    19d8:	e1 e9       	ldi	r30, 0x91	; 145
    19da:	f2 e0       	ldi	r31, 0x02	; 2
				{
					for(uint8_t i = 4; i < 21; i++)
					{
						tx_data_frame[DATA_START+i] = 0xFF;
    19dc:	3f ef       	ldi	r19, 0xFF	; 255
    19de:	31 93       	st	Z+, r19
				
				//Jeeli wysano "zapytanie o nr. seryjny" to pobierz go z banku, pozostae pola wypenij 0xFF
				if( rx_data_frame[DATA_START+0] == 0x00 && rx_data_frame[DATA_START+1] == 0x00 &&
				rx_data_frame[DATA_START+2] == 0x12 && rx_data_frame[DATA_START+3] == 0x00 )
				{
					for(uint8_t i = 4; i < 21; i++)
    19e0:	82 e0       	ldi	r24, 0x02	; 2
    19e2:	e2 3a       	cpi	r30, 0xA2	; 162
    19e4:	f8 07       	cpc	r31, r24
    19e6:	d1 f7       	brne	.-12     	; 0x19dc <main+0x5e4>
					{
						tx_data_frame[DATA_START+i] = 0xFF;
					}
					
					uint8_t bank_status = bank_read_tester_id(&tx_data_frame[DATA_START+21]);
    19e8:	82 ea       	ldi	r24, 0xA2	; 162
    19ea:	92 e0       	ldi	r25, 0x02	; 2
    19ec:	0e 94 14 03 	call	0x628	; 0x628 <bank_read_tester_id>
					
					if(bank_status > 0)
    19f0:	88 23       	and	r24, r24
    19f2:	09 f4       	brne	.+2      	; 0x19f6 <main+0x5fe>
    19f4:	08 ce       	rjmp	.-1008   	; 0x1606 <main+0x20e>
					{
						tx_data_frame[DATA_START+21] = 0xFF;
    19f6:	8f ef       	ldi	r24, 0xFF	; 255
    19f8:	80 93 a2 02 	sts	0x02A2, r24	; 0x8002a2 <tx_data_frame+0x1c>
    19fc:	04 ce       	rjmp	.-1016   	; 0x1606 <main+0x20e>
					LED_ERROR_ON;
				}
				break;
				
				case 2:		//Kasuj bdy
				MAX232_ERR_RST
    19fe:	92 9a       	sbi	0x12, 2	; 18
				banks_checksum_status = get_banks_status();
    1a00:	0e 94 b4 02 	call	0x568	; 0x568 <get_banks_status>
    1a04:	d8 2e       	mov	r13, r24
				if(banks_checksum_status == 0)
    1a06:	81 11       	cpse	r24, r1
    1a08:	02 c0       	rjmp	.+4      	; 0x1a0e <main+0x616>
				{
					LED_OKERR_OFF;
    1a0a:	ae 98       	cbi	0x15, 6	; 21
    1a0c:	ad 98       	cbi	0x15, 5	; 21
				}
				
				tx_data_frame[LENGTH_L] = 10;
    1a0e:	a0 92 87 02 	sts	0x0287, r10	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = get_reset_status();
    1a12:	0e 94 cb 08 	call	0x1196	; 0x1196 <get_reset_status>
    1a16:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = banks_checksum_status;
    1a1a:	d0 92 8e 02 	sts	0x028E, r13	; 0x80028e <tx_data_frame+0x8>
				break;
    1a1e:	f3 cd       	rjmp	.-1050   	; 0x1606 <main+0x20e>
				tx_data_frame[DATA_START+3] = SOFT_VER_H;
				tx_data_frame[DATA_START+4] = SOFT_VER_L;
				break;
				
				case 1:		//Reset pyty
				tx_data_frame[LENGTH_L] = 8;
    1a20:	88 e0       	ldi	r24, 0x08	; 8
    1a22:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
				init_uc_io();
    1a26:	0e 94 95 08 	call	0x112a	; 0x112a <init_uc_io>
				init_uc_peripherals();
    1a2a:	0e 94 a8 08 	call	0x1150	; 0x1150 <init_uc_peripherals>
				
				if(banks_checksum_status != 0)
    1a2e:	dd 20       	and	r13, r13
    1a30:	09 f4       	brne	.+2      	; 0x1a34 <main+0x63c>
    1a32:	e9 cd       	rjmp	.-1070   	; 0x1606 <main+0x20e>
				{
					LED_ERROR_ON;
    1a34:	ad 9a       	sbi	0x15, 5	; 21
    1a36:	ae 98       	cbi	0x15, 6	; 21
    1a38:	e6 cd       	rjmp	.-1076   	; 0x1606 <main+0x20e>
			float Resolution = 0;

			switch(rx_data_frame[CMD])
			{
				case 0:		//Identyfikacja pyty
				tx_data_frame[LENGTH_L] = 13;
    1a3a:	8d e0       	ldi	r24, 0x0D	; 13
    1a3c:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = MODULE_TYPE_VAL;
    1a40:	93 e0       	ldi	r25, 0x03	; 3
    1a42:	90 93 8d 02 	sts	0x028D, r25	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = MODULE_VER_H;
    1a46:	81 e0       	ldi	r24, 0x01	; 1
    1a48:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <tx_data_frame+0x8>
				tx_data_frame[DATA_START+2] = MODULE_VER_L;
    1a4c:	90 93 8f 02 	sts	0x028F, r25	; 0x80028f <tx_data_frame+0x9>
				tx_data_frame[DATA_START+3] = SOFT_VER_H;
    1a50:	94 e0       	ldi	r25, 0x04	; 4
    1a52:	90 93 90 02 	sts	0x0290, r25	; 0x800290 <tx_data_frame+0xa>
				tx_data_frame[DATA_START+4] = SOFT_VER_L;
    1a56:	80 93 91 02 	sts	0x0291, r24	; 0x800291 <tx_data_frame+0xb>
			}
			
			if(tx_frame_send_flag==1)
			{
				uint16_t i = 0xFFFF;
				uint16_t tx_frame_length = ((tx_data_frame[LENGTH_H]<<8) | tx_data_frame[LENGTH_L]) - 1;
    1a5a:	20 91 87 02 	lds	r18, 0x0287	; 0x800287 <tx_data_frame+0x1>
    1a5e:	30 91 88 02 	lds	r19, 0x0288	; 0x800288 <tx_data_frame+0x2>
    1a62:	21 50       	subi	r18, 0x01	; 1
    1a64:	31 09       	sbc	r19, r1
    1a66:	d7 cd       	rjmp	.-1106   	; 0x1616 <main+0x21e>
				RELAY_GND_PORT |= RELAY_GND_PIN;
				break;
				
				//Rozcz przekanik wsplnej masy
				case 22:
				tx_data_frame[LENGTH_L] = 8;
    1a68:	88 e0       	ldi	r24, 0x08	; 8
    1a6a:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
				RELAY_GND_PORT &= ~RELAY_GND_PIN;
    1a6e:	d8 98       	cbi	0x1b, 0	; 27
				break;
    1a70:	ca cd       	rjmp	.-1132   	; 0x1606 <main+0x20e>
				#endif
				break;
				
				//Zacz przekanik wsplnej masy
				case 21:
				tx_data_frame[LENGTH_L] = 8;
    1a72:	88 e0       	ldi	r24, 0x08	; 8
    1a74:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
				RELAY_GND_PORT |= RELAY_GND_PIN;
    1a78:	d8 9a       	sbi	0x1b, 0	; 27
				break;
    1a7a:	c5 cd       	rjmp	.-1142   	; 0x1606 <main+0x20e>
				#endif
				break;
				
				//Pomiar w trybie rozszerzonym 16BIT z korekcj
				case 20:
				temp_var_a = rx_data_frame[DATA_START+0];
    1a7c:	50 90 f5 01 	lds	r5, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    1a80:	87 e0       	ldi	r24, 0x07	; 7
    1a82:	85 15       	cp	r24, r5
    1a84:	10 f4       	brcc	.+4      	; 0x1a8a <main+0x692>
    1a86:	97 e0       	ldi	r25, 0x07	; 7
    1a88:	59 2e       	mov	r5, r25
				if(temp_var_a > 7) temp_var_a = 7;
				
				ia = Measure_Voltage(temp_var_a,WITH_CORRECTION,&Resolution);
    1a8a:	ae 01       	movw	r20, r28
    1a8c:	47 5f       	subi	r20, 0xF7	; 247
    1a8e:	5f 4f       	sbci	r21, 0xFF	; 255
    1a90:	60 e0       	ldi	r22, 0x00	; 0
    1a92:	85 2d       	mov	r24, r5
    1a94:	0e 94 63 07 	call	0xec6	; 0xec6 <Measure_Voltage>
				
				temp_var_b = ia;
				temp_var_c = ia>>8;

				tx_data_frame[LENGTH_L] = 16;
    1a98:	20 e1       	ldi	r18, 0x10	; 16
    1a9a:	20 93 87 02 	sts	0x0287, r18	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = temp_var_a;
    1a9e:	50 92 8d 02 	sts	0x028D, r5	; 0x80028d <tx_data_frame+0x7>
				tx_data_frame[DATA_START+1] = 0;
    1aa2:	10 92 8e 02 	sts	0x028E, r1	; 0x80028e <tx_data_frame+0x8>
				memcpy(tx_data_frame+DATA_START+2,&Resolution,4);
    1aa6:	49 85       	ldd	r20, Y+9	; 0x09
    1aa8:	5a 85       	ldd	r21, Y+10	; 0x0a
    1aaa:	6b 85       	ldd	r22, Y+11	; 0x0b
    1aac:	7c 85       	ldd	r23, Y+12	; 0x0c
    1aae:	40 93 8f 02 	sts	0x028F, r20	; 0x80028f <tx_data_frame+0x9>
    1ab2:	50 93 90 02 	sts	0x0290, r21	; 0x800290 <tx_data_frame+0xa>
    1ab6:	60 93 91 02 	sts	0x0291, r22	; 0x800291 <tx_data_frame+0xb>
    1aba:	70 93 92 02 	sts	0x0292, r23	; 0x800292 <tx_data_frame+0xc>
				tx_data_frame[DATA_START+6] = temp_var_b;
    1abe:	80 93 93 02 	sts	0x0293, r24	; 0x800293 <tx_data_frame+0xd>
				tx_data_frame[DATA_START+7] = temp_var_c;
    1ac2:	90 93 94 02 	sts	0x0294, r25	; 0x800294 <tx_data_frame+0xe>
				
				#if DEBUG
				tx_frame_send_flag = 0;
				#endif
				break;
    1ac6:	9f cd       	rjmp	.-1218   	; 0x1606 <main+0x20e>
				#endif
				break;
				
				//Pomiar w trybie rozszerzonym 16BIT bez korekcji		
				case 19:
				temp_var_a = rx_data_frame[DATA_START+0];
    1ac8:	50 90 f5 01 	lds	r5, 0x01F5	; 0x8001f5 <rx_data_frame+0x7>
    1acc:	37 e0       	ldi	r19, 0x07	; 7
    1ace:	35 15       	cp	r19, r5
    1ad0:	10 f4       	brcc	.+4      	; 0x1ad6 <main+0x6de>
    1ad2:	27 e0       	ldi	r18, 0x07	; 7
    1ad4:	52 2e       	mov	r5, r18
				if(temp_var_a > 7) temp_var_a = 7;

				ia = Measure_Voltage(temp_var_a,WITHOUT_CORRECTION,&Resolution);
    1ad6:	ae 01       	movw	r20, r28
    1ad8:	47 5f       	subi	r20, 0xF7	; 247
    1ada:	5f 4f       	sbci	r21, 0xFF	; 255
    1adc:	61 e0       	ldi	r22, 0x01	; 1
    1ade:	d9 cf       	rjmp	.-78     	; 0x1a92 <main+0x69a>
				break;
				
				/////////////////// KALIBRACJA /////////////////////////////////////////////////////////////////////////////////////////////////
				
				case 201:	//PanelLadujTabliceKalibracji
				banks_checksum_status &= ~(1<<7);
    1ae0:	ed 2d       	mov	r30, r13
    1ae2:	ef 77       	andi	r30, 0x7F	; 127
    1ae4:	de 2e       	mov	r13, r30
				
				uint8_t calibration_table_status = Calibration_Table_Load_Eeprom_Values();
    1ae6:	0e 94 a5 09 	call	0x134a	; 0x134a <Calibration_Table_Load_Eeprom_Values>
				if(calibration_table_status != OK)
    1aea:	88 23       	and	r24, r24
    1aec:	79 f0       	breq	.+30     	; 0x1b0c <main+0x714>
    1aee:	ed e8       	ldi	r30, 0x8D	; 141
    1af0:	f0 e0       	ldi	r31, 0x00	; 0
    1af2:	9f 01       	movw	r18, r30
    1af4:	2a 5e       	subi	r18, 0xEA	; 234
    1af6:	3f 4f       	sbci	r19, 0xFF	; 255
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
	{
		for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
		{
			calibration_table[channel][cal_point] = 127;
    1af8:	c1 92       	st	Z+, r12

void Calibration_Table_Load_Default_Values(void)
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
	{
		for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
    1afa:	e2 17       	cp	r30, r18
    1afc:	f3 07       	cpc	r31, r19
    1afe:	e1 f7       	brne	.-8      	; 0x1af8 <main+0x700>
	return OK;
}

void Calibration_Table_Load_Default_Values(void)
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
    1b00:	2e 16       	cp	r2, r30
    1b02:	3f 06       	cpc	r3, r31
    1b04:	b1 f7       	brne	.-20     	; 0x1af2 <main+0x6fa>
				
				uint8_t calibration_table_status = Calibration_Table_Load_Eeprom_Values();
				if(calibration_table_status != OK)
				{
					Calibration_Table_Load_Default_Values();
					banks_checksum_status |= (1<<7);
    1b06:	fd 2d       	mov	r31, r13
    1b08:	f0 68       	ori	r31, 0x80	; 128
    1b0a:	df 2e       	mov	r13, r31
				}
				
				tx_data_frame[LENGTH_L] = 9;
    1b0c:	99 e0       	ldi	r25, 0x09	; 9
    1b0e:	90 93 87 02 	sts	0x0287, r25	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = calibration_table_status;
    1b12:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				break;
    1b16:	77 cd       	rjmp	.-1298   	; 0x1606 <main+0x20e>
				RELAY_GND_PORT &= ~RELAY_GND_PIN;
				break;
				
				//Wejd do bootloadera
				case 132:
				tx_data_frame[LENGTH_L] = 9;
    1b18:	89 e0       	ldi	r24, 0x09	; 9
    1b1a:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = 0;
    1b1e:	10 92 8d 02 	sts	0x028D, r1	; 0x80028d <tx_data_frame+0x7>
				bootloader_enter_flag = 1;
    1b22:	91 e0       	ldi	r25, 0x01	; 1
    1b24:	9d 87       	std	Y+13, r25	; 0x0d
				break;
    1b26:	99 cf       	rjmp	.-206    	; 0x1a5a <main+0x662>
				tx_data_frame[LENGTH_L] = 9;
				tx_data_frame[DATA_START+0] = calibration_table_status;
				break;
				
				case 203:	//PanelRozpocznijProcesKalibracji
				tx_data_frame[LENGTH_L] = 9;
    1b28:	89 e0       	ldi	r24, 0x09	; 9
    1b2a:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <tx_data_frame+0x1>
				tx_data_frame[DATA_START+0] = bank_write_calibration_flag(CALIBRATION_IN_PROGRESS);
    1b2e:	81 e0       	ldi	r24, 0x01	; 1
    1b30:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <bank_write_calibration_flag>
    1b34:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <tx_data_frame+0x7>
				break;
    1b38:	66 cd       	rjmp	.-1332   	; 0x1606 <main+0x20e>
			
			if(tx_frame_send_flag==1)
			{
				uint16_t i = 0xFFFF;
				uint16_t tx_frame_length = ((tx_data_frame[LENGTH_H]<<8) | tx_data_frame[LENGTH_L]) - 1;
				uint8_t tx_frame_sum = 0;
    1b3a:	40 e0       	ldi	r20, 0x00	; 0
				{
					while((REG_UCSRA & 0x20) == 0x00);
					REG_UDR = tx_data_frame[i];
					tx_frame_sum += tx_data_frame[i];
				}
				while((REG_UCSRA & 0x20) == 0x00);
    1b3c:	5d 9b       	sbis	0x0b, 5	; 11
    1b3e:	7b cd       	rjmp	.-1290   	; 0x1636 <main+0x23e>
    1b40:	7c cd       	rjmp	.-1288   	; 0x163a <main+0x242>
void uart_send_string(const char *string)
{
	uint8_t i = DATA_START;
	uint8_t znak = pgm_read_byte(string++);
	
	while(znak != 0x00)
    1b42:	88 e0       	ldi	r24, 0x08	; 8
    1b44:	d6 ce       	rjmp	.-596    	; 0x18f2 <main+0x4fa>
				tx_data_frame[DATA_START+0] = rx_data_frame[DATA_START+0];
				tx_data_frame[DATA_START+1] = bank_write_bitrate(tx_data_frame[DATA_START+0]);
				
				if(tx_data_frame[DATA_START+1] == 0)
				{
					ubrrl_param = get_ubrrl_param(tx_data_frame[DATA_START+0]);
    1b46:	89 e1       	ldi	r24, 0x19	; 25
    1b48:	b8 2e       	mov	r11, r24
    1b4a:	5d cd       	rjmp	.-1350   	; 0x1606 <main+0x20e>
				}
				else
				{
					tx_data_frame[DATA_START+0] = 0xFF;
    1b4c:	ff ef       	ldi	r31, 0xFF	; 255
    1b4e:	f0 93 8d 02 	sts	0x028D, r31	; 0x80028d <tx_data_frame+0x7>
    1b52:	59 cd       	rjmp	.-1358   	; 0x1606 <main+0x20e>

	//Ustalanie pierwszego adresu pyty AVR ADC0-7
	if(PIND & ADDRES_3_PIN) slot_address1 |= (1<<5);
	if(PIND & ADDRES_2_PIN) slot_address1 |= (1<<4);
	if(PIND & ADDRES_1_PIN) slot_address1 |= (1<<3);
	if(PIND & ADDRES_0_PIN) slot_address1 |= (1<<2);
    1b54:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <slot_address1>
    1b58:	84 60       	ori	r24, 0x04	; 4
    1b5a:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <slot_address1>
    1b5e:	ae cc       	rjmp	.-1700   	; 0x14bc <main+0xc4>
	uint8_t banks_checksum_status = get_banks_status();
	
	if((banks_checksum_status & (1<<0)) == 0)
	{
		uint8_t bitrate_id;
		bank_read_bitrate(&bitrate_id);
    1b60:	ce 01       	movw	r24, r28
    1b62:	01 96       	adiw	r24, 0x01	; 1
    1b64:	4c 01       	movw	r8, r24
    1b66:	0e 94 66 03 	call	0x6cc	; 0x6cc <bank_read_bitrate>
    1b6a:	e9 81       	ldd	r30, Y+1	; 0x01
    1b6c:	e1 50       	subi	r30, 0x01	; 1
    1b6e:	ee 30       	cpi	r30, 0x0E	; 14
    1b70:	28 f4       	brcc	.+10     	; 0x1b7c <main+0x784>
    1b72:	f0 e0       	ldi	r31, 0x00	; 0
    1b74:	e0 5a       	subi	r30, 0xA0	; 160
    1b76:	ff 4f       	sbci	r31, 0xFF	; 255
    1b78:	b0 80       	ld	r11, Z
    1b7a:	73 cc       	rjmp	.-1818   	; 0x1462 <main+0x6a>
		ubrrl_param = get_ubrrl_param(bitrate_id);
    1b7c:	09 e1       	ldi	r16, 0x19	; 25
    1b7e:	b0 2e       	mov	r11, r16
    1b80:	70 cc       	rjmp	.-1824   	; 0x1462 <main+0x6a>

00001b82 <Calibration_Table_Load_Default_Values>:
	
	return OK;
}

void Calibration_Table_Load_Default_Values(void)
{
    1b82:	ed e8       	ldi	r30, 0x8D	; 141
    1b84:	f0 e0       	ldi	r31, 0x00	; 0
    1b86:	4d ee       	ldi	r20, 0xED	; 237
    1b88:	51 e0       	ldi	r21, 0x01	; 1
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
	{
		for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
		{
			calibration_table[channel][cal_point] = 127;
    1b8a:	2f e7       	ldi	r18, 0x7F	; 127
    1b8c:	cf 01       	movw	r24, r30
    1b8e:	46 96       	adiw	r24, 0x16	; 22
    1b90:	21 93       	st	Z+, r18

void Calibration_Table_Load_Default_Values(void)
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
	{
		for(uint8_t cal_point = 0; cal_point < CALIBRATION_POINTS_SIZE; cal_point++)
    1b92:	e8 17       	cp	r30, r24
    1b94:	f9 07       	cpc	r31, r25
    1b96:	e1 f7       	brne	.-8      	; 0x1b90 <Calibration_Table_Load_Default_Values+0xe>
	return OK;
}

void Calibration_Table_Load_Default_Values(void)
{
	for(uint8_t channel = 0; channel < CALIBRATION_CHANNELS_SIZE; channel++)
    1b98:	4e 17       	cp	r20, r30
    1b9a:	5f 07       	cpc	r21, r31
    1b9c:	b9 f7       	brne	.-18     	; 0x1b8c <Calibration_Table_Load_Default_Values+0xa>
    1b9e:	08 95       	ret

00001ba0 <UART_Init>:
 */
#include <avr/io.h>
#include "uart.h"

void UART_Init(uint8_t ubrr){
	UBRRH = (uint8_t) (ubrr>>8);
    1ba0:	10 bc       	out	0x20, r1	; 32
	UBRRL = (uint8_t) ubrr;
    1ba2:	89 b9       	out	0x09, r24	; 9

	UCSRB = (1<<RXEN) | (1<<TXEN);
    1ba4:	88 e1       	ldi	r24, 0x18	; 24
    1ba6:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1<<URSEL) | (1<<USBS) | (3<<UCSZ0);
    1ba8:	8e e8       	ldi	r24, 0x8E	; 142
    1baa:	80 bd       	out	0x20, r24	; 32
    1bac:	08 95       	ret

00001bae <UART_Transmit>:
}

void UART_Transmit(uint8_t data){
	while(!(UCSRA & (1<<UDRE)));
    1bae:	5d 9b       	sbis	0x0b, 5	; 11
    1bb0:	fe cf       	rjmp	.-4      	; 0x1bae <UART_Transmit>
	UDR = data;
    1bb2:	8c b9       	out	0x0c, r24	; 12
    1bb4:	08 95       	ret

00001bb6 <UART_Receive>:
}

uint8_t UART_Receive(void){
	while(!(UCSRA & (1<<RXC)));
    1bb6:	5f 9b       	sbis	0x0b, 7	; 11
    1bb8:	fe cf       	rjmp	.-4      	; 0x1bb6 <UART_Receive>
	return UDR;
    1bba:	8c b1       	in	r24, 0x0c	; 12
}
    1bbc:	08 95       	ret

00001bbe <UART_StringTransmit>:

void UART_StringTransmit(uint8_t * wsk){
    1bbe:	fc 01       	movw	r30, r24
	while(*wsk){
    1bc0:	90 81       	ld	r25, Z
    1bc2:	99 23       	and	r25, r25
    1bc4:	39 f0       	breq	.+14     	; 0x1bd4 <UART_StringTransmit+0x16>
    1bc6:	31 96       	adiw	r30, 0x01	; 1
	UCSRB = (1<<RXEN) | (1<<TXEN);
	UCSRC = (1<<URSEL) | (1<<USBS) | (3<<UCSZ0);
}

void UART_Transmit(uint8_t data){
	while(!(UCSRA & (1<<UDRE)));
    1bc8:	5d 9b       	sbis	0x0b, 5	; 11
    1bca:	fe cf       	rjmp	.-4      	; 0x1bc8 <UART_StringTransmit+0xa>
	UDR = data;
    1bcc:	9c b9       	out	0x0c, r25	; 12
	while(!(UCSRA & (1<<RXC)));
	return UDR;
}

void UART_StringTransmit(uint8_t * wsk){
	while(*wsk){
    1bce:	91 91       	ld	r25, Z+
    1bd0:	91 11       	cpse	r25, r1
    1bd2:	fa cf       	rjmp	.-12     	; 0x1bc8 <UART_StringTransmit+0xa>
    1bd4:	08 95       	ret

00001bd6 <__subsf3>:
    1bd6:	50 58       	subi	r21, 0x80	; 128

00001bd8 <__addsf3>:
    1bd8:	bb 27       	eor	r27, r27
    1bda:	aa 27       	eor	r26, r26
    1bdc:	0e 94 03 0e 	call	0x1c06	; 0x1c06 <__addsf3x>
    1be0:	0c 94 4d 0f 	jmp	0x1e9a	; 0x1e9a <__fp_round>
    1be4:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <__fp_pscA>
    1be8:	38 f0       	brcs	.+14     	; 0x1bf8 <__addsf3+0x20>
    1bea:	0e 94 46 0f 	call	0x1e8c	; 0x1e8c <__fp_pscB>
    1bee:	20 f0       	brcs	.+8      	; 0x1bf8 <__addsf3+0x20>
    1bf0:	39 f4       	brne	.+14     	; 0x1c00 <__addsf3+0x28>
    1bf2:	9f 3f       	cpi	r25, 0xFF	; 255
    1bf4:	19 f4       	brne	.+6      	; 0x1bfc <__addsf3+0x24>
    1bf6:	26 f4       	brtc	.+8      	; 0x1c00 <__addsf3+0x28>
    1bf8:	0c 94 3c 0f 	jmp	0x1e78	; 0x1e78 <__fp_nan>
    1bfc:	0e f4       	brtc	.+2      	; 0x1c00 <__addsf3+0x28>
    1bfe:	e0 95       	com	r30
    1c00:	e7 fb       	bst	r30, 7
    1c02:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__fp_inf>

00001c06 <__addsf3x>:
    1c06:	e9 2f       	mov	r30, r25
    1c08:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <__fp_split3>
    1c0c:	58 f3       	brcs	.-42     	; 0x1be4 <__addsf3+0xc>
    1c0e:	ba 17       	cp	r27, r26
    1c10:	62 07       	cpc	r22, r18
    1c12:	73 07       	cpc	r23, r19
    1c14:	84 07       	cpc	r24, r20
    1c16:	95 07       	cpc	r25, r21
    1c18:	20 f0       	brcs	.+8      	; 0x1c22 <__addsf3x+0x1c>
    1c1a:	79 f4       	brne	.+30     	; 0x1c3a <__addsf3x+0x34>
    1c1c:	a6 f5       	brtc	.+104    	; 0x1c86 <__addsf3x+0x80>
    1c1e:	0c 94 80 0f 	jmp	0x1f00	; 0x1f00 <__fp_zero>
    1c22:	0e f4       	brtc	.+2      	; 0x1c26 <__addsf3x+0x20>
    1c24:	e0 95       	com	r30
    1c26:	0b 2e       	mov	r0, r27
    1c28:	ba 2f       	mov	r27, r26
    1c2a:	a0 2d       	mov	r26, r0
    1c2c:	0b 01       	movw	r0, r22
    1c2e:	b9 01       	movw	r22, r18
    1c30:	90 01       	movw	r18, r0
    1c32:	0c 01       	movw	r0, r24
    1c34:	ca 01       	movw	r24, r20
    1c36:	a0 01       	movw	r20, r0
    1c38:	11 24       	eor	r1, r1
    1c3a:	ff 27       	eor	r31, r31
    1c3c:	59 1b       	sub	r21, r25
    1c3e:	99 f0       	breq	.+38     	; 0x1c66 <__addsf3x+0x60>
    1c40:	59 3f       	cpi	r21, 0xF9	; 249
    1c42:	50 f4       	brcc	.+20     	; 0x1c58 <__addsf3x+0x52>
    1c44:	50 3e       	cpi	r21, 0xE0	; 224
    1c46:	68 f1       	brcs	.+90     	; 0x1ca2 <__addsf3x+0x9c>
    1c48:	1a 16       	cp	r1, r26
    1c4a:	f0 40       	sbci	r31, 0x00	; 0
    1c4c:	a2 2f       	mov	r26, r18
    1c4e:	23 2f       	mov	r18, r19
    1c50:	34 2f       	mov	r19, r20
    1c52:	44 27       	eor	r20, r20
    1c54:	58 5f       	subi	r21, 0xF8	; 248
    1c56:	f3 cf       	rjmp	.-26     	; 0x1c3e <__addsf3x+0x38>
    1c58:	46 95       	lsr	r20
    1c5a:	37 95       	ror	r19
    1c5c:	27 95       	ror	r18
    1c5e:	a7 95       	ror	r26
    1c60:	f0 40       	sbci	r31, 0x00	; 0
    1c62:	53 95       	inc	r21
    1c64:	c9 f7       	brne	.-14     	; 0x1c58 <__addsf3x+0x52>
    1c66:	7e f4       	brtc	.+30     	; 0x1c86 <__addsf3x+0x80>
    1c68:	1f 16       	cp	r1, r31
    1c6a:	ba 0b       	sbc	r27, r26
    1c6c:	62 0b       	sbc	r22, r18
    1c6e:	73 0b       	sbc	r23, r19
    1c70:	84 0b       	sbc	r24, r20
    1c72:	ba f0       	brmi	.+46     	; 0x1ca2 <__addsf3x+0x9c>
    1c74:	91 50       	subi	r25, 0x01	; 1
    1c76:	a1 f0       	breq	.+40     	; 0x1ca0 <__addsf3x+0x9a>
    1c78:	ff 0f       	add	r31, r31
    1c7a:	bb 1f       	adc	r27, r27
    1c7c:	66 1f       	adc	r22, r22
    1c7e:	77 1f       	adc	r23, r23
    1c80:	88 1f       	adc	r24, r24
    1c82:	c2 f7       	brpl	.-16     	; 0x1c74 <__addsf3x+0x6e>
    1c84:	0e c0       	rjmp	.+28     	; 0x1ca2 <__addsf3x+0x9c>
    1c86:	ba 0f       	add	r27, r26
    1c88:	62 1f       	adc	r22, r18
    1c8a:	73 1f       	adc	r23, r19
    1c8c:	84 1f       	adc	r24, r20
    1c8e:	48 f4       	brcc	.+18     	; 0x1ca2 <__addsf3x+0x9c>
    1c90:	87 95       	ror	r24
    1c92:	77 95       	ror	r23
    1c94:	67 95       	ror	r22
    1c96:	b7 95       	ror	r27
    1c98:	f7 95       	ror	r31
    1c9a:	9e 3f       	cpi	r25, 0xFE	; 254
    1c9c:	08 f0       	brcs	.+2      	; 0x1ca0 <__addsf3x+0x9a>
    1c9e:	b0 cf       	rjmp	.-160    	; 0x1c00 <__addsf3+0x28>
    1ca0:	93 95       	inc	r25
    1ca2:	88 0f       	add	r24, r24
    1ca4:	08 f0       	brcs	.+2      	; 0x1ca8 <__addsf3x+0xa2>
    1ca6:	99 27       	eor	r25, r25
    1ca8:	ee 0f       	add	r30, r30
    1caa:	97 95       	ror	r25
    1cac:	87 95       	ror	r24
    1cae:	08 95       	ret

00001cb0 <__divsf3>:
    1cb0:	0e 94 6c 0e 	call	0x1cd8	; 0x1cd8 <__divsf3x>
    1cb4:	0c 94 4d 0f 	jmp	0x1e9a	; 0x1e9a <__fp_round>
    1cb8:	0e 94 46 0f 	call	0x1e8c	; 0x1e8c <__fp_pscB>
    1cbc:	58 f0       	brcs	.+22     	; 0x1cd4 <__divsf3+0x24>
    1cbe:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <__fp_pscA>
    1cc2:	40 f0       	brcs	.+16     	; 0x1cd4 <__divsf3+0x24>
    1cc4:	29 f4       	brne	.+10     	; 0x1cd0 <__divsf3+0x20>
    1cc6:	5f 3f       	cpi	r21, 0xFF	; 255
    1cc8:	29 f0       	breq	.+10     	; 0x1cd4 <__divsf3+0x24>
    1cca:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__fp_inf>
    1cce:	51 11       	cpse	r21, r1
    1cd0:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__fp_szero>
    1cd4:	0c 94 3c 0f 	jmp	0x1e78	; 0x1e78 <__fp_nan>

00001cd8 <__divsf3x>:
    1cd8:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <__fp_split3>
    1cdc:	68 f3       	brcs	.-38     	; 0x1cb8 <__divsf3+0x8>

00001cde <__divsf3_pse>:
    1cde:	99 23       	and	r25, r25
    1ce0:	b1 f3       	breq	.-20     	; 0x1cce <__divsf3+0x1e>
    1ce2:	55 23       	and	r21, r21
    1ce4:	91 f3       	breq	.-28     	; 0x1cca <__divsf3+0x1a>
    1ce6:	95 1b       	sub	r25, r21
    1ce8:	55 0b       	sbc	r21, r21
    1cea:	bb 27       	eor	r27, r27
    1cec:	aa 27       	eor	r26, r26
    1cee:	62 17       	cp	r22, r18
    1cf0:	73 07       	cpc	r23, r19
    1cf2:	84 07       	cpc	r24, r20
    1cf4:	38 f0       	brcs	.+14     	; 0x1d04 <__divsf3_pse+0x26>
    1cf6:	9f 5f       	subi	r25, 0xFF	; 255
    1cf8:	5f 4f       	sbci	r21, 0xFF	; 255
    1cfa:	22 0f       	add	r18, r18
    1cfc:	33 1f       	adc	r19, r19
    1cfe:	44 1f       	adc	r20, r20
    1d00:	aa 1f       	adc	r26, r26
    1d02:	a9 f3       	breq	.-22     	; 0x1cee <__divsf3_pse+0x10>
    1d04:	35 d0       	rcall	.+106    	; 0x1d70 <__divsf3_pse+0x92>
    1d06:	0e 2e       	mov	r0, r30
    1d08:	3a f0       	brmi	.+14     	; 0x1d18 <__divsf3_pse+0x3a>
    1d0a:	e0 e8       	ldi	r30, 0x80	; 128
    1d0c:	32 d0       	rcall	.+100    	; 0x1d72 <__divsf3_pse+0x94>
    1d0e:	91 50       	subi	r25, 0x01	; 1
    1d10:	50 40       	sbci	r21, 0x00	; 0
    1d12:	e6 95       	lsr	r30
    1d14:	00 1c       	adc	r0, r0
    1d16:	ca f7       	brpl	.-14     	; 0x1d0a <__divsf3_pse+0x2c>
    1d18:	2b d0       	rcall	.+86     	; 0x1d70 <__divsf3_pse+0x92>
    1d1a:	fe 2f       	mov	r31, r30
    1d1c:	29 d0       	rcall	.+82     	; 0x1d70 <__divsf3_pse+0x92>
    1d1e:	66 0f       	add	r22, r22
    1d20:	77 1f       	adc	r23, r23
    1d22:	88 1f       	adc	r24, r24
    1d24:	bb 1f       	adc	r27, r27
    1d26:	26 17       	cp	r18, r22
    1d28:	37 07       	cpc	r19, r23
    1d2a:	48 07       	cpc	r20, r24
    1d2c:	ab 07       	cpc	r26, r27
    1d2e:	b0 e8       	ldi	r27, 0x80	; 128
    1d30:	09 f0       	breq	.+2      	; 0x1d34 <__divsf3_pse+0x56>
    1d32:	bb 0b       	sbc	r27, r27
    1d34:	80 2d       	mov	r24, r0
    1d36:	bf 01       	movw	r22, r30
    1d38:	ff 27       	eor	r31, r31
    1d3a:	93 58       	subi	r25, 0x83	; 131
    1d3c:	5f 4f       	sbci	r21, 0xFF	; 255
    1d3e:	3a f0       	brmi	.+14     	; 0x1d4e <__divsf3_pse+0x70>
    1d40:	9e 3f       	cpi	r25, 0xFE	; 254
    1d42:	51 05       	cpc	r21, r1
    1d44:	78 f0       	brcs	.+30     	; 0x1d64 <__divsf3_pse+0x86>
    1d46:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__fp_inf>
    1d4a:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__fp_szero>
    1d4e:	5f 3f       	cpi	r21, 0xFF	; 255
    1d50:	e4 f3       	brlt	.-8      	; 0x1d4a <__divsf3_pse+0x6c>
    1d52:	98 3e       	cpi	r25, 0xE8	; 232
    1d54:	d4 f3       	brlt	.-12     	; 0x1d4a <__divsf3_pse+0x6c>
    1d56:	86 95       	lsr	r24
    1d58:	77 95       	ror	r23
    1d5a:	67 95       	ror	r22
    1d5c:	b7 95       	ror	r27
    1d5e:	f7 95       	ror	r31
    1d60:	9f 5f       	subi	r25, 0xFF	; 255
    1d62:	c9 f7       	brne	.-14     	; 0x1d56 <__divsf3_pse+0x78>
    1d64:	88 0f       	add	r24, r24
    1d66:	91 1d       	adc	r25, r1
    1d68:	96 95       	lsr	r25
    1d6a:	87 95       	ror	r24
    1d6c:	97 f9       	bld	r25, 7
    1d6e:	08 95       	ret
    1d70:	e1 e0       	ldi	r30, 0x01	; 1
    1d72:	66 0f       	add	r22, r22
    1d74:	77 1f       	adc	r23, r23
    1d76:	88 1f       	adc	r24, r24
    1d78:	bb 1f       	adc	r27, r27
    1d7a:	62 17       	cp	r22, r18
    1d7c:	73 07       	cpc	r23, r19
    1d7e:	84 07       	cpc	r24, r20
    1d80:	ba 07       	cpc	r27, r26
    1d82:	20 f0       	brcs	.+8      	; 0x1d8c <__divsf3_pse+0xae>
    1d84:	62 1b       	sub	r22, r18
    1d86:	73 0b       	sbc	r23, r19
    1d88:	84 0b       	sbc	r24, r20
    1d8a:	ba 0b       	sbc	r27, r26
    1d8c:	ee 1f       	adc	r30, r30
    1d8e:	88 f7       	brcc	.-30     	; 0x1d72 <__divsf3_pse+0x94>
    1d90:	e0 95       	com	r30
    1d92:	08 95       	ret

00001d94 <__fixunssfsi>:
    1d94:	0e 94 66 0f 	call	0x1ecc	; 0x1ecc <__fp_splitA>
    1d98:	88 f0       	brcs	.+34     	; 0x1dbc <__fixunssfsi+0x28>
    1d9a:	9f 57       	subi	r25, 0x7F	; 127
    1d9c:	98 f0       	brcs	.+38     	; 0x1dc4 <__fixunssfsi+0x30>
    1d9e:	b9 2f       	mov	r27, r25
    1da0:	99 27       	eor	r25, r25
    1da2:	b7 51       	subi	r27, 0x17	; 23
    1da4:	b0 f0       	brcs	.+44     	; 0x1dd2 <__fixunssfsi+0x3e>
    1da6:	e1 f0       	breq	.+56     	; 0x1de0 <__fixunssfsi+0x4c>
    1da8:	66 0f       	add	r22, r22
    1daa:	77 1f       	adc	r23, r23
    1dac:	88 1f       	adc	r24, r24
    1dae:	99 1f       	adc	r25, r25
    1db0:	1a f0       	brmi	.+6      	; 0x1db8 <__fixunssfsi+0x24>
    1db2:	ba 95       	dec	r27
    1db4:	c9 f7       	brne	.-14     	; 0x1da8 <__fixunssfsi+0x14>
    1db6:	14 c0       	rjmp	.+40     	; 0x1de0 <__fixunssfsi+0x4c>
    1db8:	b1 30       	cpi	r27, 0x01	; 1
    1dba:	91 f0       	breq	.+36     	; 0x1de0 <__fixunssfsi+0x4c>
    1dbc:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <__fp_zero>
    1dc0:	b1 e0       	ldi	r27, 0x01	; 1
    1dc2:	08 95       	ret
    1dc4:	0c 94 80 0f 	jmp	0x1f00	; 0x1f00 <__fp_zero>
    1dc8:	67 2f       	mov	r22, r23
    1dca:	78 2f       	mov	r23, r24
    1dcc:	88 27       	eor	r24, r24
    1dce:	b8 5f       	subi	r27, 0xF8	; 248
    1dd0:	39 f0       	breq	.+14     	; 0x1de0 <__fixunssfsi+0x4c>
    1dd2:	b9 3f       	cpi	r27, 0xF9	; 249
    1dd4:	cc f3       	brlt	.-14     	; 0x1dc8 <__fixunssfsi+0x34>
    1dd6:	86 95       	lsr	r24
    1dd8:	77 95       	ror	r23
    1dda:	67 95       	ror	r22
    1ddc:	b3 95       	inc	r27
    1dde:	d9 f7       	brne	.-10     	; 0x1dd6 <__fixunssfsi+0x42>
    1de0:	3e f4       	brtc	.+14     	; 0x1df0 <__fixunssfsi+0x5c>
    1de2:	90 95       	com	r25
    1de4:	80 95       	com	r24
    1de6:	70 95       	com	r23
    1de8:	61 95       	neg	r22
    1dea:	7f 4f       	sbci	r23, 0xFF	; 255
    1dec:	8f 4f       	sbci	r24, 0xFF	; 255
    1dee:	9f 4f       	sbci	r25, 0xFF	; 255
    1df0:	08 95       	ret

00001df2 <__floatunsisf>:
    1df2:	e8 94       	clt
    1df4:	09 c0       	rjmp	.+18     	; 0x1e08 <__floatsisf+0x12>

00001df6 <__floatsisf>:
    1df6:	97 fb       	bst	r25, 7
    1df8:	3e f4       	brtc	.+14     	; 0x1e08 <__floatsisf+0x12>
    1dfa:	90 95       	com	r25
    1dfc:	80 95       	com	r24
    1dfe:	70 95       	com	r23
    1e00:	61 95       	neg	r22
    1e02:	7f 4f       	sbci	r23, 0xFF	; 255
    1e04:	8f 4f       	sbci	r24, 0xFF	; 255
    1e06:	9f 4f       	sbci	r25, 0xFF	; 255
    1e08:	99 23       	and	r25, r25
    1e0a:	a9 f0       	breq	.+42     	; 0x1e36 <__floatsisf+0x40>
    1e0c:	f9 2f       	mov	r31, r25
    1e0e:	96 e9       	ldi	r25, 0x96	; 150
    1e10:	bb 27       	eor	r27, r27
    1e12:	93 95       	inc	r25
    1e14:	f6 95       	lsr	r31
    1e16:	87 95       	ror	r24
    1e18:	77 95       	ror	r23
    1e1a:	67 95       	ror	r22
    1e1c:	b7 95       	ror	r27
    1e1e:	f1 11       	cpse	r31, r1
    1e20:	f8 cf       	rjmp	.-16     	; 0x1e12 <__floatsisf+0x1c>
    1e22:	fa f4       	brpl	.+62     	; 0x1e62 <__floatsisf+0x6c>
    1e24:	bb 0f       	add	r27, r27
    1e26:	11 f4       	brne	.+4      	; 0x1e2c <__floatsisf+0x36>
    1e28:	60 ff       	sbrs	r22, 0
    1e2a:	1b c0       	rjmp	.+54     	; 0x1e62 <__floatsisf+0x6c>
    1e2c:	6f 5f       	subi	r22, 0xFF	; 255
    1e2e:	7f 4f       	sbci	r23, 0xFF	; 255
    1e30:	8f 4f       	sbci	r24, 0xFF	; 255
    1e32:	9f 4f       	sbci	r25, 0xFF	; 255
    1e34:	16 c0       	rjmp	.+44     	; 0x1e62 <__floatsisf+0x6c>
    1e36:	88 23       	and	r24, r24
    1e38:	11 f0       	breq	.+4      	; 0x1e3e <__floatsisf+0x48>
    1e3a:	96 e9       	ldi	r25, 0x96	; 150
    1e3c:	11 c0       	rjmp	.+34     	; 0x1e60 <__floatsisf+0x6a>
    1e3e:	77 23       	and	r23, r23
    1e40:	21 f0       	breq	.+8      	; 0x1e4a <__floatsisf+0x54>
    1e42:	9e e8       	ldi	r25, 0x8E	; 142
    1e44:	87 2f       	mov	r24, r23
    1e46:	76 2f       	mov	r23, r22
    1e48:	05 c0       	rjmp	.+10     	; 0x1e54 <__floatsisf+0x5e>
    1e4a:	66 23       	and	r22, r22
    1e4c:	71 f0       	breq	.+28     	; 0x1e6a <__floatsisf+0x74>
    1e4e:	96 e8       	ldi	r25, 0x86	; 134
    1e50:	86 2f       	mov	r24, r22
    1e52:	70 e0       	ldi	r23, 0x00	; 0
    1e54:	60 e0       	ldi	r22, 0x00	; 0
    1e56:	2a f0       	brmi	.+10     	; 0x1e62 <__floatsisf+0x6c>
    1e58:	9a 95       	dec	r25
    1e5a:	66 0f       	add	r22, r22
    1e5c:	77 1f       	adc	r23, r23
    1e5e:	88 1f       	adc	r24, r24
    1e60:	da f7       	brpl	.-10     	; 0x1e58 <__floatsisf+0x62>
    1e62:	88 0f       	add	r24, r24
    1e64:	96 95       	lsr	r25
    1e66:	87 95       	ror	r24
    1e68:	97 f9       	bld	r25, 7
    1e6a:	08 95       	ret

00001e6c <__fp_inf>:
    1e6c:	97 f9       	bld	r25, 7
    1e6e:	9f 67       	ori	r25, 0x7F	; 127
    1e70:	80 e8       	ldi	r24, 0x80	; 128
    1e72:	70 e0       	ldi	r23, 0x00	; 0
    1e74:	60 e0       	ldi	r22, 0x00	; 0
    1e76:	08 95       	ret

00001e78 <__fp_nan>:
    1e78:	9f ef       	ldi	r25, 0xFF	; 255
    1e7a:	80 ec       	ldi	r24, 0xC0	; 192
    1e7c:	08 95       	ret

00001e7e <__fp_pscA>:
    1e7e:	00 24       	eor	r0, r0
    1e80:	0a 94       	dec	r0
    1e82:	16 16       	cp	r1, r22
    1e84:	17 06       	cpc	r1, r23
    1e86:	18 06       	cpc	r1, r24
    1e88:	09 06       	cpc	r0, r25
    1e8a:	08 95       	ret

00001e8c <__fp_pscB>:
    1e8c:	00 24       	eor	r0, r0
    1e8e:	0a 94       	dec	r0
    1e90:	12 16       	cp	r1, r18
    1e92:	13 06       	cpc	r1, r19
    1e94:	14 06       	cpc	r1, r20
    1e96:	05 06       	cpc	r0, r21
    1e98:	08 95       	ret

00001e9a <__fp_round>:
    1e9a:	09 2e       	mov	r0, r25
    1e9c:	03 94       	inc	r0
    1e9e:	00 0c       	add	r0, r0
    1ea0:	11 f4       	brne	.+4      	; 0x1ea6 <__fp_round+0xc>
    1ea2:	88 23       	and	r24, r24
    1ea4:	52 f0       	brmi	.+20     	; 0x1eba <__fp_round+0x20>
    1ea6:	bb 0f       	add	r27, r27
    1ea8:	40 f4       	brcc	.+16     	; 0x1eba <__fp_round+0x20>
    1eaa:	bf 2b       	or	r27, r31
    1eac:	11 f4       	brne	.+4      	; 0x1eb2 <__fp_round+0x18>
    1eae:	60 ff       	sbrs	r22, 0
    1eb0:	04 c0       	rjmp	.+8      	; 0x1eba <__fp_round+0x20>
    1eb2:	6f 5f       	subi	r22, 0xFF	; 255
    1eb4:	7f 4f       	sbci	r23, 0xFF	; 255
    1eb6:	8f 4f       	sbci	r24, 0xFF	; 255
    1eb8:	9f 4f       	sbci	r25, 0xFF	; 255
    1eba:	08 95       	ret

00001ebc <__fp_split3>:
    1ebc:	57 fd       	sbrc	r21, 7
    1ebe:	90 58       	subi	r25, 0x80	; 128
    1ec0:	44 0f       	add	r20, r20
    1ec2:	55 1f       	adc	r21, r21
    1ec4:	59 f0       	breq	.+22     	; 0x1edc <__fp_splitA+0x10>
    1ec6:	5f 3f       	cpi	r21, 0xFF	; 255
    1ec8:	71 f0       	breq	.+28     	; 0x1ee6 <__fp_splitA+0x1a>
    1eca:	47 95       	ror	r20

00001ecc <__fp_splitA>:
    1ecc:	88 0f       	add	r24, r24
    1ece:	97 fb       	bst	r25, 7
    1ed0:	99 1f       	adc	r25, r25
    1ed2:	61 f0       	breq	.+24     	; 0x1eec <__fp_splitA+0x20>
    1ed4:	9f 3f       	cpi	r25, 0xFF	; 255
    1ed6:	79 f0       	breq	.+30     	; 0x1ef6 <__fp_splitA+0x2a>
    1ed8:	87 95       	ror	r24
    1eda:	08 95       	ret
    1edc:	12 16       	cp	r1, r18
    1ede:	13 06       	cpc	r1, r19
    1ee0:	14 06       	cpc	r1, r20
    1ee2:	55 1f       	adc	r21, r21
    1ee4:	f2 cf       	rjmp	.-28     	; 0x1eca <__fp_split3+0xe>
    1ee6:	46 95       	lsr	r20
    1ee8:	f1 df       	rcall	.-30     	; 0x1ecc <__fp_splitA>
    1eea:	08 c0       	rjmp	.+16     	; 0x1efc <__fp_splitA+0x30>
    1eec:	16 16       	cp	r1, r22
    1eee:	17 06       	cpc	r1, r23
    1ef0:	18 06       	cpc	r1, r24
    1ef2:	99 1f       	adc	r25, r25
    1ef4:	f1 cf       	rjmp	.-30     	; 0x1ed8 <__fp_splitA+0xc>
    1ef6:	86 95       	lsr	r24
    1ef8:	71 05       	cpc	r23, r1
    1efa:	61 05       	cpc	r22, r1
    1efc:	08 94       	sec
    1efe:	08 95       	ret

00001f00 <__fp_zero>:
    1f00:	e8 94       	clt

00001f02 <__fp_szero>:
    1f02:	bb 27       	eor	r27, r27
    1f04:	66 27       	eor	r22, r22
    1f06:	77 27       	eor	r23, r23
    1f08:	cb 01       	movw	r24, r22
    1f0a:	97 f9       	bld	r25, 7
    1f0c:	08 95       	ret

00001f0e <__mulsf3>:
    1f0e:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <__mulsf3x>
    1f12:	0c 94 4d 0f 	jmp	0x1e9a	; 0x1e9a <__fp_round>
    1f16:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <__fp_pscA>
    1f1a:	38 f0       	brcs	.+14     	; 0x1f2a <__mulsf3+0x1c>
    1f1c:	0e 94 46 0f 	call	0x1e8c	; 0x1e8c <__fp_pscB>
    1f20:	20 f0       	brcs	.+8      	; 0x1f2a <__mulsf3+0x1c>
    1f22:	95 23       	and	r25, r21
    1f24:	11 f0       	breq	.+4      	; 0x1f2a <__mulsf3+0x1c>
    1f26:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__fp_inf>
    1f2a:	0c 94 3c 0f 	jmp	0x1e78	; 0x1e78 <__fp_nan>
    1f2e:	11 24       	eor	r1, r1
    1f30:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__fp_szero>

00001f34 <__mulsf3x>:
    1f34:	0e 94 5e 0f 	call	0x1ebc	; 0x1ebc <__fp_split3>
    1f38:	70 f3       	brcs	.-36     	; 0x1f16 <__mulsf3+0x8>

00001f3a <__mulsf3_pse>:
    1f3a:	95 9f       	mul	r25, r21
    1f3c:	c1 f3       	breq	.-16     	; 0x1f2e <__mulsf3+0x20>
    1f3e:	95 0f       	add	r25, r21
    1f40:	50 e0       	ldi	r21, 0x00	; 0
    1f42:	55 1f       	adc	r21, r21
    1f44:	62 9f       	mul	r22, r18
    1f46:	f0 01       	movw	r30, r0
    1f48:	72 9f       	mul	r23, r18
    1f4a:	bb 27       	eor	r27, r27
    1f4c:	f0 0d       	add	r31, r0
    1f4e:	b1 1d       	adc	r27, r1
    1f50:	63 9f       	mul	r22, r19
    1f52:	aa 27       	eor	r26, r26
    1f54:	f0 0d       	add	r31, r0
    1f56:	b1 1d       	adc	r27, r1
    1f58:	aa 1f       	adc	r26, r26
    1f5a:	64 9f       	mul	r22, r20
    1f5c:	66 27       	eor	r22, r22
    1f5e:	b0 0d       	add	r27, r0
    1f60:	a1 1d       	adc	r26, r1
    1f62:	66 1f       	adc	r22, r22
    1f64:	82 9f       	mul	r24, r18
    1f66:	22 27       	eor	r18, r18
    1f68:	b0 0d       	add	r27, r0
    1f6a:	a1 1d       	adc	r26, r1
    1f6c:	62 1f       	adc	r22, r18
    1f6e:	73 9f       	mul	r23, r19
    1f70:	b0 0d       	add	r27, r0
    1f72:	a1 1d       	adc	r26, r1
    1f74:	62 1f       	adc	r22, r18
    1f76:	83 9f       	mul	r24, r19
    1f78:	a0 0d       	add	r26, r0
    1f7a:	61 1d       	adc	r22, r1
    1f7c:	22 1f       	adc	r18, r18
    1f7e:	74 9f       	mul	r23, r20
    1f80:	33 27       	eor	r19, r19
    1f82:	a0 0d       	add	r26, r0
    1f84:	61 1d       	adc	r22, r1
    1f86:	23 1f       	adc	r18, r19
    1f88:	84 9f       	mul	r24, r20
    1f8a:	60 0d       	add	r22, r0
    1f8c:	21 1d       	adc	r18, r1
    1f8e:	82 2f       	mov	r24, r18
    1f90:	76 2f       	mov	r23, r22
    1f92:	6a 2f       	mov	r22, r26
    1f94:	11 24       	eor	r1, r1
    1f96:	9f 57       	subi	r25, 0x7F	; 127
    1f98:	50 40       	sbci	r21, 0x00	; 0
    1f9a:	9a f0       	brmi	.+38     	; 0x1fc2 <__mulsf3_pse+0x88>
    1f9c:	f1 f0       	breq	.+60     	; 0x1fda <__mulsf3_pse+0xa0>
    1f9e:	88 23       	and	r24, r24
    1fa0:	4a f0       	brmi	.+18     	; 0x1fb4 <__mulsf3_pse+0x7a>
    1fa2:	ee 0f       	add	r30, r30
    1fa4:	ff 1f       	adc	r31, r31
    1fa6:	bb 1f       	adc	r27, r27
    1fa8:	66 1f       	adc	r22, r22
    1faa:	77 1f       	adc	r23, r23
    1fac:	88 1f       	adc	r24, r24
    1fae:	91 50       	subi	r25, 0x01	; 1
    1fb0:	50 40       	sbci	r21, 0x00	; 0
    1fb2:	a9 f7       	brne	.-22     	; 0x1f9e <__mulsf3_pse+0x64>
    1fb4:	9e 3f       	cpi	r25, 0xFE	; 254
    1fb6:	51 05       	cpc	r21, r1
    1fb8:	80 f0       	brcs	.+32     	; 0x1fda <__mulsf3_pse+0xa0>
    1fba:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__fp_inf>
    1fbe:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__fp_szero>
    1fc2:	5f 3f       	cpi	r21, 0xFF	; 255
    1fc4:	e4 f3       	brlt	.-8      	; 0x1fbe <__mulsf3_pse+0x84>
    1fc6:	98 3e       	cpi	r25, 0xE8	; 232
    1fc8:	d4 f3       	brlt	.-12     	; 0x1fbe <__mulsf3_pse+0x84>
    1fca:	86 95       	lsr	r24
    1fcc:	77 95       	ror	r23
    1fce:	67 95       	ror	r22
    1fd0:	b7 95       	ror	r27
    1fd2:	f7 95       	ror	r31
    1fd4:	e7 95       	ror	r30
    1fd6:	9f 5f       	subi	r25, 0xFF	; 255
    1fd8:	c1 f7       	brne	.-16     	; 0x1fca <__mulsf3_pse+0x90>
    1fda:	fe 2b       	or	r31, r30
    1fdc:	88 0f       	add	r24, r24
    1fde:	91 1d       	adc	r25, r1
    1fe0:	96 95       	lsr	r25
    1fe2:	87 95       	ror	r24
    1fe4:	97 f9       	bld	r25, 7
    1fe6:	08 95       	ret

00001fe8 <round>:
    1fe8:	0e 94 66 0f 	call	0x1ecc	; 0x1ecc <__fp_splitA>
    1fec:	e8 f0       	brcs	.+58     	; 0x2028 <round+0x40>
    1fee:	9e 37       	cpi	r25, 0x7E	; 126
    1ff0:	e8 f0       	brcs	.+58     	; 0x202c <round+0x44>
    1ff2:	96 39       	cpi	r25, 0x96	; 150
    1ff4:	b8 f4       	brcc	.+46     	; 0x2024 <round+0x3c>
    1ff6:	9e 38       	cpi	r25, 0x8E	; 142
    1ff8:	48 f4       	brcc	.+18     	; 0x200c <round+0x24>
    1ffa:	67 2f       	mov	r22, r23
    1ffc:	78 2f       	mov	r23, r24
    1ffe:	88 27       	eor	r24, r24
    2000:	98 5f       	subi	r25, 0xF8	; 248
    2002:	f9 cf       	rjmp	.-14     	; 0x1ff6 <round+0xe>
    2004:	86 95       	lsr	r24
    2006:	77 95       	ror	r23
    2008:	67 95       	ror	r22
    200a:	93 95       	inc	r25
    200c:	95 39       	cpi	r25, 0x95	; 149
    200e:	d0 f3       	brcs	.-12     	; 0x2004 <round+0x1c>
    2010:	b6 2f       	mov	r27, r22
    2012:	b1 70       	andi	r27, 0x01	; 1
    2014:	6b 0f       	add	r22, r27
    2016:	71 1d       	adc	r23, r1
    2018:	81 1d       	adc	r24, r1
    201a:	20 f4       	brcc	.+8      	; 0x2024 <round+0x3c>
    201c:	87 95       	ror	r24
    201e:	77 95       	ror	r23
    2020:	67 95       	ror	r22
    2022:	93 95       	inc	r25
    2024:	0c 94 18 10 	jmp	0x2030	; 0x2030 <__fp_mintl>
    2028:	0c 94 33 10 	jmp	0x2066	; 0x2066 <__fp_mpack>
    202c:	0c 94 81 0f 	jmp	0x1f02	; 0x1f02 <__fp_szero>

00002030 <__fp_mintl>:
    2030:	88 23       	and	r24, r24
    2032:	71 f4       	brne	.+28     	; 0x2050 <__fp_mintl+0x20>
    2034:	77 23       	and	r23, r23
    2036:	21 f0       	breq	.+8      	; 0x2040 <__fp_mintl+0x10>
    2038:	98 50       	subi	r25, 0x08	; 8
    203a:	87 2b       	or	r24, r23
    203c:	76 2f       	mov	r23, r22
    203e:	07 c0       	rjmp	.+14     	; 0x204e <__fp_mintl+0x1e>
    2040:	66 23       	and	r22, r22
    2042:	11 f4       	brne	.+4      	; 0x2048 <__fp_mintl+0x18>
    2044:	99 27       	eor	r25, r25
    2046:	0d c0       	rjmp	.+26     	; 0x2062 <__fp_mintl+0x32>
    2048:	90 51       	subi	r25, 0x10	; 16
    204a:	86 2b       	or	r24, r22
    204c:	70 e0       	ldi	r23, 0x00	; 0
    204e:	60 e0       	ldi	r22, 0x00	; 0
    2050:	2a f0       	brmi	.+10     	; 0x205c <__fp_mintl+0x2c>
    2052:	9a 95       	dec	r25
    2054:	66 0f       	add	r22, r22
    2056:	77 1f       	adc	r23, r23
    2058:	88 1f       	adc	r24, r24
    205a:	da f7       	brpl	.-10     	; 0x2052 <__fp_mintl+0x22>
    205c:	88 0f       	add	r24, r24
    205e:	96 95       	lsr	r25
    2060:	87 95       	ror	r24
    2062:	97 f9       	bld	r25, 7
    2064:	08 95       	ret

00002066 <__fp_mpack>:
    2066:	9f 3f       	cpi	r25, 0xFF	; 255
    2068:	31 f0       	breq	.+12     	; 0x2076 <__fp_mpack_finite+0xc>

0000206a <__fp_mpack_finite>:
    206a:	91 50       	subi	r25, 0x01	; 1
    206c:	20 f4       	brcc	.+8      	; 0x2076 <__fp_mpack_finite+0xc>
    206e:	87 95       	ror	r24
    2070:	77 95       	ror	r23
    2072:	67 95       	ror	r22
    2074:	b7 95       	ror	r27
    2076:	88 0f       	add	r24, r24
    2078:	91 1d       	adc	r25, r1
    207a:	96 95       	lsr	r25
    207c:	87 95       	ror	r24
    207e:	97 f9       	bld	r25, 7
    2080:	08 95       	ret

00002082 <__tablejump2__>:
    2082:	ee 0f       	add	r30, r30
    2084:	ff 1f       	adc	r31, r31
    2086:	05 90       	lpm	r0, Z+
    2088:	f4 91       	lpm	r31, Z
    208a:	e0 2d       	mov	r30, r0
    208c:	09 94       	ijmp

0000208e <__umoddi3>:
    208e:	68 94       	set
    2090:	01 c0       	rjmp	.+2      	; 0x2094 <__udivdi3_umoddi3>

00002092 <__udivdi3>:
    2092:	e8 94       	clt

00002094 <__udivdi3_umoddi3>:
    2094:	8f 92       	push	r8
    2096:	9f 92       	push	r9
    2098:	cf 93       	push	r28
    209a:	df 93       	push	r29
    209c:	0e 94 55 10 	call	0x20aa	; 0x20aa <__udivmod64>
    20a0:	df 91       	pop	r29
    20a2:	cf 91       	pop	r28
    20a4:	9f 90       	pop	r9
    20a6:	8f 90       	pop	r8
    20a8:	08 95       	ret

000020aa <__udivmod64>:
    20aa:	88 24       	eor	r8, r8
    20ac:	99 24       	eor	r9, r9
    20ae:	f4 01       	movw	r30, r8
    20b0:	e4 01       	movw	r28, r8
    20b2:	b0 e4       	ldi	r27, 0x40	; 64
    20b4:	9f 93       	push	r25
    20b6:	aa 27       	eor	r26, r26
    20b8:	9a 15       	cp	r25, r10
    20ba:	8b 04       	cpc	r8, r11
    20bc:	9c 04       	cpc	r9, r12
    20be:	ed 05       	cpc	r30, r13
    20c0:	fe 05       	cpc	r31, r14
    20c2:	cf 05       	cpc	r28, r15
    20c4:	d0 07       	cpc	r29, r16
    20c6:	a1 07       	cpc	r26, r17
    20c8:	98 f4       	brcc	.+38     	; 0x20f0 <__udivmod64+0x46>
    20ca:	ad 2f       	mov	r26, r29
    20cc:	dc 2f       	mov	r29, r28
    20ce:	cf 2f       	mov	r28, r31
    20d0:	fe 2f       	mov	r31, r30
    20d2:	e9 2d       	mov	r30, r9
    20d4:	98 2c       	mov	r9, r8
    20d6:	89 2e       	mov	r8, r25
    20d8:	98 2f       	mov	r25, r24
    20da:	87 2f       	mov	r24, r23
    20dc:	76 2f       	mov	r23, r22
    20de:	65 2f       	mov	r22, r21
    20e0:	54 2f       	mov	r21, r20
    20e2:	43 2f       	mov	r20, r19
    20e4:	32 2f       	mov	r19, r18
    20e6:	22 27       	eor	r18, r18
    20e8:	b8 50       	subi	r27, 0x08	; 8
    20ea:	31 f7       	brne	.-52     	; 0x20b8 <__udivmod64+0xe>
    20ec:	bf 91       	pop	r27
    20ee:	27 c0       	rjmp	.+78     	; 0x213e <__udivmod64+0x94>
    20f0:	1b 2e       	mov	r1, r27
    20f2:	bf 91       	pop	r27
    20f4:	bb 27       	eor	r27, r27
    20f6:	22 0f       	add	r18, r18
    20f8:	33 1f       	adc	r19, r19
    20fa:	44 1f       	adc	r20, r20
    20fc:	55 1f       	adc	r21, r21
    20fe:	66 1f       	adc	r22, r22
    2100:	77 1f       	adc	r23, r23
    2102:	88 1f       	adc	r24, r24
    2104:	99 1f       	adc	r25, r25
    2106:	88 1c       	adc	r8, r8
    2108:	99 1c       	adc	r9, r9
    210a:	ee 1f       	adc	r30, r30
    210c:	ff 1f       	adc	r31, r31
    210e:	cc 1f       	adc	r28, r28
    2110:	dd 1f       	adc	r29, r29
    2112:	aa 1f       	adc	r26, r26
    2114:	bb 1f       	adc	r27, r27
    2116:	8a 14       	cp	r8, r10
    2118:	9b 04       	cpc	r9, r11
    211a:	ec 05       	cpc	r30, r12
    211c:	fd 05       	cpc	r31, r13
    211e:	ce 05       	cpc	r28, r14
    2120:	df 05       	cpc	r29, r15
    2122:	a0 07       	cpc	r26, r16
    2124:	b1 07       	cpc	r27, r17
    2126:	48 f0       	brcs	.+18     	; 0x213a <__udivmod64+0x90>
    2128:	8a 18       	sub	r8, r10
    212a:	9b 08       	sbc	r9, r11
    212c:	ec 09       	sbc	r30, r12
    212e:	fd 09       	sbc	r31, r13
    2130:	ce 09       	sbc	r28, r14
    2132:	df 09       	sbc	r29, r15
    2134:	a0 0b       	sbc	r26, r16
    2136:	b1 0b       	sbc	r27, r17
    2138:	21 60       	ori	r18, 0x01	; 1
    213a:	1a 94       	dec	r1
    213c:	e1 f6       	brne	.-72     	; 0x20f6 <__udivmod64+0x4c>
    213e:	2e f4       	brtc	.+10     	; 0x214a <__udivmod64+0xa0>
    2140:	94 01       	movw	r18, r8
    2142:	af 01       	movw	r20, r30
    2144:	be 01       	movw	r22, r28
    2146:	cd 01       	movw	r24, r26
    2148:	00 0c       	add	r0, r0
    214a:	08 95       	ret

0000214c <__adddi3>:
    214c:	2a 0d       	add	r18, r10
    214e:	3b 1d       	adc	r19, r11
    2150:	4c 1d       	adc	r20, r12
    2152:	5d 1d       	adc	r21, r13
    2154:	6e 1d       	adc	r22, r14
    2156:	7f 1d       	adc	r23, r15
    2158:	80 1f       	adc	r24, r16
    215a:	91 1f       	adc	r25, r17
    215c:	08 95       	ret

0000215e <_exit>:
    215e:	f8 94       	cli

00002160 <__stop_program>:
    2160:	ff cf       	rjmp	.-2      	; 0x2160 <__stop_program>
