Fitter report for pulse_picker
Fri Jan 03 11:37:40 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. Output Pin Default Load For Reported TCO
 11. Fitter Resource Utilization by Entity
 12. Control Signals
 13. Non-Global High Fan-Out Signals
 14. Interconnect Usage Summary
 15. LAB Macrocells
 16. Parallel Expander
 17. Shareable Expander
 18. Logic Cell Interconnection
 19. Fitter Device Options
 20. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------+
; Fitter Summary                                                   ;
+-----------------------+------------------------------------------+
; Fitter Status         ; Successful - Fri Jan 03 11:37:40 2014    ;
; Quartus II Version    ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name         ; pulse_picker                             ;
; Top-level Entity Name ; pulse_picker_div                         ;
; Family                ; MAX3000A                                 ;
; Device                ; EPM3064ATC44-4                           ;
; Timing Models         ; Final                                    ;
; Total macrocells      ; 62 / 64 ( 97 % )                         ;
; Total pins            ; 20 / 34 ( 59 % )                         ;
+-----------------------+------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fitter Settings                                                                     ;
+----------------------------------------------------+----------------+---------------+
; Option                                             ; Setting        ; Default Value ;
+----------------------------------------------------+----------------+---------------+
; Device                                             ; EPM3064ATC44-4 ;               ;
; Use smart compilation                              ; Off            ; Off           ;
; Use TimeQuest Timing Analyzer                      ; Off            ; Off           ;
; Optimize Timing for ECOs                           ; Off            ; Off           ;
; Regenerate full fit report during ECO compiles     ; Off            ; Off           ;
; Optimize IOC Register Placement for Timing         ; On             ; On            ;
; Limit to One Fitting Attempt                       ; Off            ; Off           ;
; Fitter Initial Placement Seed                      ; 1              ; 1             ;
; Slow Slew Rate                                     ; Off            ; Off           ;
; Fitter Effort                                      ; Auto Fit       ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings ; Off            ; Off           ;
+----------------------------------------------------+----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/github/workrepo/FBLASER/CPLD/pulse_picker.pin.


+------------------------------------------------------+
; Fitter Resource Usage Summary                        ;
+-----------------------------------+------------------+
; Resource                          ; Usage            ;
+-----------------------------------+------------------+
; Logic cells                       ; 62 / 64 ( 97 % ) ;
; Registers                         ; 39 / 64 ( 61 % ) ;
; Number of pterms used             ; 224              ;
; User inserted logic elements      ; 0                ;
; I/O pins                          ; 20 / 34 ( 59 % ) ;
;     -- Clock pins                 ; 0 / 2 ( 0 % )    ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )    ;
; Global signals                    ; 0                ;
; Shareable expanders               ; 10 / 64 ( 16 % ) ;
; Parallel expanders                ; 6 / 60 ( 10 % )  ;
; Cells using turbo bit             ; 62 / 64 ( 97 % ) ;
; Maximum fan-out node              ; delayflag2       ;
; Maximum fan-out                   ; 28               ;
; Highest non-global fan-out signal ; delayflag2       ;
; Highest non-global fan-out        ; 28               ;
; Total fan-out                     ; 515              ;
; Average fan-out                   ; 5.60             ;
+-----------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                     ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name      ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; CLK       ; 6     ; --       ; 1   ; 23                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[0]   ; 15    ; --       ; 2   ; 4                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[1]   ; 18    ; --       ; 3   ; 4                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[2]   ; 19    ; --       ; 3   ; 4                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[3]   ; 20    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[4]   ; 21    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[5]   ; 22    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[6]   ; 23    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; DATA[7]   ; 25    ; --       ; 3   ; 2                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; ENABLE    ; 14    ; --       ; 2   ; 15                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; GATE      ; 5     ; --       ; 1   ; 0                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; PD_CLK_IN ; 33    ; --       ; 4   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; RS[0]     ; 12    ; --       ; 2   ; 15                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; RS[1]     ; 13    ; --       ; 2   ; 15                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
+-----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                    ;
+---------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name    ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+---------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; PWM_OUT ; 44    ; --       ; 1   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; RF_ON   ; 31    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
+---------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 2        ; 7          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 3        ; 8          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 4        ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 5        ; 10         ; --       ; GATE           ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 6        ; 11         ; --       ; CLK            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 7        ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 13         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 9        ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 10       ; 15         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 11       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 12       ; 17         ; --       ; RS[0]          ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 13       ; 18         ; --       ; RS[1]          ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 14       ; 19         ; --       ; ENABLE         ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 20         ; --       ; DATA[0]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 16       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 17       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 18       ; 23         ; --       ; DATA[1]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 19       ; 24         ; --       ; DATA[2]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 20       ; 25         ; --       ; DATA[3]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 21       ; 26         ; --       ; DATA[4]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 22       ; 27         ; --       ; DATA[5]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 23       ; 28         ; --       ; DATA[6]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 24       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 25       ; 30         ; --       ; DATA[7]        ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 26       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 27       ; 32         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 28       ; 33         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 29       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 30       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 36         ; --       ; RF_ON          ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 38         ; --       ; PD_CLK_IN      ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 39         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 35       ; 40         ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 36       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 42         ; --       ; GND+           ;        ;              ;         ;                 ;
; 38       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
; 39       ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 40       ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 41       ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 42       ; 3          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 43       ; 4          ; --       ; RESERVED_INPUT ;        ;              ;         ;                 ;
; 44       ; 5          ; --       ; PWM_OUT        ; output ; 3.3-V LVTTL  ;         ; Y               ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                           ;
+--------------------------------+------------+------+---------------------------------------------+--------------+
; Compilation Hierarchy Node     ; Macrocells ; Pins ; Full Hierarchy Name                         ; Library Name ;
+--------------------------------+------------+------+---------------------------------------------+--------------+
; |pulse_picker_div              ; 62         ; 20   ; |pulse_picker_div                           ; work         ;
;    |lpm_counter:ratetmp_rtl_0| ; 25         ; 0    ; |pulse_picker_div|lpm_counter:ratetmp_rtl_0 ; work         ;
+--------------------------------+------------+------+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------+
; Control Signals                                                                           ;
+-----------+----------+---------+-------+--------+----------------------+------------------+
; Name      ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ;
+-----------+----------+---------+-------+--------+----------------------+------------------+
; CLK       ; PIN_6    ; 23      ; Clock ; no     ; --                   ; --               ;
; ENABLE    ; PIN_14   ; 15      ; Clock ; no     ; --                   ; --               ;
; PD_CLK_IN ; PIN_33   ; 1       ; Clock ; no     ; --                   ; --               ;
+-----------+----------+---------+-------+--------+----------------------+------------------+


+----------------------------------------------+
; Non-Global High Fan-Out Signals              ;
+------------------------------------+---------+
; Name                               ; Fan-Out ;
+------------------------------------+---------+
; delayflag2                         ; 28      ;
; CLK                                ; 23      ;
; lpm_counter:ratetmp_rtl_0|dffs[11] ; 20      ;
; lpm_counter:ratetmp_rtl_0|dffs[12] ; 19      ;
; pulserate[12]                      ; 17      ;
; pulserate[11]                      ; 17      ;
; RS[1]                              ; 15      ;
; RS[0]                              ; 15      ;
; ENABLE                             ; 15      ;
; lpm_counter:ratetmp_rtl_0|dffs[1]  ; 15      ;
; lpm_counter:ratetmp_rtl_0|dffs[0]  ; 15      ;
; LessThan2~47                       ; 15      ;
; LessThan2~46                       ; 15      ;
; LessThan2~32                       ; 15      ;
; lpm_counter:ratetmp_rtl_0|dffs[2]  ; 14      ;
; lpm_counter:ratetmp_rtl_0|dffs[3]  ; 13      ;
; lpm_counter:ratetmp_rtl_0|dffs[6]  ; 12      ;
; lpm_counter:ratetmp_rtl_0|dffs[5]  ; 12      ;
; lpm_counter:ratetmp_rtl_0|dffs[4]  ; 12      ;
; lpm_counter:ratetmp_rtl_0|dffs[7]  ; 11      ;
; lpm_counter:ratetmp_rtl_0|dffs[8]  ; 10      ;
; tmpflag2                           ; 9       ;
; lpm_counter:ratetmp_rtl_0|dffs[9]  ; 9       ;
; pulsedelay[2]                      ; 9       ;
; pulsedelay[1]                      ; 9       ;
; delaytmp[1]                        ; 8       ;
; lpm_counter:ratetmp_rtl_0|dffs[10] ; 8       ;
; delayflag1                         ; 8       ;
; delaytmp[2]                        ; 7       ;
; pulsedelay[0]                      ; 7       ;
; pwmflag                            ; 6       ;
; widetmp[0]                         ; 6       ;
; delaytmp[0]                        ; 5       ;
; pulsewide[2]                       ; 5       ;
; pulsewide[1]                       ; 5       ;
; pulsewide[0]                       ; 5       ;
; DATA[2]                            ; 4       ;
; DATA[1]                            ; 4       ;
; DATA[0]                            ; 4       ;
; widetmp[2]                         ; 4       ;
; widetmp[1]                         ; 3       ;
; pulserate[10]                      ; 3       ;
; pulserate[9]                       ; 3       ;
; pulserate[8]                       ; 3       ;
; pulserate[7]                       ; 3       ;
; pulserate[6]                       ; 3       ;
; DATA[7]                            ; 2       ;
; DATA[6]                            ; 2       ;
; DATA[5]                            ; 2       ;
; DATA[4]                            ; 2       ;
+------------------------------------+---------+


+-------------------------------------------------+
; Interconnect Usage Summary                      ;
+----------------------------+--------------------+
; Interconnect Resource Type ; Usage              ;
+----------------------------+--------------------+
; Output enables             ; 0 / 6 ( 0 % )      ;
; PIA buffers                ; 126 / 144 ( 88 % ) ;
+----------------------------+--------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 15.50) ; Number of LABs  (Total = 4) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 0                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 2                           ;
; 16                                      ; 2                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 6                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 2.50) ; Number of LABs  (Total = 3) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 1                           ;
; 1                                               ; 0                           ;
; 2                                               ; 1                           ;
; 3                                               ; 1                           ;
; 4                                               ; 0                           ;
; 5                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC2        ; pwmflag~17, widetmp[2], widetmp[0], pulsewide[0], pulsewide[1], pwmflag, pulsewide[2], lpm_counter:ratetmp_rtl_0|dffs[12], lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], delayflag2, CLK ; widetmp[0], widetmp[1], widetmp[2], pwmflag, tmp_c1, pwmflag~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC1        ; widetmp[2], pulsewide[2], pwmflag, widetmp[1], pulsewide[1], widetmp[0], pulsewide[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pwmflag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC14       ; lpm_counter:ratetmp_rtl_0|dffs[12], lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], delayflag2                                                                                             ; tmp_c1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC3        ; lpm_counter:ratetmp_rtl_0|_~53, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[7], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; LessThan2~39, LessThan2~46, lpm_counter:ratetmp_rtl_0|_~53, lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC16       ; lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[9]                                                                                                                                                                                                                     ; lpm_counter:ratetmp_rtl_0|dffs[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC6        ; lpm_counter:ratetmp_rtl_0|_~61, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[9], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; LessThan2~37, LessThan2~46, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC4        ; lpm_counter:ratetmp_rtl_0|_~65, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[10], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                              ; LessThan2~36, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, LessThan2~51, tmp_c1~11bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC9        ; lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[10]                                                                                                                                                                                 ; lpm_counter:ratetmp_rtl_0|dffs[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC8        ; lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[11]                                                                                                                                             ; lpm_counter:ratetmp_rtl_0|dffs[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC5        ; lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[12]                                                                                                         ; lpm_counter:ratetmp_rtl_0|dffs[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC10       ; lpm_counter:ratetmp_rtl_0|_~49, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[6], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; LessThan2~40, LessThan2~46, lpm_counter:ratetmp_rtl_0|_~49, lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|_~53, lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC11       ; pwmflag, pulsewide[2], widetmp[2], delayflag2, tmp_c1~11bal, tmp_c1, tmp_c1~14, tmp_c1~12, widetmp[1], tmp_c1~13, pulsewide[1], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                              ; tmp_c1, PWM_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC7        ; pwmflag, delayflag2, CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; widetmp[1], widetmp[2], pwmflag, tmp_c1~12, tmp_c1~13, pwmflag~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC12       ; pwmflag, widetmp[0], delayflag2, CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; widetmp[2], tmp_c1, pwmflag~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC15       ; widetmp[1], pwmflag, widetmp[0], delayflag2, CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; pwmflag, tmp_c1~14, tmp_c1, pwmflag~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC29       ; DATA[3], RS[1], RS[0], pulserate[8], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LessThan2~38, LessThan2~46, pulserate[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC23       ; DATA[0], RS[0], RS[1], pulsewide[0], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; pulsewide[0], pwmflag, tmp_c1~12, tmp_c1~13, pwmflag~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC21       ; DATA[1], RS[0], RS[1], pulsewide[1], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; pulsewide[1], pwmflag, tmp_c1~12, tmp_c1, pwmflag~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC22       ; DATA[2], RS[0], RS[1], pulsewide[2], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; pulsewide[2], pwmflag, tmp_c1~14, tmp_c1, pwmflag~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC17       ; lpm_counter:ratetmp_rtl_0|dffs[10], pulserate[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LessThan2~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  B  ; LC18       ; LessThan2~51, LessThan2~36, lpm_counter:ratetmp_rtl_0|dffs[9], pulserate[9], LessThan2~37, lpm_counter:ratetmp_rtl_0|dffs[8], pulserate[8], LessThan2~38, lpm_counter:ratetmp_rtl_0|dffs[7], pulserate[7], LessThan2~39, lpm_counter:ratetmp_rtl_0|dffs[6], pulserate[6], LessThan2~40, lpm_counter:ratetmp_rtl_0|dffs[5], pulserate[5]                                                                                                                                                                                                                                          ; lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[12], tmpflag2, delayflag2                                                                                                                                                                          ;
;  B  ; LC27       ; delayflag2~20, pulsedelay[1], delaytmp[1], delaytmp[2], pulsedelay[2], delayflag2, tmpflag2, delayflag1                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; delayflag2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC30       ; DATA[0], RS[1], RS[0], pulsedelay[0], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; pulsedelay[0], delaytmp[0], delaytmp[1], delaytmp[2], delaytmp[0]~41, delaytmp[1]~46, delayflag2~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC28       ; DATA[1], RS[1], RS[0], pulsedelay[1], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; pulsedelay[1], delaytmp[0], delaytmp[1], delaytmp[2], delayflag2~10, delaytmp[0]~41, delaytmp[1]~46, delaytmp[2]~52, delayflag2~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC20       ; DATA[2], RS[1], RS[0], pulsedelay[2], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; pulsedelay[2], delaytmp[0], delaytmp[1], delaytmp[2], delayflag2~10, delaytmp[0]~41, delaytmp[1]~46, delaytmp[2]~52, delayflag2~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC25       ; DATA[0], RS[1], RS[0], pulserate[5], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LessThan2~46, pulserate[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC19       ; DATA[1], RS[1], RS[0], pulserate[6], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LessThan2~40, LessThan2~46, pulserate[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC32       ; DATA[2], RS[1], RS[0], pulserate[7], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LessThan2~39, LessThan2~46, pulserate[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC26       ; delaytmp[0], pulsedelay[0], pulsedelay[1], pulsedelay[2], delaytmp[2], delaytmp[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; delayflag2~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  B  ; LC24       ; DATA[4], RS[1], RS[0], pulserate[9], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LessThan2~37, LessThan2~46, pulserate[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC31       ; DATA[5], RS[1], RS[0], pulserate[10], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LessThan2~36, pulserate[10], LessThan2~51                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC48       ; lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[12], tmpflag2, delayflag2                                                                                                                                                                          ;
;  C  ; LC39       ; lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[12], tmpflag2, delayflag2                                                                                                                                                                          ;
;  C  ; LC44       ; delaytmp[2], delaytmp[0], pulsedelay[2], delaytmp[1], delayflag2, tmpflag2, delayflag1, pulsedelay[1], pulsedelay[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; delaytmp[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC35       ; pulsedelay[2], delaytmp[1], delaytmp[0], delayflag2, tmpflag2, delayflag1, pulsedelay[1], delaytmp[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; delaytmp[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC43       ; lpm_counter:ratetmp_rtl_0|_~73, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[12], CLK, pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                                                                  ; LessThan2~32, lpm_counter:ratetmp_rtl_0|_~73, lpm_counter:ratetmp_rtl_0|dffs[12], pwmflag, lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[11], LessThan2~29sexp, delayflag2, tmp_c1~11bal                                                                                             ;
;  C  ; LC47       ; lpm_counter:ratetmp_rtl_0|_~29, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[1], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; lpm_counter:ratetmp_rtl_0|_~29, lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|_~33, lpm_counter:ratetmp_rtl_0|_~37, lpm_counter:ratetmp_rtl_0|_~41, lpm_counter:ratetmp_rtl_0|_~45, lpm_counter:ratetmp_rtl_0|_~49, lpm_counter:ratetmp_rtl_0|_~53, lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                ;
;  C  ; LC46       ; lpm_counter:ratetmp_rtl_0|_~33, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[2], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; lpm_counter:ratetmp_rtl_0|_~33, lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|_~37, lpm_counter:ratetmp_rtl_0|_~41, lpm_counter:ratetmp_rtl_0|_~45, lpm_counter:ratetmp_rtl_0|_~49, lpm_counter:ratetmp_rtl_0|_~53, lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                                                ;
;  C  ; LC36       ; delaytmp[2]~52, delayflag2, tmpflag2, delayflag1, pulsedelay[1], delaytmp[2], pulsedelay[0], delaytmp[1], pulsedelay[2], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; delaytmp[0], delaytmp[2], delayflag2~10, delaytmp[0]~41, delaytmp[1]~46, delaytmp[2]~52, delayflag2~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC34       ; lpm_counter:ratetmp_rtl_0|_~45, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[5], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; LessThan2~46, lpm_counter:ratetmp_rtl_0|_~45, lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|_~49, lpm_counter:ratetmp_rtl_0|_~53, lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC40       ; delayflag1, tmpflag2, LessThan2~46, delayflag2, LessThan2~47, LessThan2~32, CLK, LessThan2~29sexp, LessThan2~31sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; delayflag1, tmpflag2, delaytmp[0], delaytmp[1], delaytmp[2], delayflag2~10, delaytmp[0]~41, delaytmp[1]~46, delaytmp[2]~52                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC38       ; delaytmp[0]~41, delaytmp[1], pulsedelay[0], pulsedelay[2], delayflag2, tmpflag2, delayflag1, delaytmp[2], pulsedelay[1], delaytmp[0], CLK                                                                                                                                                                                                                                                                                                                                                                                                                                        ; delaytmp[0], delaytmp[1], delaytmp[1]~46, delaytmp[2]~52, delayflag2~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  C  ; LC45       ; delaytmp[1]~46, delaytmp[0], pulsedelay[0], pulsedelay[1], pulsedelay[2], delaytmp[1], delayflag2, tmpflag2, delayflag1, CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; delaytmp[0], delaytmp[1], delaytmp[2], delayflag2~10, delaytmp[0]~41, delaytmp[1]~46, delaytmp[2]~52, delayflag2~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC33       ; delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, delayflag2~10, CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[12], tmpflag2, delaytmp[0], delaytmp[1], delaytmp[2], delayflag2, delayflag2~10, widetmp[0], widetmp[1], widetmp[2], pwmflag, tmp_c1, delaytmp[0]~41, delaytmp[1]~46, delaytmp[2]~52, tmp_c1~11bal ;
;  C  ; LC37       ; delaytmp[2], pulsedelay[2], delayflag2, tmpflag2, delayflag1, delaytmp[1], pulsedelay[1], pulsedelay[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; delaytmp[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC41       ; lpm_counter:ratetmp_rtl_0|_~69, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[11], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], pulserate[11]                                                                                                                                                                                                                                                                                                                                                                                  ; LessThan2~47, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|_~73, pwmflag, lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[12], LessThan2~31sexp, delayflag2, tmp_c1~11bal                                                             ;
;  C  ; LC42       ; tmpflag2, PD_CLK_IN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; tmpflag2, delaytmp[0], delaytmp[1], delaytmp[2], delayflag2~10, delaytmp[0]~41, delaytmp[1]~46, delaytmp[2]~52                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  D  ; LC64       ; lpm_counter:ratetmp_rtl_0|dffs[0], delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                                                               ; lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|_~29, lpm_counter:ratetmp_rtl_0|_~33, lpm_counter:ratetmp_rtl_0|_~37, lpm_counter:ratetmp_rtl_0|_~41, lpm_counter:ratetmp_rtl_0|_~45, lpm_counter:ratetmp_rtl_0|_~49, lpm_counter:ratetmp_rtl_0|_~53, lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                ;
;  D  ; LC49       ; DATA[6], RS[1], RS[0], pulserate[11], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LessThan2~47, pulserate[11], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[12], LessThan2~31sexp, delayflag2                                                                                                                                     ;
;  D  ; LC50       ; DATA[7], RS[1], RS[0], pulserate[12], ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LessThan2~32, pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|dffs[9], lpm_counter:ratetmp_rtl_0|dffs[10], lpm_counter:ratetmp_rtl_0|dffs[11], lpm_counter:ratetmp_rtl_0|dffs[12], LessThan2~29sexp, delayflag2                                                                                                                                     ;
;  D  ; LC56       ; lpm_counter:ratetmp_rtl_0|_~57, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[8], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; LessThan2~38, LessThan2~46, lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|dffs[8], lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  D  ; LC54       ; lpm_counter:ratetmp_rtl_0|_~41, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[4], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; lpm_counter:ratetmp_rtl_0|_~41, lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|_~45, lpm_counter:ratetmp_rtl_0|_~49, lpm_counter:ratetmp_rtl_0|_~53, lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                                                                                                                ;
;  D  ; LC59       ; lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[5]                                                                                                                                                                                                                                                                                                                                                                 ; lpm_counter:ratetmp_rtl_0|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC52       ; lpm_counter:ratetmp_rtl_0|dffs[7], lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[8]                                                                                                                                                                                                                                                        ; lpm_counter:ratetmp_rtl_0|dffs[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC51       ; lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_counter:ratetmp_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC61       ; lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_counter:ratetmp_rtl_0|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC55       ; lpm_counter:ratetmp_rtl_0|_~37, delayflag2, LessThan2~32, LessThan2~46, LessThan2~47, lpm_counter:ratetmp_rtl_0|dffs[3], CLK, lpm_counter:ratetmp_rtl_0|dffs[12], pulserate[12], lpm_counter:ratetmp_rtl_0|dffs[11], pulserate[11]                                                                                                                                                                                                                                                                                                                                               ; lpm_counter:ratetmp_rtl_0|_~37, lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|_~41, lpm_counter:ratetmp_rtl_0|_~45, lpm_counter:ratetmp_rtl_0|_~49, lpm_counter:ratetmp_rtl_0|_~53, lpm_counter:ratetmp_rtl_0|_~57, lpm_counter:ratetmp_rtl_0|_~61, lpm_counter:ratetmp_rtl_0|_~65, lpm_counter:ratetmp_rtl_0|_~69, lpm_counter:ratetmp_rtl_0|_~73, pwmflag, tmp_c1~11bal                                                                                                                                                                                                                                                                                ;
;  D  ; LC57       ; lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lpm_counter:ratetmp_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC60       ; lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_counter:ratetmp_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC53       ; DATA[0], DATA[1], DATA[2], DATA[3], DATA[4], DATA[5], DATA[6], DATA[7], RS[0], RS[1], RF_ON~reg0, ENABLE                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; RF_ON~reg0, RF_ON                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC62       ; lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[6]                                                                                                                                                                                                                                                                                                                              ; lpm_counter:ratetmp_rtl_0|dffs[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC58       ; lpm_counter:ratetmp_rtl_0|dffs[6], lpm_counter:ratetmp_rtl_0|dffs[5], lpm_counter:ratetmp_rtl_0|dffs[4], lpm_counter:ratetmp_rtl_0|dffs[3], lpm_counter:ratetmp_rtl_0|dffs[2], lpm_counter:ratetmp_rtl_0|dffs[1], lpm_counter:ratetmp_rtl_0|dffs[0], lpm_counter:ratetmp_rtl_0|dffs[7]                                                                                                                                                                                                                                                                                           ; lpm_counter:ratetmp_rtl_0|dffs[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Jan 03 11:37:39 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pulse_picker -c pulse_picker
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EPM3064ATC44-4 for design "pulse_picker"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Fri Jan 03 11:37:40 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


