## ðŸŸ  Full Adder using Half Adder â€“ Verilog  
![image at](https://github.com/VijayBandi-02/Verilog-Codes/blob/903f144f3d1b004ab52208f35b2c8b8b27cc16f5/Combinational_Circuits/03%20Half_Adder/FA_using_HA/FA_using_HA.webp)
# ðŸ“Œ Introduction:  
A **Full Adder** adds three single-bit binary numbers â€” *A, B,* and *Cin (carry input)* â€” to produce a *Sum* and a *Carry* output.  
In this design, a **Full Adder** is implemented using **two Half Adders** and one **OR gate**, demonstrating **hierarchical and structural modeling** in Verilog.

âš¡ **Logic Equations**  
- Sum (S) = A âŠ• B âŠ• Cin  
- Carry (Cout) = (A â‹… B) + (Cin â‹… (A âŠ• B))


## ðŸ“Š Truth Table  

| A | B | Cin | Sum | Carry |  
|---|---|-----|-----|--------|  
| 0 | 0 | 0 | 0 | 0 |  
| 0 | 0 | 1 | 1 | 0 |  
| 0 | 1 | 0 | 1 | 0 |  
| 0 | 1 | 1 | 0 | 1 |  
| 1 | 0 | 0 | 1 | 0 |  
| 1 | 0 | 1 | 0 | 1 |  
| 1 | 1 | 0 | 0 | 1 |  
| 1 | 1 | 1 | 1 | 1 |  

---

## â–¶ How to Run (with ModelSim)  

step1: "cd {enter the path where files are saved}"

step2: "vlib work"

step3: "vlog file_name.v" // testbench file name

step4: "vsim module_name" // testbench module name

step5: "run -all"
