#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Tue Dec  3 09:48:52 2024
# Process ID: 4188
# Current directory: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16740 C:\Users\axelo\OneDrive\Skrivebord\NyFPGA\NyFPGA.xpr
# Log file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/vivado.log
# Journal file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA\vivado.jou
# Running On        :AxelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16874 MB
# Swap memory       :9663 MB
# Total Virtual     :26537 MB
# Available Virtual :14605 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
update_module_reference design_1_AlgM_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
report_ip_status -name ip_status 
update_module_reference design_1_sat_sel_0_0
report_ip_status -name ip_status 
generate_target Simulation [get_files C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/ip/cordic_0/cordic_0.xci]
generate_target Simulation [get_files C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/bd/design_1/design_1.bd]
generate_target Simulation [get_files C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
generate_target Simulation [get_files C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_simulation -mode post-synthesis -type functional
close_bd_design [get_bd_designs design_1]
generate_target Simulation [get_files C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_simulation -mode post-synthesis -type functional
open_wave_config C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/design_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
restart
add_force {/design_1_wrapper/clk_in1} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/start} -radix hex {1 0ns}
add_force {/design_1_wrapper/address} -radix bin {00 0ns}
run 20 ms
save_wave_config {C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/design_1_wrapper_behav.wcfg}
close_sim
open_bd_design {C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_sat_sel_0_0
update_module_reference design_1_AlgM_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
generate_target Simulation [get_files C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/Alg_cal.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_simulation -mode post-implementation -type functional
open_wave_config C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/design_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
restart
add_force {/design_1_wrapper/clk_in1} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/start} -radix hex {1 0ns}
add_force {/design_1_wrapper/reset} -radix hex {0 0ns}
add_force {/design_1_wrapper/address} -radix bin {00 0ns}
run 20 ms
add_force {/design_1_wrapper/address} -radix bin {01 0ns}
run 20 ms
add_force {/design_1_wrapper/address} -radix bin {10 0ns}
run 20 ms
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a200t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
write_cfgmem  -format bin -size 32 -interface SPIx4 -loadbit {up 0x00000000 "C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper.bit" } -checksum -force -file "C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper.bin"
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a200t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a200t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a200t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0];
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a200t_0] 0]]
endgroup
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
close_sim
