<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='323' type='1'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3184' u='r' c='_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4177' u='r' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8307' u='r' c='_ZNK4llvm16SITargetLowering11LowerFDIV32ENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='195' u='r' c='_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='243' u='r' c='_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE'/>
