-- generated by newgenasym Tue Oct 25 14:59:31 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity GLC7W2FBPSB51G2M is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC;    
	\4\:       INOUT  STD_LOGIC;    
	\5\:       INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC);
end GLC7W2FBPSB51G2M;
