0 1 4 the
1 2 5 binarization
2 3 6 circuit
3 4 7 104
4 5 10 fig
5 6 11 .
6 7 9 in
7 8 8 shown
8 9 12 5
9 10 3 from
10 11 1 binary
11 12 2 data
12 13 13 is
13 14 16 the
14 15 17 shift
15 16 18 register
16 17 19 33
17 18 20 and
18 19 26 the
19 20 27 synthesizer
20 21 28 105
21 22 25 from
22 23 23 the
23 24 24 clocks
24 25 22 by
25 26 21 shifted
26 27 15 to
27 28 14 input
28 29 29 . 1.45243416362
29
0 30 4 the
30 31 5 binarization
31 32 6 circuit
32 33 7 104
33 34 10 fig
34 35 9 in
35 36 11 .
36 37 8 shown
37 38 12 5
38 39 3 from
39 40 1 binary
40 41 2 data
41 42 13 is
42 43 16 the
43 44 17 shift
44 45 18 register
45 46 19 33
46 47 20 and
47 48 26 the
48 49 27 synthesizer
49 50 28 105
50 51 25 from
51 52 23 the
52 53 24 clocks
53 54 22 by
54 55 21 shifted
55 56 15 to
56 57 14 input
57 58 29 . 4.26869794937
58
0 59 4 the
59 60 5 binarization
60 61 6 circuit
61 62 7 104
62 63 10 fig
63 64 9 in
64 65 8 shown
65 66 11 .
66 67 12 5
67 68 3 from
68 69 1 binary
69 70 2 data
70 71 13 is
71 72 16 the
72 73 17 shift
73 74 18 register
74 75 19 33
75 76 20 and
76 77 26 the
77 78 27 synthesizer
78 79 28 105
79 80 25 from
80 81 23 the
81 82 24 clocks
82 83 22 by
83 84 21 shifted
84 85 15 to
85 86 14 input
86 87 29 . 1.57021719928
87
0 88 4 the
88 89 5 binarization
89 90 6 circuit
90 91 7 104
91 92 10 fig
92 93 11 .
93 94 9 in
94 95 8 shown
95 96 12 5
96 97 3 from
97 98 1 binary
98 99 2 data
99 100 13 is
100 101 16 the
101 102 26 the
102 103 27 synthesizer
103 104 28 105
104 105 25 from
105 106 17 shift
106 107 18 register
107 108 19 33
108 109 20 and
109 110 23 the
110 111 24 clocks
111 112 22 by
112 113 21 shifted
113 114 15 to
114 115 14 input
115 116 29 . 4.26869794937
116
0 117 4 the
117 118 5 binarization
118 119 6 circuit
119 120 7 104
120 121 10 fig
121 122 11 .
122 123 8 shown
123 124 9 in
124 125 12 5
125 126 3 from
126 127 1 binary
127 128 2 data
128 129 13 is
129 130 16 the
130 131 17 shift
131 132 18 register
132 133 19 33
133 134 20 and
134 135 26 the
135 136 27 synthesizer
136 137 28 105
137 138 25 from
138 139 23 the
139 140 24 clocks
140 141 22 by
141 142 21 shifted
142 143 15 to
143 144 14 input
144 145 29 . 6.21460809842
145
0 146 4 the
146 147 5 binarization
147 148 6 circuit
148 149 7 104
149 150 9 in
150 151 10 fig
151 152 11 .
152 153 8 shown
153 154 12 5
154 155 3 from
155 156 1 binary
156 157 2 data
157 158 13 is
158 159 16 the
159 160 17 shift
160 161 18 register
161 162 19 33
162 163 20 and
163 164 26 the
164 165 27 synthesizer
165 166 28 105
166 167 25 from
167 168 23 the
168 169 24 clocks
169 170 22 by
170 171 21 shifted
171 172 15 to
172 173 14 input
173 174 29 . 4.8283137373
174
0 175 4 the
175 176 5 binarization
176 177 6 circuit
177 178 7 104
178 179 10 fig
179 180 11 .
180 181 9 in
181 182 8 shown
182 183 12 5
183 184 3 from
184 185 1 binary
185 186 2 data
186 187 13 is
187 188 26 the
188 189 27 synthesizer
189 190 28 105
190 191 16 the
191 192 17 shift
192 193 18 register
193 194 19 33
194 195 20 and
195 196 25 from
196 197 23 the
197 198 24 clocks
198 199 22 by
199 200 21 shifted
200 201 15 to
201 202 14 input
202 203 29 . 6.21460809842
203
0 204 4 the
204 205 5 binarization
205 206 6 circuit
206 207 7 104
207 208 10 fig
208 209 9 in
209 210 8 shown
210 211 11 .
211 212 12 5
212 213 3 from
213 214 1 binary
214 215 2 data
215 216 13 is
216 217 16 the
217 218 26 the
218 219 27 synthesizer
219 220 28 105
220 221 25 from
221 222 17 shift
222 223 18 register
223 224 19 33
224 225 20 and
225 226 23 the
226 227 24 clocks
227 228 22 by
228 229 21 shifted
229 230 15 to
230 231 14 input
231 232 29 . 4.60517018599
232
0 233 4 the
233 234 5 binarization
234 235 6 circuit
235 236 7 104
236 237 10 fig
237 238 8 shown
238 239 9 in
239 240 11 .
240 241 12 5
241 242 3 from
242 243 1 binary
243 244 2 data
244 245 13 is
245 246 16 the
246 247 17 shift
247 248 18 register
248 249 19 33
249 250 20 and
250 251 26 the
251 252 27 synthesizer
252 253 28 105
253 254 25 from
254 255 23 the
255 256 24 clocks
256 257 22 by
257 258 21 shifted
258 259 15 to
259 260 14 input
260 261 29 . 5.52146091786
261
0 262 4 the
262 263 5 binarization
263 264 6 circuit
264 265 7 104
265 266 10 fig
266 267 11 .
267 268 9 in
268 269 8 shown
269 270 12 5
270 271 3 from
271 272 1 binary
272 273 2 data
273 274 13 is
274 275 26 the
275 276 27 synthesizer
276 277 28 105
277 278 25 from
278 279 16 the
279 280 17 shift
280 281 18 register
281 282 19 33
282 283 20 and
283 284 23 the
284 285 24 clocks
285 286 22 by
286 287 21 shifted
287 288 15 to
288 289 14 input
289 290 29 . 2.05572501506
290
0 291 4 the
291 292 5 binarization
292 293 6 circuit
293 294 7 104
294 295 10 fig
295 296 11 .
296 297 12 5
297 298 9 in
298 299 8 shown
299 300 3 from
300 301 1 binary
301 302 2 data
302 303 13 is
303 304 16 the
304 305 17 shift
305 306 18 register
306 307 19 33
307 308 20 and
308 309 26 the
309 310 27 synthesizer
310 311 28 105
311 312 25 from
312 313 23 the
313 314 24 clocks
314 315 22 by
315 316 21 shifted
316 317 15 to
317 318 14 input
318 319 29 . 2.88240358825
319
0 320 4 the
320 321 5 binarization
321 322 6 circuit
322 323 7 104
323 324 10 fig
324 325 9 in
325 326 11 .
326 327 8 shown
327 328 12 5
328 329 3 from
329 330 1 binary
330 331 2 data
331 332 13 is
332 333 26 the
333 334 27 synthesizer
334 335 28 105
335 336 25 from
336 337 16 the
337 338 17 shift
338 339 18 register
339 340 19 33
340 341 20 and
341 342 23 the
342 343 24 clocks
343 344 22 by
344 345 21 shifted
345 346 15 to
346 347 14 input
347 348 29 . 4.60517018599
348
0 349 4 the
349 350 5 binarization
350 351 6 circuit
351 352 7 104
352 353 10 fig
353 354 9 in
354 355 8 shown
355 356 11 .
356 357 12 5
357 358 3 from
358 359 1 binary
359 360 2 data
360 361 13 is
361 362 26 the
362 363 27 synthesizer
363 364 28 105
364 365 16 the
365 366 17 shift
366 367 18 register
367 368 19 33
368 369 20 and
369 370 25 from
370 371 23 the
371 372 24 clocks
372 373 22 by
373 374 21 shifted
374 375 15 to
375 376 14 input
376 377 29 . 6.21460809842
377
0 378 4 the
378 379 5 binarization
379 380 6 circuit
380 381 7 104
381 382 11 .
382 383 10 fig
383 384 9 in
384 385 8 shown
385 386 12 5
386 387 3 from
387 388 1 binary
388 389 2 data
389 390 13 is
390 391 16 the
391 392 17 shift
392 393 18 register
393 394 19 33
394 395 20 and
395 396 26 the
396 397 27 synthesizer
397 398 28 105
398 399 25 from
399 400 23 the
400 401 24 clocks
401 402 22 by
402 403 21 shifted
403 404 15 to
404 405 14 input
405 406 29 . 6.21460809842
406
0 407 4 the
407 408 5 binarization
408 409 6 circuit
409 410 7 104
410 411 10 fig
411 412 11 .
412 413 9 in
413 414 8 shown
414 415 12 5
415 416 3 from
416 417 1 binary
417 418 2 data
418 419 13 is
419 420 16 the
420 421 17 shift
421 422 18 register
422 423 19 33
423 424 20 and
424 425 26 the
425 426 27 synthesizer
426 427 28 105
427 428 25 from
428 429 24 clocks
429 430 23 the
430 431 22 by
431 432 21 shifted
432 433 15 to
433 434 14 input
434 435 29 . 6.21460809842
435
0 436 4 the
436 437 5 binarization
437 438 6 circuit
438 439 7 104
439 440 10 fig
440 441 9 in
441 442 8 shown
442 443 11 .
443 444 12 5
444 445 3 from
445 446 1 binary
446 447 2 data
447 448 13 is
448 449 26 the
449 450 27 synthesizer
450 451 28 105
451 452 25 from
452 453 16 the
453 454 17 shift
454 455 18 register
455 456 19 33
456 457 20 and
457 458 23 the
458 459 24 clocks
459 460 22 by
460 461 21 shifted
461 462 15 to
462 463 14 input
463 464 29 . 2.24431618487
464
0 465 4 the
465 466 5 binarization
466 467 6 circuit
467 468 7 104
468 469 10 fig
469 470 11 .
470 471 12 5
471 472 9 in
472 473 8 shown
473 474 3 from
474 475 1 binary
475 476 2 data
476 477 13 is
477 478 16 the
478 479 26 the
479 480 27 synthesizer
480 481 28 105
481 482 25 from
482 483 17 shift
483 484 18 register
484 485 19 33
485 486 20 and
486 487 23 the
487 488 24 clocks
488 489 22 by
489 490 21 shifted
490 491 15 to
491 492 14 input
492 493 29 . 5.11599580975
493
0 494 4 the
494 495 5 binarization
495 496 6 circuit
496 497 7 104
497 498 8 shown
498 499 10 fig
499 500 11 .
500 501 9 in
501 502 12 5
502 503 3 from
503 504 1 binary
504 505 2 data
505 506 13 is
506 507 16 the
507 508 17 shift
508 509 18 register
509 510 19 33
510 511 20 and
511 512 26 the
512 513 27 synthesizer
513 514 28 105
514 515 25 from
515 516 23 the
516 517 24 clocks
517 518 22 by
518 519 21 shifted
519 520 15 to
520 521 14 input
521 522 29 . 3.64965874096
522
0 523 4 the
523 524 5 binarization
524 525 6 circuit
525 526 7 104
526 527 8 shown
527 528 10 fig
528 529 9 in
529 530 11 .
530 531 12 5
531 532 3 from
532 533 1 binary
533 534 2 data
534 535 13 is
535 536 16 the
536 537 17 shift
537 538 18 register
538 539 19 33
539 540 20 and
540 541 26 the
541 542 27 synthesizer
542 543 28 105
543 544 25 from
544 545 23 the
545 546 24 clocks
546 547 22 by
547 548 21 shifted
548 549 15 to
549 550 14 input
550 551 29 . 1.85789927173
551
0 552 4 the
552 553 5 binarization
553 554 6 circuit
554 555 7 104
555 556 9 in
556 557 8 shown
557 558 10 fig
558 559 11 .
559 560 12 5
560 561 3 from
561 562 1 binary
562 563 2 data
563 564 13 is
564 565 16 the
565 566 17 shift
566 567 18 register
567 568 19 33
568 569 20 and
569 570 26 the
570 571 27 synthesizer
571 572 28 105
572 573 25 from
573 574 23 the
574 575 24 clocks
575 576 22 by
576 577 21 shifted
577 578 15 to
578 579 14 input
579 580 29 . 5.52146091786
580
0 581 4 the
581 582 5 binarization
582 583 6 circuit
583 584 7 104
584 585 9 in
585 586 10 fig
586 587 11 .
587 588 8 shown
588 589 12 5
589 590 3 from
590 591 1 binary
591 592 2 data
592 593 13 is
593 594 26 the
594 595 27 synthesizer
595 596 28 105
596 597 25 from
597 598 16 the
598 599 17 shift
599 600 18 register
600 601 19 33
601 602 20 and
602 603 23 the
603 604 24 clocks
604 605 22 by
605 606 21 shifted
606 607 15 to
607 608 14 input
608 609 29 . 6.21460809842
609
0 610 4 the
610 611 5 binarization
611 612 6 circuit
612 613 7 104
613 614 8 shown
614 615 10 fig
615 616 9 in
616 617 11 .
617 618 12 5
618 619 3 from
619 620 1 binary
620 621 2 data
621 622 13 is
622 623 16 the
623 624 17 shift
624 625 26 the
625 626 27 synthesizer
626 627 28 105
627 628 25 from
628 629 18 register
629 630 19 33
630 631 20 and
631 632 23 the
632 633 24 clocks
633 634 22 by
634 635 21 shifted
635 636 15 to
636 637 14 input
637 638 29 . 6.21460809842
638
0 639 4 the
639 640 5 binarization
640 641 6 circuit
641 642 7 104
642 643 10 fig
643 644 11 .
644 645 9 in
645 646 8 shown
646 647 3 from
647 648 1 binary
648 649 2 data
649 650 12 5
650 651 13 is
651 652 26 the
652 653 27 synthesizer
653 654 28 105
654 655 25 from
655 656 16 the
656 657 17 shift
657 658 18 register
658 659 19 33
659 660 20 and
660 661 23 the
661 662 24 clocks
662 663 22 by
663 664 21 shifted
664 665 15 to
665 666 14 input
666 667 29 . 6.21460809842
667
