{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499243178871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499243178872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 16:26:18 2017 " "Processing started: Wed Jul 05 16:26:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499243178872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499243178872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mission3 -c mission3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mission3 -c mission3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499243178872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499243179209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom256.v 1 1 " "Found 1 design units, including 1 entities, in source file rom256.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom256 " "Found entity 1: rom256" {  } { { "rom256.v" "" { Text "C:/altera/13.0/EX_mission3/rom256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499243179331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499243179331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mission3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mission3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mission3 " "Found entity 1: mission3" {  } { { "mission3.bdf" "" { Schematic "C:/altera/13.0/EX_mission3/mission3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499243179332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499243179332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "spi_interface.v" "" { Text "C:/altera/13.0/EX_mission3/spi_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499243179334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499243179334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master_interface.v(170) " "Verilog HDL information at master_interface.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499243179336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file master_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_interface " "Found entity 1: master_interface" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499243179337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499243179337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_interface " "Elaborating entity \"master_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499243182422 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 50 master_interface.v(147) " "Verilog HDL warning at master_interface.v(147): number of words (11) in memory file does not match the number of elements in the address range \[0:50\]" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 147 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1499243182426 "|master_interface"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "138 0 200 master_interface.v(149) " "Verilog HDL warning at master_interface.v(149): number of words (138) in memory file does not match the number of elements in the address range \[0:200\]" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 149 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1499243182427 "|master_interface"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "location master_interface.v(146) " "Verilog HDL warning at master_interface.v(146): initial value for variable location should be constant" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 146 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1499243183015 "|master_interface"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "master_interface.v(396) " "Verilog HDL or VHDL warning at the master_interface.v(396): index expression is not wide enough to address all of the elements in the array" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 396 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1499243183018 "|master_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(409) " "Verilog HDL assignment warning at master_interface.v(409): truncated value with size 32 to match size of target (8)" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499243183023 "|master_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 master_interface.v(419) " "Verilog HDL assignment warning at master_interface.v(419): truncated value with size 32 to match size of target (10)" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499243183027 "|master_interface"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "master_interface.v(427) " "Verilog HDL or VHDL warning at the master_interface.v(427): index expression is not wide enough to address all of the elements in the array" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 427 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1499243183027 "|master_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_interface.v(444) " "Verilog HDL assignment warning at master_interface.v(444): truncated value with size 32 to match size of target (8)" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499243183031 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "location 0 master_interface.v(116) " "Net \"location\" at master_interface.v(116) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 116 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499243183044 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SETUP_GYRO.data_a 0 master_interface.v(126) " "Net \"SETUP_GYRO.data_a\" at master_interface.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499243183045 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SETUP_GYRO.waddr_a 0 master_interface.v(126) " "Net \"SETUP_GYRO.waddr_a\" at master_interface.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499243183045 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RUN_BEGIN.data_a 0 master_interface.v(127) " "Net \"RUN_BEGIN.data_a\" at master_interface.v(127) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 127 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499243183045 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RUN_BEGIN.waddr_a 0 master_interface.v(127) " "Net \"RUN_BEGIN.waddr_a\" at master_interface.v(127) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 127 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499243183045 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SETUP_GYRO.we_a 0 master_interface.v(126) " "Net \"SETUP_GYRO.we_a\" at master_interface.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499243183047 "|master_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RUN_BEGIN.we_a 0 master_interface.v(127) " "Net \"RUN_BEGIN.we_a\" at master_interface.v(127) has no driver or initial value, using a default initial value '0'" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 127 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1499243183047 "|master_interface"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SETUP_GYRO " "RAM logic \"SETUP_GYRO\" is uninferred due to inappropriate RAM size" {  } { { "master_interface.v" "SETUP_GYRO" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 126 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1499243183456 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RUN_BEGIN " "RAM logic \"RUN_BEGIN\" is uninferred due to inappropriate RAM size" {  } { { "master_interface.v" "RUN_BEGIN" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 127 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1499243183456 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1499243183456 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 51 C:/altera/13.0/EX_mission3/db/mission3.ram0_master_interface_c8f5698b.hdl.mif " "Memory depth (64) in the design file differs from memory depth (51) in the Memory Initialization File \"C:/altera/13.0/EX_mission3/db/mission3.ram0_master_interface_c8f5698b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1499243183458 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0/EX_mission3/db/mission3.ram0_master_interface_c8f5698b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0/EX_mission3/db/mission3.ram0_master_interface_c8f5698b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1499243183458 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/altera/13.0/EX_mission3/db/mission3.ram1_master_interface_c8f5698b.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/altera/13.0/EX_mission3/db/mission3.ram1_master_interface_c8f5698b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1499243183458 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "master_interface.v" "Mult0" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 407 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499243183804 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1499243183804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 407 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499243185399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185400 ""}  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 407 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499243185400 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 407 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 407 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499243185812 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PMODEN VCC " "Pin \"PMODEN\" is stuck at VCC" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499243186669 "|master_interface|PMODEN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499243186669 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499243187084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0/EX_mission3/output_files/mission3.map.smsg " "Generated suppressed messages file C:/altera/13.0/EX_mission3/output_files/mission3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499243187121 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499243187256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499243187256 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "game_end " "No output dependent on input pin \"game_end\"" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499243187324 "|master_interface|game_end"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499243187324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "425 " "Implemented 425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499243187324 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499243187324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499243187324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499243187324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499243187342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 16:26:27 2017 " "Processing ended: Wed Jul 05 16:26:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499243187342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499243187342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499243187342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499243187342 ""}
