SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.667785 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0164931 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[8:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:13
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:13


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.918993 seconds
Simulation time:                 6.136547 seconds
Total time:                      8.043208 seconds
Simulated time:                  19.135 ms

Simulation Resource Information:
Max Resident Set Size:           91.084 MB
Approx. Global Max RSS Size:     849.556 MB
Max Local Page Faults:           103 faults
Global Page Faults:              396 faults
Max Output Blocks:               96904 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.135 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.243814 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015342 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:22
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:22


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.493399 seconds
Simulation time:                 5.800669 seconds
Total time:                      7.279257 seconds
Simulated time:                  19.545 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.408 MB
Max Local Page Faults:           10 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1768 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.545 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.242534 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015485 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:30
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.490016 seconds
Simulation time:                 5.979262 seconds
Total time:                      7.461005 seconds
Simulated time:                  18.823 ms

Simulation Resource Information:
Max Resident Set Size:           91.088 MB
Approx. Global Max RSS Size:     849.532 MB
Max Local Page Faults:           10 faults
Global Page Faults:              135 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.823 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.255221 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154359 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:38
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.505758 seconds
Simulation time:                 5.459588 seconds
Total time:                      6.953123 seconds
Simulated time:                  19.226 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.412 MB
Max Local Page Faults:           11 faults
Global Page Faults:              135 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.226 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.278011 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152721 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:46
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:46


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.524834 seconds
Simulation time:                 5.540472 seconds
Total time:                      7.051910 seconds
Simulated time:                  19.247 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.604 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.247 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.240635 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153019 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[4:0] SST Core: # Start time: 2018/03/25 at: 21:25:53
[8:0] SST Core: # Start time: 2018/03/25 at: 21:25:53


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.491353 seconds
Simulation time:                 5.508199 seconds
Total time:                      6.981090 seconds
Simulated time:                  19.045 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.58 MB
Max Local Page Faults:           10 faults
Global Page Faults:              133 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1768 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.045 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.251412 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153742 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:01
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:01


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.498752 seconds
Simulation time:                 5.564468 seconds
Total time:                      7.049064 seconds
Simulated time:                  19.183 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.636 MB
Max Local Page Faults:           11 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.183 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.257971 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154381 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:09
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.506700 seconds
Simulation time:                 5.456121 seconds
Total time:                      6.956106 seconds
Simulated time:                  18.661 ms

Simulation Resource Information:
Max Resident Set Size:           91.084 MB
Approx. Global Max RSS Size:     849.884 MB
Max Local Page Faults:           10 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.661 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.237994 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153561 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:17
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.492911 seconds
Simulation time:                 5.498785 seconds
Total time:                      6.971705 seconds
Simulated time:                  19.369 ms

Simulation Resource Information:
Max Resident Set Size:           91.088 MB
Approx. Global Max RSS Size:     849.608 MB
Max Local Page Faults:           10 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.369 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.242450 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152781 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:25
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.498236 seconds
Simulation time:                 5.622383 seconds
Total time:                      7.100891 seconds
Simulated time:                  18.823 ms

Simulation Resource Information:
Max Resident Set Size:           91.068 MB
Approx. Global Max RSS Size:     849.676 MB
Max Local Page Faults:           11 faults
Global Page Faults:              152 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.823 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.231936 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153198 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:32
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:32


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.478231 seconds
Simulation time:                 5.249115 seconds
Total time:                      6.725894 seconds
Simulated time:                  19.01 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.544 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.01 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.255953 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152531 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:40
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.554901 seconds
Simulation time:                 5.507168 seconds
Total time:                      7.043662 seconds
Simulated time:                  19.314 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.52 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.314 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.267397 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154011 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:48
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:48


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.515342 seconds
Simulation time:                 5.327626 seconds
Total time:                      6.834625 seconds
Simulated time:                  19.529 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.608 MB
Max Local Page Faults:           11 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.529 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.233119 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153232 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[12:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[4:0] SST Core: # Start time: 2018/03/25 at: 21:26:55
[8:0] SST Core: # Start time: 2018/03/25 at: 21:26:55


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.485143 seconds
Simulation time:                 5.360025 seconds
Total time:                      6.824870 seconds
Simulated time:                  18.899 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.572 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.899 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.241197 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153501 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:03
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.521164 seconds
Simulation time:                 5.249460 seconds
Total time:                      6.743623 seconds
Simulated time:                  19.093 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.724 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.093 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.240412 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153079 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:11
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.518312 seconds
Simulation time:                 5.384561 seconds
Total time:                      6.898205 seconds
Simulated time:                  19.513 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.432 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.513 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.228130 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153439 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:18
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:18


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.479372 seconds
Simulation time:                 5.303782 seconds
Total time:                      6.768711 seconds
Simulated time:                  19.433 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.66 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.433 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238070 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0156291 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:26
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.517782 seconds
Simulation time:                 5.387299 seconds
Total time:                      6.881046 seconds
Simulated time:                  19.314 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.636 MB
Max Local Page Faults:           10 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.314 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.284301 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015363 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:33
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:33


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.576202 seconds
Simulation time:                 5.311899 seconds
Total time:                      6.860988 seconds
Simulated time:                  19.013 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.612 MB
Max Local Page Faults:           11 faults
Global Page Faults:              135 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.013 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.249483 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153139 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:41
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.524327 seconds
Simulation time:                 5.390760 seconds
Total time:                      6.896784 seconds
Simulated time:                  19.442 ms

Simulation Resource Information:
Max Resident Set Size:           91.116 MB
Approx. Global Max RSS Size:     849.628 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.442 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234543 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154052 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:49
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.483963 seconds
Simulation time:                 5.269740 seconds
Total time:                      6.740839 seconds
Simulated time:                  19.177 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.8 MB
Max Local Page Faults:           11 faults
Global Page Faults:              136 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.177 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.257635 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.01543 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39404 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[2:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[12:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[4:0] SST Core: # Start time: 2018/03/25 at: 21:27:56
[8:0] SST Core: # Start time: 2018/03/25 at: 21:27:56


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.506211 seconds
Simulation time:                 5.375787 seconds
Total time:                      6.877575 seconds
Simulated time:                  19.195 ms

Simulation Resource Information:
Max Resident Set Size:           91.112 MB
Approx. Global Max RSS Size:     849.6 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.195 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.252195 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015624 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:04
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:04


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.505342 seconds
Simulation time:                 5.410328 seconds
Total time:                      6.906409 seconds
Simulated time:                  18.944 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.336 MB
Max Local Page Faults:           10 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.944 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238239 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015404 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39424 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:12
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488246 seconds
Simulation time:                 5.426149 seconds
Total time:                      6.909672 seconds
Simulated time:                  19.612 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.368 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.612 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.267404 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153029 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:19
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.511319 seconds
Simulation time:                 5.335944 seconds
Total time:                      6.840934 seconds
Simulated time:                  18.9 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.636 MB
Max Local Page Faults:           10 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.9 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.259302 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015682 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:27
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:27


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.528105 seconds
Simulation time:                 5.430605 seconds
Total time:                      6.929489 seconds
Simulated time:                  18.843 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.776 MB
Max Local Page Faults:           10 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.843 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.246241 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152569 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:35
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.494706 seconds
Simulation time:                 5.306044 seconds
Total time:                      6.797228 seconds
Simulated time:                  18.799 ms

Simulation Resource Information:
Max Resident Set Size:           91.112 MB
Approx. Global Max RSS Size:     849.668 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.799 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.302108 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015291 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39404 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:42
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.610914 seconds
Simulation time:                 5.274507 seconds
Total time:                      6.862330 seconds
Simulated time:                  19.16 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.456 MB
Max Local Page Faults:           11 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.16 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.288100 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153491 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:50
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.570116 seconds
Simulation time:                 5.150253 seconds
Total time:                      6.696875 seconds
Simulated time:                  19.302 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.816 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.302 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.239605 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153019 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[15:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[1:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[10:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[14:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[6:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[2:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[4:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[12:0] SST Core: # Start time: 2018/03/25 at: 21:28:57
[8:0] SST Core: # Start time: 2018/03/25 at: 21:28:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488502 seconds
Simulation time:                 5.228805 seconds
Total time:                      6.699033 seconds
Simulated time:                  19.544 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.612 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.544 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.251330 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154281 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:05
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.508770 seconds
Simulation time:                 5.351516 seconds
Total time:                      6.852125 seconds
Simulated time:                  18.781 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.696 MB
Max Local Page Faults:           11 faults
Global Page Faults:              132 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.781 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.257629 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153258 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:12
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:12


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.509677 seconds
Simulation time:                 5.151439 seconds
Total time:                      6.642704 seconds
Simulated time:                  19.189 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.524 MB
Max Local Page Faults:           11 faults
Global Page Faults:              127 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.189 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.245452 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015326 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[8:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:20
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:20


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.497820 seconds
Simulation time:                 5.154145 seconds
Total time:                      6.643716 seconds
Simulated time:                  19.818 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.608 MB
Max Local Page Faults:           10 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.818 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.235248 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152709 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39380 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[7:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:27
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:27


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.546375 seconds
Simulation time:                 5.127622 seconds
Total time:                      6.663249 seconds
Simulated time:                  19.191 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.576 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.191 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.240901 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015398 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:35
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.494383 seconds
Simulation time:                 5.116944 seconds
Total time:                      6.604633 seconds
Simulated time:                  19.223 ms

Simulation Resource Information:
Max Resident Set Size:           91.108 MB
Approx. Global Max RSS Size:     849.916 MB
Max Local Page Faults:           11 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.223 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.259167 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155091 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:42
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.541753 seconds
Simulation time:                 5.187420 seconds
Total time:                      6.705585 seconds
Simulated time:                  19.03 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.62 MB
Max Local Page Faults:           10 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1768 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.03 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.256955 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015362 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:50
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.555810 seconds
Simulation time:                 5.071669 seconds
Total time:                      6.605912 seconds
Simulated time:                  19.371 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.468 MB
Max Local Page Faults:           11 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.371 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.236788 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152431 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[12:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[4:0] SST Core: # Start time: 2018/03/25 at: 21:29:57
[8:0] SST Core: # Start time: 2018/03/25 at: 21:29:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.490611 seconds
Simulation time:                 5.159031 seconds
Total time:                      6.628618 seconds
Simulated time:                  19.293 ms

Simulation Resource Information:
Max Resident Set Size:           91.076 MB
Approx. Global Max RSS Size:     849.444 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.293 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.236256 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015379 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:04
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:04


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.484148 seconds
Simulation time:                 4.948062 seconds
Total time:                      6.420398 seconds
Simulated time:                  19.171 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.512 MB
Max Local Page Faults:           11 faults
Global Page Faults:              148 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.171 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.236775 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152972 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:11
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.482505 seconds
Simulation time:                 5.345301 seconds
Total time:                      6.827667 seconds
Simulated time:                  19.833 ms

Simulation Resource Information:
Max Resident Set Size:           91.068 MB
Approx. Global Max RSS Size:     849.616 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.833 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.260309 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0156372 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:19
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.616889 seconds
Simulation time:                 5.119409 seconds
Total time:                      6.704707 seconds
Simulated time:                  19.078 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.532 MB
Max Local Page Faults:           10 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.078 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.242972 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0156908 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:27
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:27


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.497285 seconds
Simulation time:                 5.168165 seconds
Total time:                      6.647035 seconds
Simulated time:                  18.941 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.508 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.941 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.231442 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153041 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:34
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:34


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.485504 seconds
Simulation time:                 5.203357 seconds
Total time:                      6.666880 seconds
Simulated time:                  19.443 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.812 MB
Max Local Page Faults:           10 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.443 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.246521 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152869 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:42
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.528163 seconds
Simulation time:                 5.161698 seconds
Total time:                      6.665812 seconds
Simulated time:                  19.215 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.484 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.215 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.242700 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152571 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:49
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.489637 seconds
Simulation time:                 5.100023 seconds
Total time:                      6.582325 seconds
Simulated time:                  19.122 ms

Simulation Resource Information:
Max Resident Set Size:           91.104 MB
Approx. Global Max RSS Size:     849.6 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.122 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.257416 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015363 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[4:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[12:0] SST Core: # Start time: 2018/03/25 at: 21:30:56
[8:0] SST Core: # Start time: 2018/03/25 at: 21:30:56


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.506398 seconds
Simulation time:                 5.050403 seconds
Total time:                      6.551844 seconds
Simulated time:                  19.305 ms

Simulation Resource Information:
Max Resident Set Size:           91.032 MB
Approx. Global Max RSS Size:     849.612 MB
Max Local Page Faults:           10 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.305 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238596 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153861 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:04
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:04


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.482479 seconds
Simulation time:                 5.212847 seconds
Total time:                      6.694437 seconds
Simulated time:                  18.965 ms

Simulation Resource Information:
Max Resident Set Size:           91.132 MB
Approx. Global Max RSS Size:     850.008 MB
Max Local Page Faults:           10 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.965 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.262504 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153069 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:11
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.592594 seconds
Simulation time:                 5.190102 seconds
Total time:                      6.760686 seconds
Simulated time:                  18.992 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.576 MB
Max Local Page Faults:           11 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.992 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.380669 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015331 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:19
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.632737 seconds
Simulation time:                 5.196598 seconds
Total time:                      6.821334 seconds
Simulated time:                  19.19 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.616 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.19 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.268702 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015403 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:26
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.574013 seconds
Simulation time:                 5.058933 seconds
Total time:                      6.607049 seconds
Simulated time:                  19.219 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.6 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.219 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.318155 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153878 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:34
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:34


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.634650 seconds
Simulation time:                 5.105743 seconds
Total time:                      6.714611 seconds
Simulated time:                  18.914 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.472 MB
Max Local Page Faults:           11 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.914 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SSTPythonModel Creating config graph for SST using Python model...
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.253076 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154109 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:41
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.503366 seconds
Simulation time:                 5.164342 seconds
Total time:                      6.657318 seconds
Simulated time:                  19.56 ms

Simulation Resource Information:
Max Resident Set Size:           91.064 MB
Approx. Global Max RSS Size:     849.748 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.56 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.241384 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153351 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:49
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.491166 seconds
Simulation time:                 5.196119 seconds
Total time:                      6.670738 seconds
Simulated time:                  19.14 ms

Simulation Resource Information:
Max Resident Set Size:           91.068 MB
Approx. Global Max RSS Size:     849.572 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.14 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.272122 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154901 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[12:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[4:0] SST Core: # Start time: 2018/03/25 at: 21:31:56
[8:0] SST Core: # Start time: 2018/03/25 at: 21:31:56


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.524520 seconds
Simulation time:                 5.147790 seconds
Total time:                      6.658316 seconds
Simulated time:                  18.782 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.488 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.782 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234513 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015516 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39440 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:03
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.480765 seconds
Simulation time:                 5.152188 seconds
Total time:                      6.635149 seconds
Simulated time:                  19.035 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.664 MB
Max Local Page Faults:           10 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.035 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.248038 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015311 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:11
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.491956 seconds
Simulation time:                 5.100102 seconds
Total time:                      6.584982 seconds
Simulated time:                  18.542 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.716 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.542 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.229733 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155051 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:18
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:18


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.476496 seconds
Simulation time:                 5.105709 seconds
Total time:                      6.573830 seconds
Simulated time:                  18.545 ms

Simulation Resource Information:
Max Resident Set Size:           91.032 MB
Approx. Global Max RSS Size:     849.436 MB
Max Local Page Faults:           10 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.545 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.240736 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015404 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:26
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.534051 seconds
Simulation time:                 4.738986 seconds
Total time:                      6.245355 seconds
Simulated time:                  19.108 ms

Simulation Resource Information:
Max Resident Set Size:           91.072 MB
Approx. Global Max RSS Size:     849.816 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.108 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238547 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015358 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:33
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:33


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.483377 seconds
Simulation time:                 4.661430 seconds
Total time:                      6.133154 seconds
Simulated time:                  18.897 ms

Simulation Resource Information:
Max Resident Set Size:           91.116 MB
Approx. Global Max RSS Size:     849.612 MB
Max Local Page Faults:           11 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.897 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.240232 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153329 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:40
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:40


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.481387 seconds
Simulation time:                 4.784927 seconds
Total time:                      6.264537 seconds
Simulated time:                  19.479 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.516 MB
Max Local Page Faults:           10 faults
Global Page Faults:              149 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.479 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.262841 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015415 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:47
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:47


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.616697 seconds
Simulation time:                 4.604779 seconds
Total time:                      6.213825 seconds
Simulated time:                  19.051 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.548 MB
Max Local Page Faults:           11 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.051 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.242511 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153539 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[2:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[12:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[4:0] SST Core: # Start time: 2018/03/25 at: 21:32:54
[8:0] SST Core: # Start time: 2018/03/25 at: 21:32:54


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.506310 seconds
Simulation time:                 4.767680 seconds
Total time:                      6.257611 seconds
Simulated time:                  18.995 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.54 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.995 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238037 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152462 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:01
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:01


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488631 seconds
Simulation time:                 4.678272 seconds
Total time:                      6.160425 seconds
Simulated time:                  18.87 ms

Simulation Resource Information:
Max Resident Set Size:           91.068 MB
Approx. Global Max RSS Size:     849.604 MB
Max Local Page Faults:           10 faults
Global Page Faults:              134 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.87 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.241750 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154009 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:08
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.492675 seconds
Simulation time:                 4.697280 seconds
Total time:                      6.191210 seconds
Simulated time:                  19.073 ms

Simulation Resource Information:
Max Resident Set Size:           91.056 MB
Approx. Global Max RSS Size:     849.528 MB
Max Local Page Faults:           11 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.073 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.237688 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015435 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:15
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:15


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.526755 seconds
Simulation time:                 4.797219 seconds
Total time:                      6.299985 seconds
Simulated time:                  19.127 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.612 MB
Max Local Page Faults:           10 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.127 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.231062 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153592 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39440 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:22
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:22


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.510032 seconds
Simulation time:                 4.898433 seconds
Total time:                      6.392400 seconds
Simulated time:                  19.026 ms

Simulation Resource Information:
Max Resident Set Size:           91.04 MB
Approx. Global Max RSS Size:     849.516 MB
Max Local Page Faults:           10 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.026 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.281687 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153658 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:29
[8:0] SST Core: # Starting main event loop
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:29


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.532509 seconds
Simulation time:                 4.845472 seconds
Total time:                      6.358969 seconds
Simulated time:                  19.276 ms

Simulation Resource Information:
Max Resident Set Size:           91.028 MB
Approx. Global Max RSS Size:     849.692 MB
Max Local Page Faults:           11 faults
Global Page Faults:              132 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.276 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.233792 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015311 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:36
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:36


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.475523 seconds
Simulation time:                 4.695570 seconds
Total time:                      6.168489 seconds
Simulated time:                  19.483 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.636 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.483 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.229611 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153909 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:43
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:43


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.473060 seconds
Simulation time:                 4.769274 seconds
Total time:                      6.232195 seconds
Simulated time:                  19.151 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.612 MB
Max Local Page Faults:           11 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.151 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.233209 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152841 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:50
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:50


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.485152 seconds
Simulation time:                 4.725506 seconds
Total time:                      6.207525 seconds
Simulated time:                  19.579 ms

Simulation Resource Information:
Max Resident Set Size:           91.072 MB
Approx. Global Max RSS Size:     849.508 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.579 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.265542 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015404 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[4:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[12:0] SST Core: # Start time: 2018/03/25 at: 21:33:57
[8:0] SST Core: # Start time: 2018/03/25 at: 21:33:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.524435 seconds
Simulation time:                 4.698081 seconds
Total time:                      6.207053 seconds
Simulated time:                  19.204 ms

Simulation Resource Information:
Max Resident Set Size:           91.108 MB
Approx. Global Max RSS Size:     849.68 MB
Max Local Page Faults:           10 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.204 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.255310 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0160329 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:04
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:04


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.518744 seconds
Simulation time:                 4.693251 seconds
Total time:                      6.187898 seconds
Simulated time:                  19.347 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.664 MB
Max Local Page Faults:           11 faults
Global Page Faults:              135 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.347 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.250077 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155659 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:11
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.506130 seconds
Simulation time:                 4.708985 seconds
Total time:                      6.196491 seconds
Simulated time:                  19.034 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.768 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1768 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.034 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.249620 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155249 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:18
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:18


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.507263 seconds
Simulation time:                 4.722220 seconds
Total time:                      6.210785 seconds
Simulated time:                  19.054 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.568 MB
Max Local Page Faults:           11 faults
Global Page Faults:              153 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.054 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.237379 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153921 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:25
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.489538 seconds
Simulation time:                 4.787343 seconds
Total time:                      6.261959 seconds
Simulated time:                  19.018 ms

Simulation Resource Information:
Max Resident Set Size:           91.052 MB
Approx. Global Max RSS Size:     849.796 MB
Max Local Page Faults:           11 faults
Global Page Faults:              137 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.018 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.248698 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.01542 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:32
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:32


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.499071 seconds
Simulation time:                 4.679362 seconds
Total time:                      6.162814 seconds
Simulated time:                  19.842 ms

Simulation Resource Information:
Max Resident Set Size:           91.032 MB
Approx. Global Max RSS Size:     849.44 MB
Max Local Page Faults:           10 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.842 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.230065 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153019 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:39
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:39


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.472735 seconds
Simulation time:                 4.821342 seconds
Total time:                      6.293400 seconds
Simulated time:                  19.159 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.404 MB
Max Local Page Faults:           10 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.159 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234317 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153329 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:46
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:46


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.485078 seconds
Simulation time:                 4.721894 seconds
Total time:                      6.200693 seconds
Simulated time:                  18.756 ms

Simulation Resource Information:
Max Resident Set Size:           91.064 MB
Approx. Global Max RSS Size:     849.752 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.756 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.241784 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0157459 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39444 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[4:0] SST Core: # Start time: 2018/03/25 at: 21:34:53
[8:0] SST Core: # Start time: 2018/03/25 at: 21:34:53


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.502362 seconds
Simulation time:                 4.731284 seconds
Total time:                      6.219054 seconds
Simulated time:                  19.503 ms

Simulation Resource Information:
Max Resident Set Size:           91.032 MB
Approx. Global Max RSS Size:     849.668 MB
Max Local Page Faults:           11 faults
Global Page Faults:              145 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.503 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.397093 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015527 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:00
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:00


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.665904 seconds
Simulation time:                 4.722045 seconds
Total time:                      6.370326 seconds
Simulated time:                  18.988 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.376 MB
Max Local Page Faults:           10 faults
Global Page Faults:              136 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.988 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.296722 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153232 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:07
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:07


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.567849 seconds
Simulation time:                 4.642160 seconds
Total time:                      6.189618 seconds
Simulated time:                  18.874 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.516 MB
Max Local Page Faults:           11 faults
Global Page Faults:              148 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.874 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.278743 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0159829 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:14
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.525526 seconds
Simulation time:                 4.732172 seconds
Total time:                      6.245126 seconds
Simulated time:                  19.414 ms

Simulation Resource Information:
Max Resident Set Size:           91.096 MB
Approx. Global Max RSS Size:     849.512 MB
Max Local Page Faults:           11 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.414 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.445041 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.016444 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39388 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:22
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:22


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.729931 seconds
Simulation time:                 4.757638 seconds
Total time:                      6.451213 seconds
Simulated time:                  19.191 ms

Simulation Resource Information:
Max Resident Set Size:           91.112 MB
Approx. Global Max RSS Size:     849.852 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.191 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.227994 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152631 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[12:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:29
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:29


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.481464 seconds
Simulation time:                 4.720483 seconds
Total time:                      6.184029 seconds
Simulated time:                  19.359 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.58 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.359 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.239464 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0154359 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39396 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:36
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:36


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.488050 seconds
Simulation time:                 4.239549 seconds
Total time:                      5.719307 seconds
Simulated time:                  18.645 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.664 MB
Max Local Page Faults:           10 faults
Global Page Faults:              134 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.645 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.359846 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153689 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:42
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.613453 seconds
Simulation time:                 4.352461 seconds
Total time:                      5.942223 seconds
Simulated time:                  19.788 ms

Simulation Resource Information:
Max Resident Set Size:           91.116 MB
Approx. Global Max RSS Size:     849.604 MB
Max Local Page Faults:           11 faults
Global Page Faults:              146 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.788 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.236493 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015378 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:49
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.481426 seconds
Simulation time:                 4.239141 seconds
Total time:                      5.706957 seconds
Simulated time:                  19.525 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.62 MB
Max Local Page Faults:           11 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.525 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.242092 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153201 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39428 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[8:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[12:0] SST Core: # Start time: 2018/03/25 at: 21:35:55
[8:0] SST Core: # Start time: 2018/03/25 at: 21:35:55


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.494525 seconds
Simulation time:                 4.248123 seconds
Total time:                      5.727205 seconds
Simulated time:                  18.763 ms

Simulation Resource Information:
Max Resident Set Size:           91.088 MB
Approx. Global Max RSS Size:     849.864 MB
Max Local Page Faults:           10 faults
Global Page Faults:              140 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.763 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.233516 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153289 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39436 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:02
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.478631 seconds
Simulation time:                 4.254784 seconds
Total time:                      5.724404 seconds
Simulated time:                  19.064 ms

Simulation Resource Information:
Max Resident Set Size:           91.064 MB
Approx. Global Max RSS Size:     849.46 MB
Max Local Page Faults:           11 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.064 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.235916 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153909 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:08
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.489391 seconds
Simulation time:                 4.369769 seconds
Total time:                      5.839210 seconds
Simulated time:                  19.012 ms

Simulation Resource Information:
Max Resident Set Size:           91.092 MB
Approx. Global Max RSS Size:     849.504 MB
Max Local Page Faults:           10 faults
Global Page Faults:              147 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1736 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.012 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234486 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152729 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:15
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:15


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.489059 seconds
Simulation time:                 4.304073 seconds
Total time:                      5.769636 seconds
Simulated time:                  18.899 ms

Simulation Resource Information:
Max Resident Set Size:           91.08 MB
Approx. Global Max RSS Size:     849.6 MB
Max Local Page Faults:           10 faults
Global Page Faults:              148 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.899 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.236291 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153148 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:21
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:21


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.490295 seconds
Simulation time:                 4.191735 seconds
Total time:                      5.663322 seconds
Simulated time:                  18.966 ms

Simulation Resource Information:
Max Resident Set Size:           91.036 MB
Approx. Global Max RSS Size:     849.32 MB
Max Local Page Faults:           10 faults
Global Page Faults:              138 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.966 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238404 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0152938 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:28
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:28


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.491164 seconds
Simulation time:                 4.124200 seconds
Total time:                      5.601648 seconds
Simulated time:                  18.685 ms

Simulation Resource Information:
Max Resident Set Size:           91.1 MB
Approx. Global Max RSS Size:     849.576 MB
Max Local Page Faults:           11 faults
Global Page Faults:              143 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.685 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.234775 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015255 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39392 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:34
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:34


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.480015 seconds
Simulation time:                 4.318158 seconds
Total time:                      5.799346 seconds
Simulated time:                  19.389 ms

Simulation Resource Information:
Max Resident Set Size:           91.048 MB
Approx. Global Max RSS Size:     849.476 MB
Max Local Page Faults:           11 faults
Global Page Faults:              144 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.389 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.241540 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0153739 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39440 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[4:0] SST Core: # Starting main event loop
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:41
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.494583 seconds
Simulation time:                 4.270859 seconds
Total time:                      5.746488 seconds
Simulated time:                  18.873 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.608 MB
Max Local Page Faults:           10 faults
Global Page Faults:              141 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.873 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.249547 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0156229 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:47
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:47


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.503860 seconds
Simulation time:                 4.160078 seconds
Total time:                      5.650116 seconds
Simulated time:                  18.693 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.516 MB
Max Local Page Faults:           10 faults
Global Page Faults:              137 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1760 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.693 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.264569 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155799 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[12:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[4:0] SST Core: # Start time: 2018/03/25 at: 21:36:54
[8:0] SST Core: # Start time: 2018/03/25 at: 21:36:54


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.513616 seconds
Simulation time:                 4.238125 seconds
Total time:                      5.739448 seconds
Simulated time:                  19.39 ms

Simulation Resource Information:
Max Resident Set Size:           91.104 MB
Approx. Global Max RSS Size:     849.652 MB
Max Local Page Faults:           11 faults
Global Page Faults:              148 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1752 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.39 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.258123 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155079 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39400 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[3:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[7:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[13:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[5:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[11:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[2:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[10:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[1:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[6:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[4:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[12:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[14:0] SST Core: # Start time: 2018/03/25 at: 21:37:00
[8:0] SST Core: # Start time: 2018/03/25 at: 21:37:00


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.513123 seconds
Simulation time:                 4.209421 seconds
Total time:                      5.701251 seconds
Simulated time:                  19.193 ms

Simulation Resource Information:
Max Resident Set Size:           91.044 MB
Approx. Global Max RSS Size:     849.572 MB
Max Local Page Faults:           11 faults
Global Page Faults:              139 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.193 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.238634 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.0155098 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[14:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[6:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[11:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[5:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[1:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[2:0] SST Core: # Starting main event loop
[2:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[12:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[4:0] SST Core: # Start time: 2018/03/25 at: 21:37:07
[8:0] SST Core: # Start time: 2018/03/25 at: 21:37:07


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.487492 seconds
Simulation time:                 4.203907 seconds
Total time:                      5.672400 seconds
Simulated time:                  19.041 ms

Simulation Resource Information:
Max Resident Set Size:           91.06 MB
Approx. Global Max RSS Size:     849.588 MB
Max Local Page Faults:           10 faults
Global Page Faults:              142 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.041 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 16/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 16/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 16/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 16/1 nodes/threads
The number of components are:- 
1) Cores:  1024 
2) Links:  5120 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 1.260492 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                        6145
LinearPartition - Approx. Components per Rank:             384
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.015311 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 39432 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[13:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[15:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[3:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[5:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[2:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[14:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[12:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[1:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[6:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[7:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[10:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[4:0] SST Core: # Start time: 2018/03/25 at: 21:37:13
[8:0] SST Core: # Start time: 2018/03/25 at: 21:37:13


------------------------------------------------------------
Simulation Timing Information:
Build time:                      1.507678 seconds
Simulation time:                 4.228662 seconds
Total time:                      5.721066 seconds
Simulated time:                  18.997 ms

Simulation Resource Information:
Max Resident Set Size:           91.076 MB
Approx. Global Max RSS Size:     849.592 MB
Max Local Page Faults:           10 faults
Global Page Faults:              134 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1744 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            150.077 MB
Global active activities:        32 activities
Current global TimeVortex depth: 32 entries
Max TimeVortex depth:            387 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 18.997 ms
