$date
	Wed Dec 17 13:40:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_twobit $end
$var wire 2 ! d [1:0] $end
$var wire 1 " bout $end
$var reg 2 # a [1:0] $end
$var reg 2 $ b [1:0] $end
$var reg 1 % bin $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 2 ' a [1:0] $end
$var wire 2 ( b [1:0] $end
$var wire 1 % bin $end
$var wire 1 ) w1 $end
$var wire 2 * d [1:0] $end
$var wire 1 " bout $end
$scope module SUB1 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 % bin $end
$var wire 1 - xor_1_out $end
$var wire 1 . d $end
$var wire 1 ) bout $end
$var wire 1 / and_2_out $end
$var wire 1 0 and_1_out $end
$scope module AND1 $end
$var wire 1 1 a $end
$var wire 1 , b $end
$var wire 1 0 c $end
$upscope $end
$scope module AND2 $end
$var wire 1 2 a $end
$var wire 1 % b $end
$var wire 1 / c $end
$upscope $end
$scope module OR1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 ) c $end
$upscope $end
$scope module XOR1 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - c $end
$upscope $end
$scope module XOR2 $end
$var wire 1 % a $end
$var wire 1 - b $end
$var wire 1 . c $end
$upscope $end
$upscope $end
$scope module SUB2 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 ) bin $end
$var wire 1 5 xor_1_out $end
$var wire 1 6 d $end
$var wire 1 " bout $end
$var wire 1 7 and_2_out $end
$var wire 1 8 and_1_out $end
$scope module AND1 $end
$var wire 1 9 a $end
$var wire 1 4 b $end
$var wire 1 8 c $end
$upscope $end
$scope module AND2 $end
$var wire 1 : a $end
$var wire 1 ) b $end
$var wire 1 7 c $end
$upscope $end
$scope module OR1 $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 " c $end
$upscope $end
$scope module XOR1 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c $end
$upscope $end
$scope module XOR2 $end
$var wire 1 ) a $end
$var wire 1 5 b $end
$var wire 1 6 c $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1:
19
08
07
06
05
04
03
12
11
00
0/
0.
0-
0,
0+
b0 *
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#2
1"
17
16
1)
1/
b11 !
b11 *
1.
1%
b1 &
#4
1"
02
17
16
10
1-
1)
1,
0/
b11 !
b11 *
1.
b1 $
b1 (
0%
b10 &
#6
b10 !
b10 *
0.
1%
b11 &
#8
07
0)
12
16
0:
00
0-
18
15
0,
14
b10 !
b10 *
0.
b10 $
b10 (
0%
b100 &
#10
06
1)
1/
b1 !
b1 *
1.
1%
b101 &
#12
02
06
10
1-
1)
1,
0/
b1 !
b1 *
1.
b11 $
b11 (
0%
b110 &
#14
b0 !
b0 *
0.
1%
b111 &
#16
0)
0"
06
1:
01
00
08
05
1+
0,
04
b1 !
b1 *
1.
b1 #
b1 '
b0 $
b0 (
0%
b1000 &
#18
b0 !
b0 *
0.
1%
b1001 &
#20
12
0-
1,
b0 !
b0 *
0.
b1 $
b1 (
0%
b1010 &
#22
1"
17
16
1)
1/
b11 !
b11 *
1.
1%
b1011 &
#24
02
0:
07
1-
18
15
0)
0,
14
0/
b11 !
b11 *
1.
b10 $
b10 (
0%
b1100 &
#26
b10 !
b10 *
0.
1%
b1101 &
#28
12
0-
1,
b10 !
b10 *
0.
b11 $
b11 (
0%
b1110 &
#30
06
1)
1/
b1 !
b1 *
1.
1%
b1111 &
#32
0"
16
11
09
08
0)
0+
13
0,
04
0/
b10 !
b10 *
0.
b10 #
b10 '
b0 $
b0 (
0%
b10000 &
#34
06
1)
1/
b1 !
b1 *
1.
1%
b10001 &
#36
02
06
10
1-
1)
1,
0/
b1 !
b1 *
1.
b1 $
b1 (
0%
b10010 &
#38
b0 !
b0 *
0.
1%
b10011 &
#40
0)
12
06
1:
00
0-
05
0,
14
b0 !
b0 *
0.
b10 $
b10 (
0%
b10100 &
#42
1"
17
16
1)
1/
b11 !
b11 *
1.
1%
b10101 &
#44
1"
02
17
16
10
1-
1)
1,
0/
b11 !
b11 *
1.
b11 $
b11 (
0%
b10110 &
#46
b10 !
b10 *
0.
1%
b10111 &
#48
0"
07
0)
16
0:
01
00
15
1+
0,
04
b11 !
b11 *
1.
b11 #
b11 '
b0 $
b0 (
0%
b11000 &
#50
b10 !
b10 *
0.
1%
b11001 &
#52
12
0-
1,
b10 !
b10 *
0.
b1 $
b1 (
0%
b11010 &
#54
06
1)
1/
b1 !
b1 *
1.
1%
b11011 &
#56
02
1:
1-
05
0)
0,
14
0/
b1 !
b1 *
1.
b10 $
b10 (
0%
b11100 &
#58
b0 !
b0 *
0.
1%
b11101 &
#60
12
0-
1,
b0 !
b0 *
0.
b11 $
b11 (
0%
b11110 &
#62
1"
17
16
1)
1/
b11 !
b11 *
1.
1%
b11111 &
#64
b100000 &
