Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sav/ASE/clk_fil/clk_fil_testbench_isim_beh.exe -prj /home/sav/ASE/clk_fil/clk_fil_testbench_beh.prj work.clk_fil_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/sav/ASE/clk_fil/clk_fil.vhd" into library work
Parsing VHDL file "/home/sav/ASE/clk_fil/contatore_modulo_2n_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95592 KB
Fuse CPU Usage: 1040 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity clk_fil [\clk_fil(5000,50)\]
Compiling architecture behavior of entity clk_fil_testbench
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable /home/sav/ASE/clk_fil/clk_fil_testbench_isim_beh.exe
Fuse Memory Usage: 110236 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 130 ms
