aag 2444 180 326 1 1938
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360
362 1
364 1026
366 1125
368 1126
370 1128
372 1130
374 1132
376 1134
378 1177
380 1187
382 1197
384 1207
386 1217
388 1227
390 1237
392 1247
394 1277
396 1291
398 1297
400 1303
402 1309
404 1315
406 1321
408 1327
410 1333
412 1339
414 1365
416 1375
418 1385
420 1395
422 1405
424 1415
426 1425
428 1435
430 1436
432 1438
434 1440
436 1442
438 1444
440 1446
442 1448
444 1450
446 346
448 1463
450 1471
452 1479
454 1487
456 1495
458 1503
460 1511
462 1519
464 1527
466 1535
468 1543
470 1551
472 1559
474 1567
476 1575
478 1583
480 2787
482 2807
484 2817
486 2825
488 2847
490 2855
492 2863
494 2871
496 2879
498 2885
500 2891
502 2897
504 2903
506 2909
508 2915
510 2921
512 2927
514 2928
516 2930
518 2932
520 2939
522 2945
524 2951
526 2957
528 2963
530 2969
532 2975
534 2981
536 2987
538 2993
540 2999
542 3005
544 3011
546 3017
548 3023
550 3029
552 3035
554 3041
556 3047
558 3053
560 3059
562 3065
564 3071
566 3077
568 3083
570 3089
572 3095
574 3101
576 3107
578 3113
580 3119
582 3125
584 3131
586 3137
588 3143
590 3149
592 3155
594 3161
596 3167
598 3173
600 3181
602 3189
604 3197
606 3205
608 3213
610 3221
612 3229
614 3237
616 3243
618 3249
620 3255
622 3261
624 3267
626 3273
628 3279
630 3285
632 3307
634 3315
636 3323
638 3331
640 3339
642 3347
644 3355
646 3363
648 3371
650 3377
652 3383
654 3389
656 3395
658 3401
660 3407
662 3413
664 3436
666 360
668 3443
670 3449
672 3455
674 3461
676 3467
678 3473
680 3479
682 3485
684 358
686 3488
688 3496
690 3504
692 358
694 3506
696 3513
698 3519
700 3525
702 3531
704 3537
706 3543
708 3549
710 3555
712 3561
714 3567
716 3573
718 3579
720 3585
722 3591
724 3597
726 3603
728 3604
730 3611
732 3617
734 3623
736 3629
738 3635
740 3641
742 3647
744 3653
746 3662
748 3893
750 3905
752 3911
754 3917
756 3923
758 3929
760 3935
762 3941
764 3947
766 3953
768 3973
770 3979
772 3985
774 3991
776 3997
778 4003
780 4009
782 4015
784 0
786 352
788 4025
790 4031
792 4037
794 4043
796 4049
798 4055
800 4061
802 4067
804 4073
806 4079
808 4085
810 4091
812 4097
814 4103
816 4109
818 4115
820 4121
822 4127
824 4133
826 4139
828 4145
830 4151
832 4157
834 4163
836 4169
838 4175
840 4181
842 4187
844 4193
846 4199
848 4205
850 4211
852 356
854 4217
856 4223
858 4229
860 4235
862 4241
864 4247
866 4253
868 4259
870 4265
872 4271
874 4277
876 4283
878 4289
880 4295
882 4301
884 4307
886 4313
888 4319
890 4325
892 4331
894 4337
896 4343
898 4349
900 4355
902 348
904 4356
906 4358
908 4373
910 4383
912 4393
914 4403
916 4411
918 4419
920 4427
922 4435
924 4443
926 4451
928 4459
930 4467
932 4475
934 4483
936 4491
938 4499
940 4507
942 4515
944 4523
946 4531
948 4539
950 4547
952 4555
954 4563
956 4571
958 4579
960 4587
962 4595
964 4603
966 4611
968 4619
970 4627
972 4635
974 4643
976 4651
978 4659
980 4704
982 4711
984 4740
986 4742
988 4807
990 4819
992 4825
994 4826
996 4841
998 4847
1000 4853
1002 4859
1004 4865
1006 4871
1008 4877
1010 4883
1012 4889
1025
1014 690 362
1016 688 362
1018 1016 1014
1020 193 191
1022 1021 194
1024 1023 1019
1026 364 362
1028 191 189
1030 1028 193
1032 1030 195
1034 7 4
1036 1034 9
1038 1036 11
1040 1038 13
1042 1040 15
1044 1042 17
1046 1044 19
1048 1046 1032
1050 60 59
1052 1050 63
1054 1052 65
1056 1054 67
1058 1056 69
1060 1058 71
1062 1060 73
1064 1062 1048
1066 366 362
1068 784 362
1070 1069 350
1072 1068 351
1074 1073 1071
1076 394 362
1078 396 362
1080 1078 1076
1082 1081 351
1084 1083 1075
1086 1085 1066
1088 1086 1064
1090 191 188
1092 1090 193
1094 1092 194
1096 992 362
1098 988 362
1100 990 362
1102 1100 1098
1104 1102 1097
1106 1104 1094
1108 1106 278
1110 1101 1099
1112 1110 1096
1114 1112 278
1116 1114 1094
1118 1117 1066
1120 1119 1109
1122 1121 1065
1124 1123 1089
1126 368 362
1128 370 362
1130 372 362
1132 374 362
1134 376 362
1136 7 5
1138 1136 9
1140 1138 10
1142 1140 13
1144 1142 15
1146 1144 17
1148 1146 19
1150 1148 1032
1152 61 59
1154 1152 62
1156 1154 65
1158 1156 67
1160 1158 69
1162 1160 71
1164 1162 73
1166 1164 1150
1168 398 362
1170 1168 1166
1172 378 362
1174 1172 1167
1176 1175 1171
1178 400 362
1180 1178 1166
1182 380 362
1184 1182 1167
1186 1185 1181
1188 402 362
1190 1188 1166
1192 382 362
1194 1192 1167
1196 1195 1191
1198 404 362
1200 1198 1166
1202 384 362
1204 1202 1167
1206 1205 1201
1208 406 362
1210 1208 1166
1212 386 362
1214 1212 1167
1216 1215 1211
1218 408 362
1220 1218 1166
1222 388 362
1224 1222 1167
1226 1225 1221
1228 410 362
1230 1228 1166
1232 390 362
1234 1232 1167
1236 1235 1231
1238 412 362
1240 1238 1166
1242 392 362
1244 1242 1167
1246 1245 1241
1248 60 58
1250 1248 62
1252 1250 65
1254 1252 67
1256 1254 69
1258 1256 71
1260 1258 73
1262 1260 1150
1264 1263 1077
1266 1265 1065
1268 1078 1075
1270 1269 1076
1272 1271 1071
1274 1273 1064
1276 1275 1267
1278 1263 1078
1280 1278 1065
1282 1076 1075
1284 1283 1078
1286 1285 1071
1288 1287 1064
1290 1289 1281
1292 1166 346
1294 1168 1167
1296 1295 1293
1298 1166 348
1300 1178 1167
1302 1301 1299
1304 1166 350
1306 1188 1167
1308 1307 1305
1310 1166 352
1312 1198 1167
1314 1313 1311
1316 1166 354
1318 1208 1167
1320 1319 1317
1322 1166 356
1324 1218 1167
1326 1325 1323
1328 1166 358
1330 1228 1167
1332 1331 1329
1334 1166 360
1336 1238 1167
1338 1337 1335
1340 61 58
1342 1340 62
1344 1342 65
1346 1344 67
1348 1346 69
1350 1348 71
1352 1350 73
1354 1352 1150
1356 998 362
1358 1356 1354
1360 414 362
1362 1360 1355
1364 1363 1359
1366 1000 362
1368 1366 1354
1370 416 362
1372 1370 1355
1374 1373 1369
1376 1002 362
1378 1376 1354
1380 418 362
1382 1380 1355
1384 1383 1379
1386 1004 362
1388 1386 1354
1390 420 362
1392 1390 1355
1394 1393 1389
1396 1006 362
1398 1396 1354
1400 422 362
1402 1400 1355
1404 1403 1399
1406 1008 362
1408 1406 1354
1410 424 362
1412 1410 1355
1414 1413 1409
1416 1010 362
1418 1416 1354
1420 426 362
1422 1420 1355
1424 1423 1419
1426 1012 362
1428 1426 1354
1430 428 362
1432 1430 1355
1434 1433 1429
1436 430 362
1438 432 362
1440 434 362
1442 436 362
1444 438 362
1446 440 362
1448 442 362
1450 444 362
1452 1028 192
1454 1452 195
1456 1454 212
1458 448 362
1460 1458 1455
1462 1461 1457
1464 1454 214
1466 450 362
1468 1466 1455
1470 1469 1465
1472 1454 216
1474 452 362
1476 1474 1455
1478 1477 1473
1480 1454 218
1482 454 362
1484 1482 1455
1486 1485 1481
1488 1454 220
1490 456 362
1492 1490 1455
1494 1493 1489
1496 1454 222
1498 458 362
1500 1498 1455
1502 1501 1497
1504 1454 224
1506 460 362
1508 1506 1455
1510 1509 1505
1512 1454 226
1514 462 362
1516 1514 1455
1518 1517 1513
1520 1454 92
1522 464 362
1524 1522 1455
1526 1525 1521
1528 1454 94
1530 466 362
1532 1530 1455
1534 1533 1529
1536 1454 96
1538 468 362
1540 1538 1455
1542 1541 1537
1544 1454 98
1546 470 362
1548 1546 1455
1550 1549 1545
1552 1454 100
1554 472 362
1556 1554 1455
1558 1557 1553
1560 1454 102
1562 474 362
1564 1562 1455
1566 1565 1561
1568 1454 104
1570 476 362
1572 1570 1455
1574 1573 1569
1576 1454 106
1578 478 362
1580 1578 1455
1582 1581 1577
1584 486 362
1586 484 362
1588 480 362
1590 482 362
1592 1591 1589
1594 1592 1587
1596 1594 1585
1598 190 188
1600 1598 193
1602 1600 195
1604 1602 1596
1606 1590 1588
1608 1606 1587
1610 1608 1585
1612 1610 1454
1614 1612 245
1616 1592 1586
1618 1616 1585
1620 748 362
1622 750 362
1624 1622 1620
1626 1624 54
1628 1626 1618
1630 900 362
1632 1630 1515
1634 1631 1514
1636 1635 1633
1638 898 362
1640 1638 1507
1642 1639 1506
1644 1643 1641
1646 896 362
1648 1646 1499
1650 1647 1498
1652 1651 1649
1654 894 362
1656 1654 1491
1658 1655 1490
1660 1659 1657
1662 892 362
1664 1662 1483
1666 1663 1482
1668 1667 1665
1670 890 362
1672 1670 1475
1674 1671 1474
1676 1675 1673
1678 886 362
1680 1678 1459
1682 1679 1458
1684 1683 1681
1686 888 362
1688 1686 1467
1690 1687 1466
1692 1691 1689
1694 1692 1684
1696 1694 1676
1698 1696 1668
1700 1698 1660
1702 1700 1652
1704 1702 1644
1706 1704 1636
1708 782 362
1710 1708 1579
1712 1709 1578
1714 1713 1711
1716 780 362
1718 1716 1571
1720 1717 1570
1722 1721 1719
1724 778 362
1726 1724 1563
1728 1725 1562
1730 1729 1727
1732 776 362
1734 1732 1555
1736 1733 1554
1738 1737 1735
1740 774 362
1742 1740 1547
1744 1741 1546
1746 1745 1743
1748 772 362
1750 1748 1539
1752 1749 1538
1754 1753 1751
1756 768 362
1758 1756 1523
1760 1757 1522
1762 1761 1759
1764 770 362
1766 1764 1531
1768 1765 1530
1770 1769 1767
1772 1770 1762
1774 1772 1754
1776 1774 1746
1778 1776 1738
1780 1778 1730
1782 1780 1722
1784 1782 1714
1786 1784 1706
1788 534 362
1790 1789 1238
1792 1788 1239
1794 1793 1791
1796 532 362
1798 1797 1228
1800 1796 1229
1802 1801 1799
1804 530 362
1806 1805 1218
1808 1804 1219
1810 1809 1807
1812 528 362
1814 1813 1208
1816 1812 1209
1818 1817 1815
1820 526 362
1822 1821 1198
1824 1820 1199
1826 1825 1823
1828 524 362
1830 1829 1188
1832 1828 1189
1834 1833 1831
1836 520 362
1838 1837 1168
1840 1836 1169
1842 1841 1839
1844 522 362
1846 1845 1178
1848 1844 1179
1850 1849 1847
1852 1850 1842
1854 1852 1834
1856 1854 1826
1858 1856 1818
1860 1858 1810
1862 1860 1802
1864 1862 1794
1866 1864 1786
1868 682 362
1870 1869 1242
1872 1868 1243
1874 1873 1871
1876 680 362
1878 1877 1232
1880 1876 1233
1882 1881 1879
1884 678 362
1886 1885 1222
1888 1884 1223
1890 1889 1887
1892 676 362
1894 1893 1212
1896 1892 1213
1898 1897 1895
1900 674 362
1902 1901 1202
1904 1900 1203
1906 1905 1903
1908 672 362
1910 1909 1192
1912 1908 1193
1914 1913 1911
1916 668 362
1918 1917 1172
1920 1916 1173
1922 1921 1919
1924 670 362
1926 1925 1182
1928 1924 1183
1930 1929 1927
1932 1930 1922
1934 1932 1914
1936 1934 1906
1938 1936 1898
1940 1938 1890
1942 1940 1882
1944 1942 1874
1946 1944 1866
1948 710 362
1950 1949 1426
1952 1948 1427
1954 1953 1951
1956 708 362
1958 1957 1416
1960 1956 1417
1962 1961 1959
1964 706 362
1966 1965 1406
1968 1964 1407
1970 1969 1967
1972 704 362
1974 1973 1396
1976 1972 1397
1978 1977 1975
1980 702 362
1982 1981 1386
1984 1980 1387
1986 1985 1983
1988 700 362
1990 1989 1376
1992 1988 1377
1994 1993 1991
1996 696 362
1998 1997 1356
2000 1996 1357
2002 2001 1999
2004 698 362
2006 2005 1366
2008 2004 1367
2010 2009 2007
2012 2010 2002
2014 2012 1994
2016 2014 1986
2018 2016 1978
2020 2018 1970
2022 2020 1962
2024 2022 1954
2026 2024 1946
2028 766 362
2030 2029 1430
2032 2028 1431
2034 2033 2031
2036 764 362
2038 2037 1420
2040 2036 1421
2042 2041 2039
2044 762 362
2046 2045 1410
2048 2044 1411
2050 2049 2047
2052 760 362
2054 2053 1400
2056 2052 1401
2058 2057 2055
2060 758 362
2062 2061 1390
2064 2060 1391
2066 2065 2063
2068 756 362
2070 2069 1380
2072 2068 1381
2074 2073 2071
2076 752 362
2078 2077 1360
2080 2076 1361
2082 2081 2079
2084 754 362
2086 2085 1370
2088 2084 1371
2090 2089 2087
2092 2090 2082
2094 2092 2074
2096 2094 2066
2098 2096 2058
2100 2098 2050
2102 2100 2042
2104 2102 2034
2106 2104 2026
2108 744 362
2110 630 362
2112 2111 2108
2114 2110 2109
2116 2115 2113
2118 742 362
2120 628 362
2122 2121 2118
2124 2120 2119
2126 2125 2123
2128 740 362
2130 626 362
2132 2131 2128
2134 2130 2129
2136 2135 2133
2138 738 362
2140 624 362
2142 2141 2138
2144 2140 2139
2146 2145 2143
2148 736 362
2150 622 362
2152 2151 2148
2154 2150 2149
2156 2155 2153
2158 734 362
2160 620 362
2162 2161 2158
2164 2160 2159
2166 2165 2163
2168 730 362
2170 616 362
2172 2171 2168
2174 2170 2169
2176 2175 2173
2178 732 362
2180 618 362
2182 2181 2178
2184 2180 2179
2186 2185 2183
2188 2186 2176
2190 2188 2166
2192 2190 2156
2194 2192 2146
2196 2194 2136
2198 2196 2126
2200 2198 2116
2202 2200 2106
2204 662 362
2206 512 362
2208 2207 2204
2210 2206 2205
2212 2211 2209
2214 660 362
2216 510 362
2218 2217 2214
2220 2216 2215
2222 2221 2219
2224 658 362
2226 508 362
2228 2227 2224
2230 2226 2225
2232 2231 2229
2234 656 362
2236 506 362
2238 2237 2234
2240 2236 2235
2242 2241 2239
2244 654 362
2246 504 362
2248 2247 2244
2250 2246 2245
2252 2251 2249
2254 652 362
2256 502 362
2258 2257 2254
2260 2256 2255
2262 2261 2259
2264 648 362
2266 498 362
2268 2267 2264
2270 2266 2265
2272 2271 2269
2274 650 362
2276 500 362
2278 2277 2274
2280 2276 2275
2282 2281 2279
2284 2282 2272
2286 2284 2262
2288 2286 2252
2290 2288 2242
2292 2290 2232
2294 2292 2222
2296 2294 2212
2298 2296 2202
2300 850 362
2302 598 362
2304 2303 2300
2306 2302 2301
2308 2307 2305
2310 848 362
2312 596 362
2314 2313 2310
2316 2312 2311
2318 2317 2315
2320 846 362
2322 594 362
2324 2323 2320
2326 2322 2321
2328 2327 2325
2330 844 362
2332 592 362
2334 2333 2330
2336 2332 2331
2338 2337 2335
2340 842 362
2342 590 362
2344 2343 2340
2346 2342 2341
2348 2347 2345
2350 840 362
2352 588 362
2354 2353 2350
2356 2352 2351
2358 2357 2355
2360 838 362
2362 586 362
2364 2363 2360
2366 2362 2361
2368 2367 2365
2370 836 362
2372 584 362
2374 2373 2370
2376 2372 2371
2378 2377 2375
2380 834 362
2382 582 362
2384 2383 2380
2386 2382 2381
2388 2387 2385
2390 832 362
2392 580 362
2394 2393 2390
2396 2392 2391
2398 2397 2395
2400 830 362
2402 578 362
2404 2403 2400
2406 2402 2401
2408 2407 2405
2410 828 362
2412 576 362
2414 2413 2410
2416 2412 2411
2418 2417 2415
2420 826 362
2422 574 362
2424 2423 2420
2426 2422 2421
2428 2427 2425
2430 824 362
2432 572 362
2434 2433 2430
2436 2432 2431
2438 2437 2435
2440 822 362
2442 570 362
2444 2443 2440
2446 2442 2441
2448 2447 2445
2450 820 362
2452 568 362
2454 2453 2450
2456 2452 2451
2458 2457 2455
2460 818 362
2462 566 362
2464 2463 2460
2466 2462 2461
2468 2467 2465
2470 816 362
2472 564 362
2474 2473 2470
2476 2472 2471
2478 2477 2475
2480 814 362
2482 562 362
2484 2483 2480
2486 2482 2481
2488 2487 2485
2490 812 362
2492 560 362
2494 2493 2490
2496 2492 2491
2498 2497 2495
2500 810 362
2502 558 362
2504 2503 2500
2506 2502 2501
2508 2507 2505
2510 808 362
2512 556 362
2514 2513 2510
2516 2512 2511
2518 2517 2515
2520 806 362
2522 554 362
2524 2523 2520
2526 2522 2521
2528 2527 2525
2530 804 362
2532 552 362
2534 2533 2530
2536 2532 2531
2538 2537 2535
2540 802 362
2542 550 362
2544 2543 2540
2546 2542 2541
2548 2547 2545
2550 800 362
2552 548 362
2554 2553 2550
2556 2552 2551
2558 2557 2555
2560 798 362
2562 546 362
2564 2563 2560
2566 2562 2561
2568 2567 2565
2570 796 362
2572 544 362
2574 2573 2570
2576 2572 2571
2578 2577 2575
2580 794 362
2582 542 362
2584 2583 2580
2586 2582 2581
2588 2587 2585
2590 792 362
2592 540 362
2594 2593 2590
2596 2592 2591
2598 2597 2595
2600 788 362
2602 536 362
2604 2603 2600
2606 2602 2601
2608 2607 2605
2610 790 362
2612 538 362
2614 2613 2610
2616 2612 2611
2618 2617 2615
2620 2618 2608
2622 2620 2598
2624 2622 2588
2626 2624 2578
2628 2626 2568
2630 2628 2558
2632 2630 2548
2634 2632 2538
2636 2634 2528
2638 2636 2518
2640 2638 2508
2642 2640 2498
2644 2642 2488
2646 2644 2478
2648 2646 2468
2650 2648 2458
2652 2650 2448
2654 2652 2438
2656 2654 2428
2658 2656 2418
2660 2658 2408
2662 2660 2398
2664 2662 2388
2666 2664 2378
2668 2666 2368
2670 2668 2358
2672 2670 2348
2674 2672 2338
2676 2674 2328
2678 2676 2318
2680 2678 2308
2682 2680 2298
2684 786 362
2686 2685 2682
2688 2687 1628
2690 2688 1094
2692 1628 57
2694 2692 1094
2696 1591 1588
2698 2696 1586
2700 2698 1585
2702 2700 1626
2704 2684 2682
2706 2705 2702
2708 2706 1094
2710 2702 56
2712 2710 1094
2714 1590 1589
2716 2714 1586
2718 2716 1585
2720 1090 192
2722 2720 195
2724 2722 2718
2726 1606 1586
2728 2726 1585
2730 190 189
2732 2730 192
2734 2732 195
2736 2734 2728
2738 1594 1584
2740 1598 192
2742 2740 195
2744 2742 2738
2746 2745 2737
2748 2746 2725
2750 2748 1589
2752 2751 2713
2754 2752 2709
2756 2755 2695
2758 2757 2691
2760 2758 1615
2762 2714 1587
2764 2762 1585
2766 2764 1116
2768 2767 2761
2770 2696 1587
2772 2770 1585
2774 1100 1099
2776 2774 1097
2778 2776 1094
2780 2778 2
2782 2780 2772
2784 2783 2769
2786 2785 1605
2788 2770 1584
2790 1030 194
2792 2790 2788
2794 2793 1591
2796 2794 2748
2798 2796 2709
2800 1628 1094
2802 2801 2798
2804 2803 1613
2806 2805 2783
2808 2748 1586
2810 2702 1094
2812 2811 2808
2814 2812 2691
2816 2815 1613
2818 2793 1584
2820 2818 2748
2822 2821 2811
2824 2822 2691
2826 1050 62
2828 2826 65
2830 2828 67
2832 2830 69
2834 2832 71
2836 2834 73
2838 2836 1150
2840 2838 346
2842 488 362
2844 2842 2839
2846 2845 2841
2848 2838 348
2850 490 362
2852 2850 2839
2854 2853 2849
2856 2838 350
2858 492 362
2860 2858 2839
2862 2861 2857
2864 2838 352
2866 494 362
2868 2866 2839
2870 2869 2865
2872 2838 354
2874 496 362
2876 2874 2839
2878 2877 2873
2880 1454 108
2882 2266 1455
2884 2883 2881
2886 1454 110
2888 2276 1455
2890 2889 2887
2892 1454 112
2894 2256 1455
2896 2895 2893
2898 1454 114
2900 2246 1455
2902 2901 2899
2904 1454 116
2906 2236 1455
2908 2907 2905
2910 1454 118
2912 2226 1455
2914 2913 2911
2916 1454 120
2918 2216 1455
2920 2919 2917
2922 1454 122
2924 2206 1455
2926 2925 2923
2928 514 362
2930 516 362
2932 518 362
2934 1454 38
2936 1836 1455
2938 2937 2935
2940 1454 40
2942 1844 1455
2944 2943 2941
2946 1454 42
2948 1828 1455
2950 2949 2947
2952 1454 44
2954 1820 1455
2956 2955 2953
2958 1454 46
2960 1812 1455
2962 2961 2959
2964 1454 48
2966 1804 1455
2968 2967 2965
2970 1454 50
2972 1796 1455
2974 2973 2971
2976 1454 52
2978 1788 1455
2980 2979 2977
2982 1454 124
2984 2602 1455
2986 2985 2983
2988 1454 126
2990 2612 1455
2992 2991 2989
2994 1454 128
2996 2592 1455
2998 2997 2995
3000 1454 130
3002 2582 1455
3004 3003 3001
3006 1454 132
3008 2572 1455
3010 3009 3007
3012 1454 134
3014 2562 1455
3016 3015 3013
3018 1454 136
3020 2552 1455
3022 3021 3019
3024 1454 138
3026 2542 1455
3028 3027 3025
3030 1454 140
3032 2532 1455
3034 3033 3031
3036 1454 142
3038 2522 1455
3040 3039 3037
3042 1454 144
3044 2512 1455
3046 3045 3043
3048 1454 146
3050 2502 1455
3052 3051 3049
3054 1454 148
3056 2492 1455
3058 3057 3055
3060 1454 150
3062 2482 1455
3064 3063 3061
3066 1454 152
3068 2472 1455
3070 3069 3067
3072 1454 154
3074 2462 1455
3076 3075 3073
3078 1454 156
3080 2452 1455
3082 3081 3079
3084 1454 158
3086 2442 1455
3088 3087 3085
3090 1454 160
3092 2432 1455
3094 3093 3091
3096 1454 162
3098 2422 1455
3100 3099 3097
3102 1454 164
3104 2412 1455
3106 3105 3103
3108 1454 166
3110 2402 1455
3112 3111 3109
3114 1454 168
3116 2392 1455
3118 3117 3115
3120 1454 170
3122 2382 1455
3124 3123 3121
3126 1454 172
3128 2372 1455
3130 3129 3127
3132 1454 174
3134 2362 1455
3136 3135 3133
3138 1454 176
3140 2352 1455
3142 3141 3139
3144 1454 178
3146 2342 1455
3148 3147 3145
3150 1454 180
3152 2332 1455
3154 3153 3151
3156 1454 182
3158 2322 1455
3160 3159 3157
3162 1454 184
3164 2312 1455
3166 3165 3163
3168 1454 186
3170 2302 1455
3172 3171 3169
3174 1262 346
3176 600 362
3178 3176 1263
3180 3179 3175
3182 1262 348
3184 602 362
3186 3184 1263
3188 3187 3183
3190 1262 350
3192 604 362
3194 3192 1263
3196 3195 3191
3198 1262 352
3200 606 362
3202 3200 1263
3204 3203 3199
3206 1262 354
3208 608 362
3210 3208 1263
3212 3211 3207
3214 1262 356
3216 610 362
3218 3216 1263
3220 3219 3215
3222 1262 358
3224 612 362
3226 3224 1263
3228 3227 3223
3230 1262 360
3232 614 362
3234 3232 1263
3236 3235 3231
3238 1454 228
3240 2170 1455
3242 3241 3239
3244 1454 230
3246 2180 1455
3248 3247 3245
3250 1454 232
3252 2160 1455
3254 3253 3251
3256 1454 234
3258 2150 1455
3260 3259 3257
3262 1454 236
3264 2140 1455
3266 3265 3263
3268 1454 238
3270 2130 1455
3272 3271 3269
3274 1454 240
3276 2120 1455
3278 3277 3275
3280 1454 242
3282 2110 1455
3284 3283 3281
3286 1340 63
3288 3286 65
3290 3288 67
3292 3290 69
3294 3292 71
3296 3294 73
3298 3296 1150
3300 3298 346
3302 632 362
3304 3302 3299
3306 3305 3301
3308 3298 348
3310 634 362
3312 3310 3299
3314 3313 3309
3316 3298 350
3318 636 362
3320 3318 3299
3322 3321 3317
3324 3298 352
3326 638 362
3328 3326 3299
3330 3329 3325
3332 3298 354
3334 640 362
3336 3334 3299
3338 3337 3333
3340 3298 356
3342 642 362
3344 3342 3299
3346 3345 3341
3348 3298 358
3350 644 362
3352 3350 3299
3354 3353 3349
3356 3298 360
3358 646 362
3360 3358 3299
3362 3361 3357
3364 1150 1062
3366 3364 2168
3368 3365 2264
3370 3369 3367
3372 3364 2178
3374 3365 2274
3376 3375 3373
3378 3364 2158
3380 3365 2254
3382 3381 3379
3384 3364 2148
3386 3365 2244
3388 3387 3385
3390 3364 2138
3392 3365 2234
3394 3393 3391
3396 3364 2128
3398 3365 2224
3400 3399 3397
3402 3364 2118
3404 3365 2214
3406 3405 3403
3408 3364 2108
3410 3365 2204
3412 3411 3409
3414 6 5
3416 3414 9
3418 3416 11
3420 3418 13
3422 3420 15
3424 3422 17
3426 3424 19
3428 3426 1032
3430 3428 1062
3432 3430 350
3434 664 362
3436 3434 3433
3438 1454 22
3440 1916 1455
3442 3441 3439
3444 1454 24
3446 1924 1455
3448 3447 3445
3450 1454 26
3452 1908 1455
3454 3453 3451
3456 1454 28
3458 1900 1455
3460 3459 3457
3462 1454 30
3464 1892 1455
3466 3465 3463
3468 1454 32
3470 1884 1455
3472 3471 3469
3474 1454 34
3476 1876 1455
3478 3477 3475
3480 1454 36
3482 1868 1455
3484 3483 3481
3486 686 362
3488 3487 1611
3490 3486 1016
3492 3487 1017
3494 3493 3491
3496 3494 1611
3498 3490 1015
3500 3491 1014
3502 3501 3499
3504 3503 1611
3506 694 362
3508 1454 74
3510 1996 1455
3512 3511 3509
3514 1454 76
3516 2004 1455
3518 3517 3515
3520 1454 78
3522 1988 1455
3524 3523 3521
3526 1454 80
3528 1980 1455
3530 3529 3527
3532 1454 82
3534 1972 1455
3536 3535 3533
3538 1454 84
3540 1964 1455
3542 3541 3539
3544 1454 86
3546 1956 1455
3548 3547 3545
3550 1454 88
3552 1948 1455
3554 3553 3551
3556 712 362
3558 3556 3299
3560 3559 3301
3562 714 362
3564 3562 3299
3566 3565 3309
3568 716 362
3570 3568 3299
3572 3571 3317
3574 718 362
3576 3574 3299
3578 3577 3325
3580 720 362
3582 3580 3299
3584 3583 3333
3586 722 362
3588 3586 3299
3590 3589 3341
3592 724 362
3594 3592 3299
3596 3595 3349
3598 726 362
3600 3598 3299
3602 3601 3357
3604 728 362
3606 3364 346
3608 3365 2168
3610 3609 3607
3612 3364 348
3614 3365 2178
3616 3615 3613
3618 3364 350
3620 3365 2158
3622 3621 3619
3624 3364 352
3626 3365 2148
3628 3627 3625
3630 3364 354
3632 3365 2138
3634 3633 3631
3636 3364 356
3638 3365 2128
3640 3639 3637
3642 3364 358
3644 3365 2118
3646 3645 3643
3648 3364 360
3650 3365 2108
3652 3651 3649
3654 902 746
3656 903 664
3658 3656 1064
3660 3659 3655
3662 3661 362
3664 1152 63
3666 3664 65
3668 3666 67
3670 3668 69
3672 3670 71
3674 3672 73
3676 3674 3428
3678 446 362
3680 3679 346
3682 3681 1620
3684 3682 3676
3686 1627 1620
3688 1622 1621
3690 868 362
3692 3690 2109
3694 3691 2108
3696 3695 3693
3698 866 362
3700 3698 2119
3702 3699 2118
3704 3703 3701
3706 864 362
3708 3706 2129
3710 3707 2128
3712 3711 3709
3714 862 362
3716 3714 2139
3718 3715 2138
3720 3719 3717
3722 860 362
3724 3722 2149
3726 3723 2148
3728 3727 3725
3730 858 362
3732 3730 2159
3734 3731 2158
3736 3735 3733
3738 854 362
3740 3738 2169
3742 3739 2168
3744 3743 3741
3746 856 362
3748 3746 2179
3750 3747 2178
3752 3751 3749
3754 3752 3744
3756 3754 3736
3758 3756 3728
3760 3758 3720
3762 3760 3712
3764 3762 3704
3766 3764 3696
3768 3233 3225
3770 3768 2685
3772 3216 3201
3774 3192 3176
3776 3774 3772
3778 3776 3770
3780 3232 3224
3782 3780 2684
3784 3217 3200
3786 3193 3177
3788 3786 3784
3790 3788 3782
3792 3791 3779
3794 3793 3185
3796 3794 3209
3798 3796 3766
3800 884 362
3802 3800 2205
3804 3801 2204
3806 3805 3803
3808 882 362
3810 3808 2215
3812 3809 2214
3814 3813 3811
3816 880 362
3818 3816 2225
3820 3817 2224
3822 3821 3819
3824 878 362
3826 3824 2235
3828 3825 2234
3830 3829 3827
3832 876 362
3834 3832 2245
3836 3833 2244
3838 3837 3835
3840 874 362
3842 3840 2255
3844 3841 2254
3846 3845 3843
3848 870 362
3850 3848 2265
3852 3849 2264
3854 3853 3851
3856 872 362
3858 3856 2275
3860 3857 2274
3862 3861 3859
3864 3862 3854
3866 3864 3846
3868 3866 3838
3870 3868 3830
3872 3870 3822
3874 3872 3814
3876 3874 3806
3878 3876 3798
3880 692 362
3882 3880 3878
3884 3882 344
3886 3884 3688
3888 3887 3687
3890 3889 3677
3892 3891 3685
3894 3681 1623
3896 3895 3676
3898 1627 1624
3900 3899 3689
3902 3901 3677
3904 3903 3897
3906 1454 196
3908 2076 1455
3910 3909 3907
3912 1454 198
3914 2084 1455
3916 3915 3913
3918 1454 200
3920 2068 1455
3922 3921 3919
3924 1454 202
3926 2060 1455
3928 3927 3925
3930 1454 204
3932 2052 1455
3934 3933 3931
3936 1454 206
3938 2044 1455
3940 3939 3937
3942 1454 208
3944 2036 1455
3946 3945 3943
3948 1454 210
3950 2028 1455
3952 3951 3949
3954 1248 63
3956 3954 65
3958 3956 67
3960 3958 69
3962 3960 71
3964 3962 73
3966 3964 1150
3968 3966 1678
3970 3967 1756
3972 3971 3969
3974 3966 1686
3976 3967 1764
3978 3977 3975
3980 3966 1670
3982 3967 1748
3984 3983 3981
3986 3966 1662
3988 3967 1740
3990 3989 3987
3992 3966 1654
3994 3967 1732
3996 3995 3993
3998 3966 1646
4000 3967 1724
4002 4001 3999
4004 3966 1638
4006 3967 1716
4008 4007 4005
4010 3966 1630
4012 3967 1708
4014 4013 4011
4016 2730 193
4018 4016 195
4020 4018 280
4022 4019 2600
4024 4023 4021
4026 4018 282
4028 4019 2610
4030 4029 4027
4032 4018 284
4034 4019 2590
4036 4035 4033
4038 4018 286
4040 4019 2580
4042 4041 4039
4044 4018 288
4046 4019 2570
4048 4047 4045
4050 4018 290
4052 4019 2560
4054 4053 4051
4056 4018 292
4058 4019 2550
4060 4059 4057
4062 4018 294
4064 4019 2540
4066 4065 4063
4068 4018 296
4070 4019 2530
4072 4071 4069
4074 4018 298
4076 4019 2520
4078 4077 4075
4080 4018 300
4082 4019 2510
4084 4083 4081
4086 4018 302
4088 4019 2500
4090 4089 4087
4092 4018 304
4094 4019 2490
4096 4095 4093
4098 4018 306
4100 4019 2480
4102 4101 4099
4104 4018 308
4106 4019 2470
4108 4107 4105
4110 4018 310
4112 4019 2460
4114 4113 4111
4116 4018 312
4118 4019 2450
4120 4119 4117
4122 4018 314
4124 4019 2440
4126 4125 4123
4128 4018 316
4130 4019 2430
4132 4131 4129
4134 4018 318
4136 4019 2420
4138 4137 4135
4140 4018 320
4142 4019 2410
4144 4143 4141
4146 4018 322
4148 4019 2400
4150 4149 4147
4152 4018 324
4154 4019 2390
4156 4155 4153
4158 4018 326
4160 4019 2380
4162 4161 4159
4164 4018 328
4166 4019 2370
4168 4167 4165
4170 4018 330
4172 4019 2360
4174 4173 4171
4176 4018 332
4178 4019 2350
4180 4179 4177
4182 4018 334
4184 4019 2340
4186 4185 4183
4188 4018 336
4190 4019 2330
4192 4191 4189
4194 4018 338
4196 4019 2320
4198 4197 4195
4200 4018 340
4202 4019 2310
4204 4203 4201
4206 4018 342
4208 4019 2300
4210 4209 4207
4212 4018 246
4214 4019 3738
4216 4215 4213
4218 4018 248
4220 4019 3746
4222 4221 4219
4224 4018 250
4226 4019 3730
4228 4227 4225
4230 4018 252
4232 4019 3722
4234 4233 4231
4236 4018 254
4238 4019 3714
4240 4239 4237
4242 4018 256
4244 4019 3706
4246 4245 4243
4248 4018 258
4250 4019 3698
4252 4251 4249
4254 4018 260
4256 4019 3690
4258 4257 4255
4260 4018 262
4262 4019 3848
4264 4263 4261
4266 4018 264
4268 4019 3856
4270 4269 4267
4272 4018 266
4274 4019 3840
4276 4275 4273
4278 4018 268
4280 4019 3832
4282 4281 4279
4284 4018 270
4286 4019 3824
4288 4287 4285
4290 4018 272
4292 4019 3816
4294 4293 4291
4296 4018 274
4298 4019 3808
4300 4299 4297
4302 4018 276
4304 4019 3800
4306 4305 4303
4308 3966 346
4310 3967 1678
4312 4311 4309
4314 3966 348
4316 3967 1686
4318 4317 4315
4320 3966 350
4322 3967 1670
4324 4323 4321
4326 3966 352
4328 3967 1662
4330 4329 4327
4332 3966 354
4334 3967 1654
4336 4335 4333
4338 3966 356
4340 3967 1646
4342 4341 4339
4344 3966 358
4346 3967 1638
4348 4347 4345
4350 3966 360
4352 3967 1630
4354 4353 4351
4356 904 362
4358 906 362
4360 908 362
4362 1092 195
4364 4362 3426
4366 4364 1164
4368 1623 1621
4370 4368 4366
4372 4371 4361
4374 2168 1104
4376 910 362
4378 4377 1113
4380 4379 1105
4382 4381 4375
4384 2178 1104
4386 912 362
4388 4387 1113
4390 4389 1105
4392 4391 4385
4394 2158 1104
4396 914 362
4398 4396 1113
4400 4398 1105
4402 4401 4395
4404 4371 916
4406 4404 362
4408 4370 280
4410 4409 4407
4412 4371 918
4414 4412 362
4416 4370 282
4418 4417 4415
4420 4371 920
4422 4420 362
4424 4370 284
4426 4425 4423
4428 4371 922
4430 4428 362
4432 4370 286
4434 4433 4431
4436 4371 924
4438 4436 362
4440 4370 288
4442 4441 4439
4444 4371 926
4446 4444 362
4448 4370 290
4450 4449 4447
4452 4371 928
4454 4452 362
4456 4370 292
4458 4457 4455
4460 4371 930
4462 4460 362
4464 4370 294
4466 4465 4463
4468 4371 932
4470 4468 362
4472 4370 296
4474 4473 4471
4476 4371 934
4478 4476 362
4480 4370 298
4482 4481 4479
4484 4371 936
4486 4484 362
4488 4370 300
4490 4489 4487
4492 4371 938
4494 4492 362
4496 4370 302
4498 4497 4495
4500 4371 940
4502 4500 362
4504 4370 304
4506 4505 4503
4508 4371 942
4510 4508 362
4512 4370 306
4514 4513 4511
4516 4371 944
4518 4516 362
4520 4370 308
4522 4521 4519
4524 4371 946
4526 4524 362
4528 4370 310
4530 4529 4527
4532 4371 948
4534 4532 362
4536 4370 312
4538 4537 4535
4540 4371 950
4542 4540 362
4544 4370 314
4546 4545 4543
4548 4371 952
4550 4548 362
4552 4370 316
4554 4553 4551
4556 4371 954
4558 4556 362
4560 4370 318
4562 4561 4559
4564 4371 956
4566 4564 362
4568 4370 320
4570 4569 4567
4572 4371 958
4574 4572 362
4576 4370 322
4578 4577 4575
4580 4371 960
4582 4580 362
4584 4370 324
4586 4585 4583
4588 4371 962
4590 4588 362
4592 4370 326
4594 4593 4591
4596 4371 964
4598 4596 362
4600 4370 328
4602 4601 4599
4604 4371 966
4606 4604 362
4608 4370 330
4610 4609 4607
4612 4371 968
4614 4612 362
4616 4370 332
4618 4617 4615
4620 4371 970
4622 4620 362
4624 4370 334
4626 4625 4623
4628 4371 972
4630 4628 362
4632 4370 336
4634 4633 4631
4636 4371 974
4638 4636 362
4640 4370 338
4642 4641 4639
4644 4371 976
4646 4644 362
4648 4370 340
4650 4649 4647
4652 4371 978
4654 4652 362
4656 4370 342
4658 4657 4655
4660 980 362
4662 359 356
4664 4662 361
4666 350 346
4668 4666 353
4670 4668 4664
4672 358 357
4674 4672 360
4676 351 347
4678 4676 352
4680 4678 4674
4682 4681 4671
4684 4683 349
4686 4684 355
4688 4686 1262
4690 4689 4661
4692 352 348
4694 4692 4666
4696 4694 355
4698 4696 356
4700 4698 358
4702 4700 3230
4704 4703 4691
4706 982 362
4708 4706 4689
4710 4709 4703
4712 3430 348
4714 1138 11
4716 4714 13
4718 4716 15
4720 4718 17
4722 4720 1032
4724 4362 3424
4726 4724 4369
4728 4727 4723
4730 4729 19
4732 984 362
4734 1072 1064
4736 4735 4732
4738 4737 4731
4740 4739 4713
4742 986 362
4744 1110 1097
4746 4744 1094
4748 3562 3557
4750 4748 3569
4752 4750 3575
4754 4752 3581
4756 4754 3587
4758 4756 3593
4760 4758 3599
4762 4760 4746
4764 3562 3556
4766 4764 3569
4768 4766 3575
4770 4768 3581
4772 4770 3587
4774 4772 3593
4776 4774 3599
4778 4776 4746
4780 1101 1098
4782 4780 1097
4784 4782 1094
4786 4784 90
4788 4787 1109
4790 4788 4779
4792 4790 1098
4794 2149 2139
4796 4794 2129
4798 4796 2118
4800 4798 2109
4802 4800 4778
4804 4803 4793
4806 4804 4763
4808 4758 3598
4810 4808 4746
4812 2781 1100
4814 4812 4790
4816 4815 4803
4818 4816 4811
4820 4801 4778
4822 1117 1096
4824 4823 4821
4826 994 362
4828 996 362
4830 4829 1085
4832 4831 1064
4834 4828 2781
4836 4835 4787
4838 4837 1065
4840 4839 4833
4842 1354 346
4844 1356 1355
4846 4845 4843
4848 1354 348
4850 1366 1355
4852 4851 4849
4854 1354 350
4856 1376 1355
4858 4857 4855
4860 1354 352
4862 1386 1355
4864 4863 4861
4866 1354 354
4868 1396 1355
4870 4869 4867
4872 1354 356
4874 1406 1355
4876 4875 4873
4878 1354 358
4880 1416 1355
4882 4881 4879
4884 1354 360
4886 1426 1355
4888 4887 4885
i0 controllable_featNWCClass_conc
i1 controllable_bank_abs<0>
i2 controllable_bank_abs<1>
i3 controllable_bank_abs<2>
i4 controllable_bank_abs<3>
i5 controllable_bank_abs<4>
i6 controllable_bank_abs<5>
i7 controllable_bank_abs<6>
i8 controllable_bank_abs<7>
i9 controllable_cmdErr_conc
i10 i_reqLBA3_abs<0>
i11 i_reqLBA3_abs<1>
i12 i_reqLBA3_abs<2>
i13 i_reqLBA3_abs<3>
i14 i_reqLBA3_abs<4>
i15 i_reqLBA3_abs<5>
i16 i_reqLBA3_abs<6>
i17 i_reqLBA3_abs<7>
i18 i_reqLBA2_abs<0>
i19 i_reqLBA2_abs<1>
i20 i_reqLBA2_abs<2>
i21 i_reqLBA2_abs<3>
i22 i_reqLBA2_abs<4>
i23 i_reqLBA2_abs<5>
i24 i_reqLBA2_abs<6>
i25 i_reqLBA2_abs<7>
i26 controllable_busMasterClass_conc
i27 i_transSuccess_conc
i28 controllable_addr_abs<0>
i29 controllable_addr_abs<1>
i30 controllable_addr_abs<2>
i31 controllable_addr_abs<3>
i32 controllable_addr_abs<4>
i33 controllable_addr_abs<5>
i34 controllable_addr_abs<6>
i35 controllable_addr_abs<7>
i36 i_reqLBA4_abs<0>
i37 i_reqLBA4_abs<1>
i38 i_reqLBA4_abs<2>
i39 i_reqLBA4_abs<3>
i40 i_reqLBA4_abs<4>
i41 i_reqLBA4_abs<5>
i42 i_reqLBA4_abs<6>
i43 i_reqLBA4_abs<7>
i44 controllable_featWCClass_conc
i45 i_reqLBA1_abs<0>
i46 i_reqLBA1_abs<1>
i47 i_reqLBA1_abs<2>
i48 i_reqLBA1_abs<3>
i49 i_reqLBA1_abs<4>
i50 i_reqLBA1_abs<5>
i51 i_reqLBA1_abs<6>
i52 i_reqLBA1_abs<7>
i53 i_reqSect1_abs<0>
i54 i_reqSect1_abs<1>
i55 i_reqSect1_abs<2>
i56 i_reqSect1_abs<3>
i57 i_reqSect1_abs<4>
i58 i_reqSect1_abs<5>
i59 i_reqSect1_abs<6>
i60 i_reqSect1_abs<7>
i61 i_reqBuf_abs<0>
i62 i_reqBuf_abs<1>
i63 i_reqBuf_abs<2>
i64 i_reqBuf_abs<3>
i65 i_reqBuf_abs<4>
i66 i_reqBuf_abs<5>
i67 i_reqBuf_abs<6>
i68 i_reqBuf_abs<7>
i69 i_reqBuf_abs<8>
i70 i_reqBuf_abs<9>
i71 i_reqBuf_abs<10>
i72 i_reqBuf_abs<11>
i73 i_reqBuf_abs<12>
i74 i_reqBuf_abs<13>
i75 i_reqBuf_abs<14>
i76 i_reqBuf_abs<15>
i77 i_reqBuf_abs<16>
i78 i_reqBuf_abs<17>
i79 i_reqBuf_abs<18>
i80 i_reqBuf_abs<19>
i81 i_reqBuf_abs<20>
i82 i_reqBuf_abs<21>
i83 i_reqBuf_abs<22>
i84 i_reqBuf_abs<23>
i85 i_reqBuf_abs<24>
i86 i_reqBuf_abs<25>
i87 i_reqBuf_abs<26>
i88 i_reqBuf_abs<27>
i89 i_reqBuf_abs<28>
i90 i_reqBuf_abs<29>
i91 i_reqBuf_abs<30>
i92 i_reqBuf_abs<31>
i93 controllable_tag_conc<0>
i94 controllable_tag_conc<1>
i95 controllable_tag_conc<2>
i96 controllable_tag_conc<3>
i97 i_reqLBA5_abs<0>
i98 i_reqLBA5_abs<1>
i99 i_reqLBA5_abs<2>
i100 i_reqLBA5_abs<3>
i101 i_reqLBA5_abs<4>
i102 i_reqLBA5_abs<5>
i103 i_reqLBA5_abs<6>
i104 i_reqLBA5_abs<7>
i105 i_reqLBA0_abs<0>
i106 i_reqLBA0_abs<1>
i107 i_reqLBA0_abs<2>
i108 i_reqLBA0_abs<3>
i109 i_reqLBA0_abs<4>
i110 i_reqLBA0_abs<5>
i111 i_reqLBA0_abs<6>
i112 i_reqLBA0_abs<7>
i113 i_reqSect0_abs<0>
i114 i_reqSect0_abs<1>
i115 i_reqSect0_abs<2>
i116 i_reqSect0_abs<3>
i117 i_reqSect0_abs<4>
i118 i_reqSect0_abs<5>
i119 i_reqSect0_abs<6>
i120 i_reqSect0_abs<7>
i121 i_osReqType_conc
i122 controllable_fillPrdNSect_abs<0>
i123 controllable_fillPrdNSect_abs<1>
i124 controllable_fillPrdNSect_abs<2>
i125 controllable_fillPrdNSect_abs<3>
i126 controllable_fillPrdNSect_abs<4>
i127 controllable_fillPrdNSect_abs<5>
i128 controllable_fillPrdNSect_abs<6>
i129 controllable_fillPrdNSect_abs<7>
i130 controllable_fillPrdNSect_abs<8>
i131 controllable_fillPrdNSect_abs<9>
i132 controllable_fillPrdNSect_abs<10>
i133 controllable_fillPrdNSect_abs<11>
i134 controllable_fillPrdNSect_abs<12>
i135 controllable_fillPrdNSect_abs<13>
i136 controllable_fillPrdNSect_abs<14>
i137 controllable_fillPrdNSect_abs<15>
i138 controllable_featXFRClass_conc
i139 controllable_fillPrdAddr_abs<0>
i140 controllable_fillPrdAddr_abs<1>
i141 controllable_fillPrdAddr_abs<2>
i142 controllable_fillPrdAddr_abs<3>
i143 controllable_fillPrdAddr_abs<4>
i144 controllable_fillPrdAddr_abs<5>
i145 controllable_fillPrdAddr_abs<6>
i146 controllable_fillPrdAddr_abs<7>
i147 controllable_fillPrdAddr_abs<8>
i148 controllable_fillPrdAddr_abs<9>
i149 controllable_fillPrdAddr_abs<10>
i150 controllable_fillPrdAddr_abs<11>
i151 controllable_fillPrdAddr_abs<12>
i152 controllable_fillPrdAddr_abs<13>
i153 controllable_fillPrdAddr_abs<14>
i154 controllable_fillPrdAddr_abs<15>
i155 controllable_fillPrdAddr_abs<16>
i156 controllable_fillPrdAddr_abs<17>
i157 controllable_fillPrdAddr_abs<18>
i158 controllable_fillPrdAddr_abs<19>
i159 controllable_fillPrdAddr_abs<20>
i160 controllable_fillPrdAddr_abs<21>
i161 controllable_fillPrdAddr_abs<22>
i162 controllable_fillPrdAddr_abs<23>
i163 controllable_fillPrdAddr_abs<24>
i164 controllable_fillPrdAddr_abs<25>
i165 controllable_fillPrdAddr_abs<26>
i166 controllable_fillPrdAddr_abs<27>
i167 controllable_fillPrdAddr_abs<28>
i168 controllable_fillPrdAddr_abs<29>
i169 controllable_fillPrdAddr_abs<30>
i170 controllable_fillPrdAddr_abs<31>
i171 controllable_dmaStartClass_conc
i172 controllable_write8_val_abs<0>
i173 controllable_write8_val_abs<1>
i174 controllable_write8_val_abs<2>
i175 controllable_write8_val_abs<3>
i176 controllable_write8_val_abs<4>
i177 controllable_write8_val_abs<5>
i178 controllable_write8_val_abs<6>
i179 controllable_write8_val_abs<7>
l0 n363
l1 state_regStatus_ERR_conc_out
l2 state_pioDMA_conc_out
l3 state_regBMStatus_resv_conc<0>_out
l4 state_regBMStatus_resv_conc<1>_out
l5 state_regStatus_obs_conc<0>_out
l6 state_regStatus_obs_conc<1>_out
l7 state_regBMStatus_ACTV_conc_out
l8 state_regLBAMid1_abs<0>_out
l9 state_regLBAMid1_abs<1>_out
l10 state_regLBAMid1_abs<2>_out
l11 state_regLBAMid1_abs<3>_out
l12 state_regLBAMid1_abs<4>_out
l13 state_regLBAMid1_abs<5>_out
l14 state_regLBAMid1_abs<6>_out
l15 state_regLBAMid1_abs<7>_out
l16 state_stInternal_conc<0>_out
l17 state_stInternal_conc<1>_out
l18 state_regLBAMid0_abs<0>_out
l19 state_regLBAMid0_abs<1>_out
l20 state_regLBAMid0_abs<2>_out
l21 state_regLBAMid0_abs<3>_out
l22 state_regLBAMid0_abs<4>_out
l23 state_regLBAMid0_abs<5>_out
l24 state_regLBAMid0_abs<6>_out
l25 state_regLBAMid0_abs<7>_out
l26 state_regLBAHigh1_abs<0>_out
l27 state_regLBAHigh1_abs<1>_out
l28 state_regLBAHigh1_abs<2>_out
l29 state_regLBAHigh1_abs<3>_out
l30 state_regLBAHigh1_abs<4>_out
l31 state_regLBAHigh1_abs<5>_out
l32 state_regLBAHigh1_abs<6>_out
l33 state_regLBAHigh1_abs<7>_out
l34 state_regError_abs<0>_out
l35 state_regError_abs<1>_out
l36 state_regError_abs<2>_out
l37 state_regError_abs<3>_out
l38 state_regError_abs<4>_out
l39 state_regError_abs<5>_out
l40 state_regError_abs<6>_out
l41 state_regError_abs<7>_out
l42 state_regBMCommand_Start_abs_out
l43 state_os_lba0_abs<0>_out
l44 state_os_lba0_abs<1>_out
l45 state_os_lba0_abs<2>_out
l46 state_os_lba0_abs<3>_out
l47 state_os_lba0_abs<4>_out
l48 state_os_lba0_abs<5>_out
l49 state_os_lba0_abs<6>_out
l50 state_os_lba0_abs<7>_out
l51 state_os_lba1_abs<0>_out
l52 state_os_lba1_abs<1>_out
l53 state_os_lba1_abs<2>_out
l54 state_os_lba1_abs<3>_out
l55 state_os_lba1_abs<4>_out
l56 state_os_lba1_abs<5>_out
l57 state_os_lba1_abs<6>_out
l58 state_os_lba1_abs<7>_out
l59 state_osState_conc<0>_out
l60 state_osState_conc<1>_out
l61 state_osState_conc<2>_out
l62 state_osState_conc<3>_out
l63 state_regDev_LBExt_abs<0>_out
l64 state_regDev_LBExt_abs<1>_out
l65 state_regDev_LBExt_abs<2>_out
l66 state_regDev_LBExt_abs<3>_out
l67 state_regDev_LBExt_abs<4>_out
l68 state_os_sect1_abs<0>_out
l69 state_os_sect1_abs<1>_out
l70 state_os_sect1_abs<2>_out
l71 state_os_sect1_abs<3>_out
l72 state_os_sect1_abs<4>_out
l73 state_os_sect1_abs<5>_out
l74 state_os_sect1_abs<6>_out
l75 state_os_sect1_abs<7>_out
l76 state_readPrd_conc_out
l77 state_regStatus_DRDY_conc_out
l78 state_srstTimerSignalled_conc_out
l79 state_os_lba2_abs<0>_out
l80 state_os_lba2_abs<1>_out
l81 state_os_lba2_abs<2>_out
l82 state_os_lba2_abs<3>_out
l83 state_os_lba2_abs<4>_out
l84 state_os_lba2_abs<5>_out
l85 state_os_lba2_abs<6>_out
l86 state_os_lba2_abs<7>_out
l87 state_os_buf_abs<0>_out
l88 state_os_buf_abs<1>_out
l89 state_os_buf_abs<2>_out
l90 state_os_buf_abs<3>_out
l91 state_os_buf_abs<4>_out
l92 state_os_buf_abs<5>_out
l93 state_os_buf_abs<6>_out
l94 state_os_buf_abs<7>_out
l95 state_os_buf_abs<8>_out
l96 state_os_buf_abs<9>_out
l97 state_os_buf_abs<10>_out
l98 state_os_buf_abs<11>_out
l99 state_os_buf_abs<12>_out
l100 state_os_buf_abs<13>_out
l101 state_os_buf_abs<14>_out
l102 state_os_buf_abs<15>_out
l103 state_os_buf_abs<16>_out
l104 state_os_buf_abs<17>_out
l105 state_os_buf_abs<18>_out
l106 state_os_buf_abs<19>_out
l107 state_os_buf_abs<20>_out
l108 state_os_buf_abs<21>_out
l109 state_os_buf_abs<22>_out
l110 state_os_buf_abs<23>_out
l111 state_os_buf_abs<24>_out
l112 state_os_buf_abs<25>_out
l113 state_os_buf_abs<26>_out
l114 state_os_buf_abs<27>_out
l115 state_os_buf_abs<28>_out
l116 state_os_buf_abs<29>_out
l117 state_os_buf_abs<30>_out
l118 state_os_buf_abs<31>_out
l119 state_regCommand_abs<0>_out
l120 state_regCommand_abs<1>_out
l121 state_regCommand_abs<2>_out
l122 state_regCommand_abs<3>_out
l123 state_regCommand_abs<4>_out
l124 state_regCommand_abs<5>_out
l125 state_regCommand_abs<6>_out
l126 state_regCommand_abs<7>_out
l127 state_os_sect0_abs<0>_out
l128 state_os_sect0_abs<1>_out
l129 state_os_sect0_abs<2>_out
l130 state_os_sect0_abs<3>_out
l131 state_os_sect0_abs<4>_out
l132 state_os_sect0_abs<5>_out
l133 state_os_sect0_abs<6>_out
l134 state_os_sect0_abs<7>_out
l135 state_regFeature1_abs<0>_out
l136 state_regFeature1_abs<1>_out
l137 state_regFeature1_abs<2>_out
l138 state_regFeature1_abs<3>_out
l139 state_regFeature1_abs<4>_out
l140 state_regFeature1_abs<5>_out
l141 state_regFeature1_abs<6>_out
l142 state_regFeature1_abs<7>_out
l143 state_regSectors1_abs<0>_out
l144 state_regSectors1_abs<1>_out
l145 state_regSectors1_abs<2>_out
l146 state_regSectors1_abs<3>_out
l147 state_regSectors1_abs<4>_out
l148 state_regSectors1_abs<5>_out
l149 state_regSectors1_abs<6>_out
l150 state_regSectors1_abs<7>_out
l151 state_regBMStatus_IRQ_conc_out
l152 state_regControl_HOB_conc_out
l153 state_os_lba3_abs<0>_out
l154 state_os_lba3_abs<1>_out
l155 state_os_lba3_abs<2>_out
l156 state_os_lba3_abs<3>_out
l157 state_os_lba3_abs<4>_out
l158 state_os_lba3_abs<5>_out
l159 state_os_lba3_abs<6>_out
l160 state_os_lba3_abs<7>_out
l161 state_regBMStatus_DRV1CAP_conc_out
l162 fair_cnt<0>_out
l163 fair_cnt<1>_out
l164 fair_cnt<2>_out
l165 state_regDev_LBA_abs_out
l166 state_regBMStatus_SMPLX_conc_out
l167 state_os_lba4_abs<0>_out
l168 state_os_lba4_abs<1>_out
l169 state_os_lba4_abs<2>_out
l170 state_os_lba4_abs<3>_out
l171 state_os_lba4_abs<4>_out
l172 state_os_lba4_abs<5>_out
l173 state_os_lba4_abs<6>_out
l174 state_os_lba4_abs<7>_out
l175 state_regFeature0_abs<0>_out
l176 state_regFeature0_abs<1>_out
l177 state_regFeature0_abs<2>_out
l178 state_regFeature0_abs<3>_out
l179 state_regFeature0_abs<4>_out
l180 state_regFeature0_abs<5>_out
l181 state_regFeature0_abs<6>_out
l182 state_regFeature0_abs<7>_out
l183 state_regStatus_DRQ_conc_out
l184 state_regSectors0_abs<0>_out
l185 state_regSectors0_abs<1>_out
l186 state_regSectors0_abs<2>_out
l187 state_regSectors0_abs<3>_out
l188 state_regSectors0_abs<4>_out
l189 state_regSectors0_abs<5>_out
l190 state_regSectors0_abs<6>_out
l191 state_regSectors0_abs<7>_out
l192 state_irqAsserted_conc_out
l193 state_stDMACmd_conc<0>_out
l194 state_stDMACmd_conc<1>_out
l195 state_os_lba5_abs<0>_out
l196 state_os_lba5_abs<1>_out
l197 state_os_lba5_abs<2>_out
l198 state_os_lba5_abs<3>_out
l199 state_os_lba5_abs<4>_out
l200 state_os_lba5_abs<5>_out
l201 state_os_lba5_abs<6>_out
l202 state_os_lba5_abs<7>_out
l203 state_regLBALow1_abs<0>_out
l204 state_regLBALow1_abs<1>_out
l205 state_regLBALow1_abs<2>_out
l206 state_regLBALow1_abs<3>_out
l207 state_regLBALow1_abs<4>_out
l208 state_regLBALow1_abs<5>_out
l209 state_regLBALow1_abs<6>_out
l210 state_regLBALow1_abs<7>_out
l211 state_regControl_SRST_conc_out
l212 state_regBMCommand_RW_abs_out
l213 state_bufAddr_abs<0>_out
l214 state_bufAddr_abs<1>_out
l215 state_bufAddr_abs<2>_out
l216 state_bufAddr_abs<3>_out
l217 state_bufAddr_abs<4>_out
l218 state_bufAddr_abs<5>_out
l219 state_bufAddr_abs<6>_out
l220 state_bufAddr_abs<7>_out
l221 state_bufAddr_abs<8>_out
l222 state_bufAddr_abs<9>_out
l223 state_bufAddr_abs<10>_out
l224 state_bufAddr_abs<11>_out
l225 state_bufAddr_abs<12>_out
l226 state_bufAddr_abs<13>_out
l227 state_bufAddr_abs<14>_out
l228 state_bufAddr_abs<15>_out
l229 state_bufAddr_abs<16>_out
l230 state_bufAddr_abs<17>_out
l231 state_bufAddr_abs<18>_out
l232 state_bufAddr_abs<19>_out
l233 state_bufAddr_abs<20>_out
l234 state_bufAddr_abs<21>_out
l235 state_bufAddr_abs<22>_out
l236 state_bufAddr_abs<23>_out
l237 state_bufAddr_abs<24>_out
l238 state_bufAddr_abs<25>_out
l239 state_bufAddr_abs<26>_out
l240 state_bufAddr_abs<27>_out
l241 state_bufAddr_abs<28>_out
l242 state_bufAddr_abs<29>_out
l243 state_bufAddr_abs<30>_out
l244 state_bufAddr_abs<31>_out
l245 state_regBMStatus_DRV0CAP_conc_out
l246 state_bufSectors_abs<0>_out
l247 state_bufSectors_abs<1>_out
l248 state_bufSectors_abs<2>_out
l249 state_bufSectors_abs<3>_out
l250 state_bufSectors_abs<4>_out
l251 state_bufSectors_abs<5>_out
l252 state_bufSectors_abs<6>_out
l253 state_bufSectors_abs<7>_out
l254 state_bufSectors_abs<8>_out
l255 state_bufSectors_abs<9>_out
l256 state_bufSectors_abs<10>_out
l257 state_bufSectors_abs<11>_out
l258 state_bufSectors_abs<12>_out
l259 state_bufSectors_abs<13>_out
l260 state_bufSectors_abs<14>_out
l261 state_bufSectors_abs<15>_out
l262 state_regLBALow0_abs<0>_out
l263 state_regLBALow0_abs<1>_out
l264 state_regLBALow0_abs<2>_out
l265 state_regLBALow0_abs<3>_out
l266 state_regLBALow0_abs<4>_out
l267 state_regLBALow0_abs<5>_out
l268 state_regLBALow0_abs<6>_out
l269 state_regLBALow0_abs<7>_out
l270 state_regControl_NIEn_conc_out
l271 state_regStatus_BSY_conc<0>_out
l272 state_regStatus_BSY_conc<1>_out
l273 state_prdValid_conc_out
l274 state_transferMode_abs<0>_out
l275 state_transferMode_abs<1>_out
l276 state_transferMode_abs<2>_out
l277 state_regBMPRD_abs<0>_out
l278 state_regBMPRD_abs<1>_out
l279 state_regBMPRD_abs<2>_out
l280 state_regBMPRD_abs<3>_out
l281 state_regBMPRD_abs<4>_out
l282 state_regBMPRD_abs<5>_out
l283 state_regBMPRD_abs<6>_out
l284 state_regBMPRD_abs<7>_out
l285 state_regBMPRD_abs<8>_out
l286 state_regBMPRD_abs<9>_out
l287 state_regBMPRD_abs<10>_out
l288 state_regBMPRD_abs<11>_out
l289 state_regBMPRD_abs<12>_out
l290 state_regBMPRD_abs<13>_out
l291 state_regBMPRD_abs<14>_out
l292 state_regBMPRD_abs<15>_out
l293 state_regBMPRD_abs<16>_out
l294 state_regBMPRD_abs<17>_out
l295 state_regBMPRD_abs<18>_out
l296 state_regBMPRD_abs<19>_out
l297 state_regBMPRD_abs<20>_out
l298 state_regBMPRD_abs<21>_out
l299 state_regBMPRD_abs<22>_out
l300 state_regBMPRD_abs<23>_out
l301 state_regBMPRD_abs<24>_out
l302 state_regBMPRD_abs<25>_out
l303 state_regBMPRD_abs<26>_out
l304 state_regBMPRD_abs<27>_out
l305 state_regBMPRD_abs<28>_out
l306 state_regBMPRD_abs<29>_out
l307 state_regBMPRD_abs<30>_out
l308 state_regBMPRD_abs<31>_out
l309 state_stCommand_conc<0>_out
l310 state_stCommand_conc<1>_out
l311 state_regBMStatus_ERR_conc_out
l312 state_regStatus_DF_conc_out
l313 state_setFeatState_conc<0>_out
l314 state_setFeatState_conc<1>_out
l315 state_setFeatState_conc<2>_out
l316 state_regStatus_bit4_conc_out
l317 state_wce_conc_out
l318 state_regLBAHigh0_abs<0>_out
l319 state_regLBAHigh0_abs<1>_out
l320 state_regLBAHigh0_abs<2>_out
l321 state_regLBAHigh0_abs<3>_out
l322 state_regLBAHigh0_abs<4>_out
l323 state_regLBAHigh0_abs<5>_out
l324 state_regLBAHigh0_abs<6>_out
l325 state_regLBAHigh0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:19 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_a6.v   ---gives--> driver_a6.mv
> abc -c "read_blif_mv driver_a6.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_a6y.aig"   ---gives--> driver_a6y.aig
> aigtoaig driver_a6y.aig driver_a6y.aag   ---gives--> driver_a6y.aag (this file)
Content of driver_a6.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_cmdErr_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_cmdErr_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [2:0] state_transferMode_abs;
reg state_pioDMA_conc ;
reg state_wce_conc ;
reg state_irqAsserted_conc ;
reg [1:0] state_stInternal_conc ;
reg [1:0] state_stDMACmd_conc ;
reg [1:0] state_stCommand_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regFeature1_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg [4:0] state_regDev_LBExt_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regError_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regControl_NIEn_conc ;
reg state_regControl_SRST_conc ;
reg state_regControl_HOB_conc ;
reg state_regStatus_ERR_conc ;
reg [1:0] state_regStatus_obs_conc ;
reg state_regStatus_DRQ_conc ;
reg state_regStatus_bit4_conc ;
reg state_regStatus_DF_conc ;
reg state_regStatus_DRDY_conc ;
reg [1:0] state_regStatus_BSY_conc ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg state_regBMStatus_ACTV_conc ;
reg state_regBMStatus_ERR_conc ;
reg state_regBMStatus_IRQ_conc ;
reg [1:0] state_regBMStatus_resv_conc ;
reg state_regBMStatus_DRV0CAP_conc ;
reg state_regBMStatus_DRV1CAP_conc ;
reg state_regBMStatus_SMPLX_conc ;
reg [31:0] state_regBMPRD_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;
reg state_readPrd_conc ;
reg state_prdValid_conc ;
reg state_srstTimerSignalled_conc ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [2:0] next_state_transferMode_abs;
wire next_state_pioDMA_conc ;
wire next_state_wce_conc ;
wire next_state_irqAsserted_conc ;
wire [1:0] next_state_stInternal_conc ;
wire [1:0] next_state_stDMACmd_conc ;
wire [1:0] next_state_stCommand_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regFeature1_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire [4:0] next_state_regDev_LBExt_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regError_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regControl_NIEn_conc ;
wire next_state_regControl_SRST_conc ;
wire next_state_regControl_HOB_conc ;
wire next_state_regStatus_ERR_conc ;
wire [1:0] next_state_regStatus_obs_conc ;
wire next_state_regStatus_DRQ_conc ;
wire next_state_regStatus_bit4_conc ;
wire next_state_regStatus_DF_conc ;
wire next_state_regStatus_DRDY_conc ;
wire [1:0] next_state_regStatus_BSY_conc ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire next_state_regBMStatus_ACTV_conc ;
wire next_state_regBMStatus_ERR_conc ;
wire next_state_regBMStatus_IRQ_conc ;
wire [1:0] next_state_regBMStatus_resv_conc ;
wire next_state_regBMStatus_DRV0CAP_conc ;
wire next_state_regBMStatus_DRV1CAP_conc ;
wire next_state_regBMStatus_SMPLX_conc ;
wire [31:0] next_state_regBMPRD_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;
wire next_state_readPrd_conc ;
wire next_state_prdValid_conc ;
wire next_state_srstTimerSignalled_conc ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regFeature1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature1_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBExt_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[4:0] : state_regDev_LBExt_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_stCommand_conc    = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? ((controllable_write8_val_abs == `CMD_SET_FEATURE) ? `set_features_cmd : ((controllable_write8_val_abs == `CMD_READ_DMA_EXT || controllable_write8_val_abs == `CMD_WRITE_DMA_EXT) ? `dma_cmd : state_stCommand_conc)) : state_stCommand_conc;
assign next_state_regControl_NIEn_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[1:1] : state_regControl_NIEn_conc;
assign next_state_regControl_HOB_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[7:7] : ((controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && (controllable_addr_abs==`REG_FEATURE0 || controllable_addr_abs==`REG_SECTORS || controllable_addr_abs==`REG_LBA_LOW || controllable_addr_abs==`REG_LBA_MID || controllable_addr_abs==`REG_LBA_HIGH)) ? 0 : state_regControl_HOB_conc);
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;
assign next_state_regBMPRD_abs = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_regBMPRD_abs : controllable_fillPrdAddr_abs) : state_regBMPRD_abs;
assign next_state_prdValid_conc = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_prdValid_conc : 1) : state_prdValid_conc;
assign next_state_pioDMA_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 0 : state_pioDMA_conc) :
               state_pioDMA_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? 0 : state_pioDMA_conc)
             );
assign next_state_wce_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 1 : state_wce_conc) :
               state_wce_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC  && controllable_featWCClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC && controllable_featNWCClass_conc==1) ? 0 : state_wce_conc)
             );

assign next_state_stInternal_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1) ? `reset_ready : ((state_stInternal_conc == `reset_ready) ? `idle : state_stInternal_conc)) :
               state_stInternal_conc
             ) :
             (
              (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD) ? `command : state_stInternal_conc
             );

assign next_state_irqAsserted_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_NIEn_conc==0 && state_regBMStatus_IRQ_conc!=0) ? 1 : ((state_regControl_NIEn_conc==0) ? 0 : state_irqAsserted_conc);

assign next_state_regBMStatus_ERR_conc = (controllable_tag_conc==`write8  && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[1:1]==1) ? 0 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`REG_BM_COMMAND && (state_stDMACmd_conc != `wait_bm_ready || state_stDMACmd_conc != `dma_read)) ? 1 :
                    ((controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && state_stDMACmd_conc != `wait_bm_ready) ? 1 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ? 0 : state_regBMStatus_ERR_conc)));

assign next_state_regBMStatus_IRQ_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[2:2]==1) ? 0 : state_regBMStatus_IRQ_conc;
assign next_state_regBMStatus_DRV0CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[5:5] : state_regBMStatus_DRV0CAP_conc;
assign next_state_regBMStatus_DRV1CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[6:6] : state_regBMStatus_DRV1CAP_conc;



assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_transferMode_abs = (state_setFeatState_conc==`setFeatXFR0) ? state_regSectors0_abs[2:0] :
                 ((state_setFeatState_conc==`setFeatXFR1) ? 3 : state_transferMode_abs);

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

assign next_state_regControl_SRST_conc = 0;

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 6) || controllable_tag_conc >= 10;

initial
 begin
  state_transferMode_abs = 0;
  state_pioDMA_conc = 0;
  state_wce_conc = 0;
  state_irqAsserted_conc = 0;
  state_stInternal_conc = `idle;
  state_stDMACmd_conc = `wait_bm_ready;
  state_stCommand_conc = `command_start;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regFeature1_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBExt_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regError_abs = 0;
  state_regCommand_abs = 0;
  state_regControl_NIEn_conc = 0;
  state_regControl_SRST_conc = 0;
  state_regControl_HOB_conc = 0;
  state_regStatus_ERR_conc = 0;
  state_regStatus_obs_conc = 0;
  state_regStatus_DRQ_conc = 0;
  state_regStatus_bit4_conc = 0;
  state_regStatus_DF_conc = 0;
  state_regStatus_DRDY_conc = 0;
  state_regStatus_BSY_conc = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_regBMStatus_ACTV_conc = 0;
  state_regBMStatus_ERR_conc = 0;
  state_regBMStatus_IRQ_conc = 0;
  state_regBMStatus_resv_conc = 0;
  state_regBMStatus_DRV0CAP_conc = 0;
  state_regBMStatus_DRV1CAP_conc = 0;
  state_regBMStatus_SMPLX_conc = 0;
  state_regBMPRD_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_readPrd_conc = 0;
  state_prdValid_conc = 0;
  state_srstTimerSignalled_conc = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regFeature1_abs          = next_state_regFeature1_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBExt_abs         = next_state_regDev_LBExt_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_stCommand_conc           = next_state_stCommand_conc ;
  state_regControl_NIEn_conc     = next_state_regControl_NIEn_conc ;
  state_regControl_HOB_conc      = next_state_regControl_HOB_conc ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_regBMPRD_abs             = next_state_regBMPRD_abs ;
  state_prdValid_conc            = next_state_prdValid_conc ;
  state_pioDMA_conc              = next_state_pioDMA_conc ;
  state_wce_conc                 = next_state_wce_conc ;
  state_stInternal_conc          = next_state_stInternal_conc ;
  state_irqAsserted_conc         = next_state_irqAsserted_conc ;
  state_regBMStatus_ERR_conc     = next_state_regBMStatus_ERR_conc ;
  state_regBMStatus_IRQ_conc     = next_state_regBMStatus_IRQ_conc ;
  state_regBMStatus_DRV0CAP_conc = next_state_regBMStatus_DRV0CAP_conc ;
  state_regBMStatus_DRV1CAP_conc = next_state_regBMStatus_DRV1CAP_conc ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_transferMode_abs         = next_state_transferMode_abs ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_regControl_SRST_conc     = next_state_regControl_SRST_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 0/3 [2015-pre-classification], 5/11 [SYNTCOMP2016-RealSeq], 5/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 0.0 [2015-pre-classification], 0.576 [SYNTCOMP2016-RealSeq], 0.169814 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : unrealizable
#.
