<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_147_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15" VARIABLE="icmp_ln15" MODULE="ludcmp_Pipeline_VITIS_LOOP_15_3" LOOP="VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_153_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:15" VARIABLE="add_ln15" MODULE="ludcmp_Pipeline_VITIS_LOOP_15_3" LOOP="VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_163_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16" VARIABLE="add_ln16" MODULE="ludcmp_Pipeline_VITIS_LOOP_15_3" LOOP="VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln16_1_fu_194_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16" VARIABLE="add_ln16_1" MODULE="ludcmp_Pipeline_VITIS_LOOP_15_3" LOOP="VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln16_2_fu_200_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:16" VARIABLE="add_ln16_2" MODULE="ludcmp_Pipeline_VITIS_LOOP_15_3" LOOP="VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_143_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:22" VARIABLE="icmp_ln22" MODULE="ludcmp_Pipeline_VITIS_LOOP_22_5" LOOP="VITIS_LOOP_22_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_149_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:22" VARIABLE="add_ln22" MODULE="ludcmp_Pipeline_VITIS_LOOP_22_5" LOOP="VITIS_LOOP_22_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_159_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23" VARIABLE="add_ln23" MODULE="ludcmp_Pipeline_VITIS_LOOP_22_5" LOOP="VITIS_LOOP_22_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_1_fu_190_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23" VARIABLE="add_ln23_1" MODULE="ludcmp_Pipeline_VITIS_LOOP_22_5" LOOP="VITIS_LOOP_22_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln23_2_fu_196_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:23" VARIABLE="add_ln23_2" MODULE="ludcmp_Pipeline_VITIS_LOOP_22_5" LOOP="VITIS_LOOP_22_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_130_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:31" VARIABLE="icmp_ln31" MODULE="ludcmp_Pipeline_VITIS_LOOP_31_7" LOOP="VITIS_LOOP_31_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_136_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:31" VARIABLE="add_ln31" MODULE="ludcmp_Pipeline_VITIS_LOOP_31_7" LOOP="VITIS_LOOP_31_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_151_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32" VARIABLE="add_ln32_1" MODULE="ludcmp_Pipeline_VITIS_LOOP_31_7" LOOP="VITIS_LOOP_31_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_139_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39" VARIABLE="add_ln39_1" MODULE="ludcmp_Pipeline_VITIS_LOOP_38_9" LOOP="VITIS_LOOP_38_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln38_fu_149_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38" VARIABLE="icmp_ln38" MODULE="ludcmp_Pipeline_VITIS_LOOP_38_9" LOOP="VITIS_LOOP_38_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_163_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:38" VARIABLE="add_ln38" MODULE="ludcmp_Pipeline_VITIS_LOOP_38_9" LOOP="VITIS_LOOP_38_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_308_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12" VARIABLE="icmp_ln12" MODULE="ludcmp" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_314_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:12" VARIABLE="add_ln12" MODULE="ludcmp" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_340_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14" VARIABLE="add_ln14" MODULE="ludcmp" LOOP="VITIS_LOOP_12_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_1_fu_359_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13" VARIABLE="add_ln13_1" MODULE="ludcmp" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_365_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13" VARIABLE="icmp_ln13" MODULE="ludcmp" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U35" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:13" VARIABLE="add_ln13" MODULE="ludcmp" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_380_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:14" VARIABLE="add_ln14_1" MODULE="ludcmp" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="21" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:18" VARIABLE="div" MODULE="ludcmp" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln20_fu_409_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20" VARIABLE="icmp_ln20" MODULE="ludcmp" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_415_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:21" VARIABLE="add_ln21" MODULE="ludcmp" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_425_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:20" VARIABLE="add_ln20" MODULE="ludcmp" LOOP="VITIS_LOOP_20_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_451_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29" VARIABLE="icmp_ln29" MODULE="ludcmp" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_457_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:29" VARIABLE="add_ln29" MODULE="ludcmp" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_501_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:32" VARIABLE="add_ln32" MODULE="ludcmp" LOOP="VITIS_LOOP_29_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_577_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:39" VARIABLE="add_ln39" MODULE="ludcmp" LOOP="VITIS_LOOP_36_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_584_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40" VARIABLE="add_ln40" MODULE="ludcmp" LOOP="VITIS_LOOP_36_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="21" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U33" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:40" VARIABLE="div1" MODULE="ludcmp" LOOP="VITIS_LOOP_36_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_541_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36" VARIABLE="add_ln36" MODULE="ludcmp" LOOP="VITIS_LOOP_36_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_595_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/ludcmp/ludcmp_slow.cpp:36" VARIABLE="add_ln36_1" MODULE="ludcmp" LOOP="VITIS_LOOP_36_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
