\doxysubsubsubsection{PWR wake-\/up pins}
\hypertarget{group__PWREx__WakeUp__Pins}{}\label{group__PWREx__WakeUp__Pins}\index{PWR wake-\/up pins@{PWR wake-\/up pins}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__PWREx__WakeUp__Pins_gaeb626f09f1270e2a23729dac3fd269d1}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+HIGH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}
\item 
\#define \mbox{\hyperlink{group__PWREx__WakeUp__Pins_ga1216218e63be4edd833ba66170266903}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+HIGH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}
\item 
\#define \mbox{\hyperlink{group__PWREx__WakeUp__Pins_gacb7728048ff1fb42457c3b60cb5a8069}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN3\+\_\+\+HIGH}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}}
\item 
\#define \mbox{\hyperlink{group__PWREx__WakeUp__Pins_ga71106c9ef5fe0ce824983011cf5812db}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+LOW}}~((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb881b2131d164390abd9046375a465}{PWR\+\_\+\+CR4\+\_\+\+WP1}}$<$$<$\mbox{\hyperlink{group__PWREx__Private__Constants_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}})
\item 
\#define \mbox{\hyperlink{group__PWREx__WakeUp__Pins_ga2fa3e2360a56cd447dd49de0b075313f}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+LOW}}~((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633d809286b1e03055734e7eb447b00e}{PWR\+\_\+\+CR4\+\_\+\+WP2}}$<$$<$\mbox{\hyperlink{group__PWREx__Private__Constants_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}})
\item 
\#define \mbox{\hyperlink{group__PWREx__WakeUp__Pins_gad1b726fce8345126b6bd9a38cc93de1a}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN3\+\_\+\+LOW}}~((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a3b7f0e80a3db7c58fcabcb4c6c0358}{PWR\+\_\+\+CR4\+\_\+\+WP3}}$<$$<$\mbox{\hyperlink{group__PWREx__Private__Constants_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__PWREx__WakeUp__Pins_gaeb626f09f1270e2a23729dac3fd269d1}\label{group__PWREx__WakeUp__Pins_gaeb626f09f1270e2a23729dac3fd269d1} 
\index{PWR wake-\/up pins@{PWR wake-\/up pins}!PWR\_WAKEUP\_PIN1\_HIGH@{PWR\_WAKEUP\_PIN1\_HIGH}}
\index{PWR\_WAKEUP\_PIN1\_HIGH@{PWR\_WAKEUP\_PIN1\_HIGH}!PWR wake-\/up pins@{PWR wake-\/up pins}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_WAKEUP\_PIN1\_HIGH}{PWR\_WAKEUP\_PIN1\_HIGH}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+HIGH~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}}

Wakeup pin 1 (with high level polarity) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00114}{114}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__WakeUp__Pins_ga71106c9ef5fe0ce824983011cf5812db}\label{group__PWREx__WakeUp__Pins_ga71106c9ef5fe0ce824983011cf5812db} 
\index{PWR wake-\/up pins@{PWR wake-\/up pins}!PWR\_WAKEUP\_PIN1\_LOW@{PWR\_WAKEUP\_PIN1\_LOW}}
\index{PWR\_WAKEUP\_PIN1\_LOW@{PWR\_WAKEUP\_PIN1\_LOW}!PWR wake-\/up pins@{PWR wake-\/up pins}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_WAKEUP\_PIN1\_LOW}{PWR\_WAKEUP\_PIN1\_LOW}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+WAKEUP\+\_\+\+PIN1\+\_\+\+LOW~((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafbb881b2131d164390abd9046375a465}{PWR\+\_\+\+CR4\+\_\+\+WP1}}$<$$<$\mbox{\hyperlink{group__PWREx__Private__Constants_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}})}

Wakeup pin 1 (with low level polarity) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00118}{118}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__WakeUp__Pins_ga1216218e63be4edd833ba66170266903}\label{group__PWREx__WakeUp__Pins_ga1216218e63be4edd833ba66170266903} 
\index{PWR wake-\/up pins@{PWR wake-\/up pins}!PWR\_WAKEUP\_PIN2\_HIGH@{PWR\_WAKEUP\_PIN2\_HIGH}}
\index{PWR\_WAKEUP\_PIN2\_HIGH@{PWR\_WAKEUP\_PIN2\_HIGH}!PWR wake-\/up pins@{PWR wake-\/up pins}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_WAKEUP\_PIN2\_HIGH}{PWR\_WAKEUP\_PIN2\_HIGH}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+HIGH~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}}

Wakeup pin 2 (with high level polarity) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00115}{115}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__WakeUp__Pins_ga2fa3e2360a56cd447dd49de0b075313f}\label{group__PWREx__WakeUp__Pins_ga2fa3e2360a56cd447dd49de0b075313f} 
\index{PWR wake-\/up pins@{PWR wake-\/up pins}!PWR\_WAKEUP\_PIN2\_LOW@{PWR\_WAKEUP\_PIN2\_LOW}}
\index{PWR\_WAKEUP\_PIN2\_LOW@{PWR\_WAKEUP\_PIN2\_LOW}!PWR wake-\/up pins@{PWR wake-\/up pins}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_WAKEUP\_PIN2\_LOW}{PWR\_WAKEUP\_PIN2\_LOW}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+WAKEUP\+\_\+\+PIN2\+\_\+\+LOW~((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga633d809286b1e03055734e7eb447b00e}{PWR\+\_\+\+CR4\+\_\+\+WP2}}$<$$<$\mbox{\hyperlink{group__PWREx__Private__Constants_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}})}

Wakeup pin 2 (with low level polarity) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00119}{119}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__WakeUp__Pins_gacb7728048ff1fb42457c3b60cb5a8069}\label{group__PWREx__WakeUp__Pins_gacb7728048ff1fb42457c3b60cb5a8069} 
\index{PWR wake-\/up pins@{PWR wake-\/up pins}!PWR\_WAKEUP\_PIN3\_HIGH@{PWR\_WAKEUP\_PIN3\_HIGH}}
\index{PWR\_WAKEUP\_PIN3\_HIGH@{PWR\_WAKEUP\_PIN3\_HIGH}!PWR wake-\/up pins@{PWR wake-\/up pins}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_WAKEUP\_PIN3\_HIGH}{PWR\_WAKEUP\_PIN3\_HIGH}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+WAKEUP\+\_\+\+PIN3\+\_\+\+HIGH~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}}}

Wakeup pin 3 (with high level polarity) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00116}{116}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group__PWREx__WakeUp__Pins_gad1b726fce8345126b6bd9a38cc93de1a}\label{group__PWREx__WakeUp__Pins_gad1b726fce8345126b6bd9a38cc93de1a} 
\index{PWR wake-\/up pins@{PWR wake-\/up pins}!PWR\_WAKEUP\_PIN3\_LOW@{PWR\_WAKEUP\_PIN3\_LOW}}
\index{PWR\_WAKEUP\_PIN3\_LOW@{PWR\_WAKEUP\_PIN3\_LOW}!PWR wake-\/up pins@{PWR wake-\/up pins}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_WAKEUP\_PIN3\_LOW}{PWR\_WAKEUP\_PIN3\_LOW}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+WAKEUP\+\_\+\+PIN3\+\_\+\+LOW~((\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a3b7f0e80a3db7c58fcabcb4c6c0358}{PWR\+\_\+\+CR4\+\_\+\+WP3}}$<$$<$\mbox{\hyperlink{group__PWREx__Private__Constants_ga21257e8b8c5dd0d90f68aa5ac31c818b}{PWR\+\_\+\+WUP\+\_\+\+POLARITY\+\_\+\+SHIFT}}) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}})}

Wakeup pin 3 (with low level polarity) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source_l00120}{120}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

