// Seed: 679100314
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output supply1 id_2
);
  logic id_4;
  assign module_1.id_27 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output tri id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    output wand id_7,
    input wor id_8,
    output tri1 id_9,
    output supply1 id_10,
    output uwire id_11,
    output wand id_12,
    input tri0 id_13,
    output uwire id_14,
    output wire id_15,
    input tri0 id_16,
    output logic id_17,
    output wand id_18,
    input tri0 id_19,
    input wor id_20,
    output supply0 id_21,
    input supply1 id_22,
    input wor id_23,
    input tri id_24,
    output tri0 id_25,
    output wand id_26,
    output tri id_27,
    input wor id_28,
    input uwire id_29,
    output tri0 id_30,
    input tri id_31,
    output tri id_32,
    input tri0 id_33,
    output uwire id_34,
    input wor id_35
);
  assign id_2  = id_5;
  assign id_26 = id_35;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_15
  );
  always id_17 <= id_16;
  always id_17 = id_33;
  assign id_17 = 1;
  assign id_26 = !-1;
endmodule
