<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pcie.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_ed09a6ad34d9edd18003e05c63c8918c.html">pcie</a></li><li class="navelem"><a class="el" href="dir_28ce53ea4ef9185f667d34271df32a75.html">V1</a></li><li class="navelem"><a class="el" href="dir_36398787b5dc0342eaae34553edd92a3.html">priv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pcie.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the device abstraction layer APIs for PCIe peripheral.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__types_8h.html">ti/csl/hw_types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__pcie_8h.html">ti/csl/csl_pcie.h</a>&gt;</code><br />
<code>#include &lt;ti/csl/soc.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4aabe23f3521fdfc558d56e3bd15d7e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4aabe23f3521fdfc558d56e3bd15d7e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a4aabe23f3521fdfc558d56e3bd15d7e4">PCIE_32BIT_BAR_SIZE</a>&#160;&#160;&#160;((uint32_t)0x04U)</td></tr>
<tr class="memdesc:a4aabe23f3521fdfc558d56e3bd15d7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">BAR register offset for 32 bit. <br /></td></tr>
<tr class="separator:a4aabe23f3521fdfc558d56e3bd15d7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c0d6949ef0ff9460e23e5567c42470"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68c0d6949ef0ff9460e23e5567c42470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a68c0d6949ef0ff9460e23e5567c42470">PCIE_64BIT_BAR_SIZE</a>&#160;&#160;&#160;((uint32_t)0x08U)</td></tr>
<tr class="memdesc:a68c0d6949ef0ff9460e23e5567c42470"><td class="mdescLeft">&#160;</td><td class="mdescRight">BAR register offset for 64 bit. <br /></td></tr>
<tr class="separator:a68c0d6949ef0ff9460e23e5567c42470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d277fcd2631301f1bb54b441931c463"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d277fcd2631301f1bb54b441931c463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a0d277fcd2631301f1bb54b441931c463">PCIE_32BIT_ADDR_ALIGNMENT</a>&#160;&#160;&#160;((uint32_t)0x3U)</td></tr>
<tr class="memdesc:a0d277fcd2631301f1bb54b441931c463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for 32-bit address alignment Errata ID (i870): PCIe unaligned read access issue. <br /></td></tr>
<tr class="separator:a0d277fcd2631301f1bb54b441931c463"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3a6bdc6d2d6347bc454967b59b818e74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3a6bdc6d2d6347bc454967b59b818e74">PCIEAtuRegionConfig</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, uint32_t atuRegionIndex, const <a class="el" href="group___c_s_l___p_c_i_e.html#ga0b16d5ea596914264fd5262f8c9171de">pcieAtuRegionParams_t</a> *atuRegionParams)</td></tr>
<tr class="memdesc:ga3a6bdc6d2d6347bc454967b59b818e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures PCIe outbound or inbound region.  <a href="group___c_s_l___p_c_i_e.html#ga3a6bdc6d2d6347bc454967b59b818e74">More...</a><br /></td></tr>
<tr class="separator:ga3a6bdc6d2d6347bc454967b59b818e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb300a0b1e3daf84edad2cb2958f188"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga2fb300a0b1e3daf84edad2cb2958f188">PCIESetDeviceType</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#ga5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a> deviceType)</td></tr>
<tr class="memdesc:ga2fb300a0b1e3daf84edad2cb2958f188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures PCIe device type.  <a href="group___c_s_l___p_c_i_e.html#ga2fb300a0b1e3daf84edad2cb2958f188">More...</a><br /></td></tr>
<tr class="separator:ga2fb300a0b1e3daf84edad2cb2958f188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c855396bee5e3e47dcc93f1cb1031b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#ga5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga27c855396bee5e3e47dcc93f1cb1031b">PCIEGetDeviceType</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga27c855396bee5e3e47dcc93f1cb1031b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the PCIe device type.  <a href="group___c_s_l___p_c_i_e.html#ga27c855396bee5e3e47dcc93f1cb1031b">More...</a><br /></td></tr>
<tr class="separator:ga27c855396bee5e3e47dcc93f1cb1031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6363f927560dc55e299767566a773e6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga6363f927560dc55e299767566a773e6a">PCIEConfigLink</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#gab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a> maxLinkSpeed, uint32_t maxLinkWidth)</td></tr>
<tr class="memdesc:ga6363f927560dc55e299767566a773e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures maximum PCIe link speed and link width.  <a href="group___c_s_l___p_c_i_e.html#ga6363f927560dc55e299767566a773e6a">More...</a><br /></td></tr>
<tr class="separator:ga6363f927560dc55e299767566a773e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ae3e11db1550342d6fbf220ce12873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#gab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gac8ae3e11db1550342d6fbf220ce12873">PCIEGetLinkSpeed</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gac8ae3e11db1550342d6fbf220ce12873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the present PCIe link speed at which the PCIe is working. This API should be used after link is up.  <a href="group___c_s_l___p_c_i_e.html#gac8ae3e11db1550342d6fbf220ce12873">More...</a><br /></td></tr>
<tr class="separator:gac8ae3e11db1550342d6fbf220ce12873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gae6c7f6e85bda6c9edb130cfdad60dfe0">PCIEMainIntrEnable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:gae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables only specified PCIe interrupts.  <a href="group___c_s_l___p_c_i_e.html#gae6c7f6e85bda6c9edb130cfdad60dfe0">More...</a><br /></td></tr>
<tr class="separator:gae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1648cc9d7740b4c4eea4106f777a67ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga1648cc9d7740b4c4eea4106f777a67ea">PCIEMainIntrDisable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:ga1648cc9d7740b4c4eea4106f777a67ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables only specified PCIe interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga1648cc9d7740b4c4eea4106f777a67ea">More...</a><br /></td></tr>
<tr class="separator:ga1648cc9d7740b4c4eea4106f777a67ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0152e92723e48c0d4ca1adc182d3e851"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga0152e92723e48c0d4ca1adc182d3e851">PCIEGetMainIntrEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga0152e92723e48c0d4ca1adc182d3e851"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of enabled interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga0152e92723e48c0d4ca1adc182d3e851">More...</a><br /></td></tr>
<tr class="separator:ga0152e92723e48c0d4ca1adc182d3e851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037367b6329f4cf074a3ed101d772292"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga037367b6329f4cf074a3ed101d772292">PCIEMainIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga037367b6329f4cf074a3ed101d772292"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the status of interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga037367b6329f4cf074a3ed101d772292">More...</a><br /></td></tr>
<tr class="separator:ga037367b6329f4cf074a3ed101d772292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde7bd4f8e137c6fb2436d8e503218e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gacde7bd4f8e137c6fb2436d8e503218e9">PCIEMainIntrClear</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:gacde7bd4f8e137c6fb2436d8e503218e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the status of specified interrupts.  <a href="group___c_s_l___p_c_i_e.html#gacde7bd4f8e137c6fb2436d8e503218e9">More...</a><br /></td></tr>
<tr class="separator:gacde7bd4f8e137c6fb2436d8e503218e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab32c736ed68e72e6f38113384d5ba7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gacab32c736ed68e72e6f38113384d5ba7">PCIEMainIntrRawStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gacab32c736ed68e72e6f38113384d5ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the raw status of interrupts.  <a href="group___c_s_l___p_c_i_e.html#gacab32c736ed68e72e6f38113384d5ba7">More...</a><br /></td></tr>
<tr class="separator:gacab32c736ed68e72e6f38113384d5ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83842dcdcfb477a8c3de9e40d03f3236"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga83842dcdcfb477a8c3de9e40d03f3236">PCIEMsiIntrEnable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:ga83842dcdcfb477a8c3de9e40d03f3236"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables only specified PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga83842dcdcfb477a8c3de9e40d03f3236">More...</a><br /></td></tr>
<tr class="separator:ga83842dcdcfb477a8c3de9e40d03f3236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df07c64bf8bb9c92921667a2a2b2936"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga1df07c64bf8bb9c92921667a2a2b2936">PCIEMsiIntrDisable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:ga1df07c64bf8bb9c92921667a2a2b2936"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables only specified PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga1df07c64bf8bb9c92921667a2a2b2936">More...</a><br /></td></tr>
<tr class="separator:ga1df07c64bf8bb9c92921667a2a2b2936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd6678de9fa12f74005022587c3f0ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga8fd6678de9fa12f74005022587c3f0ee">PCIEGetMsiIntrEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga8fd6678de9fa12f74005022587c3f0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of enabled PCIe MSI or Legacy interrupts interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga8fd6678de9fa12f74005022587c3f0ee">More...</a><br /></td></tr>
<tr class="separator:ga8fd6678de9fa12f74005022587c3f0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84926f8eb0d21dc8d93c5fb4dc44950e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga84926f8eb0d21dc8d93c5fb4dc44950e">PCIEMsiIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga84926f8eb0d21dc8d93c5fb4dc44950e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the status of PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga84926f8eb0d21dc8d93c5fb4dc44950e">More...</a><br /></td></tr>
<tr class="separator:ga84926f8eb0d21dc8d93c5fb4dc44950e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94f0bed756f341055471f434f3547ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaa94f0bed756f341055471f434f3547ac">PCIEMsiIntrClear</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:gaa94f0bed756f341055471f434f3547ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the status of specified PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#gaa94f0bed756f341055471f434f3547ac">More...</a><br /></td></tr>
<tr class="separator:gaa94f0bed756f341055471f434f3547ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692fc5f58df6e8fa665b27ac06fb0400"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga692fc5f58df6e8fa665b27ac06fb0400">PCIEMsiIntrRawStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga692fc5f58df6e8fa665b27ac06fb0400"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the raw status of PCIe MSI or Legacy interrupts.  <a href="group___c_s_l___p_c_i_e.html#ga692fc5f58df6e8fa665b27ac06fb0400">More...</a><br /></td></tr>
<tr class="separator:ga692fc5f58df6e8fa665b27ac06fb0400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661637d96d4cb3f6ad638505e3c18a7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga661637d96d4cb3f6ad638505e3c18a7a">PCIETrafficCtrl</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="group___c_s_l___p_c_i_e.html#ga39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a> *trafficCtrlParams)</td></tr>
<tr class="memdesc:ga661637d96d4cb3f6ad638505e3c18a7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables or disables the following local or remote traffic controls, MEM space, IO space, BUS master, SERR(System error reporting), INTX assert disable.  <a href="group___c_s_l___p_c_i_e.html#ga661637d96d4cb3f6ad638505e3c18a7a">More...</a><br /></td></tr>
<tr class="separator:ga661637d96d4cb3f6ad638505e3c18a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044af04eb5978fbce79c9e788e1ddfe1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga044af04eb5978fbce79c9e788e1ddfe1">PCIETrafficStatus</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, <a class="el" href="group___c_s_l___p_c_i_e.html#ga39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a> *trafficCtrlParams)</td></tr>
<tr class="memdesc:ga044af04eb5978fbce79c9e788e1ddfe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns status of local or remote traffic control, MEM space, IO space, BUS master, SERR(System error reporting) and INTX assert disable.  <a href="group___c_s_l___p_c_i_e.html#ga044af04eb5978fbce79c9e788e1ddfe1">More...</a><br /></td></tr>
<tr class="separator:ga044af04eb5978fbce79c9e788e1ddfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a47f43bf4087f93c623d9be4fdc5fb1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga8a47f43bf4087f93c623d9be4fdc5fb1">PCIELtssmEnable</a> (uint32_t baseAddr, uint32_t ltssmEnable)</td></tr>
<tr class="memdesc:ga8a47f43bf4087f93c623d9be4fdc5fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables link training or disables link.  <a href="group___c_s_l___p_c_i_e.html#ga8a47f43bf4087f93c623d9be4fdc5fb1">More...</a><br /></td></tr>
<tr class="separator:ga8a47f43bf4087f93c623d9be4fdc5fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea7c905b6f2eec81236cdc8d4462aeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_s_l___p_c_i_e.html#gac3b010d8475b090fa7ad64130722cda3">pcieLtssmState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga0ea7c905b6f2eec81236cdc8d4462aeb">PCIELtssmStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga0ea7c905b6f2eec81236cdc8d4462aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the LTSSM status.  <a href="group___c_s_l___p_c_i_e.html#ga0ea7c905b6f2eec81236cdc8d4462aeb">More...</a><br /></td></tr>
<tr class="separator:ga0ea7c905b6f2eec81236cdc8d4462aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef4269f9a365c03ea7a8849b4863ecd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gacef4269f9a365c03ea7a8849b4863ecd">PCIEBarConfig</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, uint32_t barNumber, const <a class="el" href="group___c_s_l___p_c_i_e.html#gae348aa1ad63fcf4d03e34b9a370e2054">pcieBarParams_t</a> *barParams)</td></tr>
<tr class="memdesc:gacef4269f9a365c03ea7a8849b4863ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the BAR.  <a href="group___c_s_l___p_c_i_e.html#gacef4269f9a365c03ea7a8849b4863ecd">More...</a><br /></td></tr>
<tr class="separator:gacef4269f9a365c03ea7a8849b4863ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c941347ecd224f12218032a6ab6bd74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga5c941347ecd224f12218032a6ab6bd74">PCIEMsiMailboxConfig</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="group___c_s_l___p_c_i_e.html#ga124965296aa8449ec301674882bfdc10">pcieMsiMailboxParams_t</a> *msiMailboxParams)</td></tr>
<tr class="memdesc:ga5c941347ecd224f12218032a6ab6bd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures RC's MSI mailbox or EP's MSI descriptor.  <a href="group___c_s_l___p_c_i_e.html#ga5c941347ecd224f12218032a6ab6bd74">More...</a><br /></td></tr>
<tr class="separator:ga5c941347ecd224f12218032a6ab6bd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf121fc93ac575608f716dc3bc638de45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaf121fc93ac575608f716dc3bc638de45">PCIEMsiCtrl</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="group___c_s_l___p_c_i_e.html#gad253b6334ae86122133ef2d9d037c9f7">pcieMsiCtrlParams_t</a> *msiCtrlParams)</td></tr>
<tr class="memdesc:gaf121fc93ac575608f716dc3bc638de45"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures MSI capabilities remote or locally.  <a href="group___c_s_l___p_c_i_e.html#gaf121fc93ac575608f716dc3bc638de45">More...</a><br /></td></tr>
<tr class="separator:gaf121fc93ac575608f716dc3bc638de45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gae633fb4afa1d1c2e7af5dd7c20ea35c7">PCIEMsiIntrCtrl</a> (uint32_t baseAddr, uint32_t msiIntrNum, uint32_t msiIntrGroup, uint32_t enableMsiIntr)</td></tr>
<tr class="memdesc:gae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables or disables specified MSI(Message signaled interrupt).  <a href="group___c_s_l___p_c_i_e.html#gae633fb4afa1d1c2e7af5dd7c20ea35c7">More...</a><br /></td></tr>
<tr class="separator:gae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd882ce3baef03fb8d5ea09d65cd3be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga0fd882ce3baef03fb8d5ea09d65cd3be">PCIEMsiActiveIntrStatus</a> (uint32_t baseAddr, uint32_t msiIntrGroup)</td></tr>
<tr class="memdesc:ga0fd882ce3baef03fb8d5ea09d65cd3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the active MSI (Message signaled interrupt )interrupt status.  <a href="group___c_s_l___p_c_i_e.html#ga0fd882ce3baef03fb8d5ea09d65cd3be">More...</a><br /></td></tr>
<tr class="separator:ga0fd882ce3baef03fb8d5ea09d65cd3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3716c27d8b98d837093c6c95d08a6d09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga3716c27d8b98d837093c6c95d08a6d09">PCIEMsiActiveIntrClear</a> (uint32_t baseAddr, uint32_t msiIntrGroup, uint32_t intrMask)</td></tr>
<tr class="memdesc:ga3716c27d8b98d837093c6c95d08a6d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clears the active MSI.  <a href="group___c_s_l___p_c_i_e.html#ga3716c27d8b98d837093c6c95d08a6d09">More...</a><br /></td></tr>
<tr class="separator:ga3716c27d8b98d837093c6c95d08a6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99a3d5a416cc3d88593536798374ba1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gae99a3d5a416cc3d88593536798374ba1">PCIEMsiTransmit</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#ga7caa76e8b3bc60b34c4fd3c899f69195">pcieMsiIntrType_t</a> msiType, uint32_t msiOutboundCfgSpace)</td></tr>
<tr class="memdesc:gae99a3d5a416cc3d88593536798374ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function Generate MSI using HW or SW method.  <a href="group___c_s_l___p_c_i_e.html#gae99a3d5a416cc3d88593536798374ba1">More...</a><br /></td></tr>
<tr class="separator:gae99a3d5a416cc3d88593536798374ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9d0f154c2ae1503e46a126c249f107"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga2d9d0f154c2ae1503e46a126c249f107">PCIEGetOutboundAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga2d9d0f154c2ae1503e46a126c249f107"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the PCIe outbound base address for the PCIe base address passed.  <a href="group___c_s_l___p_c_i_e.html#ga2d9d0f154c2ae1503e46a126c249f107">More...</a><br /></td></tr>
<tr class="separator:ga2d9d0f154c2ae1503e46a126c249f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42254c52284b4d7347aac61b72c7b28f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#ga42254c52284b4d7347aac61b72c7b28f">PCIELegacyIntrTransmit</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#gad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a> intrAssert)</td></tr>
<tr class="memdesc:ga42254c52284b4d7347aac61b72c7b28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function asserts or de-asserts legacy interrupt.  <a href="group___c_s_l___p_c_i_e.html#ga42254c52284b4d7347aac61b72c7b28f">More...</a><br /></td></tr>
<tr class="separator:ga42254c52284b4d7347aac61b72c7b28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ed663dae62cee1b7d7f953cefce47f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gab8ed663dae62cee1b7d7f953cefce47f">PCIEGetLegacyIntrStatus</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#gad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a> intrAssert)</td></tr>
<tr class="memdesc:gab8ed663dae62cee1b7d7f953cefce47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns asserts or de-asserts legacy interrupt status.  <a href="group___c_s_l___p_c_i_e.html#gab8ed663dae62cee1b7d7f953cefce47f">More...</a><br /></td></tr>
<tr class="separator:gab8ed663dae62cee1b7d7f953cefce47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa86dbc3c40dcb5cbb2ddd87131f153a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gafa86dbc3c40dcb5cbb2ddd87131f153a">PCIEChangeLinkSpeed</a> (uint32_t baseAddr, <a class="el" href="group___c_s_l___p_c_i_e.html#gab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a> newSpeed)</td></tr>
<tr class="memdesc:gafa86dbc3c40dcb5cbb2ddd87131f153a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function requests the PCIe core to switch to new link speed.  <a href="group___c_s_l___p_c_i_e.html#gafa86dbc3c40dcb5cbb2ddd87131f153a">More...</a><br /></td></tr>
<tr class="separator:gafa86dbc3c40dcb5cbb2ddd87131f153a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefda7555b3ff8ae790f80fd506f698e2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___p_c_i_e.html#gaefda7555b3ff8ae790f80fd506f698e2">PCIEGetDeviceVendorId</a> (uint32_t baseAddr, const <a class="el" href="group___c_s_l___p_c_i_e.html#gaf8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams)</td></tr>
<tr class="memdesc:gaefda7555b3ff8ae790f80fd506f698e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the remote or local device and vendor ID.  <a href="group___c_s_l___p_c_i_e.html#gaefda7555b3ff8ae790f80fd506f698e2">More...</a><br /></td></tr>
<tr class="separator:gaefda7555b3ff8ae790f80fd506f698e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the device abstraction layer APIs for PCIe peripheral. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
