# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name matrix_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_0 \
    op interface \
    ports { matrix_0_address0 { O 7 vector } matrix_0_ce0 { O 1 bit } matrix_0_we0 { O 1 bit } matrix_0_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name matrix_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_1 \
    op interface \
    ports { matrix_1_address0 { O 7 vector } matrix_1_ce0 { O 1 bit } matrix_1_we0 { O 1 bit } matrix_1_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name matrix_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_2 \
    op interface \
    ports { matrix_2_address0 { O 7 vector } matrix_2_ce0 { O 1 bit } matrix_2_we0 { O 1 bit } matrix_2_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name matrix_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_3 \
    op interface \
    ports { matrix_3_address0 { O 7 vector } matrix_3_ce0 { O 1 bit } matrix_3_we0 { O 1 bit } matrix_3_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name matrix_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_4 \
    op interface \
    ports { matrix_4_address0 { O 7 vector } matrix_4_ce0 { O 1 bit } matrix_4_we0 { O 1 bit } matrix_4_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name matrix_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_5 \
    op interface \
    ports { matrix_5_address0 { O 7 vector } matrix_5_ce0 { O 1 bit } matrix_5_we0 { O 1 bit } matrix_5_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name matrix_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_6 \
    op interface \
    ports { matrix_6_address0 { O 7 vector } matrix_6_ce0 { O 1 bit } matrix_6_we0 { O 1 bit } matrix_6_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name matrix_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_7 \
    op interface \
    ports { matrix_7_address0 { O 7 vector } matrix_7_ce0 { O 1 bit } matrix_7_we0 { O 1 bit } matrix_7_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name matrix_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_8 \
    op interface \
    ports { matrix_8_address0 { O 7 vector } matrix_8_ce0 { O 1 bit } matrix_8_we0 { O 1 bit } matrix_8_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name matrix_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_9 \
    op interface \
    ports { matrix_9_address0 { O 7 vector } matrix_9_ce0 { O 1 bit } matrix_9_we0 { O 1 bit } matrix_9_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name matrix_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_10 \
    op interface \
    ports { matrix_10_address0 { O 7 vector } matrix_10_ce0 { O 1 bit } matrix_10_we0 { O 1 bit } matrix_10_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name matrix_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_11 \
    op interface \
    ports { matrix_11_address0 { O 7 vector } matrix_11_ce0 { O 1 bit } matrix_11_we0 { O 1 bit } matrix_11_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name matrix_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_12 \
    op interface \
    ports { matrix_12_address0 { O 7 vector } matrix_12_ce0 { O 1 bit } matrix_12_we0 { O 1 bit } matrix_12_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name matrix_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_13 \
    op interface \
    ports { matrix_13_address0 { O 7 vector } matrix_13_ce0 { O 1 bit } matrix_13_we0 { O 1 bit } matrix_13_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name matrix_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_14 \
    op interface \
    ports { matrix_14_address0 { O 7 vector } matrix_14_ce0 { O 1 bit } matrix_14_we0 { O 1 bit } matrix_14_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name matrix_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_15 \
    op interface \
    ports { matrix_15_address0 { O 7 vector } matrix_15_ce0 { O 1 bit } matrix_15_we0 { O 1 bit } matrix_15_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name matrix_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_16 \
    op interface \
    ports { matrix_16_address0 { O 7 vector } matrix_16_ce0 { O 1 bit } matrix_16_we0 { O 1 bit } matrix_16_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name matrix_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_17 \
    op interface \
    ports { matrix_17_address0 { O 7 vector } matrix_17_ce0 { O 1 bit } matrix_17_we0 { O 1 bit } matrix_17_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name matrix_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_18 \
    op interface \
    ports { matrix_18_address0 { O 7 vector } matrix_18_ce0 { O 1 bit } matrix_18_we0 { O 1 bit } matrix_18_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name matrix_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_19 \
    op interface \
    ports { matrix_19_address0 { O 7 vector } matrix_19_ce0 { O 1 bit } matrix_19_we0 { O 1 bit } matrix_19_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name matrix_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_20 \
    op interface \
    ports { matrix_20_address0 { O 7 vector } matrix_20_ce0 { O 1 bit } matrix_20_we0 { O 1 bit } matrix_20_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name matrix_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_21 \
    op interface \
    ports { matrix_21_address0 { O 7 vector } matrix_21_ce0 { O 1 bit } matrix_21_we0 { O 1 bit } matrix_21_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name matrix_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_22 \
    op interface \
    ports { matrix_22_address0 { O 7 vector } matrix_22_ce0 { O 1 bit } matrix_22_we0 { O 1 bit } matrix_22_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name matrix_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_23 \
    op interface \
    ports { matrix_23_address0 { O 7 vector } matrix_23_ce0 { O 1 bit } matrix_23_we0 { O 1 bit } matrix_23_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name matrix_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_24 \
    op interface \
    ports { matrix_24_address0 { O 7 vector } matrix_24_ce0 { O 1 bit } matrix_24_we0 { O 1 bit } matrix_24_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name matrix_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_25 \
    op interface \
    ports { matrix_25_address0 { O 7 vector } matrix_25_ce0 { O 1 bit } matrix_25_we0 { O 1 bit } matrix_25_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name matrix_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_26 \
    op interface \
    ports { matrix_26_address0 { O 7 vector } matrix_26_ce0 { O 1 bit } matrix_26_we0 { O 1 bit } matrix_26_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name matrix_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_27 \
    op interface \
    ports { matrix_27_address0 { O 7 vector } matrix_27_ce0 { O 1 bit } matrix_27_we0 { O 1 bit } matrix_27_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name matrix_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_28 \
    op interface \
    ports { matrix_28_address0 { O 7 vector } matrix_28_ce0 { O 1 bit } matrix_28_we0 { O 1 bit } matrix_28_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name matrix_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_29 \
    op interface \
    ports { matrix_29_address0 { O 7 vector } matrix_29_ce0 { O 1 bit } matrix_29_we0 { O 1 bit } matrix_29_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name matrix_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_30 \
    op interface \
    ports { matrix_30_address0 { O 7 vector } matrix_30_ce0 { O 1 bit } matrix_30_we0 { O 1 bit } matrix_30_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name matrix_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename matrix_31 \
    op interface \
    ports { matrix_31_address0 { O 7 vector } matrix_31_ce0 { O 1 bit } matrix_31_we0 { O 1 bit } matrix_31_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'matrix_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name global_lfsr_seed_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_global_lfsr_seed_V \
    op interface \
    ports { global_lfsr_seed_V_i { I 16 vector } global_lfsr_seed_V_o { O 16 vector } global_lfsr_seed_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


